<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___c_m_s_i_s___s_c_b" xml:lang="en-US">
<title>System Control Block (SCB)</title>
<indexterm><primary>System Control Block (SCB)</primary></indexterm>
<para>

<para>Type definitions for the System Control Block Registers. </para>
 
</para>
Collaboration diagram for System Control Block (SCB):<para>
    <informalfigure>
        <mediaobject>
            <imageobject>
                <imagedata width="50%" align="center" valign="middle" scalefit="0" fileref="group___c_m_s_i_s___s_c_b.png"></imagedata>
            </imageobject>
        </mediaobject>
    </informalfigure>
</para>
<simplesect>
    <title>Topics    </title>
        <itemizedlist>
            <listitem><para><link linkend="_group___c_m_s_i_s___s_cn_s_c_b">System Controls not in SCB (SCnSCB)</link></para>

<para>Type definitions for the System Control and ID Register not in the SCB. </para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s___i_c_b">Implementation Control Block register (ICB)</link></para>

<para>Type definitions for the Implementation Control Block Register. </para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Data Structures    </title>
        <itemizedlist>
            <listitem><para>struct <link linkend="_struct_s_c_b___type">SCB_Type</link></para>

<para>Structure type to access the System Control Block (SCB). </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_e_m_s_s___type">EMSS_Type</link></para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga73adc86f1ee60e5b75d963361535ed24">TPI_ACPR_SWOSCALER_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga73da1dbfb935b27bfd5473d3b041fdb5">TPI_ACPR_SWOSCALER_Msk</link>&#160;&#160;&#160;(0xFFFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga73adc86f1ee60e5b75d963361535ed24">TPI_ACPR_SWOSCALER_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4235dcb941b49a9e8c1f7616dc210b38">TPI_PSCR_PSCount_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga017e1a8b42c9fb4c525d41bafaca9262">TPI_PSCR_PSCount_Msk</link>&#160;&#160;&#160;(0x1FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4235dcb941b49a9e8c1f7616dc210b38">TPI_PSCR_PSCount_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaca9783a5531fde10b57fb9817de37790">TPI_LSR_nTT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaabd6c342674f066772c9d35448a301e1">TPI_LSR_nTT_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaca9783a5531fde10b57fb9817de37790">TPI_LSR_nTT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga641c06d830dac7e2ff9971d95f2432a0">TPI_LSR_SLK_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab91c42714b86fe5d2b022fc8e5f3d0e6">TPI_LSR_SLK_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga641c06d830dac7e2ff9971d95f2432a0">TPI_LSR_SLK_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga94c8185149817f81a6ca689f89d8193c">TPI_LSR_SLI_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gace974ad6e051759bafcfea1b8189c606">TPI_LSR_SLI_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga94c8185149817f81a6ca689f89d8193c">TPI_LSR_SLI_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga73adc86f1ee60e5b75d963361535ed24">TPI_ACPR_SWOSCALER_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga73da1dbfb935b27bfd5473d3b041fdb5">TPI_ACPR_SWOSCALER_Msk</link>&#160;&#160;&#160;(0xFFFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga73adc86f1ee60e5b75d963361535ed24">TPI_ACPR_SWOSCALER_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4235dcb941b49a9e8c1f7616dc210b38">TPI_PSCR_PSCount_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga017e1a8b42c9fb4c525d41bafaca9262">TPI_PSCR_PSCount_Msk</link>&#160;&#160;&#160;(0x1FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4235dcb941b49a9e8c1f7616dc210b38">TPI_PSCR_PSCount_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaca9783a5531fde10b57fb9817de37790">TPI_LSR_nTT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaabd6c342674f066772c9d35448a301e1">TPI_LSR_nTT_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaca9783a5531fde10b57fb9817de37790">TPI_LSR_nTT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga641c06d830dac7e2ff9971d95f2432a0">TPI_LSR_SLK_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab91c42714b86fe5d2b022fc8e5f3d0e6">TPI_LSR_SLK_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga641c06d830dac7e2ff9971d95f2432a0">TPI_LSR_SLK_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga94c8185149817f81a6ca689f89d8193c">TPI_LSR_SLI_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gace974ad6e051759bafcfea1b8189c606">TPI_LSR_SLI_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga94c8185149817f81a6ca689f89d8193c">TPI_LSR_SLI_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga73adc86f1ee60e5b75d963361535ed24">TPI_ACPR_SWOSCALER_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga73da1dbfb935b27bfd5473d3b041fdb5">TPI_ACPR_SWOSCALER_Msk</link>&#160;&#160;&#160;(0xFFFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga73adc86f1ee60e5b75d963361535ed24">TPI_ACPR_SWOSCALER_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga6a211e3ff6b82eb558c06c05430d2fe2">TPI_FFCR_EnFmt_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga6ccffb3a003583db33e3630bac1c2783">TPI_FFCR_EnFmt_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; /*<link linkend="_group___c_m_s_i_s___s_c_b_1ga6a211e3ff6b82eb558c06c05430d2fe2">TPI_FFCR_EnFmt_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4235dcb941b49a9e8c1f7616dc210b38">TPI_PSCR_PSCount_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga017e1a8b42c9fb4c525d41bafaca9262">TPI_PSCR_PSCount_Msk</link>&#160;&#160;&#160;(0x1FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4235dcb941b49a9e8c1f7616dc210b38">TPI_PSCR_PSCount_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaca9783a5531fde10b57fb9817de37790">TPI_LSR_nTT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaabd6c342674f066772c9d35448a301e1">TPI_LSR_nTT_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaca9783a5531fde10b57fb9817de37790">TPI_LSR_nTT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga641c06d830dac7e2ff9971d95f2432a0">TPI_LSR_SLK_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab91c42714b86fe5d2b022fc8e5f3d0e6">TPI_LSR_SLK_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga641c06d830dac7e2ff9971d95f2432a0">TPI_LSR_SLK_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga94c8185149817f81a6ca689f89d8193c">TPI_LSR_SLI_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gace974ad6e051759bafcfea1b8189c606">TPI_LSR_SLI_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga94c8185149817f81a6ca689f89d8193c">TPI_LSR_SLI_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6498d32dbe23b8d95a12d2fbc0a65f8">CoreDebug_DHCSR_S_RESTART_ST_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabe3254d40aaa482987ff31584d2a3240">CoreDebug_DHCSR_S_RESTART_ST_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6498d32dbe23b8d95a12d2fbc0a65f8">CoreDebug_DHCSR_S_RESTART_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf733a36e6b4717a604f7d77c05dfceb4">CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gadad0bf68d32cba49c1ea7534122c2752">CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf733a36e6b4717a604f7d77c05dfceb4">CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga866734a8e4bec2d6cf091e265c6c0f3d">CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaabb5d6c750c9ec50254134ece2111dcd">CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga866734a8e4bec2d6cf091e265c6c0f3d">CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3caef9790e4e2ccbfea77d55315ad59f">CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1570f149a0f89f70fc2644a5842cbcb4">CoreDebug_DAUTHCTRL_INTSPIDEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3caef9790e4e2ccbfea77d55315ad59f">CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga587610b7ac18292de47bf9d675b0b88c">CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa043fd13768d57be320c682ca1c9b234">CoreDebug_DAUTHCTRL_SPIDENSEL_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga587610b7ac18292de47bf9d675b0b88c">CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4be5d0f8af5d7d8ec04bde78ce18e10e">CoreDebug_DSCSR_CDS_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga083417245e1aa40e84a2b12433a15a6b">CoreDebug_DSCSR_CDS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4be5d0f8af5d7d8ec04bde78ce18e10e">CoreDebug_DSCSR_CDS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7450603163415ab4d4e4a7a767879eae">CoreDebug_DSCSR_SBRSEL_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaaffe28a24f05446e55ba3d75bb6f4cd0">CoreDebug_DSCSR_SBRSEL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7450603163415ab4d4e4a7a767879eae">CoreDebug_DSCSR_SBRSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3eb88e444b678057db1b59272eebb1ad">CoreDebug_DSCSR_SBRSELEN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5e5ed94cac1139165af161c008881805">CoreDebug_DSCSR_SBRSELEN_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3eb88e444b678057db1b59272eebb1ad">CoreDebug_DSCSR_SBRSELEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6498d32dbe23b8d95a12d2fbc0a65f8">CoreDebug_DHCSR_S_RESTART_ST_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabe3254d40aaa482987ff31584d2a3240">CoreDebug_DHCSR_S_RESTART_ST_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6498d32dbe23b8d95a12d2fbc0a65f8">CoreDebug_DHCSR_S_RESTART_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf733a36e6b4717a604f7d77c05dfceb4">CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gadad0bf68d32cba49c1ea7534122c2752">CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf733a36e6b4717a604f7d77c05dfceb4">CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga866734a8e4bec2d6cf091e265c6c0f3d">CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaabb5d6c750c9ec50254134ece2111dcd">CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga866734a8e4bec2d6cf091e265c6c0f3d">CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3caef9790e4e2ccbfea77d55315ad59f">CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1570f149a0f89f70fc2644a5842cbcb4">CoreDebug_DAUTHCTRL_INTSPIDEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3caef9790e4e2ccbfea77d55315ad59f">CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga587610b7ac18292de47bf9d675b0b88c">CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa043fd13768d57be320c682ca1c9b234">CoreDebug_DAUTHCTRL_SPIDENSEL_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga587610b7ac18292de47bf9d675b0b88c">CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4be5d0f8af5d7d8ec04bde78ce18e10e">CoreDebug_DSCSR_CDS_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga083417245e1aa40e84a2b12433a15a6b">CoreDebug_DSCSR_CDS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4be5d0f8af5d7d8ec04bde78ce18e10e">CoreDebug_DSCSR_CDS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7450603163415ab4d4e4a7a767879eae">CoreDebug_DSCSR_SBRSEL_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaaffe28a24f05446e55ba3d75bb6f4cd0">CoreDebug_DSCSR_SBRSEL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7450603163415ab4d4e4a7a767879eae">CoreDebug_DSCSR_SBRSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3eb88e444b678057db1b59272eebb1ad">CoreDebug_DSCSR_SBRSELEN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5e5ed94cac1139165af161c008881805">CoreDebug_DSCSR_SBRSELEN_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3eb88e444b678057db1b59272eebb1ad">CoreDebug_DSCSR_SBRSELEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd">MPU_RBAR_ADDR_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga33905dca89aa5b5bb9aa9518094b8b80">MPU_RBAR_ADDR_Msk</link>&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd">MPU_RBAR_ADDR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81">MPU_RBAR_VALID_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf7787465931ee4dbe5f51091f187e790">MPU_RBAR_VALID_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81">MPU_RBAR_VALID_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133">MPU_RBAR_REGION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac896033cb8ecfe045d9bada07c0311d7">MPU_RBAR_REGION_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133">MPU_RBAR_REGION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104">MPU_RASR_ATTRS_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac7cbca45f69ce6a8923fd6d775175b35">MPU_RASR_ATTRS_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104">MPU_RASR_ATTRS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b">MPU_RASR_XN_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4f8afc5cc7fca2ada211f8b09c76802e">MPU_RASR_XN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b">MPU_RASR_XN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7">MPU_RASR_AP_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga81da5e9383eca09414642d65fcbc14de">MPU_RASR_AP_Msk</link>&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7">MPU_RASR_AP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631">MPU_RASR_TEX_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga94f4b4a368986c1955b92743046a1f4e">MPU_RASR_TEX_Msk</link>&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631">MPU_RASR_TEX_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c">MPU_RASR_S_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga872c0922578c2e74304886579e9a2361">MPU_RASR_S_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c">MPU_RASR_S_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52">MPU_RASR_C_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf841f9bee5046fece4f513ecf707a3c1">MPU_RASR_C_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52">MPU_RASR_C_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5">MPU_RASR_B_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf97de2b86316d5b29931fc6f70b3cba1">MPU_RASR_B_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5">MPU_RASR_B_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf">MPU_RASR_SRD_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4046ede234a191e3a0efb9a3174bca05">MPU_RASR_SRD_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf">MPU_RASR_SRD_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710">MPU_RASR_SIZE_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga222e237e51f20d0e8a8c249295e77298">MPU_RASR_SIZE_Msk</link>&#160;&#160;&#160;(0x1FUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710">MPU_RASR_SIZE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd">MPU_RASR_ENABLE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6c4850fc33a5f13a42cf25dbce72646">MPU_RASR_ENABLE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd">MPU_RASR_ENABLE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd">MPU_RBAR_ADDR_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga33905dca89aa5b5bb9aa9518094b8b80">MPU_RBAR_ADDR_Msk</link>&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd">MPU_RBAR_ADDR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81">MPU_RBAR_VALID_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf7787465931ee4dbe5f51091f187e790">MPU_RBAR_VALID_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81">MPU_RBAR_VALID_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133">MPU_RBAR_REGION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac896033cb8ecfe045d9bada07c0311d7">MPU_RBAR_REGION_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133">MPU_RBAR_REGION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104">MPU_RASR_ATTRS_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac7cbca45f69ce6a8923fd6d775175b35">MPU_RASR_ATTRS_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104">MPU_RASR_ATTRS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b">MPU_RASR_XN_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4f8afc5cc7fca2ada211f8b09c76802e">MPU_RASR_XN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b">MPU_RASR_XN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7">MPU_RASR_AP_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga81da5e9383eca09414642d65fcbc14de">MPU_RASR_AP_Msk</link>&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7">MPU_RASR_AP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631">MPU_RASR_TEX_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga94f4b4a368986c1955b92743046a1f4e">MPU_RASR_TEX_Msk</link>&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631">MPU_RASR_TEX_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c">MPU_RASR_S_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga872c0922578c2e74304886579e9a2361">MPU_RASR_S_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c">MPU_RASR_S_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52">MPU_RASR_C_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf841f9bee5046fece4f513ecf707a3c1">MPU_RASR_C_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52">MPU_RASR_C_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5">MPU_RASR_B_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf97de2b86316d5b29931fc6f70b3cba1">MPU_RASR_B_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5">MPU_RASR_B_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf">MPU_RASR_SRD_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4046ede234a191e3a0efb9a3174bca05">MPU_RASR_SRD_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf">MPU_RASR_SRD_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710">MPU_RASR_SIZE_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga222e237e51f20d0e8a8c249295e77298">MPU_RASR_SIZE_Msk</link>&#160;&#160;&#160;(0x1FUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710">MPU_RASR_SIZE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd">MPU_RASR_ENABLE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6c4850fc33a5f13a42cf25dbce72646">MPU_RASR_ENABLE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd">MPU_RASR_ENABLE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd">MPU_RBAR_ADDR_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga33905dca89aa5b5bb9aa9518094b8b80">MPU_RBAR_ADDR_Msk</link>&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd">MPU_RBAR_ADDR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81">MPU_RBAR_VALID_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf7787465931ee4dbe5f51091f187e790">MPU_RBAR_VALID_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81">MPU_RBAR_VALID_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133">MPU_RBAR_REGION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac896033cb8ecfe045d9bada07c0311d7">MPU_RBAR_REGION_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133">MPU_RBAR_REGION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104">MPU_RASR_ATTRS_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac7cbca45f69ce6a8923fd6d775175b35">MPU_RASR_ATTRS_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104">MPU_RASR_ATTRS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b">MPU_RASR_XN_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4f8afc5cc7fca2ada211f8b09c76802e">MPU_RASR_XN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b">MPU_RASR_XN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7">MPU_RASR_AP_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga81da5e9383eca09414642d65fcbc14de">MPU_RASR_AP_Msk</link>&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7">MPU_RASR_AP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631">MPU_RASR_TEX_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga94f4b4a368986c1955b92743046a1f4e">MPU_RASR_TEX_Msk</link>&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631">MPU_RASR_TEX_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c">MPU_RASR_S_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga872c0922578c2e74304886579e9a2361">MPU_RASR_S_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c">MPU_RASR_S_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52">MPU_RASR_C_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf841f9bee5046fece4f513ecf707a3c1">MPU_RASR_C_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52">MPU_RASR_C_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5">MPU_RASR_B_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf97de2b86316d5b29931fc6f70b3cba1">MPU_RASR_B_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5">MPU_RASR_B_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf">MPU_RASR_SRD_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4046ede234a191e3a0efb9a3174bca05">MPU_RASR_SRD_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf">MPU_RASR_SRD_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710">MPU_RASR_SIZE_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga222e237e51f20d0e8a8c249295e77298">MPU_RASR_SIZE_Msk</link>&#160;&#160;&#160;(0x1FUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710">MPU_RASR_SIZE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd">MPU_RASR_ENABLE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6c4850fc33a5f13a42cf25dbce72646">MPU_RASR_ENABLE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd">MPU_RASR_ENABLE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaca1d815a8a6a6c3f4a466a5bccca86b4">MPU_RLAR_PXN_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab31b0f2fa24e12ce7a64c7c81f5322a9">MPU_RLAR_PXN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaca1d815a8a6a6c3f4a466a5bccca86b4">MPU_RLAR_PXN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd">MPU_RBAR_ADDR_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga33905dca89aa5b5bb9aa9518094b8b80">MPU_RBAR_ADDR_Msk</link>&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd">MPU_RBAR_ADDR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81">MPU_RBAR_VALID_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf7787465931ee4dbe5f51091f187e790">MPU_RBAR_VALID_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81">MPU_RBAR_VALID_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133">MPU_RBAR_REGION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac896033cb8ecfe045d9bada07c0311d7">MPU_RBAR_REGION_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133">MPU_RBAR_REGION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104">MPU_RASR_ATTRS_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac7cbca45f69ce6a8923fd6d775175b35">MPU_RASR_ATTRS_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104">MPU_RASR_ATTRS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b">MPU_RASR_XN_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4f8afc5cc7fca2ada211f8b09c76802e">MPU_RASR_XN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b">MPU_RASR_XN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7">MPU_RASR_AP_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga81da5e9383eca09414642d65fcbc14de">MPU_RASR_AP_Msk</link>&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7">MPU_RASR_AP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631">MPU_RASR_TEX_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga94f4b4a368986c1955b92743046a1f4e">MPU_RASR_TEX_Msk</link>&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631">MPU_RASR_TEX_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c">MPU_RASR_S_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga872c0922578c2e74304886579e9a2361">MPU_RASR_S_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c">MPU_RASR_S_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52">MPU_RASR_C_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf841f9bee5046fece4f513ecf707a3c1">MPU_RASR_C_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52">MPU_RASR_C_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5">MPU_RASR_B_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf97de2b86316d5b29931fc6f70b3cba1">MPU_RASR_B_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5">MPU_RASR_B_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf">MPU_RASR_SRD_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4046ede234a191e3a0efb9a3174bca05">MPU_RASR_SRD_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf">MPU_RASR_SRD_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710">MPU_RASR_SIZE_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga222e237e51f20d0e8a8c249295e77298">MPU_RASR_SIZE_Msk</link>&#160;&#160;&#160;(0x1FUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710">MPU_RASR_SIZE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd">MPU_RASR_ENABLE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6c4850fc33a5f13a42cf25dbce72646">MPU_RASR_ENABLE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd">MPU_RASR_ENABLE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9282c187bb7c7e3f955636c5a0639c47">FPU_FPDSCR_FZ16_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga56de6e4ef0849a6206610d31febb1a93">FPU_FPDSCR_FZ16_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga9282c187bb7c7e3f955636c5a0639c47">FPU_FPDSCR_FZ16_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga842e484fa49ab1a99d8f3ff9bf4a4677">FPU_FPDSCR_LTPSIZE_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2b560e1f86d753f90b78e2794dae7650">FPU_FPDSCR_LTPSIZE_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga842e484fa49ab1a99d8f3ff9bf4a4677">FPU_FPDSCR_LTPSIZE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga247360c4a57e24aed05414d82b61680c">FPU_MVFR0_FPRound_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga722289c6fa4a28dbcd5b3abb29cc280c">FPU_MVFR0_FPRound_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga247360c4a57e24aed05414d82b61680c">FPU_MVFR0_FPRound_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7bc5461b9b64a3e825b15a3ae15b078d">FPU_MVFR0_FPSqrt_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga157024ef09ecc735285b63ce49e51115">FPU_MVFR0_FPSqrt_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7bc5461b9b64a3e825b15a3ae15b078d">FPU_MVFR0_FPSqrt_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac438ab10e9bd59d808dc53d731bd63cf">FPU_MVFR0_FPDivide_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa242bea2b0f8fa1bb6af3d73e2486feb">FPU_MVFR0_FPDivide_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac438ab10e9bd59d808dc53d731bd63cf">FPU_MVFR0_FPDivide_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4d2d47712d133345a8209425c7565b85">FPU_MVFR0_FPDP_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga252e67777339a86a87e401f5faf4931f">FPU_MVFR0_FPDP_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4d2d47712d133345a8209425c7565b85">FPU_MVFR0_FPDP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae0f4839c1064f2a368c30e197e2fabd7">FPU_MVFR0_FPSP_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafa21854cf4bc343f8be949c353ac87f2">FPU_MVFR0_FPSP_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae0f4839c1064f2a368c30e197e2fabd7">FPU_MVFR0_FPSP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga843737b56734d14bbf6cadbfe9497199">FPU_MVFR0_SIMDReg_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaaf4dcbad1945d48a399f28f75d1f1933">FPU_MVFR0_SIMDReg_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga843737b56734d14bbf6cadbfe9497199">FPU_MVFR0_SIMDReg_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga61ea5a229566b868aff940160b35bd30">FPU_MVFR1_FMAC_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga89bb6ea5ef65195e4f6481f729dae424">FPU_MVFR1_FMAC_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga61ea5a229566b868aff940160b35bd30">FPU_MVFR1_FMAC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf02fb0af7d3b3ccac4e06443c0c4ec21">FPU_MVFR1_FPHP_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1155cd1522413aee221b80ab2b762da5">FPU_MVFR1_FPHP_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf02fb0af7d3b3ccac4e06443c0c4ec21">FPU_MVFR1_FPHP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga356d6777cf4bc068aa1a9f79cb67e66f">FPU_MVFR1_FP16_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab033e935c4923030c541b2188050b338">FPU_MVFR1_FP16_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga356d6777cf4bc068aa1a9f79cb67e66f">FPU_MVFR1_FP16_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab9f1486ce024c699adc33fb1e764bc3b">FPU_MVFR1_MVE_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4b970cd91c425ab7d790ca299ab4b969">FPU_MVFR1_MVE_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab9f1486ce024c699adc33fb1e764bc3b">FPU_MVFR1_MVE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga01000f706f4624a56eaa4a92b94a70f3">FPU_MVFR1_FPDNaN_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga14f8084eeb7d805bb6215d6ca2f086a7">FPU_MVFR1_FPDNaN_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga01000f706f4624a56eaa4a92b94a70f3">FPU_MVFR1_FPDNaN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga04ee8591dc12d01ef3b2bf831341e0c8">FPU_MVFR1_FPFtZ_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga40240598e0a2dc7714d652ce495c9dab">FPU_MVFR1_FPFtZ_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga04ee8591dc12d01ef3b2bf831341e0c8">FPU_MVFR1_FPFtZ_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6498d32dbe23b8d95a12d2fbc0a65f8">CoreDebug_DHCSR_S_RESTART_ST_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabe3254d40aaa482987ff31584d2a3240">CoreDebug_DHCSR_S_RESTART_ST_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6498d32dbe23b8d95a12d2fbc0a65f8">CoreDebug_DHCSR_S_RESTART_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf733a36e6b4717a604f7d77c05dfceb4">CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gadad0bf68d32cba49c1ea7534122c2752">CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf733a36e6b4717a604f7d77c05dfceb4">CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga866734a8e4bec2d6cf091e265c6c0f3d">CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaabb5d6c750c9ec50254134ece2111dcd">CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga866734a8e4bec2d6cf091e265c6c0f3d">CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3caef9790e4e2ccbfea77d55315ad59f">CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1570f149a0f89f70fc2644a5842cbcb4">CoreDebug_DAUTHCTRL_INTSPIDEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3caef9790e4e2ccbfea77d55315ad59f">CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga587610b7ac18292de47bf9d675b0b88c">CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa043fd13768d57be320c682ca1c9b234">CoreDebug_DAUTHCTRL_SPIDENSEL_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga587610b7ac18292de47bf9d675b0b88c">CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4be5d0f8af5d7d8ec04bde78ce18e10e">CoreDebug_DSCSR_CDS_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga083417245e1aa40e84a2b12433a15a6b">CoreDebug_DSCSR_CDS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4be5d0f8af5d7d8ec04bde78ce18e10e">CoreDebug_DSCSR_CDS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7450603163415ab4d4e4a7a767879eae">CoreDebug_DSCSR_SBRSEL_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaaffe28a24f05446e55ba3d75bb6f4cd0">CoreDebug_DSCSR_SBRSEL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7450603163415ab4d4e4a7a767879eae">CoreDebug_DSCSR_SBRSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3eb88e444b678057db1b59272eebb1ad">CoreDebug_DSCSR_SBRSELEN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5e5ed94cac1139165af161c008881805">CoreDebug_DSCSR_SBRSELEN_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3eb88e444b678057db1b59272eebb1ad">CoreDebug_DSCSR_SBRSELEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6498d32dbe23b8d95a12d2fbc0a65f8">CoreDebug_DHCSR_S_RESTART_ST_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabe3254d40aaa482987ff31584d2a3240">CoreDebug_DHCSR_S_RESTART_ST_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6498d32dbe23b8d95a12d2fbc0a65f8">CoreDebug_DHCSR_S_RESTART_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf733a36e6b4717a604f7d77c05dfceb4">CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gadad0bf68d32cba49c1ea7534122c2752">CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf733a36e6b4717a604f7d77c05dfceb4">CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga866734a8e4bec2d6cf091e265c6c0f3d">CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaabb5d6c750c9ec50254134ece2111dcd">CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga866734a8e4bec2d6cf091e265c6c0f3d">CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3caef9790e4e2ccbfea77d55315ad59f">CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1570f149a0f89f70fc2644a5842cbcb4">CoreDebug_DAUTHCTRL_INTSPIDEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3caef9790e4e2ccbfea77d55315ad59f">CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga587610b7ac18292de47bf9d675b0b88c">CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa043fd13768d57be320c682ca1c9b234">CoreDebug_DAUTHCTRL_SPIDENSEL_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga587610b7ac18292de47bf9d675b0b88c">CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4be5d0f8af5d7d8ec04bde78ce18e10e">CoreDebug_DSCSR_CDS_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga083417245e1aa40e84a2b12433a15a6b">CoreDebug_DSCSR_CDS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4be5d0f8af5d7d8ec04bde78ce18e10e">CoreDebug_DSCSR_CDS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7450603163415ab4d4e4a7a767879eae">CoreDebug_DSCSR_SBRSEL_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaaffe28a24f05446e55ba3d75bb6f4cd0">CoreDebug_DSCSR_SBRSEL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7450603163415ab4d4e4a7a767879eae">CoreDebug_DSCSR_SBRSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3eb88e444b678057db1b59272eebb1ad">CoreDebug_DSCSR_SBRSELEN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5e5ed94cac1139165af161c008881805">CoreDebug_DSCSR_SBRSELEN_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3eb88e444b678057db1b59272eebb1ad">CoreDebug_DSCSR_SBRSELEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6498d32dbe23b8d95a12d2fbc0a65f8">CoreDebug_DHCSR_S_RESTART_ST_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabe3254d40aaa482987ff31584d2a3240">CoreDebug_DHCSR_S_RESTART_ST_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6498d32dbe23b8d95a12d2fbc0a65f8">CoreDebug_DHCSR_S_RESTART_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf733a36e6b4717a604f7d77c05dfceb4">CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gadad0bf68d32cba49c1ea7534122c2752">CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf733a36e6b4717a604f7d77c05dfceb4">CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga866734a8e4bec2d6cf091e265c6c0f3d">CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaabb5d6c750c9ec50254134ece2111dcd">CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga866734a8e4bec2d6cf091e265c6c0f3d">CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3caef9790e4e2ccbfea77d55315ad59f">CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1570f149a0f89f70fc2644a5842cbcb4">CoreDebug_DAUTHCTRL_INTSPIDEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3caef9790e4e2ccbfea77d55315ad59f">CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga587610b7ac18292de47bf9d675b0b88c">CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa043fd13768d57be320c682ca1c9b234">CoreDebug_DAUTHCTRL_SPIDENSEL_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga587610b7ac18292de47bf9d675b0b88c">CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4be5d0f8af5d7d8ec04bde78ce18e10e">CoreDebug_DSCSR_CDS_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga083417245e1aa40e84a2b12433a15a6b">CoreDebug_DSCSR_CDS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4be5d0f8af5d7d8ec04bde78ce18e10e">CoreDebug_DSCSR_CDS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7450603163415ab4d4e4a7a767879eae">CoreDebug_DSCSR_SBRSEL_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaaffe28a24f05446e55ba3d75bb6f4cd0">CoreDebug_DSCSR_SBRSEL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7450603163415ab4d4e4a7a767879eae">CoreDebug_DSCSR_SBRSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3eb88e444b678057db1b59272eebb1ad">CoreDebug_DSCSR_SBRSELEN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5e5ed94cac1139165af161c008881805">CoreDebug_DSCSR_SBRSELEN_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3eb88e444b678057db1b59272eebb1ad">CoreDebug_DSCSR_SBRSELEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6498d32dbe23b8d95a12d2fbc0a65f8">CoreDebug_DHCSR_S_RESTART_ST_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabe3254d40aaa482987ff31584d2a3240">CoreDebug_DHCSR_S_RESTART_ST_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6498d32dbe23b8d95a12d2fbc0a65f8">CoreDebug_DHCSR_S_RESTART_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga620b141720c475f5bde4138855c6ed83">CoreDebug_DHCSR_S_FPD_Pos</link>&#160;&#160;&#160;23U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae37ad624177fe2d3298fd32d528805aa">CoreDebug_DHCSR_S_FPD_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga620b141720c475f5bde4138855c6ed83">CoreDebug_DHCSR_S_FPD_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gacff001d7e8c9665a1dc91018f2505d3d">CoreDebug_DHCSR_S_SUIDE_Pos</link>&#160;&#160;&#160;22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad37656791dbb216ffb194995f28c412c">CoreDebug_DHCSR_S_SUIDE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gacff001d7e8c9665a1dc91018f2505d3d">CoreDebug_DHCSR_S_SUIDE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga59e228c682eec72e892b2ce018afe477">CoreDebug_DHCSR_S_NSUIDE_Pos</link>&#160;&#160;&#160;21U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabe0164afd9f6b8800fb7e05280e0ecda">CoreDebug_DHCSR_S_NSUIDE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga59e228c682eec72e892b2ce018afe477">CoreDebug_DHCSR_S_NSUIDE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga34b00f5a0109d236647be6609d6f04b3">CoreDebug_DHCSR_S_SDE_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga67f2b2b6729ab2db89f97bbe75224e9d">CoreDebug_DHCSR_S_SDE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga34b00f5a0109d236647be6609d6f04b3">CoreDebug_DHCSR_S_SDE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac414659dd5c8bd9c91ab94441ded720a">CoreDebug_DHCSR_C_PMOV_Pos</link>&#160;&#160;&#160;6U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga6c41fddb98d97a17f3e9020278a1aed1">CoreDebug_DHCSR_C_PMOV_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac414659dd5c8bd9c91ab94441ded720a">CoreDebug_DHCSR_C_PMOV_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1e2e3a310143f4663f1c415c03c3d535">CoreDebug_DSCEMCR_CLR_MON_REQ_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaea36b8cede2cc1184176eb20b7bd0f8d">CoreDebug_DSCEMCR_CLR_MON_REQ_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1e2e3a310143f4663f1c415c03c3d535">CoreDebug_DSCEMCR_CLR_MON_REQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2295235d9c595bd6f287728f4c395bbf">CoreDebug_DSCEMCR_CLR_MON_PEND_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gacfb17801664286ab627a094d5fb3da20">CoreDebug_DSCEMCR_CLR_MON_PEND_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2295235d9c595bd6f287728f4c395bbf">CoreDebug_DSCEMCR_CLR_MON_PEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga77f02a6d773fa2c6daafbbdd7df2d9d2">CoreDebug_DSCEMCR_SET_MON_REQ_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga73d8960abbd67eeda64f27a77ed7baf2">CoreDebug_DSCEMCR_SET_MON_REQ_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga77f02a6d773fa2c6daafbbdd7df2d9d2">CoreDebug_DSCEMCR_SET_MON_REQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga644ae3a13bcb9f2a80326bc5824f1b28">CoreDebug_DSCEMCR_SET_MON_PEND_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga575045239507b73f338bcbb959ac6904">CoreDebug_DSCEMCR_SET_MON_PEND_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga644ae3a13bcb9f2a80326bc5824f1b28">CoreDebug_DSCEMCR_SET_MON_PEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab9cb997565a842f5eb9365bd58d7cda2">CoreDebug_DAUTHCTRL_UIDEN_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7d84e1642469f5c20b7ef7fa76a4fe95">CoreDebug_DAUTHCTRL_UIDEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab9cb997565a842f5eb9365bd58d7cda2">CoreDebug_DAUTHCTRL_UIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga57a2ef70f6cc1e0903a8c3740512de46">CoreDebug_DAUTHCTRL_UIDAPEN_Pos</link>&#160;&#160;&#160;9U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad69e7195bbc5074466387d9c4d8bd529">CoreDebug_DAUTHCTRL_UIDAPEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga57a2ef70f6cc1e0903a8c3740512de46">CoreDebug_DAUTHCTRL_UIDAPEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2b4fde73cbbbb0adeb686dc20ff705de">CoreDebug_DAUTHCTRL_FSDMA_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab7f3f76af0236f8d3d3a090f50d4841a">CoreDebug_DAUTHCTRL_FSDMA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2b4fde73cbbbb0adeb686dc20ff705de">CoreDebug_DAUTHCTRL_FSDMA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf733a36e6b4717a604f7d77c05dfceb4">CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gadad0bf68d32cba49c1ea7534122c2752">CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf733a36e6b4717a604f7d77c05dfceb4">CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga866734a8e4bec2d6cf091e265c6c0f3d">CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaabb5d6c750c9ec50254134ece2111dcd">CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga866734a8e4bec2d6cf091e265c6c0f3d">CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3caef9790e4e2ccbfea77d55315ad59f">CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1570f149a0f89f70fc2644a5842cbcb4">CoreDebug_DAUTHCTRL_INTSPIDEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3caef9790e4e2ccbfea77d55315ad59f">CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga587610b7ac18292de47bf9d675b0b88c">CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa043fd13768d57be320c682ca1c9b234">CoreDebug_DAUTHCTRL_SPIDENSEL_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga587610b7ac18292de47bf9d675b0b88c">CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4be5d0f8af5d7d8ec04bde78ce18e10e">CoreDebug_DSCSR_CDS_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga083417245e1aa40e84a2b12433a15a6b">CoreDebug_DSCSR_CDS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4be5d0f8af5d7d8ec04bde78ce18e10e">CoreDebug_DSCSR_CDS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7450603163415ab4d4e4a7a767879eae">CoreDebug_DSCSR_SBRSEL_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaaffe28a24f05446e55ba3d75bb6f4cd0">CoreDebug_DSCSR_SBRSEL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7450603163415ab4d4e4a7a767879eae">CoreDebug_DSCSR_SBRSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3eb88e444b678057db1b59272eebb1ad">CoreDebug_DSCSR_SBRSELEN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5e5ed94cac1139165af161c008881805">CoreDebug_DSCSR_SBRSELEN_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3eb88e444b678057db1b59272eebb1ad">CoreDebug_DSCSR_SBRSELEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5caaf3a251807a19a8d57c9edf9db213">DCB_DHCSR_S_FPD_Pos</link>&#160;&#160;&#160;23U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaeb3cd7834b1a45ed96444f8aca6999b3">DCB_DHCSR_S_FPD_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga5caaf3a251807a19a8d57c9edf9db213">DCB_DHCSR_S_FPD_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7e27acfe581e6ca1543c821eca7b895b">DCB_DHCSR_S_SUIDE_Pos</link>&#160;&#160;&#160;22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga00f55b0d5c8398952b593c7d4217cc0e">DCB_DHCSR_S_SUIDE_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7e27acfe581e6ca1543c821eca7b895b">DCB_DHCSR_S_SUIDE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga52e5b258e2a333013e80ff7ecfe6a433">DCB_DHCSR_S_NSUIDE_Pos</link>&#160;&#160;&#160;21U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8896b8f662cdeb41ab4f25484cc557bb">DCB_DHCSR_S_NSUIDE_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga52e5b258e2a333013e80ff7ecfe6a433">DCB_DHCSR_S_NSUIDE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3272140f76da948472b8e16cb73c58de">DCB_DHCSR_C_PMOV_Pos</link>&#160;&#160;&#160;6U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga630417f45666de7fa746aa0b7f2772d4">DCB_DHCSR_C_PMOV_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3272140f76da948472b8e16cb73c58de">DCB_DHCSR_C_PMOV_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3b168c2457e6390e250366fdd4ca805d">DCB_DSCEMCR_CLR_MON_REQ_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gacb697705a1019f706306658fe6edd868">DCB_DSCEMCR_CLR_MON_REQ_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3b168c2457e6390e250366fdd4ca805d">DCB_DSCEMCR_CLR_MON_REQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2fdf9c6fb385f7d7638609f6350b86c1">DCB_DSCEMCR_CLR_MON_PEND_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9e37504f208330d3ddcc64507877bf63">DCB_DSCEMCR_CLR_MON_PEND_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2fdf9c6fb385f7d7638609f6350b86c1">DCB_DSCEMCR_CLR_MON_PEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga115ed5caa1730b2fec64374d96478ef7">DCB_DSCEMCR_SET_MON_REQ_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga41bcefb7a702d9c5aa9760d35db2fe19">DCB_DSCEMCR_SET_MON_REQ_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga115ed5caa1730b2fec64374d96478ef7">DCB_DSCEMCR_SET_MON_REQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2dbb106158d8ef7096e8d2057432713d">DCB_DSCEMCR_SET_MON_PEND_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga140ba17094fbbdf3487a735a27d71792">DCB_DSCEMCR_SET_MON_PEND_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2dbb106158d8ef7096e8d2057432713d">DCB_DSCEMCR_SET_MON_PEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga44dd680a874d0f69f13ac329e962b975">DCB_DAUTHCTRL_UIDEN_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9e4c8ff0c0fc1fafb4bc599204a4d7a8">DCB_DAUTHCTRL_UIDEN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga44dd680a874d0f69f13ac329e962b975">DCB_DAUTHCTRL_UIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga58e33ef7746d392d40c9c8ff9184ae76">DCB_DAUTHCTRL_UIDAPEN_Pos</link>&#160;&#160;&#160;9U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5ad900519e02b792925dff3fa130a075">DCB_DAUTHCTRL_UIDAPEN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga58e33ef7746d392d40c9c8ff9184ae76">DCB_DAUTHCTRL_UIDAPEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2cba346b07273c6361cf386d0c1c1b1a">DCB_DAUTHCTRL_FSDMA_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabdb516d55384c338a9a7e4f1a3ad3c79">DCB_DAUTHCTRL_FSDMA_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2cba346b07273c6361cf386d0c1c1b1a">DCB_DAUTHCTRL_FSDMA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga83b0e2838273d29f387068ca53d76cc0">DIB_DAUTHSTATUS_SUNID_Pos</link>&#160;&#160;&#160;22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga53608ad9276d679d6a137006f2aedf3d">DIB_DAUTHSTATUS_SUNID_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga83b0e2838273d29f387068ca53d76cc0">DIB_DAUTHSTATUS_SUNID_Pos</link> )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga16c644f62579d704a91d5e9b0febb3e2">DIB_DAUTHSTATUS_SUID_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1829ec0c0a398bce99124f34402458c3">DIB_DAUTHSTATUS_SUID_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga16c644f62579d704a91d5e9b0febb3e2">DIB_DAUTHSTATUS_SUID_Pos</link> )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5487fd56796f02539ec2e892eae7fabf">DIB_DAUTHSTATUS_NSUNID_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafaf216de5a274b5519296d7417229aed">DIB_DAUTHSTATUS_NSUNID_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga5487fd56796f02539ec2e892eae7fabf">DIB_DAUTHSTATUS_NSUNID_Pos</link> )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4cda21673b6d2792ed3ce75c86f840a5">DIB_DAUTHSTATUS_NSUID_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafddbf6c227b1faece75845aa4c22f65e">DIB_DAUTHSTATUS_NSUID_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4cda21673b6d2792ed3ce75c86f840a5">DIB_DAUTHSTATUS_NSUID_Pos</link> )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga13ddfd4aa32c363b17a884d654f965ec">MEMSYSCTL_BASE</link>&#160;&#160;&#160;(0xE001E000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gacac843f21a47472fb0ca653a63a9fb6f">ERRBNK_BASE</link>&#160;&#160;&#160;(0xE001E100UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa025ed8ad96eb6fe9b49544f2416e8a4">PWRMODCTL_BASE</link>&#160;&#160;&#160;(0xE001E300UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7f86bb263a0cd3fc7f45c4128251d633">EWIC_BASE</link>&#160;&#160;&#160;(0xE001E400UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a76fe8ec2ce6cad19127f0408cbb620">PRCCFGINF_BASE</link>&#160;&#160;&#160;(0xE001E700UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0e14b8db93c316988141d7f379810aa0">ICB</link>&#160;&#160;&#160;((<link linkend="_struct_i_c_b___type">ICB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga87357d6b046d8bf05631e28e40fc1323">MEMSYSCTL</link>&#160;&#160;&#160;((<link linkend="_struct_mem_sys_ctl___type">MemSysCtl_Type</link> *)     <link linkend="_group___c_m_s_i_s___s_c_b_1ga13ddfd4aa32c363b17a884d654f965ec">MEMSYSCTL_BASE</link>   )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac365de2a06f4254709cefbf82947c5a3">ERRBNK</link>&#160;&#160;&#160;((<link linkend="_struct_err_bnk___type">ErrBnk_Type</link>    *)     <link linkend="_group___c_m_s_i_s___s_c_b_1gacac843f21a47472fb0ca653a63a9fb6f">ERRBNK_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf1384d75e3f81227c50a85eccd4286a7">PWRMODCTL</link>&#160;&#160;&#160;((<link linkend="_struct_pwr_mod_ctl___type">PwrModCtl_Type</link> *)     <link linkend="_group___c_m_s_i_s___s_c_b_1gaa025ed8ad96eb6fe9b49544f2416e8a4">PWRMODCTL_BASE</link>   )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab7288428f3edf8e44921c9b9558197d6">EWIC</link>&#160;&#160;&#160;((<link linkend="_struct_e_w_i_c___type">EWIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___s_c_b_1ga7f86bb263a0cd3fc7f45c4128251d633">EWIC_BASE</link>        )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga16eddad39fe4038df233f134fad4103e">PRCCFGINF</link>&#160;&#160;&#160;((<link linkend="_struct_prc_cfg_inf___type">PrcCfgInf_Type</link> *)     <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a76fe8ec2ce6cad19127f0408cbb620">PRCCFGINF_BASE</link>   )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa6fa2b10f756385433e08522d9e4632f">EXC_RETURN_HANDLER</link>&#160;&#160;&#160;(0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaea4703101b5e679f695e231f7ee72331">EXC_RETURN_THREAD_MSP</link>&#160;&#160;&#160;(0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9998daf0fbdf31dbc8f81cd604b58175">EXC_RETURN_THREAD_PSP</link>&#160;&#160;&#160;(0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa6fa2b10f756385433e08522d9e4632f">EXC_RETURN_HANDLER</link>&#160;&#160;&#160;(0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaea4703101b5e679f695e231f7ee72331">EXC_RETURN_THREAD_MSP</link>&#160;&#160;&#160;(0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9998daf0fbdf31dbc8f81cd604b58175">EXC_RETURN_THREAD_PSP</link>&#160;&#160;&#160;(0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa6fa2b10f756385433e08522d9e4632f">EXC_RETURN_HANDLER</link>&#160;&#160;&#160;(0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaea4703101b5e679f695e231f7ee72331">EXC_RETURN_THREAD_MSP</link>&#160;&#160;&#160;(0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9998daf0fbdf31dbc8f81cd604b58175">EXC_RETURN_THREAD_PSP</link>&#160;&#160;&#160;(0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa6fa2b10f756385433e08522d9e4632f">EXC_RETURN_HANDLER</link>&#160;&#160;&#160;(0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaea4703101b5e679f695e231f7ee72331">EXC_RETURN_THREAD_MSP</link>&#160;&#160;&#160;(0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9998daf0fbdf31dbc8f81cd604b58175">EXC_RETURN_THREAD_PSP</link>&#160;&#160;&#160;(0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga6018e92335752c794b43993337f7a18c">ICB_ACTLR_DISCRITAXIRUW_Pos</link>&#160;&#160;&#160;27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3227eda6df605aad32d74c1cc920828a">ICB_ACTLR_DISCRITAXIRUW_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga6018e92335752c794b43993337f7a18c">ICB_ACTLR_DISCRITAXIRUW_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac78f53956c13d346e6a5df556f0ef371">ICB_ACTLR_DISCRITAXIRUR_Pos</link>&#160;&#160;&#160;15U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8dfe79a5c12f38eca6502aa8461ba6d6">ICB_ACTLR_DISCRITAXIRUR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac78f53956c13d346e6a5df556f0ef371">ICB_ACTLR_DISCRITAXIRUR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga29e778a33d4cc6ec4c54221100c4deff">ICB_ACTLR_EVENTBUSEN_Pos</link>&#160;&#160;&#160;14U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab4cce85b7131dd3d7a55cb10123a54f8">ICB_ACTLR_EVENTBUSEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga29e778a33d4cc6ec4c54221100c4deff">ICB_ACTLR_EVENTBUSEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga317e529dc33f7901df615f92b6b31f46">ICB_ACTLR_EVENTBUSEN_S_Pos</link>&#160;&#160;&#160;13U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1a01a7afad93eb88605942ba24732ed8">ICB_ACTLR_EVENTBUSEN_S_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga317e529dc33f7901df615f92b6b31f46">ICB_ACTLR_EVENTBUSEN_S_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga84a2a7ee11e0f8ec58448b52d6a077c6">ICB_ACTLR_DISITMATBFLUSH_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga984cd7a7fff92e5b0e9ffacb87db301e">ICB_ACTLR_DISITMATBFLUSH_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga84a2a7ee11e0f8ec58448b52d6a077c6">ICB_ACTLR_DISITMATBFLUSH_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa64ced54829edf1e44af73bbeb58f4a2">ICB_ACTLR_DISNWAMODE_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad617eb9ae86498fbf9d62cd8e97bc093">ICB_ACTLR_DISNWAMODE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa64ced54829edf1e44af73bbeb58f4a2">ICB_ACTLR_DISNWAMODE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gade7140dadc2543f791585d31beeeea11">ICB_ACTLR_FPEXCODIS_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac57fe270720b9f0da7cf7ee305ed1e63">ICB_ACTLR_FPEXCODIS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gade7140dadc2543f791585d31beeeea11">ICB_ACTLR_FPEXCODIS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafcb3edd868b2d820d5ba596fb3f43ca3">ICB_ICTR_INTLINESNUM_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gadcf0f0b51e01fcbd727dceb738908ff2">ICB_ICTR_INTLINESNUM_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gafcb3edd868b2d820d5ba596fb3f43ca3">ICB_ICTR_INTLINESNUM_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad5be819ea314d07a1a8a22dc6561f2e4">MEMSYSCTL_MSCR_CPWRDN_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga79edb7c4b9f707205cb186d67a75ae23">MEMSYSCTL_MSCR_CPWRDN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad5be819ea314d07a1a8a22dc6561f2e4">MEMSYSCTL_MSCR_CPWRDN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2dfd5544ea8358ca40cd0a55135b471e">MEMSYSCTL_MSCR_DCCLEAN_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga86f193a5f600606a6c8a64f7860069bc">MEMSYSCTL_MSCR_DCCLEAN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2dfd5544ea8358ca40cd0a55135b471e">MEMSYSCTL_MSCR_DCCLEAN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga139979e66cefc212dd436d82f720c0f4">MEMSYSCTL_MSCR_ICACTIVE_Pos</link>&#160;&#160;&#160;13U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga69b2fd0e1f9de304d9db5932e84ce8c1">MEMSYSCTL_MSCR_ICACTIVE_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga139979e66cefc212dd436d82f720c0f4">MEMSYSCTL_MSCR_ICACTIVE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga6cce2dcd61083c89d343db9935bd1598">MEMSYSCTL_MSCR_DCACTIVE_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4b6b82aa33b00ba0cbc7ab55f720f04b">MEMSYSCTL_MSCR_DCACTIVE_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga6cce2dcd61083c89d343db9935bd1598">MEMSYSCTL_MSCR_DCACTIVE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4c74be9e35d5efd5ecb27efa63a02923">MEMSYSCTL_MSCR_EVECCFAULT_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga719803c1c104cb7b0d37148e3c3d7175">MEMSYSCTL_MSCR_EVECCFAULT_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4c74be9e35d5efd5ecb27efa63a02923">MEMSYSCTL_MSCR_EVECCFAULT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga258a3bf8f2d06cea3705b07db03f976b">MEMSYSCTL_MSCR_FORCEWT_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaacfc5665a212cc43c70bc0c6b9322e81">MEMSYSCTL_MSCR_FORCEWT_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga258a3bf8f2d06cea3705b07db03f976b">MEMSYSCTL_MSCR_FORCEWT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabbdf1f89409c5d9b8c2ff4c2c5ce874e">MEMSYSCTL_MSCR_ECCEN_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga86e13b9cc0e3f4fc3971643d118c0373">MEMSYSCTL_MSCR_ECCEN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gabbdf1f89409c5d9b8c2ff4c2c5ce874e">MEMSYSCTL_MSCR_ECCEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad9770e0012357e9584cb3d7703ef4689">MEMSYSCTL_PFCR_DIS_NLP_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2c3438255efb22a45f5d4dede50f52e8">MEMSYSCTL_PFCR_DIS_NLP_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad9770e0012357e9584cb3d7703ef4689">MEMSYSCTL_PFCR_DIS_NLP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4e2faf9b3871f7ff24c67743c92d3572">MEMSYSCTL_PFCR_ENABLE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga6ea490292987b35e18f2a8033d7e70c7">MEMSYSCTL_PFCR_ENABLE_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4e2faf9b3871f7ff24c67743c92d3572">MEMSYSCTL_PFCR_ENABLE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafc5a249edf213e88fb4d752f665fe25f">MEMSYSCTL_ITCMCR_SZ_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga04318bc807edf3cb9556e92fa482c84b">MEMSYSCTL_ITCMCR_SZ_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gafc5a249edf213e88fb4d752f665fe25f">MEMSYSCTL_ITCMCR_SZ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad32aae0739960aa88dca6fd9456854ab">MEMSYSCTL_ITCMCR_EN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafec8aafda75a967a2d3c5d58c4d46288">MEMSYSCTL_ITCMCR_EN_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad32aae0739960aa88dca6fd9456854ab">MEMSYSCTL_ITCMCR_EN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga65f1aaaeafff82a0a788c81ed17b3771">MEMSYSCTL_DTCMCR_SZ_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga05579276f0dcea7921b5ef11ac4929df">MEMSYSCTL_DTCMCR_SZ_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga65f1aaaeafff82a0a788c81ed17b3771">MEMSYSCTL_DTCMCR_SZ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac2488bb0c08165d6cdce03589647c4f6">MEMSYSCTL_DTCMCR_EN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga305e7e3a543923ed7282d9128c829394">MEMSYSCTL_DTCMCR_EN_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac2488bb0c08165d6cdce03589647c4f6">MEMSYSCTL_DTCMCR_EN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga867352187f2aaa0992cc3d60c86b8e51">MEMSYSCTL_PAHBCR_SZ_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gacbbc1e6e548e918a638ec1971e6b71dc">MEMSYSCTL_PAHBCR_SZ_Msk</link>&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga867352187f2aaa0992cc3d60c86b8e51">MEMSYSCTL_PAHBCR_SZ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1ecaa54f33f736bb4e93030db1c83e02">MEMSYSCTL_PAHBCR_EN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf8605c8523ca1b463cea7d488e147797">MEMSYSCTL_PAHBCR_EN_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1ecaa54f33f736bb4e93030db1c83e02">MEMSYSCTL_PAHBCR_EN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2a09789d77ee7c31bd138dc235c8550e">MEMSYSCTL_ITGU_CTRL_DEREN_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga182bb04e0960e78c056d51bef76f6cb7">MEMSYSCTL_ITGU_CTRL_DEREN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2a09789d77ee7c31bd138dc235c8550e">MEMSYSCTL_ITGU_CTRL_DEREN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab08d772bd6d2bdca22530cfc9201a7e6">MEMSYSCTL_ITGU_CTRL_DBFEN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga46eb340e945a408918a6e96775334256">MEMSYSCTL_ITGU_CTRL_DBFEN_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab08d772bd6d2bdca22530cfc9201a7e6">MEMSYSCTL_ITGU_CTRL_DBFEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0f491892f1eeda8c65a47d80081c3969">MEMSYSCTL_ITGU_CFG_PRESENT_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga54780fc16ebdd1d722b2377addcdb15c">MEMSYSCTL_ITGU_CFG_PRESENT_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0f491892f1eeda8c65a47d80081c3969">MEMSYSCTL_ITGU_CFG_PRESENT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga38fd7451023ebe46e401e9070cd87dfd">MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga05ced34cca684f6feb1b39a76e5c97f1">MEMSYSCTL_ITGU_CFG_NUMBLKS_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga38fd7451023ebe46e401e9070cd87dfd">MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4dd12ffd6ca5bb2b506566d62f8be5ed">MEMSYSCTL_ITGU_CFG_BLKSZ_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac37532e62cc50cce67baba7471a5348a">MEMSYSCTL_ITGU_CFG_BLKSZ_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4dd12ffd6ca5bb2b506566d62f8be5ed">MEMSYSCTL_ITGU_CFG_BLKSZ_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad889ab1ebe2e602d2e54a11e9731f7af">MEMSYSCTL_DTGU_CTRL_DEREN_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga33d0a0692dbb47783add11f26ab63169">MEMSYSCTL_DTGU_CTRL_DEREN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad889ab1ebe2e602d2e54a11e9731f7af">MEMSYSCTL_DTGU_CTRL_DEREN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gacf955e3b7a53648e58ae62cbb3b64fde">MEMSYSCTL_DTGU_CTRL_DBFEN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4a2b3156aae3b0ef67f7fd80bfe381df">MEMSYSCTL_DTGU_CTRL_DBFEN_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gacf955e3b7a53648e58ae62cbb3b64fde">MEMSYSCTL_DTGU_CTRL_DBFEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga20e3971de3c6166e4546533f73415c2a">MEMSYSCTL_DTGU_CFG_PRESENT_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gacadafe2f1de8514bbde517804c651359">MEMSYSCTL_DTGU_CFG_PRESENT_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga20e3971de3c6166e4546533f73415c2a">MEMSYSCTL_DTGU_CFG_PRESENT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae8ce419d8110d1970536ee8629f81379">MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5087414871190bb4533eccfed1d85b74">MEMSYSCTL_DTGU_CFG_NUMBLKS_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae8ce419d8110d1970536ee8629f81379">MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaeb41506d5e7363d5bfaebcbf777ba09b">MEMSYSCTL_DTGU_CFG_BLKSZ_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6b6427f5010217fd0c506693a8d62b5">MEMSYSCTL_DTGU_CFG_BLKSZ_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaeb41506d5e7363d5bfaebcbf777ba09b">MEMSYSCTL_DTGU_CFG_BLKSZ_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaaa2a6127f13eccaf67e2fbd93c87a539">PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac9351bfce6ac5a3aa5714c8f8fb52ac8">PWRMODCTL_CPDLPSTATE_RLPSTATE_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaaa2a6127f13eccaf67e2fbd93c87a539">PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab34a4844667438defcca4204314da917">PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga313251d3745f99ddb6e6d0e322462c38">PWRMODCTL_CPDLPSTATE_ELPSTATE_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab34a4844667438defcca4204314da917">PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9f5a40e807a5e97c59b708303ed4ad3b">PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga03132d38641251a0c1ec3a31353bd77d">PWRMODCTL_CPDLPSTATE_CLPSTATE_Msk</link>&#160;&#160;&#160;(0x3UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga9f5a40e807a5e97c59b708303ed4ad3b">PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga106aec0d201afa658ba9b333230a2f62">PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab46e82a703aa4929517c80932a8204b7">PWRMODCTL_DPDLPSTATE_DLPSTATE_Msk</link>&#160;&#160;&#160;(0x3UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga106aec0d201afa658ba9b333230a2f62">PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf098fbb35ea49879d2163eefb1927fdd">EWIC_EVENTSPR_EDBGREQ_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab7f2d44cd160d0aa34d2094999e443ff">EWIC_EVENTSPR_EDBGREQ_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf098fbb35ea49879d2163eefb1927fdd">EWIC_EVENTSPR_EDBGREQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3d7f778b9a4a202facb12e25da1de5be">EWIC_EVENTSPR_NMI_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3c174d740f4decb88fc4843782c72604">EWIC_EVENTSPR_NMI_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3d7f778b9a4a202facb12e25da1de5be">EWIC_EVENTSPR_NMI_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7c00f61ccc52e2cce1bd3aaa94ca9bca">EWIC_EVENTSPR_EVENT_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac5b6d21e8054c9ce54c8356e58cf9a52">EWIC_EVENTSPR_EVENT_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7c00f61ccc52e2cce1bd3aaa94ca9bca">EWIC_EVENTSPR_EVENT_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7c574ff89abed6c4e12250ff606a8c22">EWIC_EVENTMASKA_EDBGREQ_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9d2d846cf9735b1ce04fe05a86395a2b">EWIC_EVENTMASKA_EDBGREQ_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7c574ff89abed6c4e12250ff606a8c22">EWIC_EVENTMASKA_EDBGREQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad971878615fecb4829f205ac5e4bd61d">EWIC_EVENTMASKA_NMI_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga6b629506418eaba1265efbea8fb8c896">EWIC_EVENTMASKA_NMI_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad971878615fecb4829f205ac5e4bd61d">EWIC_EVENTMASKA_NMI_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae83675b31a946f55f5eef636471213f3">EWIC_EVENTMASKA_EVENT_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga30d86de6fafda25566d8acac7e4e34be">EWIC_EVENTMASKA_EVENT_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae83675b31a946f55f5eef636471213f3">EWIC_EVENTMASKA_EVENT_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gacc49d8f8dbcb8c40e8e925d0849d0fca">EWIC_EVENTMASK_IRQ_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0bb83e57c0da0167648b84edc30f71e1">EWIC_EVENTMASK_IRQ_Msk</link>&#160;&#160;&#160;(0xFFFFFFFFUL /*&lt;&lt; EWIC_EVENTMASKA_IRQ_Pos*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2a02d42c85dcd7157e36ffd1793af9b5">ERRBNK_IEBR0_SWDEF_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0f33619d11962794de941a1945a64171">ERRBNK_IEBR0_SWDEF_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2a02d42c85dcd7157e36ffd1793af9b5">ERRBNK_IEBR0_SWDEF_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaeaa49f865d866b34d7e7a484d36f3073">ERRBNK_IEBR0_BANK_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaeec701a537ef5da1d078a80694c3de42">ERRBNK_IEBR0_BANK_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaeaa49f865d866b34d7e7a484d36f3073">ERRBNK_IEBR0_BANK_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0a5d578c8fcb453fa9de3919f5d385f6">ERRBNK_IEBR0_LOCATION_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gacece89f5d2ce4c4e05680b994866c554">ERRBNK_IEBR0_LOCATION_Msk</link>&#160;&#160;&#160;(0x3FFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0a5d578c8fcb453fa9de3919f5d385f6">ERRBNK_IEBR0_LOCATION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga073d0a845eb34db4afa25a6dd50256a2">ERRBNK_IEBR0_LOCKED_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga16998136613470731279d999ca1f5e49">ERRBNK_IEBR0_LOCKED_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga073d0a845eb34db4afa25a6dd50256a2">ERRBNK_IEBR0_LOCKED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gadb563b42eac50dde50acacf10095e7cf">ERRBNK_IEBR0_VALID_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae6ad7309872abc9314ed984bc0089acb">ERRBNK_IEBR0_VALID_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; /*<link linkend="_group___c_m_s_i_s___s_c_b_1gadb563b42eac50dde50acacf10095e7cf">ERRBNK_IEBR0_VALID_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga14e57259fc0f58b3a4d7157f3c609b5f">ERRBNK_IEBR1_SWDEF_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga90332bfd1688a36fc00ec2d6dfe1a8ba">ERRBNK_IEBR1_SWDEF_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga14e57259fc0f58b3a4d7157f3c609b5f">ERRBNK_IEBR1_SWDEF_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8782ae848ab4a9639ce9afb01ed26c8e">ERRBNK_IEBR1_BANK_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5ab89fbe9e50ed36108b16c5f462e24e">ERRBNK_IEBR1_BANK_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8782ae848ab4a9639ce9afb01ed26c8e">ERRBNK_IEBR1_BANK_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga44d1e7d673d4a6725162030ec0f1ad05">ERRBNK_IEBR1_LOCATION_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga34f378993e3917dd1ce55c185a35c222">ERRBNK_IEBR1_LOCATION_Msk</link>&#160;&#160;&#160;(0x3FFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga44d1e7d673d4a6725162030ec0f1ad05">ERRBNK_IEBR1_LOCATION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5016a8de22df469192e1a10ef1aea59c">ERRBNK_IEBR1_LOCKED_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5d193b34210b47e66d1cccf8bb89d34f">ERRBNK_IEBR1_LOCKED_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga5016a8de22df469192e1a10ef1aea59c">ERRBNK_IEBR1_LOCKED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab9103686fbc687ebb0e80d06035428cf">ERRBNK_IEBR1_VALID_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gadc021a89dfee1a9b3065c97507d807e8">ERRBNK_IEBR1_VALID_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; /*<link linkend="_group___c_m_s_i_s___s_c_b_1gab9103686fbc687ebb0e80d06035428cf">ERRBNK_IEBR1_VALID_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad08c7048a704ccdddb890841b7ff5bd7">ERRBNK_DEBR0_SWDEF_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4dd4c27bce51c772cdc9e4765998cd12">ERRBNK_DEBR0_SWDEF_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad08c7048a704ccdddb890841b7ff5bd7">ERRBNK_DEBR0_SWDEF_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafe176d0d424e4e9622e1d404733a48c1">ERRBNK_DEBR0_TYPE_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga83f585715baa90f9fee835188f0dc155">ERRBNK_DEBR0_TYPE_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gafe176d0d424e4e9622e1d404733a48c1">ERRBNK_DEBR0_TYPE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9b9589c80b747a4237c77324606ec118">ERRBNK_DEBR0_BANK_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaee1954deb3ce8a754308bf5d73f21b6e">ERRBNK_DEBR0_BANK_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga9b9589c80b747a4237c77324606ec118">ERRBNK_DEBR0_BANK_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga907eaac2cb5b2a84c738dc87840504e4">ERRBNK_DEBR0_LOCATION_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa0d71541f25431c924c99b61bc9e148b">ERRBNK_DEBR0_LOCATION_Msk</link>&#160;&#160;&#160;(0x3FFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga907eaac2cb5b2a84c738dc87840504e4">ERRBNK_DEBR0_LOCATION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga399ae5039e61ed8f563e47bcb32cd984">ERRBNK_DEBR0_LOCKED_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga98de57d1ea7d347b6495694e9270b8da">ERRBNK_DEBR0_LOCKED_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga399ae5039e61ed8f563e47bcb32cd984">ERRBNK_DEBR0_LOCKED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga36a791dac4b66cc8606e88d27f73d9c3">ERRBNK_DEBR0_VALID_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab5f46f6dfc75fc3d610972ecd80b848a">ERRBNK_DEBR0_VALID_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; /*<link linkend="_group___c_m_s_i_s___s_c_b_1ga36a791dac4b66cc8606e88d27f73d9c3">ERRBNK_DEBR0_VALID_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac3956b7ff890d8c75f3f02c2750eab51">ERRBNK_DEBR1_SWDEF_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabec87b423b25f358c60b1f018a51b228">ERRBNK_DEBR1_SWDEF_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac3956b7ff890d8c75f3f02c2750eab51">ERRBNK_DEBR1_SWDEF_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga16e9967558e14181d7909128dbf1cda6">ERRBNK_DEBR1_TYPE_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa196cbeca060570fb384b103d27ecd0a">ERRBNK_DEBR1_TYPE_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga16e9967558e14181d7909128dbf1cda6">ERRBNK_DEBR1_TYPE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad1815158b13eed7e76a7ea4a008c0043">ERRBNK_DEBR1_BANK_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gadc1d26472c5b994169a734ef63e7a2e2">ERRBNK_DEBR1_BANK_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad1815158b13eed7e76a7ea4a008c0043">ERRBNK_DEBR1_BANK_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad7593b2b1c37aa3793201cf576224682">ERRBNK_DEBR1_LOCATION_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b843e210b244315fde2c11044ac2efa">ERRBNK_DEBR1_LOCATION_Msk</link>&#160;&#160;&#160;(0x3FFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad7593b2b1c37aa3793201cf576224682">ERRBNK_DEBR1_LOCATION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga14ec342ca40f6b2a5ecdc95a0c296f6f">ERRBNK_DEBR1_LOCKED_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5d58c75561d7addedd1b4eedd17e9978">ERRBNK_DEBR1_LOCKED_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga14ec342ca40f6b2a5ecdc95a0c296f6f">ERRBNK_DEBR1_LOCKED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabd23e5a68d23f0415a70253c2836e887">ERRBNK_DEBR1_VALID_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gade3451cfa57b130121e465fb5ff04cef">ERRBNK_DEBR1_VALID_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; /*<link linkend="_group___c_m_s_i_s___s_c_b_1gabd23e5a68d23f0415a70253c2836e887">ERRBNK_DEBR1_VALID_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa41d89f6f4c383e525df7f7d1c5c029d">ERRBNK_TEBR0_SWDEF_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2ed666c4fc20979a797871a4f1e12ba6">ERRBNK_TEBR0_SWDEF_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa41d89f6f4c383e525df7f7d1c5c029d">ERRBNK_TEBR0_SWDEF_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab7ccdc49857bb574c333bb26877c6a63">ERRBNK_TEBR0_POISON_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1b45e2cde3470ef70329bbc52d113fd9">ERRBNK_TEBR0_POISON_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab7ccdc49857bb574c333bb26877c6a63">ERRBNK_TEBR0_POISON_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafd2d2fa3f7cae8cf05927361df7b4eaf">ERRBNK_TEBR0_TYPE_Pos</link>&#160;&#160;&#160;27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0dece8f55702232a4b0ddf4218dc6b51">ERRBNK_TEBR0_TYPE_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gafd2d2fa3f7cae8cf05927361df7b4eaf">ERRBNK_TEBR0_TYPE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3cf4b6d8d2c6337906a1c3d8c4e732dc">ERRBNK_TEBR0_BANK_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad58e636502d5f7d7ded8f612c77b9c3c">ERRBNK_TEBR0_BANK_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3cf4b6d8d2c6337906a1c3d8c4e732dc">ERRBNK_TEBR0_BANK_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab0e4eaf6c4fb6ac5e6ba7faac6a8a476">ERRBNK_TEBR0_LOCATION_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga040a21cd3ab10370de0d3fb651539e27">ERRBNK_TEBR0_LOCATION_Msk</link>&#160;&#160;&#160;(0x3FFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab0e4eaf6c4fb6ac5e6ba7faac6a8a476">ERRBNK_TEBR0_LOCATION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4823c7e1770aa7d0ae06758043bd026a">ERRBNK_TEBR0_LOCKED_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac4234faf731f9ac8428ab0b41f88c51f">ERRBNK_TEBR0_LOCKED_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4823c7e1770aa7d0ae06758043bd026a">ERRBNK_TEBR0_LOCKED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9e30e5399c4c6622bc877389884e7ff4">ERRBNK_TEBR0_VALID_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaef9c8653a3f94e49ecce1d0446154297">ERRBNK_TEBR0_VALID_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; /*<link linkend="_group___c_m_s_i_s___s_c_b_1ga9e30e5399c4c6622bc877389884e7ff4">ERRBNK_TEBR0_VALID_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa79fbc05cf56d9944ec7122534d2451f">ERRBNK_TEBR1_SWDEF_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae2aa0c87f31b2b1e917226e06cc4df8d">ERRBNK_TEBR1_SWDEF_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa79fbc05cf56d9944ec7122534d2451f">ERRBNK_TEBR1_SWDEF_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2912e7257126aeb9bff32ea824c8040b">ERRBNK_TEBR1_POISON_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga23836ccc0ee921e1a5ff61f40ae65add">ERRBNK_TEBR1_POISON_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2912e7257126aeb9bff32ea824c8040b">ERRBNK_TEBR1_POISON_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0918466eb38c8f6a48865bf206d5ca32">ERRBNK_TEBR1_TYPE_Pos</link>&#160;&#160;&#160;27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga455a083e7d931a86269adb2a3727b8de">ERRBNK_TEBR1_TYPE_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0918466eb38c8f6a48865bf206d5ca32">ERRBNK_TEBR1_TYPE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf76b700aa80e7f780df7072db468ba11">ERRBNK_TEBR1_BANK_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf9b1bc9ab3aab722cc366e47c965f52a">ERRBNK_TEBR1_BANK_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf76b700aa80e7f780df7072db468ba11">ERRBNK_TEBR1_BANK_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga72082e9ed235f4177338c5e211f33bde">ERRBNK_TEBR1_LOCATION_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5fb5252e8325ca90e12d06592599b677">ERRBNK_TEBR1_LOCATION_Msk</link>&#160;&#160;&#160;(0x3FFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga72082e9ed235f4177338c5e211f33bde">ERRBNK_TEBR1_LOCATION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8fcc66ff900b8c3227ea474475a670d6">ERRBNK_TEBR1_LOCKED_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga01ac5751b5956f39d45bc4c1802c0bca">ERRBNK_TEBR1_LOCKED_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8fcc66ff900b8c3227ea474475a670d6">ERRBNK_TEBR1_LOCKED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf1a15db93ae93ba4605f9fd3bf61b702">ERRBNK_TEBR1_VALID_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad25c4eadbe5872c4fd956ae32223c36c">ERRBNK_TEBR1_VALID_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; /*<link linkend="_group___c_m_s_i_s___s_c_b_1gaf1a15db93ae93ba4605f9fd3bf61b702">ERRBNK_TEBR1_VALID_Pos</link>*/)</para>
</listitem>
        </itemizedlist>
</simplesect>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0932b31faafd47656a03ced75a31d99b">SCB_CPUID_IMPLEMENTER_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad358dfbd04300afc1824329d128b99e8">SCB_CPUID_VARIANT_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafae4a1f27a927338ae9dc51a0e146213">SCB_CPUID_ARCHITECTURE_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98e581423ca016680c238c469aba546d">SCB_CPUID_PARTNO_Msk</link>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2ec0448b6483f77e7f5d08b4b81d85df">SCB_CPUID_REVISION_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadb4dbf66078026dedc24e8cb9a21b2b1">SCB_ICSR_PENDNMISET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>&#160;&#160;&#160;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga340e3f79e9c3607dee9f2c048b6b22e8">SCB_ICSR_NMIPENDSET_Msk</link>&#160;&#160;&#160;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gadb4dbf66078026dedc24e8cb9a21b2b1">SCB_ICSR_PENDNMISET_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad4c1ddde49ff0d3ed1b843d14d38ebf1">SCB_ICSR_PENDNMICLR_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gace870429ae27601613da7c6f6e53a18f">SCB_ICSR_PENDNMICLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad4c1ddde49ff0d3ed1b843d14d38ebf1">SCB_ICSR_PENDNMICLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e40d93efb402763c8c00ddcc56724ff">SCB_ICSR_PENDSVSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>&#160;&#160;&#160;27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a901ace381d3c1c74ac82b22fae2e1e">SCB_ICSR_PENDSVCLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7325b61ea0ec323ef2d5c893b112e546">SCB_ICSR_PENDSTSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>&#160;&#160;&#160;25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab241827d2a793269d8cd99b9b28c2157">SCB_ICSR_PENDSTCLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga021591700b2d6a6e332d932efaece42b">SCB_ICSR_STTNS_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga70404175bcf7f329758829a9888e48c4">SCB_ICSR_STTNS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga021591700b2d6a6e332d932efaece42b">SCB_ICSR_STTNS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>&#160;&#160;&#160;23U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa966600396290808d596fe96e92ca2b5">SCB_ICSR_ISRPREEMPT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>&#160;&#160;&#160;22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga056d74fd538e5d36d3be1f28d399c877">SCB_ICSR_ISRPENDING_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacb6992e7c7ddc27a370f62878a21ef72">SCB_ICSR_VECTPENDING_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca6fc3f79bb550f64fd7df782ed4a5f6">SCB_ICSR_RETTOBASE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5533791a4ecf1b9301c883047b3e8396">SCB_ICSR_VECTACTIVE_Msk</link>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga75e395ed74042923e8c93edf50f0996c">SCB_VTOR_TBLOFF_Msk</link>&#160;&#160;&#160;(0x1FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabacedaefeefc73d666bbe59ece904493">SCB_AIRCR_VECTKEYSTAT_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>&#160;&#160;&#160;15U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f571f93d3d4a6eac9a3040756d3d951">SCB_AIRCR_ENDIANESS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2590e227eedb35a41044d8fb7feb9037">SCB_AIRCR_PRIS_Pos</link>&#160;&#160;&#160;14U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0032bb51f38e103fc34c2a57e59ada6f">SCB_AIRCR_PRIS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2590e227eedb35a41044d8fb7feb9037">SCB_AIRCR_PRIS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga94e2fc10be4f6065dcb5a7276b40d933">SCB_AIRCR_BFHFNMINS_Pos</link>&#160;&#160;&#160;13U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabc24019f3b54b8d2acd23016b2e0c7b9">SCB_AIRCR_BFHFNMINS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga94e2fc10be4f6065dcb5a7276b40d933">SCB_AIRCR_BFHFNMINS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7e6b3da07caee0726c5aab97ecebc2a5">SCB_AIRCR_SYSRESETREQS_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4b7fe06aaa2e87cdaf25a720dd282a1">SCB_AIRCR_SYSRESETREQS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7e6b3da07caee0726c5aab97ecebc2a5">SCB_AIRCR_SYSRESETREQS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga212c5ab1c1c82c807d30d2307aa8d218">SCB_AIRCR_VECTCLRACTIVE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafb98656644a14342e467505f69a997c9">SCB_SCR_SEVONPEND_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28a2c6524329e68f073b64d4fbfaba39">SCB_SCR_SLEEPDEEPS_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7bcfa50d03c2b059ea8661f31d46fa06">SCB_SCR_SLEEPDEEPS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28a2c6524329e68f073b64d4fbfaba39">SCB_SCR_SLEEPDEEPS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga50a243e317b9a70781b02758d45b05ee">SCB_SCR_SLEEPONEXIT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe">SCB_CCR_BP_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7fac248cabee94546aa9530d27217772">SCB_CCR_BP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe">SCB_CCR_BP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448">SCB_CCR_IC_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf2ff8f5957edac919e28b536aa6c0a59">SCB_CCR_IC_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448">SCB_CCR_IC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b">SCB_CCR_DC_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga57b3909dff40a9c28ec50991e4202678">SCB_CCR_DC_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b">SCB_CCR_DC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98372e0d55ce8573350ce36c500e0555">SCB_CCR_STKOFHFNMIGN_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf7004d71376738038e912def01c31fe8">SCB_CCR_STKOFHFNMIGN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98372e0d55ce8573350ce36c500e0555">SCB_CCR_STKOFHFNMIGN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga89a28cc31cfc7d52d9d7a8fcc69c7eac">SCB_CCR_BFHFNMIGN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabb9aeac71b3abd8586d0297070f61dcb">SCB_CCR_DIV_0_TRP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga68c96ad594af70c007923979085c99e0">SCB_CCR_UNALIGN_TRP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4cf59b6343ca962c80e1885710da90aa">SCB_CCR_USERSETMPEND_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2e86fa5b7279235de3a62839e3f147cb">SCB_SHCSR_HARDFAULTPENDED_Pos</link>&#160;&#160;&#160;21U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad72747c81f58f73f0610760529697297">SCB_SHCSR_HARDFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2e86fa5b7279235de3a62839e3f147cb">SCB_SHCSR_HARDFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga39d60110521af453e9ae55f1a29d2ab4">SCB_SHCSR_SECUREFAULTPENDED_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga504f2af763a6f491acaba1912d5fe702">SCB_SHCSR_SECUREFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga39d60110521af453e9ae55f1a29d2ab4">SCB_SHCSR_SECUREFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafccb0c2b386b439ce03fb25ce3392ffc">SCB_SHCSR_SECUREFAULTENA_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2bb1374f777b18501bb0c7b7b1a775aa">SCB_SHCSR_SECUREFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafccb0c2b386b439ce03fb25ce3392ffc">SCB_SHCSR_SECUREFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga056fb6be590857bbc029bed48b21dd79">SCB_SHCSR_USGFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga43e8cbe619c9980e0d1aacc85d9b9e47">SCB_SHCSR_BUSFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf084424fa1f69bea36a1c44899d83d17">SCB_SHCSR_MEMFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>&#160;&#160;&#160;15U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6095a7acfbad66f52822b1392be88652">SCB_SHCSR_SVCALLPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</link>&#160;&#160;&#160;14U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga677c23749c4d348f30fb471d1223e783">SCB_SHCSR_BUSFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</link>&#160;&#160;&#160;13U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9abc6c2e395f9e5af4ce05fc420fb04c">SCB_SHCSR_MEMFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga122b4f732732010895e438803a29d3cc">SCB_SHCSR_USGFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafef530088dc6d6bfc9f1893d52853684">SCB_SHCSR_SYSTICKACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0e837241a515d4cbadaaae1faa8e039">SCB_SHCSR_PENDSVACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaad09b4bc36e9bccccc2e110d20b16e1a">SCB_SHCSR_MONITORACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga634c0f69a233475289023ae5cb158fdf">SCB_SHCSR_SVCALLACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabab1177d5e9a6ef204b9fd88551b7e53">SCB_SHCSR_NMIACT_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae5bb28ebc1feed160c9fff1e163d0ee0">SCB_SHCSR_NMIACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabab1177d5e9a6ef204b9fd88551b7e53">SCB_SHCSR_NMIACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c27422acd12822bd6854bcdf0890179">SCB_SHCSR_SECUREFAULTACT_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga15864bcf00ceff971f7b8c173673dbbf">SCB_SHCSR_SECUREFAULTACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c27422acd12822bd6854bcdf0890179">SCB_SHCSR_SECUREFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3166103b5a5f7931d0df90949c47dfe">SCB_SHCSR_USGFAULTACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga499ec47414b2f668c32ebb28b5889e2c">SCB_SHCSR_HARDFAULTACT_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5ae1ba2f88b11967bc8ca980fe411b44">SCB_SHCSR_HARDFAULTACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga499ec47414b2f668c32ebb28b5889e2c">SCB_SHCSR_HARDFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9d7a8b1054b655ad08d85c3c535d4f73">SCB_SHCSR_BUSFAULTACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9147fd4e1b12394ae26eadf900a023a3">SCB_SHCSR_MEMFAULTACT_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga565807b1a3f31891f1f967d0fa30d03f">SCB_CFSR_USGFAULTSR_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga26dc1ddfdc37a6b92597a6f7e498c1d6">SCB_CFSR_BUSFAULTSR_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad46716159a3808c9e7da22067d6bec98">SCB_CFSR_MEMFAULTSR_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165">SCB_CFSR_MMARVALID_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f17b24b05b0405de908ce185bef5c3">SCB_CFSR_MMARVALID_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165">SCB_CFSR_MMARVALID_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1390a486a538d1bb8e9661b678e88e39">SCB_CFSR_MLSPERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac0602ef4ef443ef6ccb1f24d6886661a">SCB_CFSR_MLSPERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1390a486a538d1bb8e9661b678e88e39">SCB_CFSR_MLSPERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62">SCB_CFSR_MSTKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga30331822fa13db8ee288173cfbcbbf72">SCB_CFSR_MSTKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62">SCB_CFSR_MSTKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d">SCB_CFSR_MUNSTKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2d77850270c5ca96e63e456315609876">SCB_CFSR_MUNSTKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d">SCB_CFSR_MUNSTKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725">SCB_CFSR_DACCVIOL_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd585d5b620c175f80dd99aecbe42bcf">SCB_CFSR_DACCVIOL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725">SCB_CFSR_DACCVIOL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5">SCB_CFSR_IACCVIOL_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac0a8e6525cd6c610f05d99640b40e6b7">SCB_CFSR_IACCVIOL_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5">SCB_CFSR_IACCVIOL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb">SCB_CFSR_BFARVALID_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga56dd2218996bebbf2a38180ae6f9fcf7">SCB_CFSR_BFARVALID_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb">SCB_CFSR_BFARVALID_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9b4a695a4f8d14a17be613423ef30e1">SCB_CFSR_LSPERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8af8c68915f63358325fb4ebc5d7acc1">SCB_CFSR_LSPERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9b4a695a4f8d14a17be613423ef30e1">SCB_CFSR_LSPERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f">SCB_CFSR_STKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77076fdfa5941327d4d8f0cb99653872">SCB_CFSR_STKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f">SCB_CFSR_STKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8">SCB_CFSR_UNSTKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2dfce5c289681884651f92377d09380e">SCB_CFSR_UNSTKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8">SCB_CFSR_UNSTKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5">SCB_CFSR_IMPRECISERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6e6b3b643e1c2e14c96f10b42d59fc64">SCB_CFSR_IMPRECISERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5">SCB_CFSR_IMPRECISERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0">SCB_CFSR_PRECISERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad8fc0d1f80364470e52d3dcf941f38cc">SCB_CFSR_PRECISERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0">SCB_CFSR_PRECISERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4">SCB_CFSR_IBUSERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a0907c95aabc4b9d77c3e28d14a717f">SCB_CFSR_IBUSERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4">SCB_CFSR_IBUSERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc">SCB_CFSR_DIVBYZERO_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9d91a0850b4962ad1335b2eadac6777e">SCB_CFSR_DIVBYZERO_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc">SCB_CFSR_DIVBYZERO_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690">SCB_CFSR_UNALIGNED_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac7d2aa508a08a2cab97aa8683c87d125">SCB_CFSR_UNALIGNED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690">SCB_CFSR_UNALIGNED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d4221dbc3b9ec07aa5eb66d3497d7f">SCB_CFSR_STKOF_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0b3bb3653d904169486e2d4efe4c566">SCB_CFSR_STKOF_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d4221dbc3b9ec07aa5eb66d3497d7f">SCB_CFSR_STKOF_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754">SCB_CFSR_NOCP_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6cbafe22a9550ca20427cd7e2f2bed7f">SCB_CFSR_NOCP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754">SCB_CFSR_NOCP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2">SCB_CFSR_INVPC_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafd7f0192bfedbde5d313fe7e637f55f1">SCB_CFSR_INVPC_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2">SCB_CFSR_INVPC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a">SCB_CFSR_INVSTATE_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8088a459ac3900a43a54f5cd4252484d">SCB_CFSR_INVSTATE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a">SCB_CFSR_INVSTATE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d">SCB_CFSR_UNDEFINSTR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga96e201c8da2bd76df35e184f31b89f1e">SCB_CFSR_UNDEFINSTR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d">SCB_CFSR_UNDEFINSTR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gababd60e94756bb33929d5e6f25d8dba3">SCB_HFSR_DEBUGEVT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6560d97ed043bc01152a7247bafa3157">SCB_HFSR_FORCED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaac5e289211d0a63fe879a9691cb9e1a9">SCB_HFSR_VECTTBL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cba2ec1f588ce0b10b191d6b0d23399">SCB_DFSR_EXTERNAL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacbb931575c07b324ec793775b7c44d05">SCB_DFSR_VCATCH_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3f7384b8a761704655fd45396a305663">SCB_DFSR_DWTTRAP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga609edf8f50bc49adb51ae28bcecefe1f">SCB_DFSR_BKPT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga200bcf918d57443b5e29e8ce552e4bdf">SCB_DFSR_HALTED_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa759ff8b4b16e6a7becf00b1a6005f65">SCB_NSACR_CP11_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac025b32fd79c75b8d0ca578af1818241">SCB_NSACR_CP11_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa759ff8b4b16e6a7becf00b1a6005f65">SCB_NSACR_CP11_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafb8add9ee956ce7e68254dd17631770c">SCB_NSACR_CP10_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3dc791e9d4bc647f3267dbb20bd531f7">SCB_NSACR_CP10_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafb8add9ee956ce7e68254dd17631770c">SCB_NSACR_CP10_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga384f04641b96d74495e023cca27ed72f">SCB_CLIDR_LOUU_Pos</link>&#160;&#160;&#160;27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a2124def29e03f85d8ab6b455f5a174">SCB_CLIDR_LOUU_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga384f04641b96d74495e023cca27ed72f">SCB_CLIDR_LOUU_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad723f01984bb639c77acc9529fa35ea8">SCB_CLIDR_LOC_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3accaa1c94b1d7b920a48ffa1b47443b">SCB_CLIDR_LOC_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad723f01984bb639c77acc9529fa35ea8">SCB_CLIDR_LOC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c7f12bf78e1049eeb477a1d48b144f">SCB_CTR_FORMAT_Pos</link>&#160;&#160;&#160;29U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf0303349e35d3777aa3aceae268f1651">SCB_CTR_FORMAT_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c7f12bf78e1049eeb477a1d48b144f">SCB_CTR_FORMAT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga96ba2dac3d22d7892eabb851c052a286">SCB_CTR_CWG_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga341c1fe0efc63e26a2affebda136da6c">SCB_CTR_CWG_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga96ba2dac3d22d7892eabb851c052a286">SCB_CTR_CWG_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7692042fbaab5852ca60f6c2d659f724">SCB_CTR_ERG_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga02bb1ed5199a32e0ebad001e1b64ac35">SCB_CTR_ERG_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7692042fbaab5852ca60f6c2d659f724">SCB_CTR_ERG_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae25b69e6ea66c125f703870adabb0d65">SCB_CTR_DMINLINE_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga634bb0b270954a68757c86c517de948b">SCB_CTR_DMINLINE_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae25b69e6ea66c125f703870adabb0d65">SCB_CTR_DMINLINE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5be00464e6789da9619947d67d2a1529">SCB_CTR_IMINLINE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac62440e20c39b8022279a4a706ef9aa3">SCB_CTR_IMINLINE_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5be00464e6789da9619947d67d2a1529">SCB_CTR_IMINLINE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4eaf5ef29d920023de2cf53b25d0d56c">SCB_CCSIDR_WT_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9089551a75985fa7cf051062ed2d62b9">SCB_CCSIDR_WT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4eaf5ef29d920023de2cf53b25d0d56c">SCB_CCSIDR_WT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a32c31034cf30f6fe4dfaa9d0d6a6af">SCB_CCSIDR_WB_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c0516faf8b9c7ab4151823c48f39b6">SCB_CCSIDR_WB_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a32c31034cf30f6fe4dfaa9d0d6a6af">SCB_CCSIDR_WB_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga379743eea011cede0032ecb7812b51e1">SCB_CCSIDR_RA_Pos</link>&#160;&#160;&#160;29U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa77f28cbf94b44c1114a66e05cc43255">SCB_CCSIDR_RA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga379743eea011cede0032ecb7812b51e1">SCB_CCSIDR_RA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gade432ae0a64858e92fa35c2983fb47a4">SCB_CCSIDR_WA_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga519ebde5ad64be2098f586bddbc8e898">SCB_CCSIDR_WA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gade432ae0a64858e92fa35c2983fb47a4">SCB_CCSIDR_WA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1028d2c238f74d2aa021f53ffbe8d7ab">SCB_CCSIDR_NUMSETS_Pos</link>&#160;&#160;&#160;13U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga47d1f01185d7a039334031008386c5a8">SCB_CCSIDR_NUMSETS_Msk</link>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1028d2c238f74d2aa021f53ffbe8d7ab">SCB_CCSIDR_NUMSETS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae67f2f83976b819fb3039fc35cfef0fb">SCB_CCSIDR_ASSOCIATIVITY_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae093c4c635dad43845967512fa87173a">SCB_CCSIDR_ASSOCIATIVITY_Msk</link>&#160;&#160;&#160;(0x3FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae67f2f83976b819fb3039fc35cfef0fb">SCB_CCSIDR_ASSOCIATIVITY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750388e1509b36d35568a68a7a1e1ff7">SCB_CCSIDR_LINESIZE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga07b3bdffe4c289b9c19c70cf698499da">SCB_CCSIDR_LINESIZE_Msk</link>&#160;&#160;&#160;(7UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750388e1509b36d35568a68a7a1e1ff7">SCB_CCSIDR_LINESIZE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8c014c9678bc9072f10459a1e14b973c">SCB_CSSELR_LEVEL_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa24e3a6d6960acff3d6949e416046cf0">SCB_CSSELR_LEVEL_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8c014c9678bc9072f10459a1e14b973c">SCB_CSSELR_LEVEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga70e80783c3bd7b11504c63b052b0c0b9">SCB_CSSELR_IND_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4e5d98f4d43366cadcc5c3d7ac37228c">SCB_CSSELR_IND_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga70e80783c3bd7b11504c63b052b0c0b9">SCB_CSSELR_IND_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaeb4a916d84d967c1bab8e88800a28984">SCB_STIR_INTID_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7b67f900eb9c63b04e67f8fa6ddcd8ed">SCB_STIR_INTID_Msk</link>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaeb4a916d84d967c1bab8e88800a28984">SCB_STIR_INTID_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabfe6096a36807e0b7e1d09a06ef1d750">SCB_DCISW_WAY_Msk</link>&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab08fbef94f7d068a7c0217e074c697f9">SCB_DCISW_SET_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6cac2d69791e13af276d8306c796925f">SCB_DCCSW_WAY_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8374e67655ac524284c9bb59eb2efa23">SCB_DCCSW_WAY_Msk</link>&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6cac2d69791e13af276d8306c796925f">SCB_DCCSW_WAY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae93985adc38a127bc8dc909ac58e8fea">SCB_DCCSW_SET_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga669e16d98c8ea0e66afb04641971d98c">SCB_DCCSW_SET_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae93985adc38a127bc8dc909ac58e8fea">SCB_DCCSW_SET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf2269bbe0bc7705e1da8f5ee0f581054">SCB_DCCISW_WAY_Msk</link>&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf1b0bea5ab77d4ad7d5c21e77ca463ad">SCB_DCCISW_SET_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0932b31faafd47656a03ced75a31d99b">SCB_CPUID_IMPLEMENTER_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad358dfbd04300afc1824329d128b99e8">SCB_CPUID_VARIANT_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafae4a1f27a927338ae9dc51a0e146213">SCB_CPUID_ARCHITECTURE_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98e581423ca016680c238c469aba546d">SCB_CPUID_PARTNO_Msk</link>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2ec0448b6483f77e7f5d08b4b81d85df">SCB_CPUID_REVISION_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadb4dbf66078026dedc24e8cb9a21b2b1">SCB_ICSR_PENDNMISET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>&#160;&#160;&#160;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga340e3f79e9c3607dee9f2c048b6b22e8">SCB_ICSR_NMIPENDSET_Msk</link>&#160;&#160;&#160;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gadb4dbf66078026dedc24e8cb9a21b2b1">SCB_ICSR_PENDNMISET_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad4c1ddde49ff0d3ed1b843d14d38ebf1">SCB_ICSR_PENDNMICLR_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gace870429ae27601613da7c6f6e53a18f">SCB_ICSR_PENDNMICLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad4c1ddde49ff0d3ed1b843d14d38ebf1">SCB_ICSR_PENDNMICLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e40d93efb402763c8c00ddcc56724ff">SCB_ICSR_PENDSVSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>&#160;&#160;&#160;27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a901ace381d3c1c74ac82b22fae2e1e">SCB_ICSR_PENDSVCLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7325b61ea0ec323ef2d5c893b112e546">SCB_ICSR_PENDSTSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>&#160;&#160;&#160;25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab241827d2a793269d8cd99b9b28c2157">SCB_ICSR_PENDSTCLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga021591700b2d6a6e332d932efaece42b">SCB_ICSR_STTNS_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga70404175bcf7f329758829a9888e48c4">SCB_ICSR_STTNS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga021591700b2d6a6e332d932efaece42b">SCB_ICSR_STTNS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>&#160;&#160;&#160;23U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa966600396290808d596fe96e92ca2b5">SCB_ICSR_ISRPREEMPT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>&#160;&#160;&#160;22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga056d74fd538e5d36d3be1f28d399c877">SCB_ICSR_ISRPENDING_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacb6992e7c7ddc27a370f62878a21ef72">SCB_ICSR_VECTPENDING_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca6fc3f79bb550f64fd7df782ed4a5f6">SCB_ICSR_RETTOBASE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5533791a4ecf1b9301c883047b3e8396">SCB_ICSR_VECTACTIVE_Msk</link>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabacedaefeefc73d666bbe59ece904493">SCB_AIRCR_VECTKEYSTAT_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>&#160;&#160;&#160;15U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f571f93d3d4a6eac9a3040756d3d951">SCB_AIRCR_ENDIANESS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2590e227eedb35a41044d8fb7feb9037">SCB_AIRCR_PRIS_Pos</link>&#160;&#160;&#160;14U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0032bb51f38e103fc34c2a57e59ada6f">SCB_AIRCR_PRIS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2590e227eedb35a41044d8fb7feb9037">SCB_AIRCR_PRIS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga94e2fc10be4f6065dcb5a7276b40d933">SCB_AIRCR_BFHFNMINS_Pos</link>&#160;&#160;&#160;13U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabc24019f3b54b8d2acd23016b2e0c7b9">SCB_AIRCR_BFHFNMINS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga94e2fc10be4f6065dcb5a7276b40d933">SCB_AIRCR_BFHFNMINS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7e6b3da07caee0726c5aab97ecebc2a5">SCB_AIRCR_SYSRESETREQS_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4b7fe06aaa2e87cdaf25a720dd282a1">SCB_AIRCR_SYSRESETREQS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7e6b3da07caee0726c5aab97ecebc2a5">SCB_AIRCR_SYSRESETREQS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga212c5ab1c1c82c807d30d2307aa8d218">SCB_AIRCR_VECTCLRACTIVE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafb98656644a14342e467505f69a997c9">SCB_SCR_SEVONPEND_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28a2c6524329e68f073b64d4fbfaba39">SCB_SCR_SLEEPDEEPS_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7bcfa50d03c2b059ea8661f31d46fa06">SCB_SCR_SLEEPDEEPS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28a2c6524329e68f073b64d4fbfaba39">SCB_SCR_SLEEPDEEPS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga50a243e317b9a70781b02758d45b05ee">SCB_SCR_SLEEPONEXIT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe">SCB_CCR_BP_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7fac248cabee94546aa9530d27217772">SCB_CCR_BP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe">SCB_CCR_BP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448">SCB_CCR_IC_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf2ff8f5957edac919e28b536aa6c0a59">SCB_CCR_IC_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448">SCB_CCR_IC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b">SCB_CCR_DC_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga57b3909dff40a9c28ec50991e4202678">SCB_CCR_DC_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b">SCB_CCR_DC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98372e0d55ce8573350ce36c500e0555">SCB_CCR_STKOFHFNMIGN_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf7004d71376738038e912def01c31fe8">SCB_CCR_STKOFHFNMIGN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98372e0d55ce8573350ce36c500e0555">SCB_CCR_STKOFHFNMIGN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga89a28cc31cfc7d52d9d7a8fcc69c7eac">SCB_CCR_BFHFNMIGN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabb9aeac71b3abd8586d0297070f61dcb">SCB_CCR_DIV_0_TRP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga68c96ad594af70c007923979085c99e0">SCB_CCR_UNALIGN_TRP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4cf59b6343ca962c80e1885710da90aa">SCB_CCR_USERSETMPEND_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2e86fa5b7279235de3a62839e3f147cb">SCB_SHCSR_HARDFAULTPENDED_Pos</link>&#160;&#160;&#160;21U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad72747c81f58f73f0610760529697297">SCB_SHCSR_HARDFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2e86fa5b7279235de3a62839e3f147cb">SCB_SHCSR_HARDFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>&#160;&#160;&#160;15U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6095a7acfbad66f52822b1392be88652">SCB_SHCSR_SVCALLPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafef530088dc6d6bfc9f1893d52853684">SCB_SHCSR_SYSTICKACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0e837241a515d4cbadaaae1faa8e039">SCB_SHCSR_PENDSVACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga634c0f69a233475289023ae5cb158fdf">SCB_SHCSR_SVCALLACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabab1177d5e9a6ef204b9fd88551b7e53">SCB_SHCSR_NMIACT_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae5bb28ebc1feed160c9fff1e163d0ee0">SCB_SHCSR_NMIACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabab1177d5e9a6ef204b9fd88551b7e53">SCB_SHCSR_NMIACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga499ec47414b2f668c32ebb28b5889e2c">SCB_SHCSR_HARDFAULTACT_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5ae1ba2f88b11967bc8ca980fe411b44">SCB_SHCSR_HARDFAULTACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga499ec47414b2f668c32ebb28b5889e2c">SCB_SHCSR_HARDFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0932b31faafd47656a03ced75a31d99b">SCB_CPUID_IMPLEMENTER_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad358dfbd04300afc1824329d128b99e8">SCB_CPUID_VARIANT_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafae4a1f27a927338ae9dc51a0e146213">SCB_CPUID_ARCHITECTURE_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98e581423ca016680c238c469aba546d">SCB_CPUID_PARTNO_Msk</link>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2ec0448b6483f77e7f5d08b4b81d85df">SCB_CPUID_REVISION_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadb4dbf66078026dedc24e8cb9a21b2b1">SCB_ICSR_PENDNMISET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>&#160;&#160;&#160;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga340e3f79e9c3607dee9f2c048b6b22e8">SCB_ICSR_NMIPENDSET_Msk</link>&#160;&#160;&#160;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gadb4dbf66078026dedc24e8cb9a21b2b1">SCB_ICSR_PENDNMISET_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad4c1ddde49ff0d3ed1b843d14d38ebf1">SCB_ICSR_PENDNMICLR_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gace870429ae27601613da7c6f6e53a18f">SCB_ICSR_PENDNMICLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad4c1ddde49ff0d3ed1b843d14d38ebf1">SCB_ICSR_PENDNMICLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e40d93efb402763c8c00ddcc56724ff">SCB_ICSR_PENDSVSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>&#160;&#160;&#160;27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a901ace381d3c1c74ac82b22fae2e1e">SCB_ICSR_PENDSVCLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7325b61ea0ec323ef2d5c893b112e546">SCB_ICSR_PENDSTSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>&#160;&#160;&#160;25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab241827d2a793269d8cd99b9b28c2157">SCB_ICSR_PENDSTCLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga021591700b2d6a6e332d932efaece42b">SCB_ICSR_STTNS_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga70404175bcf7f329758829a9888e48c4">SCB_ICSR_STTNS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga021591700b2d6a6e332d932efaece42b">SCB_ICSR_STTNS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>&#160;&#160;&#160;23U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa966600396290808d596fe96e92ca2b5">SCB_ICSR_ISRPREEMPT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>&#160;&#160;&#160;22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga056d74fd538e5d36d3be1f28d399c877">SCB_ICSR_ISRPENDING_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacb6992e7c7ddc27a370f62878a21ef72">SCB_ICSR_VECTPENDING_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca6fc3f79bb550f64fd7df782ed4a5f6">SCB_ICSR_RETTOBASE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5533791a4ecf1b9301c883047b3e8396">SCB_ICSR_VECTACTIVE_Msk</link>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga75e395ed74042923e8c93edf50f0996c">SCB_VTOR_TBLOFF_Msk</link>&#160;&#160;&#160;(0x1FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabacedaefeefc73d666bbe59ece904493">SCB_AIRCR_VECTKEYSTAT_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>&#160;&#160;&#160;15U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f571f93d3d4a6eac9a3040756d3d951">SCB_AIRCR_ENDIANESS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2590e227eedb35a41044d8fb7feb9037">SCB_AIRCR_PRIS_Pos</link>&#160;&#160;&#160;14U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0032bb51f38e103fc34c2a57e59ada6f">SCB_AIRCR_PRIS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2590e227eedb35a41044d8fb7feb9037">SCB_AIRCR_PRIS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga94e2fc10be4f6065dcb5a7276b40d933">SCB_AIRCR_BFHFNMINS_Pos</link>&#160;&#160;&#160;13U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabc24019f3b54b8d2acd23016b2e0c7b9">SCB_AIRCR_BFHFNMINS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga94e2fc10be4f6065dcb5a7276b40d933">SCB_AIRCR_BFHFNMINS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7e6b3da07caee0726c5aab97ecebc2a5">SCB_AIRCR_SYSRESETREQS_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4b7fe06aaa2e87cdaf25a720dd282a1">SCB_AIRCR_SYSRESETREQS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7e6b3da07caee0726c5aab97ecebc2a5">SCB_AIRCR_SYSRESETREQS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga212c5ab1c1c82c807d30d2307aa8d218">SCB_AIRCR_VECTCLRACTIVE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafb98656644a14342e467505f69a997c9">SCB_SCR_SEVONPEND_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28a2c6524329e68f073b64d4fbfaba39">SCB_SCR_SLEEPDEEPS_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7bcfa50d03c2b059ea8661f31d46fa06">SCB_SCR_SLEEPDEEPS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28a2c6524329e68f073b64d4fbfaba39">SCB_SCR_SLEEPDEEPS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga50a243e317b9a70781b02758d45b05ee">SCB_SCR_SLEEPONEXIT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe">SCB_CCR_BP_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7fac248cabee94546aa9530d27217772">SCB_CCR_BP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe">SCB_CCR_BP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448">SCB_CCR_IC_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf2ff8f5957edac919e28b536aa6c0a59">SCB_CCR_IC_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448">SCB_CCR_IC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b">SCB_CCR_DC_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga57b3909dff40a9c28ec50991e4202678">SCB_CCR_DC_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b">SCB_CCR_DC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98372e0d55ce8573350ce36c500e0555">SCB_CCR_STKOFHFNMIGN_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf7004d71376738038e912def01c31fe8">SCB_CCR_STKOFHFNMIGN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98372e0d55ce8573350ce36c500e0555">SCB_CCR_STKOFHFNMIGN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga89a28cc31cfc7d52d9d7a8fcc69c7eac">SCB_CCR_BFHFNMIGN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabb9aeac71b3abd8586d0297070f61dcb">SCB_CCR_DIV_0_TRP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga68c96ad594af70c007923979085c99e0">SCB_CCR_UNALIGN_TRP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4cf59b6343ca962c80e1885710da90aa">SCB_CCR_USERSETMPEND_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2e86fa5b7279235de3a62839e3f147cb">SCB_SHCSR_HARDFAULTPENDED_Pos</link>&#160;&#160;&#160;21U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad72747c81f58f73f0610760529697297">SCB_SHCSR_HARDFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2e86fa5b7279235de3a62839e3f147cb">SCB_SHCSR_HARDFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga39d60110521af453e9ae55f1a29d2ab4">SCB_SHCSR_SECUREFAULTPENDED_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga504f2af763a6f491acaba1912d5fe702">SCB_SHCSR_SECUREFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga39d60110521af453e9ae55f1a29d2ab4">SCB_SHCSR_SECUREFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafccb0c2b386b439ce03fb25ce3392ffc">SCB_SHCSR_SECUREFAULTENA_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2bb1374f777b18501bb0c7b7b1a775aa">SCB_SHCSR_SECUREFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafccb0c2b386b439ce03fb25ce3392ffc">SCB_SHCSR_SECUREFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga056fb6be590857bbc029bed48b21dd79">SCB_SHCSR_USGFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga43e8cbe619c9980e0d1aacc85d9b9e47">SCB_SHCSR_BUSFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf084424fa1f69bea36a1c44899d83d17">SCB_SHCSR_MEMFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>&#160;&#160;&#160;15U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6095a7acfbad66f52822b1392be88652">SCB_SHCSR_SVCALLPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</link>&#160;&#160;&#160;14U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga677c23749c4d348f30fb471d1223e783">SCB_SHCSR_BUSFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</link>&#160;&#160;&#160;13U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9abc6c2e395f9e5af4ce05fc420fb04c">SCB_SHCSR_MEMFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga122b4f732732010895e438803a29d3cc">SCB_SHCSR_USGFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafef530088dc6d6bfc9f1893d52853684">SCB_SHCSR_SYSTICKACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0e837241a515d4cbadaaae1faa8e039">SCB_SHCSR_PENDSVACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaad09b4bc36e9bccccc2e110d20b16e1a">SCB_SHCSR_MONITORACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga634c0f69a233475289023ae5cb158fdf">SCB_SHCSR_SVCALLACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabab1177d5e9a6ef204b9fd88551b7e53">SCB_SHCSR_NMIACT_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae5bb28ebc1feed160c9fff1e163d0ee0">SCB_SHCSR_NMIACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabab1177d5e9a6ef204b9fd88551b7e53">SCB_SHCSR_NMIACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c27422acd12822bd6854bcdf0890179">SCB_SHCSR_SECUREFAULTACT_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga15864bcf00ceff971f7b8c173673dbbf">SCB_SHCSR_SECUREFAULTACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c27422acd12822bd6854bcdf0890179">SCB_SHCSR_SECUREFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3166103b5a5f7931d0df90949c47dfe">SCB_SHCSR_USGFAULTACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga499ec47414b2f668c32ebb28b5889e2c">SCB_SHCSR_HARDFAULTACT_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5ae1ba2f88b11967bc8ca980fe411b44">SCB_SHCSR_HARDFAULTACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga499ec47414b2f668c32ebb28b5889e2c">SCB_SHCSR_HARDFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9d7a8b1054b655ad08d85c3c535d4f73">SCB_SHCSR_BUSFAULTACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9147fd4e1b12394ae26eadf900a023a3">SCB_SHCSR_MEMFAULTACT_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga565807b1a3f31891f1f967d0fa30d03f">SCB_CFSR_USGFAULTSR_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga26dc1ddfdc37a6b92597a6f7e498c1d6">SCB_CFSR_BUSFAULTSR_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad46716159a3808c9e7da22067d6bec98">SCB_CFSR_MEMFAULTSR_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165">SCB_CFSR_MMARVALID_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f17b24b05b0405de908ce185bef5c3">SCB_CFSR_MMARVALID_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165">SCB_CFSR_MMARVALID_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1390a486a538d1bb8e9661b678e88e39">SCB_CFSR_MLSPERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac0602ef4ef443ef6ccb1f24d6886661a">SCB_CFSR_MLSPERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1390a486a538d1bb8e9661b678e88e39">SCB_CFSR_MLSPERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62">SCB_CFSR_MSTKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga30331822fa13db8ee288173cfbcbbf72">SCB_CFSR_MSTKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62">SCB_CFSR_MSTKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d">SCB_CFSR_MUNSTKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2d77850270c5ca96e63e456315609876">SCB_CFSR_MUNSTKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d">SCB_CFSR_MUNSTKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725">SCB_CFSR_DACCVIOL_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd585d5b620c175f80dd99aecbe42bcf">SCB_CFSR_DACCVIOL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725">SCB_CFSR_DACCVIOL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5">SCB_CFSR_IACCVIOL_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac0a8e6525cd6c610f05d99640b40e6b7">SCB_CFSR_IACCVIOL_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5">SCB_CFSR_IACCVIOL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb">SCB_CFSR_BFARVALID_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga56dd2218996bebbf2a38180ae6f9fcf7">SCB_CFSR_BFARVALID_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb">SCB_CFSR_BFARVALID_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9b4a695a4f8d14a17be613423ef30e1">SCB_CFSR_LSPERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8af8c68915f63358325fb4ebc5d7acc1">SCB_CFSR_LSPERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9b4a695a4f8d14a17be613423ef30e1">SCB_CFSR_LSPERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f">SCB_CFSR_STKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77076fdfa5941327d4d8f0cb99653872">SCB_CFSR_STKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f">SCB_CFSR_STKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8">SCB_CFSR_UNSTKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2dfce5c289681884651f92377d09380e">SCB_CFSR_UNSTKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8">SCB_CFSR_UNSTKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5">SCB_CFSR_IMPRECISERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6e6b3b643e1c2e14c96f10b42d59fc64">SCB_CFSR_IMPRECISERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5">SCB_CFSR_IMPRECISERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0">SCB_CFSR_PRECISERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad8fc0d1f80364470e52d3dcf941f38cc">SCB_CFSR_PRECISERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0">SCB_CFSR_PRECISERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4">SCB_CFSR_IBUSERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a0907c95aabc4b9d77c3e28d14a717f">SCB_CFSR_IBUSERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4">SCB_CFSR_IBUSERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc">SCB_CFSR_DIVBYZERO_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9d91a0850b4962ad1335b2eadac6777e">SCB_CFSR_DIVBYZERO_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc">SCB_CFSR_DIVBYZERO_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690">SCB_CFSR_UNALIGNED_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac7d2aa508a08a2cab97aa8683c87d125">SCB_CFSR_UNALIGNED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690">SCB_CFSR_UNALIGNED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d4221dbc3b9ec07aa5eb66d3497d7f">SCB_CFSR_STKOF_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0b3bb3653d904169486e2d4efe4c566">SCB_CFSR_STKOF_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d4221dbc3b9ec07aa5eb66d3497d7f">SCB_CFSR_STKOF_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754">SCB_CFSR_NOCP_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6cbafe22a9550ca20427cd7e2f2bed7f">SCB_CFSR_NOCP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754">SCB_CFSR_NOCP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2">SCB_CFSR_INVPC_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafd7f0192bfedbde5d313fe7e637f55f1">SCB_CFSR_INVPC_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2">SCB_CFSR_INVPC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a">SCB_CFSR_INVSTATE_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8088a459ac3900a43a54f5cd4252484d">SCB_CFSR_INVSTATE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a">SCB_CFSR_INVSTATE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d">SCB_CFSR_UNDEFINSTR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga96e201c8da2bd76df35e184f31b89f1e">SCB_CFSR_UNDEFINSTR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d">SCB_CFSR_UNDEFINSTR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gababd60e94756bb33929d5e6f25d8dba3">SCB_HFSR_DEBUGEVT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6560d97ed043bc01152a7247bafa3157">SCB_HFSR_FORCED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaac5e289211d0a63fe879a9691cb9e1a9">SCB_HFSR_VECTTBL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cba2ec1f588ce0b10b191d6b0d23399">SCB_DFSR_EXTERNAL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacbb931575c07b324ec793775b7c44d05">SCB_DFSR_VCATCH_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3f7384b8a761704655fd45396a305663">SCB_DFSR_DWTTRAP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga609edf8f50bc49adb51ae28bcecefe1f">SCB_DFSR_BKPT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga200bcf918d57443b5e29e8ce552e4bdf">SCB_DFSR_HALTED_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa759ff8b4b16e6a7becf00b1a6005f65">SCB_NSACR_CP11_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac025b32fd79c75b8d0ca578af1818241">SCB_NSACR_CP11_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa759ff8b4b16e6a7becf00b1a6005f65">SCB_NSACR_CP11_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafb8add9ee956ce7e68254dd17631770c">SCB_NSACR_CP10_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3dc791e9d4bc647f3267dbb20bd531f7">SCB_NSACR_CP10_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafb8add9ee956ce7e68254dd17631770c">SCB_NSACR_CP10_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga48465bf3063f7673197c8c77ac5a591e">SCB_NSACR_CPn_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf7bfd6e61300b561f4e0a3da8c7c4175">SCB_NSACR_CPn_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga48465bf3063f7673197c8c77ac5a591e">SCB_NSACR_CPn_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga384f04641b96d74495e023cca27ed72f">SCB_CLIDR_LOUU_Pos</link>&#160;&#160;&#160;27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a2124def29e03f85d8ab6b455f5a174">SCB_CLIDR_LOUU_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga384f04641b96d74495e023cca27ed72f">SCB_CLIDR_LOUU_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad723f01984bb639c77acc9529fa35ea8">SCB_CLIDR_LOC_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3accaa1c94b1d7b920a48ffa1b47443b">SCB_CLIDR_LOC_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad723f01984bb639c77acc9529fa35ea8">SCB_CLIDR_LOC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c7f12bf78e1049eeb477a1d48b144f">SCB_CTR_FORMAT_Pos</link>&#160;&#160;&#160;29U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf0303349e35d3777aa3aceae268f1651">SCB_CTR_FORMAT_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c7f12bf78e1049eeb477a1d48b144f">SCB_CTR_FORMAT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga96ba2dac3d22d7892eabb851c052a286">SCB_CTR_CWG_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga341c1fe0efc63e26a2affebda136da6c">SCB_CTR_CWG_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga96ba2dac3d22d7892eabb851c052a286">SCB_CTR_CWG_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7692042fbaab5852ca60f6c2d659f724">SCB_CTR_ERG_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga02bb1ed5199a32e0ebad001e1b64ac35">SCB_CTR_ERG_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7692042fbaab5852ca60f6c2d659f724">SCB_CTR_ERG_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae25b69e6ea66c125f703870adabb0d65">SCB_CTR_DMINLINE_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga634bb0b270954a68757c86c517de948b">SCB_CTR_DMINLINE_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae25b69e6ea66c125f703870adabb0d65">SCB_CTR_DMINLINE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5be00464e6789da9619947d67d2a1529">SCB_CTR_IMINLINE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac62440e20c39b8022279a4a706ef9aa3">SCB_CTR_IMINLINE_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5be00464e6789da9619947d67d2a1529">SCB_CTR_IMINLINE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4eaf5ef29d920023de2cf53b25d0d56c">SCB_CCSIDR_WT_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9089551a75985fa7cf051062ed2d62b9">SCB_CCSIDR_WT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4eaf5ef29d920023de2cf53b25d0d56c">SCB_CCSIDR_WT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a32c31034cf30f6fe4dfaa9d0d6a6af">SCB_CCSIDR_WB_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c0516faf8b9c7ab4151823c48f39b6">SCB_CCSIDR_WB_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a32c31034cf30f6fe4dfaa9d0d6a6af">SCB_CCSIDR_WB_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga379743eea011cede0032ecb7812b51e1">SCB_CCSIDR_RA_Pos</link>&#160;&#160;&#160;29U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa77f28cbf94b44c1114a66e05cc43255">SCB_CCSIDR_RA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga379743eea011cede0032ecb7812b51e1">SCB_CCSIDR_RA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gade432ae0a64858e92fa35c2983fb47a4">SCB_CCSIDR_WA_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga519ebde5ad64be2098f586bddbc8e898">SCB_CCSIDR_WA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gade432ae0a64858e92fa35c2983fb47a4">SCB_CCSIDR_WA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1028d2c238f74d2aa021f53ffbe8d7ab">SCB_CCSIDR_NUMSETS_Pos</link>&#160;&#160;&#160;13U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga47d1f01185d7a039334031008386c5a8">SCB_CCSIDR_NUMSETS_Msk</link>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1028d2c238f74d2aa021f53ffbe8d7ab">SCB_CCSIDR_NUMSETS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae67f2f83976b819fb3039fc35cfef0fb">SCB_CCSIDR_ASSOCIATIVITY_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae093c4c635dad43845967512fa87173a">SCB_CCSIDR_ASSOCIATIVITY_Msk</link>&#160;&#160;&#160;(0x3FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae67f2f83976b819fb3039fc35cfef0fb">SCB_CCSIDR_ASSOCIATIVITY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750388e1509b36d35568a68a7a1e1ff7">SCB_CCSIDR_LINESIZE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga07b3bdffe4c289b9c19c70cf698499da">SCB_CCSIDR_LINESIZE_Msk</link>&#160;&#160;&#160;(7UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750388e1509b36d35568a68a7a1e1ff7">SCB_CCSIDR_LINESIZE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8c014c9678bc9072f10459a1e14b973c">SCB_CSSELR_LEVEL_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa24e3a6d6960acff3d6949e416046cf0">SCB_CSSELR_LEVEL_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8c014c9678bc9072f10459a1e14b973c">SCB_CSSELR_LEVEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga70e80783c3bd7b11504c63b052b0c0b9">SCB_CSSELR_IND_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4e5d98f4d43366cadcc5c3d7ac37228c">SCB_CSSELR_IND_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga70e80783c3bd7b11504c63b052b0c0b9">SCB_CSSELR_IND_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaeb4a916d84d967c1bab8e88800a28984">SCB_STIR_INTID_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7b67f900eb9c63b04e67f8fa6ddcd8ed">SCB_STIR_INTID_Msk</link>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaeb4a916d84d967c1bab8e88800a28984">SCB_STIR_INTID_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabfe6096a36807e0b7e1d09a06ef1d750">SCB_DCISW_WAY_Msk</link>&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab08fbef94f7d068a7c0217e074c697f9">SCB_DCISW_SET_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6cac2d69791e13af276d8306c796925f">SCB_DCCSW_WAY_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8374e67655ac524284c9bb59eb2efa23">SCB_DCCSW_WAY_Msk</link>&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6cac2d69791e13af276d8306c796925f">SCB_DCCSW_WAY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae93985adc38a127bc8dc909ac58e8fea">SCB_DCCSW_SET_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga669e16d98c8ea0e66afb04641971d98c">SCB_DCCSW_SET_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae93985adc38a127bc8dc909ac58e8fea">SCB_DCCSW_SET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf2269bbe0bc7705e1da8f5ee0f581054">SCB_DCCISW_WAY_Msk</link>&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf1b0bea5ab77d4ad7d5c21e77ca463ad">SCB_DCCISW_SET_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0932b31faafd47656a03ced75a31d99b">SCB_CPUID_IMPLEMENTER_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad358dfbd04300afc1824329d128b99e8">SCB_CPUID_VARIANT_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafae4a1f27a927338ae9dc51a0e146213">SCB_CPUID_ARCHITECTURE_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98e581423ca016680c238c469aba546d">SCB_CPUID_PARTNO_Msk</link>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2ec0448b6483f77e7f5d08b4b81d85df">SCB_CPUID_REVISION_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga340e3f79e9c3607dee9f2c048b6b22e8">SCB_ICSR_NMIPENDSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e40d93efb402763c8c00ddcc56724ff">SCB_ICSR_PENDSVSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>&#160;&#160;&#160;27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a901ace381d3c1c74ac82b22fae2e1e">SCB_ICSR_PENDSVCLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7325b61ea0ec323ef2d5c893b112e546">SCB_ICSR_PENDSTSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>&#160;&#160;&#160;25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab241827d2a793269d8cd99b9b28c2157">SCB_ICSR_PENDSTCLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>&#160;&#160;&#160;23U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa966600396290808d596fe96e92ca2b5">SCB_ICSR_ISRPREEMPT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>&#160;&#160;&#160;22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga056d74fd538e5d36d3be1f28d399c877">SCB_ICSR_ISRPENDING_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacb6992e7c7ddc27a370f62878a21ef72">SCB_ICSR_VECTPENDING_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5533791a4ecf1b9301c883047b3e8396">SCB_ICSR_VECTACTIVE_Msk</link>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabacedaefeefc73d666bbe59ece904493">SCB_AIRCR_VECTKEYSTAT_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>&#160;&#160;&#160;15U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f571f93d3d4a6eac9a3040756d3d951">SCB_AIRCR_ENDIANESS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga212c5ab1c1c82c807d30d2307aa8d218">SCB_AIRCR_VECTCLRACTIVE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafb98656644a14342e467505f69a997c9">SCB_SCR_SEVONPEND_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga50a243e317b9a70781b02758d45b05ee">SCB_SCR_SLEEPONEXIT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga68c96ad594af70c007923979085c99e0">SCB_CCR_UNALIGN_TRP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>&#160;&#160;&#160;15U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6095a7acfbad66f52822b1392be88652">SCB_SHCSR_SVCALLPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0932b31faafd47656a03ced75a31d99b">SCB_CPUID_IMPLEMENTER_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad358dfbd04300afc1824329d128b99e8">SCB_CPUID_VARIANT_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafae4a1f27a927338ae9dc51a0e146213">SCB_CPUID_ARCHITECTURE_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98e581423ca016680c238c469aba546d">SCB_CPUID_PARTNO_Msk</link>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2ec0448b6483f77e7f5d08b4b81d85df">SCB_CPUID_REVISION_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga340e3f79e9c3607dee9f2c048b6b22e8">SCB_ICSR_NMIPENDSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e40d93efb402763c8c00ddcc56724ff">SCB_ICSR_PENDSVSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>&#160;&#160;&#160;27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a901ace381d3c1c74ac82b22fae2e1e">SCB_ICSR_PENDSVCLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7325b61ea0ec323ef2d5c893b112e546">SCB_ICSR_PENDSTSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>&#160;&#160;&#160;25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab241827d2a793269d8cd99b9b28c2157">SCB_ICSR_PENDSTCLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>&#160;&#160;&#160;23U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa966600396290808d596fe96e92ca2b5">SCB_ICSR_ISRPREEMPT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>&#160;&#160;&#160;22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga056d74fd538e5d36d3be1f28d399c877">SCB_ICSR_ISRPENDING_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacb6992e7c7ddc27a370f62878a21ef72">SCB_ICSR_VECTPENDING_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5533791a4ecf1b9301c883047b3e8396">SCB_ICSR_VECTACTIVE_Msk</link>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabacedaefeefc73d666bbe59ece904493">SCB_AIRCR_VECTKEYSTAT_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>&#160;&#160;&#160;15U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f571f93d3d4a6eac9a3040756d3d951">SCB_AIRCR_ENDIANESS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga212c5ab1c1c82c807d30d2307aa8d218">SCB_AIRCR_VECTCLRACTIVE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafb98656644a14342e467505f69a997c9">SCB_SCR_SEVONPEND_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga50a243e317b9a70781b02758d45b05ee">SCB_SCR_SLEEPONEXIT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga68c96ad594af70c007923979085c99e0">SCB_CCR_UNALIGN_TRP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>&#160;&#160;&#160;15U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6095a7acfbad66f52822b1392be88652">SCB_SHCSR_SVCALLPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0932b31faafd47656a03ced75a31d99b">SCB_CPUID_IMPLEMENTER_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad358dfbd04300afc1824329d128b99e8">SCB_CPUID_VARIANT_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafae4a1f27a927338ae9dc51a0e146213">SCB_CPUID_ARCHITECTURE_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98e581423ca016680c238c469aba546d">SCB_CPUID_PARTNO_Msk</link>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2ec0448b6483f77e7f5d08b4b81d85df">SCB_CPUID_REVISION_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga340e3f79e9c3607dee9f2c048b6b22e8">SCB_ICSR_NMIPENDSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e40d93efb402763c8c00ddcc56724ff">SCB_ICSR_PENDSVSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>&#160;&#160;&#160;27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a901ace381d3c1c74ac82b22fae2e1e">SCB_ICSR_PENDSVCLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7325b61ea0ec323ef2d5c893b112e546">SCB_ICSR_PENDSTSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>&#160;&#160;&#160;25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab241827d2a793269d8cd99b9b28c2157">SCB_ICSR_PENDSTCLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>&#160;&#160;&#160;23U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa966600396290808d596fe96e92ca2b5">SCB_ICSR_ISRPREEMPT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>&#160;&#160;&#160;22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga056d74fd538e5d36d3be1f28d399c877">SCB_ICSR_ISRPENDING_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacb6992e7c7ddc27a370f62878a21ef72">SCB_ICSR_VECTPENDING_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5533791a4ecf1b9301c883047b3e8396">SCB_ICSR_VECTACTIVE_Msk</link>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabacedaefeefc73d666bbe59ece904493">SCB_AIRCR_VECTKEYSTAT_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>&#160;&#160;&#160;15U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f571f93d3d4a6eac9a3040756d3d951">SCB_AIRCR_ENDIANESS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga212c5ab1c1c82c807d30d2307aa8d218">SCB_AIRCR_VECTCLRACTIVE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafb98656644a14342e467505f69a997c9">SCB_SCR_SEVONPEND_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga50a243e317b9a70781b02758d45b05ee">SCB_SCR_SLEEPONEXIT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga68c96ad594af70c007923979085c99e0">SCB_CCR_UNALIGN_TRP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>&#160;&#160;&#160;15U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6095a7acfbad66f52822b1392be88652">SCB_SHCSR_SVCALLPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0932b31faafd47656a03ced75a31d99b">SCB_CPUID_IMPLEMENTER_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad358dfbd04300afc1824329d128b99e8">SCB_CPUID_VARIANT_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafae4a1f27a927338ae9dc51a0e146213">SCB_CPUID_ARCHITECTURE_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98e581423ca016680c238c469aba546d">SCB_CPUID_PARTNO_Msk</link>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2ec0448b6483f77e7f5d08b4b81d85df">SCB_CPUID_REVISION_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadb4dbf66078026dedc24e8cb9a21b2b1">SCB_ICSR_PENDNMISET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>&#160;&#160;&#160;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga340e3f79e9c3607dee9f2c048b6b22e8">SCB_ICSR_NMIPENDSET_Msk</link>&#160;&#160;&#160;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gadb4dbf66078026dedc24e8cb9a21b2b1">SCB_ICSR_PENDNMISET_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad4c1ddde49ff0d3ed1b843d14d38ebf1">SCB_ICSR_PENDNMICLR_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gace870429ae27601613da7c6f6e53a18f">SCB_ICSR_PENDNMICLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad4c1ddde49ff0d3ed1b843d14d38ebf1">SCB_ICSR_PENDNMICLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e40d93efb402763c8c00ddcc56724ff">SCB_ICSR_PENDSVSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>&#160;&#160;&#160;27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a901ace381d3c1c74ac82b22fae2e1e">SCB_ICSR_PENDSVCLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7325b61ea0ec323ef2d5c893b112e546">SCB_ICSR_PENDSTSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>&#160;&#160;&#160;25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab241827d2a793269d8cd99b9b28c2157">SCB_ICSR_PENDSTCLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga021591700b2d6a6e332d932efaece42b">SCB_ICSR_STTNS_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga70404175bcf7f329758829a9888e48c4">SCB_ICSR_STTNS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga021591700b2d6a6e332d932efaece42b">SCB_ICSR_STTNS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>&#160;&#160;&#160;23U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa966600396290808d596fe96e92ca2b5">SCB_ICSR_ISRPREEMPT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>&#160;&#160;&#160;22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga056d74fd538e5d36d3be1f28d399c877">SCB_ICSR_ISRPENDING_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacb6992e7c7ddc27a370f62878a21ef72">SCB_ICSR_VECTPENDING_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca6fc3f79bb550f64fd7df782ed4a5f6">SCB_ICSR_RETTOBASE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5533791a4ecf1b9301c883047b3e8396">SCB_ICSR_VECTACTIVE_Msk</link>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabacedaefeefc73d666bbe59ece904493">SCB_AIRCR_VECTKEYSTAT_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>&#160;&#160;&#160;15U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f571f93d3d4a6eac9a3040756d3d951">SCB_AIRCR_ENDIANESS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2590e227eedb35a41044d8fb7feb9037">SCB_AIRCR_PRIS_Pos</link>&#160;&#160;&#160;14U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0032bb51f38e103fc34c2a57e59ada6f">SCB_AIRCR_PRIS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2590e227eedb35a41044d8fb7feb9037">SCB_AIRCR_PRIS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga94e2fc10be4f6065dcb5a7276b40d933">SCB_AIRCR_BFHFNMINS_Pos</link>&#160;&#160;&#160;13U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabc24019f3b54b8d2acd23016b2e0c7b9">SCB_AIRCR_BFHFNMINS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga94e2fc10be4f6065dcb5a7276b40d933">SCB_AIRCR_BFHFNMINS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7e6b3da07caee0726c5aab97ecebc2a5">SCB_AIRCR_SYSRESETREQS_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4b7fe06aaa2e87cdaf25a720dd282a1">SCB_AIRCR_SYSRESETREQS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7e6b3da07caee0726c5aab97ecebc2a5">SCB_AIRCR_SYSRESETREQS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga212c5ab1c1c82c807d30d2307aa8d218">SCB_AIRCR_VECTCLRACTIVE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafb98656644a14342e467505f69a997c9">SCB_SCR_SEVONPEND_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28a2c6524329e68f073b64d4fbfaba39">SCB_SCR_SLEEPDEEPS_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7bcfa50d03c2b059ea8661f31d46fa06">SCB_SCR_SLEEPDEEPS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28a2c6524329e68f073b64d4fbfaba39">SCB_SCR_SLEEPDEEPS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga50a243e317b9a70781b02758d45b05ee">SCB_SCR_SLEEPONEXIT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe">SCB_CCR_BP_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7fac248cabee94546aa9530d27217772">SCB_CCR_BP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe">SCB_CCR_BP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448">SCB_CCR_IC_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf2ff8f5957edac919e28b536aa6c0a59">SCB_CCR_IC_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448">SCB_CCR_IC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b">SCB_CCR_DC_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga57b3909dff40a9c28ec50991e4202678">SCB_CCR_DC_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b">SCB_CCR_DC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98372e0d55ce8573350ce36c500e0555">SCB_CCR_STKOFHFNMIGN_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf7004d71376738038e912def01c31fe8">SCB_CCR_STKOFHFNMIGN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98372e0d55ce8573350ce36c500e0555">SCB_CCR_STKOFHFNMIGN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga89a28cc31cfc7d52d9d7a8fcc69c7eac">SCB_CCR_BFHFNMIGN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabb9aeac71b3abd8586d0297070f61dcb">SCB_CCR_DIV_0_TRP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga68c96ad594af70c007923979085c99e0">SCB_CCR_UNALIGN_TRP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4cf59b6343ca962c80e1885710da90aa">SCB_CCR_USERSETMPEND_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2e86fa5b7279235de3a62839e3f147cb">SCB_SHCSR_HARDFAULTPENDED_Pos</link>&#160;&#160;&#160;21U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad72747c81f58f73f0610760529697297">SCB_SHCSR_HARDFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2e86fa5b7279235de3a62839e3f147cb">SCB_SHCSR_HARDFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>&#160;&#160;&#160;15U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6095a7acfbad66f52822b1392be88652">SCB_SHCSR_SVCALLPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafef530088dc6d6bfc9f1893d52853684">SCB_SHCSR_SYSTICKACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0e837241a515d4cbadaaae1faa8e039">SCB_SHCSR_PENDSVACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga634c0f69a233475289023ae5cb158fdf">SCB_SHCSR_SVCALLACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabab1177d5e9a6ef204b9fd88551b7e53">SCB_SHCSR_NMIACT_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae5bb28ebc1feed160c9fff1e163d0ee0">SCB_SHCSR_NMIACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabab1177d5e9a6ef204b9fd88551b7e53">SCB_SHCSR_NMIACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga499ec47414b2f668c32ebb28b5889e2c">SCB_SHCSR_HARDFAULTACT_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5ae1ba2f88b11967bc8ca980fe411b44">SCB_SHCSR_HARDFAULTACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga499ec47414b2f668c32ebb28b5889e2c">SCB_SHCSR_HARDFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0932b31faafd47656a03ced75a31d99b">SCB_CPUID_IMPLEMENTER_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad358dfbd04300afc1824329d128b99e8">SCB_CPUID_VARIANT_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafae4a1f27a927338ae9dc51a0e146213">SCB_CPUID_ARCHITECTURE_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98e581423ca016680c238c469aba546d">SCB_CPUID_PARTNO_Msk</link>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2ec0448b6483f77e7f5d08b4b81d85df">SCB_CPUID_REVISION_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga340e3f79e9c3607dee9f2c048b6b22e8">SCB_ICSR_NMIPENDSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e40d93efb402763c8c00ddcc56724ff">SCB_ICSR_PENDSVSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>&#160;&#160;&#160;27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a901ace381d3c1c74ac82b22fae2e1e">SCB_ICSR_PENDSVCLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7325b61ea0ec323ef2d5c893b112e546">SCB_ICSR_PENDSTSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>&#160;&#160;&#160;25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab241827d2a793269d8cd99b9b28c2157">SCB_ICSR_PENDSTCLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>&#160;&#160;&#160;23U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa966600396290808d596fe96e92ca2b5">SCB_ICSR_ISRPREEMPT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>&#160;&#160;&#160;22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga056d74fd538e5d36d3be1f28d399c877">SCB_ICSR_ISRPENDING_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacb6992e7c7ddc27a370f62878a21ef72">SCB_ICSR_VECTPENDING_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca6fc3f79bb550f64fd7df782ed4a5f6">SCB_ICSR_RETTOBASE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5533791a4ecf1b9301c883047b3e8396">SCB_ICSR_VECTACTIVE_Msk</link>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga75e395ed74042923e8c93edf50f0996c">SCB_VTOR_TBLOFF_Msk</link>&#160;&#160;&#160;(0x1FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabacedaefeefc73d666bbe59ece904493">SCB_AIRCR_VECTKEYSTAT_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>&#160;&#160;&#160;15U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f571f93d3d4a6eac9a3040756d3d951">SCB_AIRCR_ENDIANESS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga212c5ab1c1c82c807d30d2307aa8d218">SCB_AIRCR_VECTCLRACTIVE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafb98656644a14342e467505f69a997c9">SCB_SCR_SEVONPEND_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga50a243e317b9a70781b02758d45b05ee">SCB_SCR_SLEEPONEXIT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga89a28cc31cfc7d52d9d7a8fcc69c7eac">SCB_CCR_BFHFNMIGN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabb9aeac71b3abd8586d0297070f61dcb">SCB_CCR_DIV_0_TRP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga68c96ad594af70c007923979085c99e0">SCB_CCR_UNALIGN_TRP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4cf59b6343ca962c80e1885710da90aa">SCB_CCR_USERSETMPEND_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga056fb6be590857bbc029bed48b21dd79">SCB_SHCSR_USGFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga43e8cbe619c9980e0d1aacc85d9b9e47">SCB_SHCSR_BUSFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf084424fa1f69bea36a1c44899d83d17">SCB_SHCSR_MEMFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>&#160;&#160;&#160;15U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6095a7acfbad66f52822b1392be88652">SCB_SHCSR_SVCALLPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</link>&#160;&#160;&#160;14U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga677c23749c4d348f30fb471d1223e783">SCB_SHCSR_BUSFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</link>&#160;&#160;&#160;13U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9abc6c2e395f9e5af4ce05fc420fb04c">SCB_SHCSR_MEMFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga122b4f732732010895e438803a29d3cc">SCB_SHCSR_USGFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafef530088dc6d6bfc9f1893d52853684">SCB_SHCSR_SYSTICKACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0e837241a515d4cbadaaae1faa8e039">SCB_SHCSR_PENDSVACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaad09b4bc36e9bccccc2e110d20b16e1a">SCB_SHCSR_MONITORACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga634c0f69a233475289023ae5cb158fdf">SCB_SHCSR_SVCALLACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3166103b5a5f7931d0df90949c47dfe">SCB_SHCSR_USGFAULTACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9d7a8b1054b655ad08d85c3c535d4f73">SCB_SHCSR_BUSFAULTACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9147fd4e1b12394ae26eadf900a023a3">SCB_SHCSR_MEMFAULTACT_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga565807b1a3f31891f1f967d0fa30d03f">SCB_CFSR_USGFAULTSR_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga26dc1ddfdc37a6b92597a6f7e498c1d6">SCB_CFSR_BUSFAULTSR_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad46716159a3808c9e7da22067d6bec98">SCB_CFSR_MEMFAULTSR_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165">SCB_CFSR_MMARVALID_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f17b24b05b0405de908ce185bef5c3">SCB_CFSR_MMARVALID_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165">SCB_CFSR_MMARVALID_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62">SCB_CFSR_MSTKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga30331822fa13db8ee288173cfbcbbf72">SCB_CFSR_MSTKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62">SCB_CFSR_MSTKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d">SCB_CFSR_MUNSTKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2d77850270c5ca96e63e456315609876">SCB_CFSR_MUNSTKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d">SCB_CFSR_MUNSTKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725">SCB_CFSR_DACCVIOL_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd585d5b620c175f80dd99aecbe42bcf">SCB_CFSR_DACCVIOL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725">SCB_CFSR_DACCVIOL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5">SCB_CFSR_IACCVIOL_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac0a8e6525cd6c610f05d99640b40e6b7">SCB_CFSR_IACCVIOL_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5">SCB_CFSR_IACCVIOL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb">SCB_CFSR_BFARVALID_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga56dd2218996bebbf2a38180ae6f9fcf7">SCB_CFSR_BFARVALID_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb">SCB_CFSR_BFARVALID_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f">SCB_CFSR_STKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77076fdfa5941327d4d8f0cb99653872">SCB_CFSR_STKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f">SCB_CFSR_STKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8">SCB_CFSR_UNSTKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2dfce5c289681884651f92377d09380e">SCB_CFSR_UNSTKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8">SCB_CFSR_UNSTKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5">SCB_CFSR_IMPRECISERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6e6b3b643e1c2e14c96f10b42d59fc64">SCB_CFSR_IMPRECISERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5">SCB_CFSR_IMPRECISERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0">SCB_CFSR_PRECISERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad8fc0d1f80364470e52d3dcf941f38cc">SCB_CFSR_PRECISERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0">SCB_CFSR_PRECISERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4">SCB_CFSR_IBUSERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a0907c95aabc4b9d77c3e28d14a717f">SCB_CFSR_IBUSERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4">SCB_CFSR_IBUSERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc">SCB_CFSR_DIVBYZERO_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9d91a0850b4962ad1335b2eadac6777e">SCB_CFSR_DIVBYZERO_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc">SCB_CFSR_DIVBYZERO_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690">SCB_CFSR_UNALIGNED_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac7d2aa508a08a2cab97aa8683c87d125">SCB_CFSR_UNALIGNED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690">SCB_CFSR_UNALIGNED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754">SCB_CFSR_NOCP_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6cbafe22a9550ca20427cd7e2f2bed7f">SCB_CFSR_NOCP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754">SCB_CFSR_NOCP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2">SCB_CFSR_INVPC_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafd7f0192bfedbde5d313fe7e637f55f1">SCB_CFSR_INVPC_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2">SCB_CFSR_INVPC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a">SCB_CFSR_INVSTATE_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8088a459ac3900a43a54f5cd4252484d">SCB_CFSR_INVSTATE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a">SCB_CFSR_INVSTATE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d">SCB_CFSR_UNDEFINSTR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga96e201c8da2bd76df35e184f31b89f1e">SCB_CFSR_UNDEFINSTR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d">SCB_CFSR_UNDEFINSTR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gababd60e94756bb33929d5e6f25d8dba3">SCB_HFSR_DEBUGEVT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6560d97ed043bc01152a7247bafa3157">SCB_HFSR_FORCED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaac5e289211d0a63fe879a9691cb9e1a9">SCB_HFSR_VECTTBL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cba2ec1f588ce0b10b191d6b0d23399">SCB_DFSR_EXTERNAL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacbb931575c07b324ec793775b7c44d05">SCB_DFSR_VCATCH_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3f7384b8a761704655fd45396a305663">SCB_DFSR_DWTTRAP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga609edf8f50bc49adb51ae28bcecefe1f">SCB_DFSR_BKPT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga200bcf918d57443b5e29e8ce552e4bdf">SCB_DFSR_HALTED_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0932b31faafd47656a03ced75a31d99b">SCB_CPUID_IMPLEMENTER_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad358dfbd04300afc1824329d128b99e8">SCB_CPUID_VARIANT_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafae4a1f27a927338ae9dc51a0e146213">SCB_CPUID_ARCHITECTURE_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98e581423ca016680c238c469aba546d">SCB_CPUID_PARTNO_Msk</link>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2ec0448b6483f77e7f5d08b4b81d85df">SCB_CPUID_REVISION_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadb4dbf66078026dedc24e8cb9a21b2b1">SCB_ICSR_PENDNMISET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>&#160;&#160;&#160;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga340e3f79e9c3607dee9f2c048b6b22e8">SCB_ICSR_NMIPENDSET_Msk</link>&#160;&#160;&#160;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gadb4dbf66078026dedc24e8cb9a21b2b1">SCB_ICSR_PENDNMISET_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad4c1ddde49ff0d3ed1b843d14d38ebf1">SCB_ICSR_PENDNMICLR_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gace870429ae27601613da7c6f6e53a18f">SCB_ICSR_PENDNMICLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad4c1ddde49ff0d3ed1b843d14d38ebf1">SCB_ICSR_PENDNMICLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e40d93efb402763c8c00ddcc56724ff">SCB_ICSR_PENDSVSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>&#160;&#160;&#160;27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a901ace381d3c1c74ac82b22fae2e1e">SCB_ICSR_PENDSVCLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7325b61ea0ec323ef2d5c893b112e546">SCB_ICSR_PENDSTSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>&#160;&#160;&#160;25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab241827d2a793269d8cd99b9b28c2157">SCB_ICSR_PENDSTCLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga021591700b2d6a6e332d932efaece42b">SCB_ICSR_STTNS_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga70404175bcf7f329758829a9888e48c4">SCB_ICSR_STTNS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga021591700b2d6a6e332d932efaece42b">SCB_ICSR_STTNS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>&#160;&#160;&#160;23U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa966600396290808d596fe96e92ca2b5">SCB_ICSR_ISRPREEMPT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>&#160;&#160;&#160;22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga056d74fd538e5d36d3be1f28d399c877">SCB_ICSR_ISRPENDING_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacb6992e7c7ddc27a370f62878a21ef72">SCB_ICSR_VECTPENDING_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca6fc3f79bb550f64fd7df782ed4a5f6">SCB_ICSR_RETTOBASE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5533791a4ecf1b9301c883047b3e8396">SCB_ICSR_VECTACTIVE_Msk</link>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga75e395ed74042923e8c93edf50f0996c">SCB_VTOR_TBLOFF_Msk</link>&#160;&#160;&#160;(0x1FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabacedaefeefc73d666bbe59ece904493">SCB_AIRCR_VECTKEYSTAT_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>&#160;&#160;&#160;15U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f571f93d3d4a6eac9a3040756d3d951">SCB_AIRCR_ENDIANESS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2590e227eedb35a41044d8fb7feb9037">SCB_AIRCR_PRIS_Pos</link>&#160;&#160;&#160;14U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0032bb51f38e103fc34c2a57e59ada6f">SCB_AIRCR_PRIS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2590e227eedb35a41044d8fb7feb9037">SCB_AIRCR_PRIS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga94e2fc10be4f6065dcb5a7276b40d933">SCB_AIRCR_BFHFNMINS_Pos</link>&#160;&#160;&#160;13U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabc24019f3b54b8d2acd23016b2e0c7b9">SCB_AIRCR_BFHFNMINS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga94e2fc10be4f6065dcb5a7276b40d933">SCB_AIRCR_BFHFNMINS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7e6b3da07caee0726c5aab97ecebc2a5">SCB_AIRCR_SYSRESETREQS_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4b7fe06aaa2e87cdaf25a720dd282a1">SCB_AIRCR_SYSRESETREQS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7e6b3da07caee0726c5aab97ecebc2a5">SCB_AIRCR_SYSRESETREQS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga212c5ab1c1c82c807d30d2307aa8d218">SCB_AIRCR_VECTCLRACTIVE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafb98656644a14342e467505f69a997c9">SCB_SCR_SEVONPEND_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28a2c6524329e68f073b64d4fbfaba39">SCB_SCR_SLEEPDEEPS_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7bcfa50d03c2b059ea8661f31d46fa06">SCB_SCR_SLEEPDEEPS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28a2c6524329e68f073b64d4fbfaba39">SCB_SCR_SLEEPDEEPS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga50a243e317b9a70781b02758d45b05ee">SCB_SCR_SLEEPONEXIT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe">SCB_CCR_BP_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7fac248cabee94546aa9530d27217772">SCB_CCR_BP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe">SCB_CCR_BP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448">SCB_CCR_IC_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf2ff8f5957edac919e28b536aa6c0a59">SCB_CCR_IC_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448">SCB_CCR_IC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b">SCB_CCR_DC_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga57b3909dff40a9c28ec50991e4202678">SCB_CCR_DC_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b">SCB_CCR_DC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98372e0d55ce8573350ce36c500e0555">SCB_CCR_STKOFHFNMIGN_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf7004d71376738038e912def01c31fe8">SCB_CCR_STKOFHFNMIGN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98372e0d55ce8573350ce36c500e0555">SCB_CCR_STKOFHFNMIGN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga89a28cc31cfc7d52d9d7a8fcc69c7eac">SCB_CCR_BFHFNMIGN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabb9aeac71b3abd8586d0297070f61dcb">SCB_CCR_DIV_0_TRP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga68c96ad594af70c007923979085c99e0">SCB_CCR_UNALIGN_TRP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4cf59b6343ca962c80e1885710da90aa">SCB_CCR_USERSETMPEND_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2e86fa5b7279235de3a62839e3f147cb">SCB_SHCSR_HARDFAULTPENDED_Pos</link>&#160;&#160;&#160;21U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad72747c81f58f73f0610760529697297">SCB_SHCSR_HARDFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2e86fa5b7279235de3a62839e3f147cb">SCB_SHCSR_HARDFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga39d60110521af453e9ae55f1a29d2ab4">SCB_SHCSR_SECUREFAULTPENDED_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga504f2af763a6f491acaba1912d5fe702">SCB_SHCSR_SECUREFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga39d60110521af453e9ae55f1a29d2ab4">SCB_SHCSR_SECUREFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafccb0c2b386b439ce03fb25ce3392ffc">SCB_SHCSR_SECUREFAULTENA_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2bb1374f777b18501bb0c7b7b1a775aa">SCB_SHCSR_SECUREFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafccb0c2b386b439ce03fb25ce3392ffc">SCB_SHCSR_SECUREFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga056fb6be590857bbc029bed48b21dd79">SCB_SHCSR_USGFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga43e8cbe619c9980e0d1aacc85d9b9e47">SCB_SHCSR_BUSFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf084424fa1f69bea36a1c44899d83d17">SCB_SHCSR_MEMFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>&#160;&#160;&#160;15U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6095a7acfbad66f52822b1392be88652">SCB_SHCSR_SVCALLPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</link>&#160;&#160;&#160;14U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga677c23749c4d348f30fb471d1223e783">SCB_SHCSR_BUSFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</link>&#160;&#160;&#160;13U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9abc6c2e395f9e5af4ce05fc420fb04c">SCB_SHCSR_MEMFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga122b4f732732010895e438803a29d3cc">SCB_SHCSR_USGFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafef530088dc6d6bfc9f1893d52853684">SCB_SHCSR_SYSTICKACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0e837241a515d4cbadaaae1faa8e039">SCB_SHCSR_PENDSVACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaad09b4bc36e9bccccc2e110d20b16e1a">SCB_SHCSR_MONITORACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga634c0f69a233475289023ae5cb158fdf">SCB_SHCSR_SVCALLACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabab1177d5e9a6ef204b9fd88551b7e53">SCB_SHCSR_NMIACT_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae5bb28ebc1feed160c9fff1e163d0ee0">SCB_SHCSR_NMIACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabab1177d5e9a6ef204b9fd88551b7e53">SCB_SHCSR_NMIACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c27422acd12822bd6854bcdf0890179">SCB_SHCSR_SECUREFAULTACT_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga15864bcf00ceff971f7b8c173673dbbf">SCB_SHCSR_SECUREFAULTACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c27422acd12822bd6854bcdf0890179">SCB_SHCSR_SECUREFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3166103b5a5f7931d0df90949c47dfe">SCB_SHCSR_USGFAULTACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga499ec47414b2f668c32ebb28b5889e2c">SCB_SHCSR_HARDFAULTACT_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5ae1ba2f88b11967bc8ca980fe411b44">SCB_SHCSR_HARDFAULTACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga499ec47414b2f668c32ebb28b5889e2c">SCB_SHCSR_HARDFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9d7a8b1054b655ad08d85c3c535d4f73">SCB_SHCSR_BUSFAULTACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9147fd4e1b12394ae26eadf900a023a3">SCB_SHCSR_MEMFAULTACT_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga565807b1a3f31891f1f967d0fa30d03f">SCB_CFSR_USGFAULTSR_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga26dc1ddfdc37a6b92597a6f7e498c1d6">SCB_CFSR_BUSFAULTSR_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad46716159a3808c9e7da22067d6bec98">SCB_CFSR_MEMFAULTSR_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165">SCB_CFSR_MMARVALID_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f17b24b05b0405de908ce185bef5c3">SCB_CFSR_MMARVALID_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165">SCB_CFSR_MMARVALID_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1390a486a538d1bb8e9661b678e88e39">SCB_CFSR_MLSPERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac0602ef4ef443ef6ccb1f24d6886661a">SCB_CFSR_MLSPERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1390a486a538d1bb8e9661b678e88e39">SCB_CFSR_MLSPERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62">SCB_CFSR_MSTKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga30331822fa13db8ee288173cfbcbbf72">SCB_CFSR_MSTKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62">SCB_CFSR_MSTKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d">SCB_CFSR_MUNSTKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2d77850270c5ca96e63e456315609876">SCB_CFSR_MUNSTKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d">SCB_CFSR_MUNSTKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725">SCB_CFSR_DACCVIOL_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd585d5b620c175f80dd99aecbe42bcf">SCB_CFSR_DACCVIOL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725">SCB_CFSR_DACCVIOL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5">SCB_CFSR_IACCVIOL_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac0a8e6525cd6c610f05d99640b40e6b7">SCB_CFSR_IACCVIOL_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5">SCB_CFSR_IACCVIOL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb">SCB_CFSR_BFARVALID_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga56dd2218996bebbf2a38180ae6f9fcf7">SCB_CFSR_BFARVALID_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb">SCB_CFSR_BFARVALID_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9b4a695a4f8d14a17be613423ef30e1">SCB_CFSR_LSPERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8af8c68915f63358325fb4ebc5d7acc1">SCB_CFSR_LSPERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9b4a695a4f8d14a17be613423ef30e1">SCB_CFSR_LSPERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f">SCB_CFSR_STKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77076fdfa5941327d4d8f0cb99653872">SCB_CFSR_STKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f">SCB_CFSR_STKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8">SCB_CFSR_UNSTKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2dfce5c289681884651f92377d09380e">SCB_CFSR_UNSTKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8">SCB_CFSR_UNSTKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5">SCB_CFSR_IMPRECISERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6e6b3b643e1c2e14c96f10b42d59fc64">SCB_CFSR_IMPRECISERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5">SCB_CFSR_IMPRECISERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0">SCB_CFSR_PRECISERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad8fc0d1f80364470e52d3dcf941f38cc">SCB_CFSR_PRECISERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0">SCB_CFSR_PRECISERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4">SCB_CFSR_IBUSERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a0907c95aabc4b9d77c3e28d14a717f">SCB_CFSR_IBUSERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4">SCB_CFSR_IBUSERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc">SCB_CFSR_DIVBYZERO_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9d91a0850b4962ad1335b2eadac6777e">SCB_CFSR_DIVBYZERO_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc">SCB_CFSR_DIVBYZERO_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690">SCB_CFSR_UNALIGNED_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac7d2aa508a08a2cab97aa8683c87d125">SCB_CFSR_UNALIGNED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690">SCB_CFSR_UNALIGNED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d4221dbc3b9ec07aa5eb66d3497d7f">SCB_CFSR_STKOF_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0b3bb3653d904169486e2d4efe4c566">SCB_CFSR_STKOF_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d4221dbc3b9ec07aa5eb66d3497d7f">SCB_CFSR_STKOF_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754">SCB_CFSR_NOCP_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6cbafe22a9550ca20427cd7e2f2bed7f">SCB_CFSR_NOCP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754">SCB_CFSR_NOCP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2">SCB_CFSR_INVPC_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafd7f0192bfedbde5d313fe7e637f55f1">SCB_CFSR_INVPC_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2">SCB_CFSR_INVPC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a">SCB_CFSR_INVSTATE_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8088a459ac3900a43a54f5cd4252484d">SCB_CFSR_INVSTATE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a">SCB_CFSR_INVSTATE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d">SCB_CFSR_UNDEFINSTR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga96e201c8da2bd76df35e184f31b89f1e">SCB_CFSR_UNDEFINSTR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d">SCB_CFSR_UNDEFINSTR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gababd60e94756bb33929d5e6f25d8dba3">SCB_HFSR_DEBUGEVT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6560d97ed043bc01152a7247bafa3157">SCB_HFSR_FORCED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaac5e289211d0a63fe879a9691cb9e1a9">SCB_HFSR_VECTTBL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cba2ec1f588ce0b10b191d6b0d23399">SCB_DFSR_EXTERNAL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacbb931575c07b324ec793775b7c44d05">SCB_DFSR_VCATCH_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3f7384b8a761704655fd45396a305663">SCB_DFSR_DWTTRAP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga609edf8f50bc49adb51ae28bcecefe1f">SCB_DFSR_BKPT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga200bcf918d57443b5e29e8ce552e4bdf">SCB_DFSR_HALTED_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa759ff8b4b16e6a7becf00b1a6005f65">SCB_NSACR_CP11_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac025b32fd79c75b8d0ca578af1818241">SCB_NSACR_CP11_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa759ff8b4b16e6a7becf00b1a6005f65">SCB_NSACR_CP11_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafb8add9ee956ce7e68254dd17631770c">SCB_NSACR_CP10_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3dc791e9d4bc647f3267dbb20bd531f7">SCB_NSACR_CP10_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafb8add9ee956ce7e68254dd17631770c">SCB_NSACR_CP10_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga48465bf3063f7673197c8c77ac5a591e">SCB_NSACR_CPn_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf7bfd6e61300b561f4e0a3da8c7c4175">SCB_NSACR_CPn_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga48465bf3063f7673197c8c77ac5a591e">SCB_NSACR_CPn_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga384f04641b96d74495e023cca27ed72f">SCB_CLIDR_LOUU_Pos</link>&#160;&#160;&#160;27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a2124def29e03f85d8ab6b455f5a174">SCB_CLIDR_LOUU_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga384f04641b96d74495e023cca27ed72f">SCB_CLIDR_LOUU_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad723f01984bb639c77acc9529fa35ea8">SCB_CLIDR_LOC_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3accaa1c94b1d7b920a48ffa1b47443b">SCB_CLIDR_LOC_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad723f01984bb639c77acc9529fa35ea8">SCB_CLIDR_LOC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c7f12bf78e1049eeb477a1d48b144f">SCB_CTR_FORMAT_Pos</link>&#160;&#160;&#160;29U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf0303349e35d3777aa3aceae268f1651">SCB_CTR_FORMAT_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c7f12bf78e1049eeb477a1d48b144f">SCB_CTR_FORMAT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga96ba2dac3d22d7892eabb851c052a286">SCB_CTR_CWG_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga341c1fe0efc63e26a2affebda136da6c">SCB_CTR_CWG_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga96ba2dac3d22d7892eabb851c052a286">SCB_CTR_CWG_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7692042fbaab5852ca60f6c2d659f724">SCB_CTR_ERG_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga02bb1ed5199a32e0ebad001e1b64ac35">SCB_CTR_ERG_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7692042fbaab5852ca60f6c2d659f724">SCB_CTR_ERG_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae25b69e6ea66c125f703870adabb0d65">SCB_CTR_DMINLINE_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga634bb0b270954a68757c86c517de948b">SCB_CTR_DMINLINE_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae25b69e6ea66c125f703870adabb0d65">SCB_CTR_DMINLINE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5be00464e6789da9619947d67d2a1529">SCB_CTR_IMINLINE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac62440e20c39b8022279a4a706ef9aa3">SCB_CTR_IMINLINE_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5be00464e6789da9619947d67d2a1529">SCB_CTR_IMINLINE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4eaf5ef29d920023de2cf53b25d0d56c">SCB_CCSIDR_WT_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9089551a75985fa7cf051062ed2d62b9">SCB_CCSIDR_WT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4eaf5ef29d920023de2cf53b25d0d56c">SCB_CCSIDR_WT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a32c31034cf30f6fe4dfaa9d0d6a6af">SCB_CCSIDR_WB_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c0516faf8b9c7ab4151823c48f39b6">SCB_CCSIDR_WB_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a32c31034cf30f6fe4dfaa9d0d6a6af">SCB_CCSIDR_WB_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga379743eea011cede0032ecb7812b51e1">SCB_CCSIDR_RA_Pos</link>&#160;&#160;&#160;29U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa77f28cbf94b44c1114a66e05cc43255">SCB_CCSIDR_RA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga379743eea011cede0032ecb7812b51e1">SCB_CCSIDR_RA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gade432ae0a64858e92fa35c2983fb47a4">SCB_CCSIDR_WA_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga519ebde5ad64be2098f586bddbc8e898">SCB_CCSIDR_WA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gade432ae0a64858e92fa35c2983fb47a4">SCB_CCSIDR_WA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1028d2c238f74d2aa021f53ffbe8d7ab">SCB_CCSIDR_NUMSETS_Pos</link>&#160;&#160;&#160;13U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga47d1f01185d7a039334031008386c5a8">SCB_CCSIDR_NUMSETS_Msk</link>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1028d2c238f74d2aa021f53ffbe8d7ab">SCB_CCSIDR_NUMSETS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae67f2f83976b819fb3039fc35cfef0fb">SCB_CCSIDR_ASSOCIATIVITY_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae093c4c635dad43845967512fa87173a">SCB_CCSIDR_ASSOCIATIVITY_Msk</link>&#160;&#160;&#160;(0x3FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae67f2f83976b819fb3039fc35cfef0fb">SCB_CCSIDR_ASSOCIATIVITY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750388e1509b36d35568a68a7a1e1ff7">SCB_CCSIDR_LINESIZE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga07b3bdffe4c289b9c19c70cf698499da">SCB_CCSIDR_LINESIZE_Msk</link>&#160;&#160;&#160;(7UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750388e1509b36d35568a68a7a1e1ff7">SCB_CCSIDR_LINESIZE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8c014c9678bc9072f10459a1e14b973c">SCB_CSSELR_LEVEL_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa24e3a6d6960acff3d6949e416046cf0">SCB_CSSELR_LEVEL_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8c014c9678bc9072f10459a1e14b973c">SCB_CSSELR_LEVEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga70e80783c3bd7b11504c63b052b0c0b9">SCB_CSSELR_IND_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4e5d98f4d43366cadcc5c3d7ac37228c">SCB_CSSELR_IND_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga70e80783c3bd7b11504c63b052b0c0b9">SCB_CSSELR_IND_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaeb4a916d84d967c1bab8e88800a28984">SCB_STIR_INTID_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7b67f900eb9c63b04e67f8fa6ddcd8ed">SCB_STIR_INTID_Msk</link>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaeb4a916d84d967c1bab8e88800a28984">SCB_STIR_INTID_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabfe6096a36807e0b7e1d09a06ef1d750">SCB_DCISW_WAY_Msk</link>&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab08fbef94f7d068a7c0217e074c697f9">SCB_DCISW_SET_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6cac2d69791e13af276d8306c796925f">SCB_DCCSW_WAY_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8374e67655ac524284c9bb59eb2efa23">SCB_DCCSW_WAY_Msk</link>&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6cac2d69791e13af276d8306c796925f">SCB_DCCSW_WAY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae93985adc38a127bc8dc909ac58e8fea">SCB_DCCSW_SET_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga669e16d98c8ea0e66afb04641971d98c">SCB_DCCSW_SET_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae93985adc38a127bc8dc909ac58e8fea">SCB_DCCSW_SET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf2269bbe0bc7705e1da8f5ee0f581054">SCB_DCCISW_WAY_Msk</link>&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf1b0bea5ab77d4ad7d5c21e77ca463ad">SCB_DCCISW_SET_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0932b31faafd47656a03ced75a31d99b">SCB_CPUID_IMPLEMENTER_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad358dfbd04300afc1824329d128b99e8">SCB_CPUID_VARIANT_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafae4a1f27a927338ae9dc51a0e146213">SCB_CPUID_ARCHITECTURE_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98e581423ca016680c238c469aba546d">SCB_CPUID_PARTNO_Msk</link>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2ec0448b6483f77e7f5d08b4b81d85df">SCB_CPUID_REVISION_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadb4dbf66078026dedc24e8cb9a21b2b1">SCB_ICSR_PENDNMISET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>&#160;&#160;&#160;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga340e3f79e9c3607dee9f2c048b6b22e8">SCB_ICSR_NMIPENDSET_Msk</link>&#160;&#160;&#160;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gadb4dbf66078026dedc24e8cb9a21b2b1">SCB_ICSR_PENDNMISET_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad4c1ddde49ff0d3ed1b843d14d38ebf1">SCB_ICSR_PENDNMICLR_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gace870429ae27601613da7c6f6e53a18f">SCB_ICSR_PENDNMICLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad4c1ddde49ff0d3ed1b843d14d38ebf1">SCB_ICSR_PENDNMICLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e40d93efb402763c8c00ddcc56724ff">SCB_ICSR_PENDSVSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>&#160;&#160;&#160;27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a901ace381d3c1c74ac82b22fae2e1e">SCB_ICSR_PENDSVCLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7325b61ea0ec323ef2d5c893b112e546">SCB_ICSR_PENDSTSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>&#160;&#160;&#160;25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab241827d2a793269d8cd99b9b28c2157">SCB_ICSR_PENDSTCLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga021591700b2d6a6e332d932efaece42b">SCB_ICSR_STTNS_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga70404175bcf7f329758829a9888e48c4">SCB_ICSR_STTNS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga021591700b2d6a6e332d932efaece42b">SCB_ICSR_STTNS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>&#160;&#160;&#160;23U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa966600396290808d596fe96e92ca2b5">SCB_ICSR_ISRPREEMPT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>&#160;&#160;&#160;22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga056d74fd538e5d36d3be1f28d399c877">SCB_ICSR_ISRPENDING_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacb6992e7c7ddc27a370f62878a21ef72">SCB_ICSR_VECTPENDING_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca6fc3f79bb550f64fd7df782ed4a5f6">SCB_ICSR_RETTOBASE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5533791a4ecf1b9301c883047b3e8396">SCB_ICSR_VECTACTIVE_Msk</link>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga75e395ed74042923e8c93edf50f0996c">SCB_VTOR_TBLOFF_Msk</link>&#160;&#160;&#160;(0x1FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabacedaefeefc73d666bbe59ece904493">SCB_AIRCR_VECTKEYSTAT_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>&#160;&#160;&#160;15U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f571f93d3d4a6eac9a3040756d3d951">SCB_AIRCR_ENDIANESS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2590e227eedb35a41044d8fb7feb9037">SCB_AIRCR_PRIS_Pos</link>&#160;&#160;&#160;14U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0032bb51f38e103fc34c2a57e59ada6f">SCB_AIRCR_PRIS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2590e227eedb35a41044d8fb7feb9037">SCB_AIRCR_PRIS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga94e2fc10be4f6065dcb5a7276b40d933">SCB_AIRCR_BFHFNMINS_Pos</link>&#160;&#160;&#160;13U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabc24019f3b54b8d2acd23016b2e0c7b9">SCB_AIRCR_BFHFNMINS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga94e2fc10be4f6065dcb5a7276b40d933">SCB_AIRCR_BFHFNMINS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7e6b3da07caee0726c5aab97ecebc2a5">SCB_AIRCR_SYSRESETREQS_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4b7fe06aaa2e87cdaf25a720dd282a1">SCB_AIRCR_SYSRESETREQS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7e6b3da07caee0726c5aab97ecebc2a5">SCB_AIRCR_SYSRESETREQS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga212c5ab1c1c82c807d30d2307aa8d218">SCB_AIRCR_VECTCLRACTIVE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafb98656644a14342e467505f69a997c9">SCB_SCR_SEVONPEND_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28a2c6524329e68f073b64d4fbfaba39">SCB_SCR_SLEEPDEEPS_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7bcfa50d03c2b059ea8661f31d46fa06">SCB_SCR_SLEEPDEEPS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28a2c6524329e68f073b64d4fbfaba39">SCB_SCR_SLEEPDEEPS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga50a243e317b9a70781b02758d45b05ee">SCB_SCR_SLEEPONEXIT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe">SCB_CCR_BP_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7fac248cabee94546aa9530d27217772">SCB_CCR_BP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe">SCB_CCR_BP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448">SCB_CCR_IC_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf2ff8f5957edac919e28b536aa6c0a59">SCB_CCR_IC_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448">SCB_CCR_IC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b">SCB_CCR_DC_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga57b3909dff40a9c28ec50991e4202678">SCB_CCR_DC_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b">SCB_CCR_DC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98372e0d55ce8573350ce36c500e0555">SCB_CCR_STKOFHFNMIGN_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf7004d71376738038e912def01c31fe8">SCB_CCR_STKOFHFNMIGN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98372e0d55ce8573350ce36c500e0555">SCB_CCR_STKOFHFNMIGN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga89a28cc31cfc7d52d9d7a8fcc69c7eac">SCB_CCR_BFHFNMIGN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabb9aeac71b3abd8586d0297070f61dcb">SCB_CCR_DIV_0_TRP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga68c96ad594af70c007923979085c99e0">SCB_CCR_UNALIGN_TRP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4cf59b6343ca962c80e1885710da90aa">SCB_CCR_USERSETMPEND_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2e86fa5b7279235de3a62839e3f147cb">SCB_SHCSR_HARDFAULTPENDED_Pos</link>&#160;&#160;&#160;21U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad72747c81f58f73f0610760529697297">SCB_SHCSR_HARDFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2e86fa5b7279235de3a62839e3f147cb">SCB_SHCSR_HARDFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga39d60110521af453e9ae55f1a29d2ab4">SCB_SHCSR_SECUREFAULTPENDED_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga504f2af763a6f491acaba1912d5fe702">SCB_SHCSR_SECUREFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga39d60110521af453e9ae55f1a29d2ab4">SCB_SHCSR_SECUREFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafccb0c2b386b439ce03fb25ce3392ffc">SCB_SHCSR_SECUREFAULTENA_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2bb1374f777b18501bb0c7b7b1a775aa">SCB_SHCSR_SECUREFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafccb0c2b386b439ce03fb25ce3392ffc">SCB_SHCSR_SECUREFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga056fb6be590857bbc029bed48b21dd79">SCB_SHCSR_USGFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga43e8cbe619c9980e0d1aacc85d9b9e47">SCB_SHCSR_BUSFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf084424fa1f69bea36a1c44899d83d17">SCB_SHCSR_MEMFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>&#160;&#160;&#160;15U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6095a7acfbad66f52822b1392be88652">SCB_SHCSR_SVCALLPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</link>&#160;&#160;&#160;14U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga677c23749c4d348f30fb471d1223e783">SCB_SHCSR_BUSFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</link>&#160;&#160;&#160;13U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9abc6c2e395f9e5af4ce05fc420fb04c">SCB_SHCSR_MEMFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga122b4f732732010895e438803a29d3cc">SCB_SHCSR_USGFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafef530088dc6d6bfc9f1893d52853684">SCB_SHCSR_SYSTICKACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0e837241a515d4cbadaaae1faa8e039">SCB_SHCSR_PENDSVACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaad09b4bc36e9bccccc2e110d20b16e1a">SCB_SHCSR_MONITORACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga634c0f69a233475289023ae5cb158fdf">SCB_SHCSR_SVCALLACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabab1177d5e9a6ef204b9fd88551b7e53">SCB_SHCSR_NMIACT_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae5bb28ebc1feed160c9fff1e163d0ee0">SCB_SHCSR_NMIACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabab1177d5e9a6ef204b9fd88551b7e53">SCB_SHCSR_NMIACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c27422acd12822bd6854bcdf0890179">SCB_SHCSR_SECUREFAULTACT_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga15864bcf00ceff971f7b8c173673dbbf">SCB_SHCSR_SECUREFAULTACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c27422acd12822bd6854bcdf0890179">SCB_SHCSR_SECUREFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3166103b5a5f7931d0df90949c47dfe">SCB_SHCSR_USGFAULTACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga499ec47414b2f668c32ebb28b5889e2c">SCB_SHCSR_HARDFAULTACT_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5ae1ba2f88b11967bc8ca980fe411b44">SCB_SHCSR_HARDFAULTACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga499ec47414b2f668c32ebb28b5889e2c">SCB_SHCSR_HARDFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9d7a8b1054b655ad08d85c3c535d4f73">SCB_SHCSR_BUSFAULTACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9147fd4e1b12394ae26eadf900a023a3">SCB_SHCSR_MEMFAULTACT_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga565807b1a3f31891f1f967d0fa30d03f">SCB_CFSR_USGFAULTSR_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga26dc1ddfdc37a6b92597a6f7e498c1d6">SCB_CFSR_BUSFAULTSR_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad46716159a3808c9e7da22067d6bec98">SCB_CFSR_MEMFAULTSR_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165">SCB_CFSR_MMARVALID_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f17b24b05b0405de908ce185bef5c3">SCB_CFSR_MMARVALID_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165">SCB_CFSR_MMARVALID_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1390a486a538d1bb8e9661b678e88e39">SCB_CFSR_MLSPERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac0602ef4ef443ef6ccb1f24d6886661a">SCB_CFSR_MLSPERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1390a486a538d1bb8e9661b678e88e39">SCB_CFSR_MLSPERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62">SCB_CFSR_MSTKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga30331822fa13db8ee288173cfbcbbf72">SCB_CFSR_MSTKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62">SCB_CFSR_MSTKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d">SCB_CFSR_MUNSTKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2d77850270c5ca96e63e456315609876">SCB_CFSR_MUNSTKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d">SCB_CFSR_MUNSTKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725">SCB_CFSR_DACCVIOL_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd585d5b620c175f80dd99aecbe42bcf">SCB_CFSR_DACCVIOL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725">SCB_CFSR_DACCVIOL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5">SCB_CFSR_IACCVIOL_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac0a8e6525cd6c610f05d99640b40e6b7">SCB_CFSR_IACCVIOL_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5">SCB_CFSR_IACCVIOL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb">SCB_CFSR_BFARVALID_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga56dd2218996bebbf2a38180ae6f9fcf7">SCB_CFSR_BFARVALID_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb">SCB_CFSR_BFARVALID_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9b4a695a4f8d14a17be613423ef30e1">SCB_CFSR_LSPERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8af8c68915f63358325fb4ebc5d7acc1">SCB_CFSR_LSPERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9b4a695a4f8d14a17be613423ef30e1">SCB_CFSR_LSPERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f">SCB_CFSR_STKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77076fdfa5941327d4d8f0cb99653872">SCB_CFSR_STKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f">SCB_CFSR_STKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8">SCB_CFSR_UNSTKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2dfce5c289681884651f92377d09380e">SCB_CFSR_UNSTKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8">SCB_CFSR_UNSTKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5">SCB_CFSR_IMPRECISERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6e6b3b643e1c2e14c96f10b42d59fc64">SCB_CFSR_IMPRECISERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5">SCB_CFSR_IMPRECISERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0">SCB_CFSR_PRECISERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad8fc0d1f80364470e52d3dcf941f38cc">SCB_CFSR_PRECISERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0">SCB_CFSR_PRECISERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4">SCB_CFSR_IBUSERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a0907c95aabc4b9d77c3e28d14a717f">SCB_CFSR_IBUSERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4">SCB_CFSR_IBUSERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc">SCB_CFSR_DIVBYZERO_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9d91a0850b4962ad1335b2eadac6777e">SCB_CFSR_DIVBYZERO_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc">SCB_CFSR_DIVBYZERO_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690">SCB_CFSR_UNALIGNED_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac7d2aa508a08a2cab97aa8683c87d125">SCB_CFSR_UNALIGNED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690">SCB_CFSR_UNALIGNED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d4221dbc3b9ec07aa5eb66d3497d7f">SCB_CFSR_STKOF_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0b3bb3653d904169486e2d4efe4c566">SCB_CFSR_STKOF_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d4221dbc3b9ec07aa5eb66d3497d7f">SCB_CFSR_STKOF_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754">SCB_CFSR_NOCP_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6cbafe22a9550ca20427cd7e2f2bed7f">SCB_CFSR_NOCP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754">SCB_CFSR_NOCP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2">SCB_CFSR_INVPC_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafd7f0192bfedbde5d313fe7e637f55f1">SCB_CFSR_INVPC_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2">SCB_CFSR_INVPC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a">SCB_CFSR_INVSTATE_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8088a459ac3900a43a54f5cd4252484d">SCB_CFSR_INVSTATE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a">SCB_CFSR_INVSTATE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d">SCB_CFSR_UNDEFINSTR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga96e201c8da2bd76df35e184f31b89f1e">SCB_CFSR_UNDEFINSTR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d">SCB_CFSR_UNDEFINSTR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gababd60e94756bb33929d5e6f25d8dba3">SCB_HFSR_DEBUGEVT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6560d97ed043bc01152a7247bafa3157">SCB_HFSR_FORCED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaac5e289211d0a63fe879a9691cb9e1a9">SCB_HFSR_VECTTBL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cba2ec1f588ce0b10b191d6b0d23399">SCB_DFSR_EXTERNAL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacbb931575c07b324ec793775b7c44d05">SCB_DFSR_VCATCH_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3f7384b8a761704655fd45396a305663">SCB_DFSR_DWTTRAP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga609edf8f50bc49adb51ae28bcecefe1f">SCB_DFSR_BKPT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga200bcf918d57443b5e29e8ce552e4bdf">SCB_DFSR_HALTED_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa759ff8b4b16e6a7becf00b1a6005f65">SCB_NSACR_CP11_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac025b32fd79c75b8d0ca578af1818241">SCB_NSACR_CP11_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa759ff8b4b16e6a7becf00b1a6005f65">SCB_NSACR_CP11_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafb8add9ee956ce7e68254dd17631770c">SCB_NSACR_CP10_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3dc791e9d4bc647f3267dbb20bd531f7">SCB_NSACR_CP10_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafb8add9ee956ce7e68254dd17631770c">SCB_NSACR_CP10_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga48465bf3063f7673197c8c77ac5a591e">SCB_NSACR_CPn_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf7bfd6e61300b561f4e0a3da8c7c4175">SCB_NSACR_CPn_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga48465bf3063f7673197c8c77ac5a591e">SCB_NSACR_CPn_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga384f04641b96d74495e023cca27ed72f">SCB_CLIDR_LOUU_Pos</link>&#160;&#160;&#160;27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a2124def29e03f85d8ab6b455f5a174">SCB_CLIDR_LOUU_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga384f04641b96d74495e023cca27ed72f">SCB_CLIDR_LOUU_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad723f01984bb639c77acc9529fa35ea8">SCB_CLIDR_LOC_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3accaa1c94b1d7b920a48ffa1b47443b">SCB_CLIDR_LOC_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad723f01984bb639c77acc9529fa35ea8">SCB_CLIDR_LOC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c7f12bf78e1049eeb477a1d48b144f">SCB_CTR_FORMAT_Pos</link>&#160;&#160;&#160;29U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf0303349e35d3777aa3aceae268f1651">SCB_CTR_FORMAT_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c7f12bf78e1049eeb477a1d48b144f">SCB_CTR_FORMAT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga96ba2dac3d22d7892eabb851c052a286">SCB_CTR_CWG_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga341c1fe0efc63e26a2affebda136da6c">SCB_CTR_CWG_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga96ba2dac3d22d7892eabb851c052a286">SCB_CTR_CWG_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7692042fbaab5852ca60f6c2d659f724">SCB_CTR_ERG_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga02bb1ed5199a32e0ebad001e1b64ac35">SCB_CTR_ERG_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7692042fbaab5852ca60f6c2d659f724">SCB_CTR_ERG_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae25b69e6ea66c125f703870adabb0d65">SCB_CTR_DMINLINE_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga634bb0b270954a68757c86c517de948b">SCB_CTR_DMINLINE_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae25b69e6ea66c125f703870adabb0d65">SCB_CTR_DMINLINE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5be00464e6789da9619947d67d2a1529">SCB_CTR_IMINLINE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac62440e20c39b8022279a4a706ef9aa3">SCB_CTR_IMINLINE_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5be00464e6789da9619947d67d2a1529">SCB_CTR_IMINLINE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4eaf5ef29d920023de2cf53b25d0d56c">SCB_CCSIDR_WT_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9089551a75985fa7cf051062ed2d62b9">SCB_CCSIDR_WT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4eaf5ef29d920023de2cf53b25d0d56c">SCB_CCSIDR_WT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a32c31034cf30f6fe4dfaa9d0d6a6af">SCB_CCSIDR_WB_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c0516faf8b9c7ab4151823c48f39b6">SCB_CCSIDR_WB_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a32c31034cf30f6fe4dfaa9d0d6a6af">SCB_CCSIDR_WB_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga379743eea011cede0032ecb7812b51e1">SCB_CCSIDR_RA_Pos</link>&#160;&#160;&#160;29U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa77f28cbf94b44c1114a66e05cc43255">SCB_CCSIDR_RA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga379743eea011cede0032ecb7812b51e1">SCB_CCSIDR_RA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gade432ae0a64858e92fa35c2983fb47a4">SCB_CCSIDR_WA_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga519ebde5ad64be2098f586bddbc8e898">SCB_CCSIDR_WA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gade432ae0a64858e92fa35c2983fb47a4">SCB_CCSIDR_WA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1028d2c238f74d2aa021f53ffbe8d7ab">SCB_CCSIDR_NUMSETS_Pos</link>&#160;&#160;&#160;13U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga47d1f01185d7a039334031008386c5a8">SCB_CCSIDR_NUMSETS_Msk</link>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1028d2c238f74d2aa021f53ffbe8d7ab">SCB_CCSIDR_NUMSETS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae67f2f83976b819fb3039fc35cfef0fb">SCB_CCSIDR_ASSOCIATIVITY_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae093c4c635dad43845967512fa87173a">SCB_CCSIDR_ASSOCIATIVITY_Msk</link>&#160;&#160;&#160;(0x3FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae67f2f83976b819fb3039fc35cfef0fb">SCB_CCSIDR_ASSOCIATIVITY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750388e1509b36d35568a68a7a1e1ff7">SCB_CCSIDR_LINESIZE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga07b3bdffe4c289b9c19c70cf698499da">SCB_CCSIDR_LINESIZE_Msk</link>&#160;&#160;&#160;(7UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750388e1509b36d35568a68a7a1e1ff7">SCB_CCSIDR_LINESIZE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8c014c9678bc9072f10459a1e14b973c">SCB_CSSELR_LEVEL_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa24e3a6d6960acff3d6949e416046cf0">SCB_CSSELR_LEVEL_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8c014c9678bc9072f10459a1e14b973c">SCB_CSSELR_LEVEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga70e80783c3bd7b11504c63b052b0c0b9">SCB_CSSELR_IND_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4e5d98f4d43366cadcc5c3d7ac37228c">SCB_CSSELR_IND_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga70e80783c3bd7b11504c63b052b0c0b9">SCB_CSSELR_IND_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaeb4a916d84d967c1bab8e88800a28984">SCB_STIR_INTID_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7b67f900eb9c63b04e67f8fa6ddcd8ed">SCB_STIR_INTID_Msk</link>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaeb4a916d84d967c1bab8e88800a28984">SCB_STIR_INTID_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabfe6096a36807e0b7e1d09a06ef1d750">SCB_DCISW_WAY_Msk</link>&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab08fbef94f7d068a7c0217e074c697f9">SCB_DCISW_SET_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6cac2d69791e13af276d8306c796925f">SCB_DCCSW_WAY_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8374e67655ac524284c9bb59eb2efa23">SCB_DCCSW_WAY_Msk</link>&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6cac2d69791e13af276d8306c796925f">SCB_DCCSW_WAY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae93985adc38a127bc8dc909ac58e8fea">SCB_DCCSW_SET_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga669e16d98c8ea0e66afb04641971d98c">SCB_DCCSW_SET_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae93985adc38a127bc8dc909ac58e8fea">SCB_DCCSW_SET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf2269bbe0bc7705e1da8f5ee0f581054">SCB_DCCISW_WAY_Msk</link>&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf1b0bea5ab77d4ad7d5c21e77ca463ad">SCB_DCCISW_SET_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0932b31faafd47656a03ced75a31d99b">SCB_CPUID_IMPLEMENTER_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad358dfbd04300afc1824329d128b99e8">SCB_CPUID_VARIANT_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafae4a1f27a927338ae9dc51a0e146213">SCB_CPUID_ARCHITECTURE_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98e581423ca016680c238c469aba546d">SCB_CPUID_PARTNO_Msk</link>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2ec0448b6483f77e7f5d08b4b81d85df">SCB_CPUID_REVISION_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga340e3f79e9c3607dee9f2c048b6b22e8">SCB_ICSR_NMIPENDSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e40d93efb402763c8c00ddcc56724ff">SCB_ICSR_PENDSVSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>&#160;&#160;&#160;27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a901ace381d3c1c74ac82b22fae2e1e">SCB_ICSR_PENDSVCLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7325b61ea0ec323ef2d5c893b112e546">SCB_ICSR_PENDSTSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>&#160;&#160;&#160;25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab241827d2a793269d8cd99b9b28c2157">SCB_ICSR_PENDSTCLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>&#160;&#160;&#160;23U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa966600396290808d596fe96e92ca2b5">SCB_ICSR_ISRPREEMPT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>&#160;&#160;&#160;22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga056d74fd538e5d36d3be1f28d399c877">SCB_ICSR_ISRPENDING_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacb6992e7c7ddc27a370f62878a21ef72">SCB_ICSR_VECTPENDING_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca6fc3f79bb550f64fd7df782ed4a5f6">SCB_ICSR_RETTOBASE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5533791a4ecf1b9301c883047b3e8396">SCB_ICSR_VECTACTIVE_Msk</link>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga75e395ed74042923e8c93edf50f0996c">SCB_VTOR_TBLOFF_Msk</link>&#160;&#160;&#160;(0x1FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabacedaefeefc73d666bbe59ece904493">SCB_AIRCR_VECTKEYSTAT_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>&#160;&#160;&#160;15U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f571f93d3d4a6eac9a3040756d3d951">SCB_AIRCR_ENDIANESS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga212c5ab1c1c82c807d30d2307aa8d218">SCB_AIRCR_VECTCLRACTIVE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafb98656644a14342e467505f69a997c9">SCB_SCR_SEVONPEND_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga50a243e317b9a70781b02758d45b05ee">SCB_SCR_SLEEPONEXIT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga89a28cc31cfc7d52d9d7a8fcc69c7eac">SCB_CCR_BFHFNMIGN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabb9aeac71b3abd8586d0297070f61dcb">SCB_CCR_DIV_0_TRP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga68c96ad594af70c007923979085c99e0">SCB_CCR_UNALIGN_TRP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4cf59b6343ca962c80e1885710da90aa">SCB_CCR_USERSETMPEND_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga056fb6be590857bbc029bed48b21dd79">SCB_SHCSR_USGFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga43e8cbe619c9980e0d1aacc85d9b9e47">SCB_SHCSR_BUSFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf084424fa1f69bea36a1c44899d83d17">SCB_SHCSR_MEMFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>&#160;&#160;&#160;15U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6095a7acfbad66f52822b1392be88652">SCB_SHCSR_SVCALLPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</link>&#160;&#160;&#160;14U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga677c23749c4d348f30fb471d1223e783">SCB_SHCSR_BUSFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</link>&#160;&#160;&#160;13U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9abc6c2e395f9e5af4ce05fc420fb04c">SCB_SHCSR_MEMFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga122b4f732732010895e438803a29d3cc">SCB_SHCSR_USGFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafef530088dc6d6bfc9f1893d52853684">SCB_SHCSR_SYSTICKACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0e837241a515d4cbadaaae1faa8e039">SCB_SHCSR_PENDSVACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaad09b4bc36e9bccccc2e110d20b16e1a">SCB_SHCSR_MONITORACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga634c0f69a233475289023ae5cb158fdf">SCB_SHCSR_SVCALLACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3166103b5a5f7931d0df90949c47dfe">SCB_SHCSR_USGFAULTACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9d7a8b1054b655ad08d85c3c535d4f73">SCB_SHCSR_BUSFAULTACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9147fd4e1b12394ae26eadf900a023a3">SCB_SHCSR_MEMFAULTACT_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga565807b1a3f31891f1f967d0fa30d03f">SCB_CFSR_USGFAULTSR_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga26dc1ddfdc37a6b92597a6f7e498c1d6">SCB_CFSR_BUSFAULTSR_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad46716159a3808c9e7da22067d6bec98">SCB_CFSR_MEMFAULTSR_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165">SCB_CFSR_MMARVALID_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f17b24b05b0405de908ce185bef5c3">SCB_CFSR_MMARVALID_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165">SCB_CFSR_MMARVALID_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1390a486a538d1bb8e9661b678e88e39">SCB_CFSR_MLSPERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac0602ef4ef443ef6ccb1f24d6886661a">SCB_CFSR_MLSPERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1390a486a538d1bb8e9661b678e88e39">SCB_CFSR_MLSPERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62">SCB_CFSR_MSTKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga30331822fa13db8ee288173cfbcbbf72">SCB_CFSR_MSTKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62">SCB_CFSR_MSTKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d">SCB_CFSR_MUNSTKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2d77850270c5ca96e63e456315609876">SCB_CFSR_MUNSTKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d">SCB_CFSR_MUNSTKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725">SCB_CFSR_DACCVIOL_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd585d5b620c175f80dd99aecbe42bcf">SCB_CFSR_DACCVIOL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725">SCB_CFSR_DACCVIOL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5">SCB_CFSR_IACCVIOL_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac0a8e6525cd6c610f05d99640b40e6b7">SCB_CFSR_IACCVIOL_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5">SCB_CFSR_IACCVIOL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb">SCB_CFSR_BFARVALID_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga56dd2218996bebbf2a38180ae6f9fcf7">SCB_CFSR_BFARVALID_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb">SCB_CFSR_BFARVALID_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9b4a695a4f8d14a17be613423ef30e1">SCB_CFSR_LSPERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8af8c68915f63358325fb4ebc5d7acc1">SCB_CFSR_LSPERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9b4a695a4f8d14a17be613423ef30e1">SCB_CFSR_LSPERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f">SCB_CFSR_STKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77076fdfa5941327d4d8f0cb99653872">SCB_CFSR_STKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f">SCB_CFSR_STKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8">SCB_CFSR_UNSTKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2dfce5c289681884651f92377d09380e">SCB_CFSR_UNSTKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8">SCB_CFSR_UNSTKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5">SCB_CFSR_IMPRECISERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6e6b3b643e1c2e14c96f10b42d59fc64">SCB_CFSR_IMPRECISERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5">SCB_CFSR_IMPRECISERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0">SCB_CFSR_PRECISERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad8fc0d1f80364470e52d3dcf941f38cc">SCB_CFSR_PRECISERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0">SCB_CFSR_PRECISERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4">SCB_CFSR_IBUSERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a0907c95aabc4b9d77c3e28d14a717f">SCB_CFSR_IBUSERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4">SCB_CFSR_IBUSERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc">SCB_CFSR_DIVBYZERO_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9d91a0850b4962ad1335b2eadac6777e">SCB_CFSR_DIVBYZERO_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc">SCB_CFSR_DIVBYZERO_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690">SCB_CFSR_UNALIGNED_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac7d2aa508a08a2cab97aa8683c87d125">SCB_CFSR_UNALIGNED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690">SCB_CFSR_UNALIGNED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754">SCB_CFSR_NOCP_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6cbafe22a9550ca20427cd7e2f2bed7f">SCB_CFSR_NOCP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754">SCB_CFSR_NOCP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2">SCB_CFSR_INVPC_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafd7f0192bfedbde5d313fe7e637f55f1">SCB_CFSR_INVPC_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2">SCB_CFSR_INVPC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a">SCB_CFSR_INVSTATE_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8088a459ac3900a43a54f5cd4252484d">SCB_CFSR_INVSTATE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a">SCB_CFSR_INVSTATE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d">SCB_CFSR_UNDEFINSTR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga96e201c8da2bd76df35e184f31b89f1e">SCB_CFSR_UNDEFINSTR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d">SCB_CFSR_UNDEFINSTR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gababd60e94756bb33929d5e6f25d8dba3">SCB_HFSR_DEBUGEVT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6560d97ed043bc01152a7247bafa3157">SCB_HFSR_FORCED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaac5e289211d0a63fe879a9691cb9e1a9">SCB_HFSR_VECTTBL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cba2ec1f588ce0b10b191d6b0d23399">SCB_DFSR_EXTERNAL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacbb931575c07b324ec793775b7c44d05">SCB_DFSR_VCATCH_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3f7384b8a761704655fd45396a305663">SCB_DFSR_DWTTRAP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga609edf8f50bc49adb51ae28bcecefe1f">SCB_DFSR_BKPT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga200bcf918d57443b5e29e8ce552e4bdf">SCB_DFSR_HALTED_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0932b31faafd47656a03ced75a31d99b">SCB_CPUID_IMPLEMENTER_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad358dfbd04300afc1824329d128b99e8">SCB_CPUID_VARIANT_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafae4a1f27a927338ae9dc51a0e146213">SCB_CPUID_ARCHITECTURE_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98e581423ca016680c238c469aba546d">SCB_CPUID_PARTNO_Msk</link>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2ec0448b6483f77e7f5d08b4b81d85df">SCB_CPUID_REVISION_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadb4dbf66078026dedc24e8cb9a21b2b1">SCB_ICSR_PENDNMISET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>&#160;&#160;&#160;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga340e3f79e9c3607dee9f2c048b6b22e8">SCB_ICSR_NMIPENDSET_Msk</link>&#160;&#160;&#160;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gadb4dbf66078026dedc24e8cb9a21b2b1">SCB_ICSR_PENDNMISET_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad4c1ddde49ff0d3ed1b843d14d38ebf1">SCB_ICSR_PENDNMICLR_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gace870429ae27601613da7c6f6e53a18f">SCB_ICSR_PENDNMICLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad4c1ddde49ff0d3ed1b843d14d38ebf1">SCB_ICSR_PENDNMICLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e40d93efb402763c8c00ddcc56724ff">SCB_ICSR_PENDSVSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>&#160;&#160;&#160;27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a901ace381d3c1c74ac82b22fae2e1e">SCB_ICSR_PENDSVCLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7325b61ea0ec323ef2d5c893b112e546">SCB_ICSR_PENDSTSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>&#160;&#160;&#160;25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab241827d2a793269d8cd99b9b28c2157">SCB_ICSR_PENDSTCLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga021591700b2d6a6e332d932efaece42b">SCB_ICSR_STTNS_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga70404175bcf7f329758829a9888e48c4">SCB_ICSR_STTNS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga021591700b2d6a6e332d932efaece42b">SCB_ICSR_STTNS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>&#160;&#160;&#160;23U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa966600396290808d596fe96e92ca2b5">SCB_ICSR_ISRPREEMPT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>&#160;&#160;&#160;22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga056d74fd538e5d36d3be1f28d399c877">SCB_ICSR_ISRPENDING_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacb6992e7c7ddc27a370f62878a21ef72">SCB_ICSR_VECTPENDING_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca6fc3f79bb550f64fd7df782ed4a5f6">SCB_ICSR_RETTOBASE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5533791a4ecf1b9301c883047b3e8396">SCB_ICSR_VECTACTIVE_Msk</link>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga75e395ed74042923e8c93edf50f0996c">SCB_VTOR_TBLOFF_Msk</link>&#160;&#160;&#160;(0x1FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabacedaefeefc73d666bbe59ece904493">SCB_AIRCR_VECTKEYSTAT_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>&#160;&#160;&#160;15U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f571f93d3d4a6eac9a3040756d3d951">SCB_AIRCR_ENDIANESS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2590e227eedb35a41044d8fb7feb9037">SCB_AIRCR_PRIS_Pos</link>&#160;&#160;&#160;14U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0032bb51f38e103fc34c2a57e59ada6f">SCB_AIRCR_PRIS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2590e227eedb35a41044d8fb7feb9037">SCB_AIRCR_PRIS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga94e2fc10be4f6065dcb5a7276b40d933">SCB_AIRCR_BFHFNMINS_Pos</link>&#160;&#160;&#160;13U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabc24019f3b54b8d2acd23016b2e0c7b9">SCB_AIRCR_BFHFNMINS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga94e2fc10be4f6065dcb5a7276b40d933">SCB_AIRCR_BFHFNMINS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7e6b3da07caee0726c5aab97ecebc2a5">SCB_AIRCR_SYSRESETREQS_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4b7fe06aaa2e87cdaf25a720dd282a1">SCB_AIRCR_SYSRESETREQS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7e6b3da07caee0726c5aab97ecebc2a5">SCB_AIRCR_SYSRESETREQS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga212c5ab1c1c82c807d30d2307aa8d218">SCB_AIRCR_VECTCLRACTIVE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafb98656644a14342e467505f69a997c9">SCB_SCR_SEVONPEND_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28a2c6524329e68f073b64d4fbfaba39">SCB_SCR_SLEEPDEEPS_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7bcfa50d03c2b059ea8661f31d46fa06">SCB_SCR_SLEEPDEEPS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28a2c6524329e68f073b64d4fbfaba39">SCB_SCR_SLEEPDEEPS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga50a243e317b9a70781b02758d45b05ee">SCB_SCR_SLEEPONEXIT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe">SCB_CCR_BP_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7fac248cabee94546aa9530d27217772">SCB_CCR_BP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe">SCB_CCR_BP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448">SCB_CCR_IC_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf2ff8f5957edac919e28b536aa6c0a59">SCB_CCR_IC_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448">SCB_CCR_IC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b">SCB_CCR_DC_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga57b3909dff40a9c28ec50991e4202678">SCB_CCR_DC_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b">SCB_CCR_DC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98372e0d55ce8573350ce36c500e0555">SCB_CCR_STKOFHFNMIGN_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf7004d71376738038e912def01c31fe8">SCB_CCR_STKOFHFNMIGN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98372e0d55ce8573350ce36c500e0555">SCB_CCR_STKOFHFNMIGN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga89a28cc31cfc7d52d9d7a8fcc69c7eac">SCB_CCR_BFHFNMIGN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabb9aeac71b3abd8586d0297070f61dcb">SCB_CCR_DIV_0_TRP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga68c96ad594af70c007923979085c99e0">SCB_CCR_UNALIGN_TRP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4cf59b6343ca962c80e1885710da90aa">SCB_CCR_USERSETMPEND_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2e86fa5b7279235de3a62839e3f147cb">SCB_SHCSR_HARDFAULTPENDED_Pos</link>&#160;&#160;&#160;21U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad72747c81f58f73f0610760529697297">SCB_SHCSR_HARDFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2e86fa5b7279235de3a62839e3f147cb">SCB_SHCSR_HARDFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga39d60110521af453e9ae55f1a29d2ab4">SCB_SHCSR_SECUREFAULTPENDED_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga504f2af763a6f491acaba1912d5fe702">SCB_SHCSR_SECUREFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga39d60110521af453e9ae55f1a29d2ab4">SCB_SHCSR_SECUREFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafccb0c2b386b439ce03fb25ce3392ffc">SCB_SHCSR_SECUREFAULTENA_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2bb1374f777b18501bb0c7b7b1a775aa">SCB_SHCSR_SECUREFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafccb0c2b386b439ce03fb25ce3392ffc">SCB_SHCSR_SECUREFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga056fb6be590857bbc029bed48b21dd79">SCB_SHCSR_USGFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga43e8cbe619c9980e0d1aacc85d9b9e47">SCB_SHCSR_BUSFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf084424fa1f69bea36a1c44899d83d17">SCB_SHCSR_MEMFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>&#160;&#160;&#160;15U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6095a7acfbad66f52822b1392be88652">SCB_SHCSR_SVCALLPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</link>&#160;&#160;&#160;14U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga677c23749c4d348f30fb471d1223e783">SCB_SHCSR_BUSFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</link>&#160;&#160;&#160;13U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9abc6c2e395f9e5af4ce05fc420fb04c">SCB_SHCSR_MEMFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga122b4f732732010895e438803a29d3cc">SCB_SHCSR_USGFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafef530088dc6d6bfc9f1893d52853684">SCB_SHCSR_SYSTICKACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0e837241a515d4cbadaaae1faa8e039">SCB_SHCSR_PENDSVACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaad09b4bc36e9bccccc2e110d20b16e1a">SCB_SHCSR_MONITORACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga634c0f69a233475289023ae5cb158fdf">SCB_SHCSR_SVCALLACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabab1177d5e9a6ef204b9fd88551b7e53">SCB_SHCSR_NMIACT_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae5bb28ebc1feed160c9fff1e163d0ee0">SCB_SHCSR_NMIACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabab1177d5e9a6ef204b9fd88551b7e53">SCB_SHCSR_NMIACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c27422acd12822bd6854bcdf0890179">SCB_SHCSR_SECUREFAULTACT_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga15864bcf00ceff971f7b8c173673dbbf">SCB_SHCSR_SECUREFAULTACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c27422acd12822bd6854bcdf0890179">SCB_SHCSR_SECUREFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3166103b5a5f7931d0df90949c47dfe">SCB_SHCSR_USGFAULTACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga499ec47414b2f668c32ebb28b5889e2c">SCB_SHCSR_HARDFAULTACT_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5ae1ba2f88b11967bc8ca980fe411b44">SCB_SHCSR_HARDFAULTACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga499ec47414b2f668c32ebb28b5889e2c">SCB_SHCSR_HARDFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9d7a8b1054b655ad08d85c3c535d4f73">SCB_SHCSR_BUSFAULTACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9147fd4e1b12394ae26eadf900a023a3">SCB_SHCSR_MEMFAULTACT_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga565807b1a3f31891f1f967d0fa30d03f">SCB_CFSR_USGFAULTSR_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga26dc1ddfdc37a6b92597a6f7e498c1d6">SCB_CFSR_BUSFAULTSR_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad46716159a3808c9e7da22067d6bec98">SCB_CFSR_MEMFAULTSR_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165">SCB_CFSR_MMARVALID_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f17b24b05b0405de908ce185bef5c3">SCB_CFSR_MMARVALID_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165">SCB_CFSR_MMARVALID_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1390a486a538d1bb8e9661b678e88e39">SCB_CFSR_MLSPERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac0602ef4ef443ef6ccb1f24d6886661a">SCB_CFSR_MLSPERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1390a486a538d1bb8e9661b678e88e39">SCB_CFSR_MLSPERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62">SCB_CFSR_MSTKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga30331822fa13db8ee288173cfbcbbf72">SCB_CFSR_MSTKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62">SCB_CFSR_MSTKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d">SCB_CFSR_MUNSTKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2d77850270c5ca96e63e456315609876">SCB_CFSR_MUNSTKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d">SCB_CFSR_MUNSTKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725">SCB_CFSR_DACCVIOL_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd585d5b620c175f80dd99aecbe42bcf">SCB_CFSR_DACCVIOL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725">SCB_CFSR_DACCVIOL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5">SCB_CFSR_IACCVIOL_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac0a8e6525cd6c610f05d99640b40e6b7">SCB_CFSR_IACCVIOL_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5">SCB_CFSR_IACCVIOL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb">SCB_CFSR_BFARVALID_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga56dd2218996bebbf2a38180ae6f9fcf7">SCB_CFSR_BFARVALID_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb">SCB_CFSR_BFARVALID_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9b4a695a4f8d14a17be613423ef30e1">SCB_CFSR_LSPERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8af8c68915f63358325fb4ebc5d7acc1">SCB_CFSR_LSPERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9b4a695a4f8d14a17be613423ef30e1">SCB_CFSR_LSPERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f">SCB_CFSR_STKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77076fdfa5941327d4d8f0cb99653872">SCB_CFSR_STKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f">SCB_CFSR_STKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8">SCB_CFSR_UNSTKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2dfce5c289681884651f92377d09380e">SCB_CFSR_UNSTKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8">SCB_CFSR_UNSTKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5">SCB_CFSR_IMPRECISERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6e6b3b643e1c2e14c96f10b42d59fc64">SCB_CFSR_IMPRECISERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5">SCB_CFSR_IMPRECISERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0">SCB_CFSR_PRECISERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad8fc0d1f80364470e52d3dcf941f38cc">SCB_CFSR_PRECISERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0">SCB_CFSR_PRECISERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4">SCB_CFSR_IBUSERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a0907c95aabc4b9d77c3e28d14a717f">SCB_CFSR_IBUSERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4">SCB_CFSR_IBUSERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc">SCB_CFSR_DIVBYZERO_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9d91a0850b4962ad1335b2eadac6777e">SCB_CFSR_DIVBYZERO_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc">SCB_CFSR_DIVBYZERO_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690">SCB_CFSR_UNALIGNED_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac7d2aa508a08a2cab97aa8683c87d125">SCB_CFSR_UNALIGNED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690">SCB_CFSR_UNALIGNED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d4221dbc3b9ec07aa5eb66d3497d7f">SCB_CFSR_STKOF_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0b3bb3653d904169486e2d4efe4c566">SCB_CFSR_STKOF_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d4221dbc3b9ec07aa5eb66d3497d7f">SCB_CFSR_STKOF_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754">SCB_CFSR_NOCP_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6cbafe22a9550ca20427cd7e2f2bed7f">SCB_CFSR_NOCP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754">SCB_CFSR_NOCP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2">SCB_CFSR_INVPC_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafd7f0192bfedbde5d313fe7e637f55f1">SCB_CFSR_INVPC_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2">SCB_CFSR_INVPC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a">SCB_CFSR_INVSTATE_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8088a459ac3900a43a54f5cd4252484d">SCB_CFSR_INVSTATE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a">SCB_CFSR_INVSTATE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d">SCB_CFSR_UNDEFINSTR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga96e201c8da2bd76df35e184f31b89f1e">SCB_CFSR_UNDEFINSTR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d">SCB_CFSR_UNDEFINSTR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gababd60e94756bb33929d5e6f25d8dba3">SCB_HFSR_DEBUGEVT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6560d97ed043bc01152a7247bafa3157">SCB_HFSR_FORCED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaac5e289211d0a63fe879a9691cb9e1a9">SCB_HFSR_VECTTBL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cba2ec1f588ce0b10b191d6b0d23399">SCB_DFSR_EXTERNAL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacbb931575c07b324ec793775b7c44d05">SCB_DFSR_VCATCH_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3f7384b8a761704655fd45396a305663">SCB_DFSR_DWTTRAP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga609edf8f50bc49adb51ae28bcecefe1f">SCB_DFSR_BKPT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga200bcf918d57443b5e29e8ce552e4bdf">SCB_DFSR_HALTED_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa759ff8b4b16e6a7becf00b1a6005f65">SCB_NSACR_CP11_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac025b32fd79c75b8d0ca578af1818241">SCB_NSACR_CP11_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa759ff8b4b16e6a7becf00b1a6005f65">SCB_NSACR_CP11_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafb8add9ee956ce7e68254dd17631770c">SCB_NSACR_CP10_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3dc791e9d4bc647f3267dbb20bd531f7">SCB_NSACR_CP10_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafb8add9ee956ce7e68254dd17631770c">SCB_NSACR_CP10_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga384f04641b96d74495e023cca27ed72f">SCB_CLIDR_LOUU_Pos</link>&#160;&#160;&#160;27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a2124def29e03f85d8ab6b455f5a174">SCB_CLIDR_LOUU_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga384f04641b96d74495e023cca27ed72f">SCB_CLIDR_LOUU_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad723f01984bb639c77acc9529fa35ea8">SCB_CLIDR_LOC_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3accaa1c94b1d7b920a48ffa1b47443b">SCB_CLIDR_LOC_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad723f01984bb639c77acc9529fa35ea8">SCB_CLIDR_LOC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c7f12bf78e1049eeb477a1d48b144f">SCB_CTR_FORMAT_Pos</link>&#160;&#160;&#160;29U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf0303349e35d3777aa3aceae268f1651">SCB_CTR_FORMAT_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c7f12bf78e1049eeb477a1d48b144f">SCB_CTR_FORMAT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga96ba2dac3d22d7892eabb851c052a286">SCB_CTR_CWG_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga341c1fe0efc63e26a2affebda136da6c">SCB_CTR_CWG_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga96ba2dac3d22d7892eabb851c052a286">SCB_CTR_CWG_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7692042fbaab5852ca60f6c2d659f724">SCB_CTR_ERG_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga02bb1ed5199a32e0ebad001e1b64ac35">SCB_CTR_ERG_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7692042fbaab5852ca60f6c2d659f724">SCB_CTR_ERG_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae25b69e6ea66c125f703870adabb0d65">SCB_CTR_DMINLINE_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga634bb0b270954a68757c86c517de948b">SCB_CTR_DMINLINE_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae25b69e6ea66c125f703870adabb0d65">SCB_CTR_DMINLINE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5be00464e6789da9619947d67d2a1529">SCB_CTR_IMINLINE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac62440e20c39b8022279a4a706ef9aa3">SCB_CTR_IMINLINE_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5be00464e6789da9619947d67d2a1529">SCB_CTR_IMINLINE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4eaf5ef29d920023de2cf53b25d0d56c">SCB_CCSIDR_WT_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9089551a75985fa7cf051062ed2d62b9">SCB_CCSIDR_WT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4eaf5ef29d920023de2cf53b25d0d56c">SCB_CCSIDR_WT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a32c31034cf30f6fe4dfaa9d0d6a6af">SCB_CCSIDR_WB_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c0516faf8b9c7ab4151823c48f39b6">SCB_CCSIDR_WB_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a32c31034cf30f6fe4dfaa9d0d6a6af">SCB_CCSIDR_WB_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga379743eea011cede0032ecb7812b51e1">SCB_CCSIDR_RA_Pos</link>&#160;&#160;&#160;29U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa77f28cbf94b44c1114a66e05cc43255">SCB_CCSIDR_RA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga379743eea011cede0032ecb7812b51e1">SCB_CCSIDR_RA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gade432ae0a64858e92fa35c2983fb47a4">SCB_CCSIDR_WA_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga519ebde5ad64be2098f586bddbc8e898">SCB_CCSIDR_WA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gade432ae0a64858e92fa35c2983fb47a4">SCB_CCSIDR_WA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1028d2c238f74d2aa021f53ffbe8d7ab">SCB_CCSIDR_NUMSETS_Pos</link>&#160;&#160;&#160;13U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga47d1f01185d7a039334031008386c5a8">SCB_CCSIDR_NUMSETS_Msk</link>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1028d2c238f74d2aa021f53ffbe8d7ab">SCB_CCSIDR_NUMSETS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae67f2f83976b819fb3039fc35cfef0fb">SCB_CCSIDR_ASSOCIATIVITY_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae093c4c635dad43845967512fa87173a">SCB_CCSIDR_ASSOCIATIVITY_Msk</link>&#160;&#160;&#160;(0x3FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae67f2f83976b819fb3039fc35cfef0fb">SCB_CCSIDR_ASSOCIATIVITY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750388e1509b36d35568a68a7a1e1ff7">SCB_CCSIDR_LINESIZE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga07b3bdffe4c289b9c19c70cf698499da">SCB_CCSIDR_LINESIZE_Msk</link>&#160;&#160;&#160;(7UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750388e1509b36d35568a68a7a1e1ff7">SCB_CCSIDR_LINESIZE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8c014c9678bc9072f10459a1e14b973c">SCB_CSSELR_LEVEL_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa24e3a6d6960acff3d6949e416046cf0">SCB_CSSELR_LEVEL_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8c014c9678bc9072f10459a1e14b973c">SCB_CSSELR_LEVEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga70e80783c3bd7b11504c63b052b0c0b9">SCB_CSSELR_IND_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4e5d98f4d43366cadcc5c3d7ac37228c">SCB_CSSELR_IND_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga70e80783c3bd7b11504c63b052b0c0b9">SCB_CSSELR_IND_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaeb4a916d84d967c1bab8e88800a28984">SCB_STIR_INTID_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7b67f900eb9c63b04e67f8fa6ddcd8ed">SCB_STIR_INTID_Msk</link>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaeb4a916d84d967c1bab8e88800a28984">SCB_STIR_INTID_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabfe6096a36807e0b7e1d09a06ef1d750">SCB_DCISW_WAY_Msk</link>&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab08fbef94f7d068a7c0217e074c697f9">SCB_DCISW_SET_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6cac2d69791e13af276d8306c796925f">SCB_DCCSW_WAY_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8374e67655ac524284c9bb59eb2efa23">SCB_DCCSW_WAY_Msk</link>&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6cac2d69791e13af276d8306c796925f">SCB_DCCSW_WAY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae93985adc38a127bc8dc909ac58e8fea">SCB_DCCSW_SET_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga669e16d98c8ea0e66afb04641971d98c">SCB_DCCSW_SET_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae93985adc38a127bc8dc909ac58e8fea">SCB_DCCSW_SET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf2269bbe0bc7705e1da8f5ee0f581054">SCB_DCCISW_WAY_Msk</link>&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf1b0bea5ab77d4ad7d5c21e77ca463ad">SCB_DCCISW_SET_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0932b31faafd47656a03ced75a31d99b">SCB_CPUID_IMPLEMENTER_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad358dfbd04300afc1824329d128b99e8">SCB_CPUID_VARIANT_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafae4a1f27a927338ae9dc51a0e146213">SCB_CPUID_ARCHITECTURE_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98e581423ca016680c238c469aba546d">SCB_CPUID_PARTNO_Msk</link>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2ec0448b6483f77e7f5d08b4b81d85df">SCB_CPUID_REVISION_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga340e3f79e9c3607dee9f2c048b6b22e8">SCB_ICSR_NMIPENDSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e40d93efb402763c8c00ddcc56724ff">SCB_ICSR_PENDSVSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>&#160;&#160;&#160;27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a901ace381d3c1c74ac82b22fae2e1e">SCB_ICSR_PENDSVCLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7325b61ea0ec323ef2d5c893b112e546">SCB_ICSR_PENDSTSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>&#160;&#160;&#160;25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab241827d2a793269d8cd99b9b28c2157">SCB_ICSR_PENDSTCLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>&#160;&#160;&#160;23U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa966600396290808d596fe96e92ca2b5">SCB_ICSR_ISRPREEMPT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>&#160;&#160;&#160;22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga056d74fd538e5d36d3be1f28d399c877">SCB_ICSR_ISRPENDING_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacb6992e7c7ddc27a370f62878a21ef72">SCB_ICSR_VECTPENDING_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca6fc3f79bb550f64fd7df782ed4a5f6">SCB_ICSR_RETTOBASE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5533791a4ecf1b9301c883047b3e8396">SCB_ICSR_VECTACTIVE_Msk</link>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga75e395ed74042923e8c93edf50f0996c">SCB_VTOR_TBLOFF_Msk</link>&#160;&#160;&#160;(0x1FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabacedaefeefc73d666bbe59ece904493">SCB_AIRCR_VECTKEYSTAT_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>&#160;&#160;&#160;15U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f571f93d3d4a6eac9a3040756d3d951">SCB_AIRCR_ENDIANESS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga212c5ab1c1c82c807d30d2307aa8d218">SCB_AIRCR_VECTCLRACTIVE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafb98656644a14342e467505f69a997c9">SCB_SCR_SEVONPEND_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga50a243e317b9a70781b02758d45b05ee">SCB_SCR_SLEEPONEXIT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe">SCB_CCR_BP_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7fac248cabee94546aa9530d27217772">SCB_CCR_BP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe">SCB_CCR_BP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448">SCB_CCR_IC_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf2ff8f5957edac919e28b536aa6c0a59">SCB_CCR_IC_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448">SCB_CCR_IC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b">SCB_CCR_DC_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga57b3909dff40a9c28ec50991e4202678">SCB_CCR_DC_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b">SCB_CCR_DC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga89a28cc31cfc7d52d9d7a8fcc69c7eac">SCB_CCR_BFHFNMIGN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabb9aeac71b3abd8586d0297070f61dcb">SCB_CCR_DIV_0_TRP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga68c96ad594af70c007923979085c99e0">SCB_CCR_UNALIGN_TRP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4cf59b6343ca962c80e1885710da90aa">SCB_CCR_USERSETMPEND_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga056fb6be590857bbc029bed48b21dd79">SCB_SHCSR_USGFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga43e8cbe619c9980e0d1aacc85d9b9e47">SCB_SHCSR_BUSFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf084424fa1f69bea36a1c44899d83d17">SCB_SHCSR_MEMFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>&#160;&#160;&#160;15U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6095a7acfbad66f52822b1392be88652">SCB_SHCSR_SVCALLPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</link>&#160;&#160;&#160;14U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga677c23749c4d348f30fb471d1223e783">SCB_SHCSR_BUSFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</link>&#160;&#160;&#160;13U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9abc6c2e395f9e5af4ce05fc420fb04c">SCB_SHCSR_MEMFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga122b4f732732010895e438803a29d3cc">SCB_SHCSR_USGFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafef530088dc6d6bfc9f1893d52853684">SCB_SHCSR_SYSTICKACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0e837241a515d4cbadaaae1faa8e039">SCB_SHCSR_PENDSVACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaad09b4bc36e9bccccc2e110d20b16e1a">SCB_SHCSR_MONITORACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga634c0f69a233475289023ae5cb158fdf">SCB_SHCSR_SVCALLACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3166103b5a5f7931d0df90949c47dfe">SCB_SHCSR_USGFAULTACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9d7a8b1054b655ad08d85c3c535d4f73">SCB_SHCSR_BUSFAULTACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9147fd4e1b12394ae26eadf900a023a3">SCB_SHCSR_MEMFAULTACT_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga565807b1a3f31891f1f967d0fa30d03f">SCB_CFSR_USGFAULTSR_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga26dc1ddfdc37a6b92597a6f7e498c1d6">SCB_CFSR_BUSFAULTSR_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad46716159a3808c9e7da22067d6bec98">SCB_CFSR_MEMFAULTSR_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165">SCB_CFSR_MMARVALID_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f17b24b05b0405de908ce185bef5c3">SCB_CFSR_MMARVALID_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165">SCB_CFSR_MMARVALID_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1390a486a538d1bb8e9661b678e88e39">SCB_CFSR_MLSPERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac0602ef4ef443ef6ccb1f24d6886661a">SCB_CFSR_MLSPERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1390a486a538d1bb8e9661b678e88e39">SCB_CFSR_MLSPERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62">SCB_CFSR_MSTKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga30331822fa13db8ee288173cfbcbbf72">SCB_CFSR_MSTKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62">SCB_CFSR_MSTKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d">SCB_CFSR_MUNSTKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2d77850270c5ca96e63e456315609876">SCB_CFSR_MUNSTKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d">SCB_CFSR_MUNSTKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725">SCB_CFSR_DACCVIOL_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd585d5b620c175f80dd99aecbe42bcf">SCB_CFSR_DACCVIOL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725">SCB_CFSR_DACCVIOL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5">SCB_CFSR_IACCVIOL_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac0a8e6525cd6c610f05d99640b40e6b7">SCB_CFSR_IACCVIOL_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5">SCB_CFSR_IACCVIOL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb">SCB_CFSR_BFARVALID_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga56dd2218996bebbf2a38180ae6f9fcf7">SCB_CFSR_BFARVALID_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb">SCB_CFSR_BFARVALID_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9b4a695a4f8d14a17be613423ef30e1">SCB_CFSR_LSPERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8af8c68915f63358325fb4ebc5d7acc1">SCB_CFSR_LSPERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9b4a695a4f8d14a17be613423ef30e1">SCB_CFSR_LSPERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f">SCB_CFSR_STKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77076fdfa5941327d4d8f0cb99653872">SCB_CFSR_STKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f">SCB_CFSR_STKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8">SCB_CFSR_UNSTKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2dfce5c289681884651f92377d09380e">SCB_CFSR_UNSTKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8">SCB_CFSR_UNSTKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5">SCB_CFSR_IMPRECISERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6e6b3b643e1c2e14c96f10b42d59fc64">SCB_CFSR_IMPRECISERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5">SCB_CFSR_IMPRECISERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0">SCB_CFSR_PRECISERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad8fc0d1f80364470e52d3dcf941f38cc">SCB_CFSR_PRECISERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0">SCB_CFSR_PRECISERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4">SCB_CFSR_IBUSERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a0907c95aabc4b9d77c3e28d14a717f">SCB_CFSR_IBUSERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4">SCB_CFSR_IBUSERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc">SCB_CFSR_DIVBYZERO_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9d91a0850b4962ad1335b2eadac6777e">SCB_CFSR_DIVBYZERO_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc">SCB_CFSR_DIVBYZERO_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690">SCB_CFSR_UNALIGNED_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac7d2aa508a08a2cab97aa8683c87d125">SCB_CFSR_UNALIGNED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690">SCB_CFSR_UNALIGNED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754">SCB_CFSR_NOCP_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6cbafe22a9550ca20427cd7e2f2bed7f">SCB_CFSR_NOCP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754">SCB_CFSR_NOCP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2">SCB_CFSR_INVPC_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafd7f0192bfedbde5d313fe7e637f55f1">SCB_CFSR_INVPC_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2">SCB_CFSR_INVPC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a">SCB_CFSR_INVSTATE_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8088a459ac3900a43a54f5cd4252484d">SCB_CFSR_INVSTATE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a">SCB_CFSR_INVSTATE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d">SCB_CFSR_UNDEFINSTR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga96e201c8da2bd76df35e184f31b89f1e">SCB_CFSR_UNDEFINSTR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d">SCB_CFSR_UNDEFINSTR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gababd60e94756bb33929d5e6f25d8dba3">SCB_HFSR_DEBUGEVT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6560d97ed043bc01152a7247bafa3157">SCB_HFSR_FORCED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaac5e289211d0a63fe879a9691cb9e1a9">SCB_HFSR_VECTTBL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cba2ec1f588ce0b10b191d6b0d23399">SCB_DFSR_EXTERNAL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacbb931575c07b324ec793775b7c44d05">SCB_DFSR_VCATCH_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3f7384b8a761704655fd45396a305663">SCB_DFSR_DWTTRAP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga609edf8f50bc49adb51ae28bcecefe1f">SCB_DFSR_BKPT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga200bcf918d57443b5e29e8ce552e4bdf">SCB_DFSR_HALTED_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga384f04641b96d74495e023cca27ed72f">SCB_CLIDR_LOUU_Pos</link>&#160;&#160;&#160;27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a2124def29e03f85d8ab6b455f5a174">SCB_CLIDR_LOUU_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga384f04641b96d74495e023cca27ed72f">SCB_CLIDR_LOUU_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad723f01984bb639c77acc9529fa35ea8">SCB_CLIDR_LOC_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3accaa1c94b1d7b920a48ffa1b47443b">SCB_CLIDR_LOC_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad723f01984bb639c77acc9529fa35ea8">SCB_CLIDR_LOC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c7f12bf78e1049eeb477a1d48b144f">SCB_CTR_FORMAT_Pos</link>&#160;&#160;&#160;29U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf0303349e35d3777aa3aceae268f1651">SCB_CTR_FORMAT_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c7f12bf78e1049eeb477a1d48b144f">SCB_CTR_FORMAT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga96ba2dac3d22d7892eabb851c052a286">SCB_CTR_CWG_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga341c1fe0efc63e26a2affebda136da6c">SCB_CTR_CWG_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga96ba2dac3d22d7892eabb851c052a286">SCB_CTR_CWG_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7692042fbaab5852ca60f6c2d659f724">SCB_CTR_ERG_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga02bb1ed5199a32e0ebad001e1b64ac35">SCB_CTR_ERG_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7692042fbaab5852ca60f6c2d659f724">SCB_CTR_ERG_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae25b69e6ea66c125f703870adabb0d65">SCB_CTR_DMINLINE_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga634bb0b270954a68757c86c517de948b">SCB_CTR_DMINLINE_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae25b69e6ea66c125f703870adabb0d65">SCB_CTR_DMINLINE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5be00464e6789da9619947d67d2a1529">SCB_CTR_IMINLINE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac62440e20c39b8022279a4a706ef9aa3">SCB_CTR_IMINLINE_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5be00464e6789da9619947d67d2a1529">SCB_CTR_IMINLINE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4eaf5ef29d920023de2cf53b25d0d56c">SCB_CCSIDR_WT_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9089551a75985fa7cf051062ed2d62b9">SCB_CCSIDR_WT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4eaf5ef29d920023de2cf53b25d0d56c">SCB_CCSIDR_WT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a32c31034cf30f6fe4dfaa9d0d6a6af">SCB_CCSIDR_WB_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c0516faf8b9c7ab4151823c48f39b6">SCB_CCSIDR_WB_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a32c31034cf30f6fe4dfaa9d0d6a6af">SCB_CCSIDR_WB_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga379743eea011cede0032ecb7812b51e1">SCB_CCSIDR_RA_Pos</link>&#160;&#160;&#160;29U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa77f28cbf94b44c1114a66e05cc43255">SCB_CCSIDR_RA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga379743eea011cede0032ecb7812b51e1">SCB_CCSIDR_RA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gade432ae0a64858e92fa35c2983fb47a4">SCB_CCSIDR_WA_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga519ebde5ad64be2098f586bddbc8e898">SCB_CCSIDR_WA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gade432ae0a64858e92fa35c2983fb47a4">SCB_CCSIDR_WA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1028d2c238f74d2aa021f53ffbe8d7ab">SCB_CCSIDR_NUMSETS_Pos</link>&#160;&#160;&#160;13U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga47d1f01185d7a039334031008386c5a8">SCB_CCSIDR_NUMSETS_Msk</link>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1028d2c238f74d2aa021f53ffbe8d7ab">SCB_CCSIDR_NUMSETS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae67f2f83976b819fb3039fc35cfef0fb">SCB_CCSIDR_ASSOCIATIVITY_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae093c4c635dad43845967512fa87173a">SCB_CCSIDR_ASSOCIATIVITY_Msk</link>&#160;&#160;&#160;(0x3FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae67f2f83976b819fb3039fc35cfef0fb">SCB_CCSIDR_ASSOCIATIVITY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750388e1509b36d35568a68a7a1e1ff7">SCB_CCSIDR_LINESIZE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga07b3bdffe4c289b9c19c70cf698499da">SCB_CCSIDR_LINESIZE_Msk</link>&#160;&#160;&#160;(7UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750388e1509b36d35568a68a7a1e1ff7">SCB_CCSIDR_LINESIZE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8c014c9678bc9072f10459a1e14b973c">SCB_CSSELR_LEVEL_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa24e3a6d6960acff3d6949e416046cf0">SCB_CSSELR_LEVEL_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8c014c9678bc9072f10459a1e14b973c">SCB_CSSELR_LEVEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga70e80783c3bd7b11504c63b052b0c0b9">SCB_CSSELR_IND_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4e5d98f4d43366cadcc5c3d7ac37228c">SCB_CSSELR_IND_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga70e80783c3bd7b11504c63b052b0c0b9">SCB_CSSELR_IND_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaeb4a916d84d967c1bab8e88800a28984">SCB_STIR_INTID_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7b67f900eb9c63b04e67f8fa6ddcd8ed">SCB_STIR_INTID_Msk</link>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaeb4a916d84d967c1bab8e88800a28984">SCB_STIR_INTID_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabfe6096a36807e0b7e1d09a06ef1d750">SCB_DCISW_WAY_Msk</link>&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab08fbef94f7d068a7c0217e074c697f9">SCB_DCISW_SET_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6cac2d69791e13af276d8306c796925f">SCB_DCCSW_WAY_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8374e67655ac524284c9bb59eb2efa23">SCB_DCCSW_WAY_Msk</link>&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6cac2d69791e13af276d8306c796925f">SCB_DCCSW_WAY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae93985adc38a127bc8dc909ac58e8fea">SCB_DCCSW_SET_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga669e16d98c8ea0e66afb04641971d98c">SCB_DCCSW_SET_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae93985adc38a127bc8dc909ac58e8fea">SCB_DCCSW_SET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf2269bbe0bc7705e1da8f5ee0f581054">SCB_DCCISW_WAY_Msk</link>&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf1b0bea5ab77d4ad7d5c21e77ca463ad">SCB_DCCISW_SET_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga86b58242b8286aba9318e2062d88f341">SCB_ITCMCR_SZ_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2aca0f00fd91071567dfa596eaa136de">SCB_ITCMCR_SZ_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga86b58242b8286aba9318e2062d88f341">SCB_ITCMCR_SZ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5d2fc7c04a8aaedff19bd4ff6de187eb">SCB_ITCMCR_EN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d1c57f26a03910ab0549efecd2a602c">SCB_ITCMCR_EN_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5d2fc7c04a8aaedff19bd4ff6de187eb">SCB_ITCMCR_EN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cacd7498eb3c022ecc7e21a3dfc3c13">SCB_DTCMCR_SZ_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35b381dd367cd1533f5c2b2c88720b72">SCB_DTCMCR_SZ_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cacd7498eb3c022ecc7e21a3dfc3c13">SCB_DTCMCR_SZ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf3ba6873b9288121146a6432db53540f">SCB_DTCMCR_EN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafd9689d338f30fa434c7629083f29608">SCB_DTCMCR_EN_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf3ba6873b9288121146a6432db53540f">SCB_DTCMCR_EN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9f1abd30b202418a920255dcd1d87d5f">SCB_CACR_FORCEWT_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0fd9cfb1ef8f44e3edc66fd52309fa7f">SCB_CACR_FORCEWT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9f1abd30b202418a920255dcd1d87d5f">SCB_CACR_FORCEWT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0932b31faafd47656a03ced75a31d99b">SCB_CPUID_IMPLEMENTER_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad358dfbd04300afc1824329d128b99e8">SCB_CPUID_VARIANT_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafae4a1f27a927338ae9dc51a0e146213">SCB_CPUID_ARCHITECTURE_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98e581423ca016680c238c469aba546d">SCB_CPUID_PARTNO_Msk</link>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2ec0448b6483f77e7f5d08b4b81d85df">SCB_CPUID_REVISION_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadb4dbf66078026dedc24e8cb9a21b2b1">SCB_ICSR_PENDNMISET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>&#160;&#160;&#160;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga340e3f79e9c3607dee9f2c048b6b22e8">SCB_ICSR_NMIPENDSET_Msk</link>&#160;&#160;&#160;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gadb4dbf66078026dedc24e8cb9a21b2b1">SCB_ICSR_PENDNMISET_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad4c1ddde49ff0d3ed1b843d14d38ebf1">SCB_ICSR_PENDNMICLR_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gace870429ae27601613da7c6f6e53a18f">SCB_ICSR_PENDNMICLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad4c1ddde49ff0d3ed1b843d14d38ebf1">SCB_ICSR_PENDNMICLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e40d93efb402763c8c00ddcc56724ff">SCB_ICSR_PENDSVSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>&#160;&#160;&#160;27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a901ace381d3c1c74ac82b22fae2e1e">SCB_ICSR_PENDSVCLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7325b61ea0ec323ef2d5c893b112e546">SCB_ICSR_PENDSTSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>&#160;&#160;&#160;25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab241827d2a793269d8cd99b9b28c2157">SCB_ICSR_PENDSTCLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga021591700b2d6a6e332d932efaece42b">SCB_ICSR_STTNS_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga70404175bcf7f329758829a9888e48c4">SCB_ICSR_STTNS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga021591700b2d6a6e332d932efaece42b">SCB_ICSR_STTNS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>&#160;&#160;&#160;23U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa966600396290808d596fe96e92ca2b5">SCB_ICSR_ISRPREEMPT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>&#160;&#160;&#160;22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga056d74fd538e5d36d3be1f28d399c877">SCB_ICSR_ISRPENDING_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacb6992e7c7ddc27a370f62878a21ef72">SCB_ICSR_VECTPENDING_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca6fc3f79bb550f64fd7df782ed4a5f6">SCB_ICSR_RETTOBASE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5533791a4ecf1b9301c883047b3e8396">SCB_ICSR_VECTACTIVE_Msk</link>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga75e395ed74042923e8c93edf50f0996c">SCB_VTOR_TBLOFF_Msk</link>&#160;&#160;&#160;(0x1FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabacedaefeefc73d666bbe59ece904493">SCB_AIRCR_VECTKEYSTAT_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>&#160;&#160;&#160;15U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f571f93d3d4a6eac9a3040756d3d951">SCB_AIRCR_ENDIANESS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2590e227eedb35a41044d8fb7feb9037">SCB_AIRCR_PRIS_Pos</link>&#160;&#160;&#160;14U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0032bb51f38e103fc34c2a57e59ada6f">SCB_AIRCR_PRIS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2590e227eedb35a41044d8fb7feb9037">SCB_AIRCR_PRIS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga94e2fc10be4f6065dcb5a7276b40d933">SCB_AIRCR_BFHFNMINS_Pos</link>&#160;&#160;&#160;13U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabc24019f3b54b8d2acd23016b2e0c7b9">SCB_AIRCR_BFHFNMINS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga94e2fc10be4f6065dcb5a7276b40d933">SCB_AIRCR_BFHFNMINS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7e6b3da07caee0726c5aab97ecebc2a5">SCB_AIRCR_SYSRESETREQS_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4b7fe06aaa2e87cdaf25a720dd282a1">SCB_AIRCR_SYSRESETREQS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7e6b3da07caee0726c5aab97ecebc2a5">SCB_AIRCR_SYSRESETREQS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga212c5ab1c1c82c807d30d2307aa8d218">SCB_AIRCR_VECTCLRACTIVE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafb98656644a14342e467505f69a997c9">SCB_SCR_SEVONPEND_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28a2c6524329e68f073b64d4fbfaba39">SCB_SCR_SLEEPDEEPS_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7bcfa50d03c2b059ea8661f31d46fa06">SCB_SCR_SLEEPDEEPS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28a2c6524329e68f073b64d4fbfaba39">SCB_SCR_SLEEPDEEPS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga50a243e317b9a70781b02758d45b05ee">SCB_SCR_SLEEPONEXIT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe">SCB_CCR_BP_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7fac248cabee94546aa9530d27217772">SCB_CCR_BP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe">SCB_CCR_BP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448">SCB_CCR_IC_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf2ff8f5957edac919e28b536aa6c0a59">SCB_CCR_IC_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448">SCB_CCR_IC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b">SCB_CCR_DC_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga57b3909dff40a9c28ec50991e4202678">SCB_CCR_DC_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b">SCB_CCR_DC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98372e0d55ce8573350ce36c500e0555">SCB_CCR_STKOFHFNMIGN_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf7004d71376738038e912def01c31fe8">SCB_CCR_STKOFHFNMIGN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98372e0d55ce8573350ce36c500e0555">SCB_CCR_STKOFHFNMIGN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga89a28cc31cfc7d52d9d7a8fcc69c7eac">SCB_CCR_BFHFNMIGN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabb9aeac71b3abd8586d0297070f61dcb">SCB_CCR_DIV_0_TRP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga68c96ad594af70c007923979085c99e0">SCB_CCR_UNALIGN_TRP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4cf59b6343ca962c80e1885710da90aa">SCB_CCR_USERSETMPEND_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2e86fa5b7279235de3a62839e3f147cb">SCB_SHCSR_HARDFAULTPENDED_Pos</link>&#160;&#160;&#160;21U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad72747c81f58f73f0610760529697297">SCB_SHCSR_HARDFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2e86fa5b7279235de3a62839e3f147cb">SCB_SHCSR_HARDFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga39d60110521af453e9ae55f1a29d2ab4">SCB_SHCSR_SECUREFAULTPENDED_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga504f2af763a6f491acaba1912d5fe702">SCB_SHCSR_SECUREFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga39d60110521af453e9ae55f1a29d2ab4">SCB_SHCSR_SECUREFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafccb0c2b386b439ce03fb25ce3392ffc">SCB_SHCSR_SECUREFAULTENA_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2bb1374f777b18501bb0c7b7b1a775aa">SCB_SHCSR_SECUREFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafccb0c2b386b439ce03fb25ce3392ffc">SCB_SHCSR_SECUREFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga056fb6be590857bbc029bed48b21dd79">SCB_SHCSR_USGFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga43e8cbe619c9980e0d1aacc85d9b9e47">SCB_SHCSR_BUSFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf084424fa1f69bea36a1c44899d83d17">SCB_SHCSR_MEMFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>&#160;&#160;&#160;15U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6095a7acfbad66f52822b1392be88652">SCB_SHCSR_SVCALLPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</link>&#160;&#160;&#160;14U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga677c23749c4d348f30fb471d1223e783">SCB_SHCSR_BUSFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</link>&#160;&#160;&#160;13U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9abc6c2e395f9e5af4ce05fc420fb04c">SCB_SHCSR_MEMFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga122b4f732732010895e438803a29d3cc">SCB_SHCSR_USGFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafef530088dc6d6bfc9f1893d52853684">SCB_SHCSR_SYSTICKACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0e837241a515d4cbadaaae1faa8e039">SCB_SHCSR_PENDSVACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaad09b4bc36e9bccccc2e110d20b16e1a">SCB_SHCSR_MONITORACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga634c0f69a233475289023ae5cb158fdf">SCB_SHCSR_SVCALLACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabab1177d5e9a6ef204b9fd88551b7e53">SCB_SHCSR_NMIACT_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae5bb28ebc1feed160c9fff1e163d0ee0">SCB_SHCSR_NMIACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabab1177d5e9a6ef204b9fd88551b7e53">SCB_SHCSR_NMIACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c27422acd12822bd6854bcdf0890179">SCB_SHCSR_SECUREFAULTACT_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga15864bcf00ceff971f7b8c173673dbbf">SCB_SHCSR_SECUREFAULTACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c27422acd12822bd6854bcdf0890179">SCB_SHCSR_SECUREFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3166103b5a5f7931d0df90949c47dfe">SCB_SHCSR_USGFAULTACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga499ec47414b2f668c32ebb28b5889e2c">SCB_SHCSR_HARDFAULTACT_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5ae1ba2f88b11967bc8ca980fe411b44">SCB_SHCSR_HARDFAULTACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga499ec47414b2f668c32ebb28b5889e2c">SCB_SHCSR_HARDFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9d7a8b1054b655ad08d85c3c535d4f73">SCB_SHCSR_BUSFAULTACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9147fd4e1b12394ae26eadf900a023a3">SCB_SHCSR_MEMFAULTACT_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga565807b1a3f31891f1f967d0fa30d03f">SCB_CFSR_USGFAULTSR_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga26dc1ddfdc37a6b92597a6f7e498c1d6">SCB_CFSR_BUSFAULTSR_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad46716159a3808c9e7da22067d6bec98">SCB_CFSR_MEMFAULTSR_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165">SCB_CFSR_MMARVALID_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f17b24b05b0405de908ce185bef5c3">SCB_CFSR_MMARVALID_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165">SCB_CFSR_MMARVALID_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1390a486a538d1bb8e9661b678e88e39">SCB_CFSR_MLSPERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac0602ef4ef443ef6ccb1f24d6886661a">SCB_CFSR_MLSPERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1390a486a538d1bb8e9661b678e88e39">SCB_CFSR_MLSPERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62">SCB_CFSR_MSTKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga30331822fa13db8ee288173cfbcbbf72">SCB_CFSR_MSTKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62">SCB_CFSR_MSTKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d">SCB_CFSR_MUNSTKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2d77850270c5ca96e63e456315609876">SCB_CFSR_MUNSTKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d">SCB_CFSR_MUNSTKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725">SCB_CFSR_DACCVIOL_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd585d5b620c175f80dd99aecbe42bcf">SCB_CFSR_DACCVIOL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725">SCB_CFSR_DACCVIOL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5">SCB_CFSR_IACCVIOL_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac0a8e6525cd6c610f05d99640b40e6b7">SCB_CFSR_IACCVIOL_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5">SCB_CFSR_IACCVIOL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb">SCB_CFSR_BFARVALID_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga56dd2218996bebbf2a38180ae6f9fcf7">SCB_CFSR_BFARVALID_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb">SCB_CFSR_BFARVALID_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9b4a695a4f8d14a17be613423ef30e1">SCB_CFSR_LSPERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8af8c68915f63358325fb4ebc5d7acc1">SCB_CFSR_LSPERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9b4a695a4f8d14a17be613423ef30e1">SCB_CFSR_LSPERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f">SCB_CFSR_STKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77076fdfa5941327d4d8f0cb99653872">SCB_CFSR_STKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f">SCB_CFSR_STKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8">SCB_CFSR_UNSTKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2dfce5c289681884651f92377d09380e">SCB_CFSR_UNSTKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8">SCB_CFSR_UNSTKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5">SCB_CFSR_IMPRECISERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6e6b3b643e1c2e14c96f10b42d59fc64">SCB_CFSR_IMPRECISERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5">SCB_CFSR_IMPRECISERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0">SCB_CFSR_PRECISERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad8fc0d1f80364470e52d3dcf941f38cc">SCB_CFSR_PRECISERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0">SCB_CFSR_PRECISERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4">SCB_CFSR_IBUSERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a0907c95aabc4b9d77c3e28d14a717f">SCB_CFSR_IBUSERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4">SCB_CFSR_IBUSERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc">SCB_CFSR_DIVBYZERO_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9d91a0850b4962ad1335b2eadac6777e">SCB_CFSR_DIVBYZERO_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc">SCB_CFSR_DIVBYZERO_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690">SCB_CFSR_UNALIGNED_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac7d2aa508a08a2cab97aa8683c87d125">SCB_CFSR_UNALIGNED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690">SCB_CFSR_UNALIGNED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d4221dbc3b9ec07aa5eb66d3497d7f">SCB_CFSR_STKOF_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0b3bb3653d904169486e2d4efe4c566">SCB_CFSR_STKOF_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d4221dbc3b9ec07aa5eb66d3497d7f">SCB_CFSR_STKOF_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754">SCB_CFSR_NOCP_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6cbafe22a9550ca20427cd7e2f2bed7f">SCB_CFSR_NOCP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754">SCB_CFSR_NOCP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2">SCB_CFSR_INVPC_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafd7f0192bfedbde5d313fe7e637f55f1">SCB_CFSR_INVPC_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2">SCB_CFSR_INVPC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a">SCB_CFSR_INVSTATE_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8088a459ac3900a43a54f5cd4252484d">SCB_CFSR_INVSTATE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a">SCB_CFSR_INVSTATE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d">SCB_CFSR_UNDEFINSTR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga96e201c8da2bd76df35e184f31b89f1e">SCB_CFSR_UNDEFINSTR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d">SCB_CFSR_UNDEFINSTR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gababd60e94756bb33929d5e6f25d8dba3">SCB_HFSR_DEBUGEVT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6560d97ed043bc01152a7247bafa3157">SCB_HFSR_FORCED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaac5e289211d0a63fe879a9691cb9e1a9">SCB_HFSR_VECTTBL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cba2ec1f588ce0b10b191d6b0d23399">SCB_DFSR_EXTERNAL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacbb931575c07b324ec793775b7c44d05">SCB_DFSR_VCATCH_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3f7384b8a761704655fd45396a305663">SCB_DFSR_DWTTRAP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga609edf8f50bc49adb51ae28bcecefe1f">SCB_DFSR_BKPT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga200bcf918d57443b5e29e8ce552e4bdf">SCB_DFSR_HALTED_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa759ff8b4b16e6a7becf00b1a6005f65">SCB_NSACR_CP11_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac025b32fd79c75b8d0ca578af1818241">SCB_NSACR_CP11_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa759ff8b4b16e6a7becf00b1a6005f65">SCB_NSACR_CP11_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafb8add9ee956ce7e68254dd17631770c">SCB_NSACR_CP10_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3dc791e9d4bc647f3267dbb20bd531f7">SCB_NSACR_CP10_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafb8add9ee956ce7e68254dd17631770c">SCB_NSACR_CP10_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga384f04641b96d74495e023cca27ed72f">SCB_CLIDR_LOUU_Pos</link>&#160;&#160;&#160;27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a2124def29e03f85d8ab6b455f5a174">SCB_CLIDR_LOUU_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga384f04641b96d74495e023cca27ed72f">SCB_CLIDR_LOUU_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad723f01984bb639c77acc9529fa35ea8">SCB_CLIDR_LOC_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3accaa1c94b1d7b920a48ffa1b47443b">SCB_CLIDR_LOC_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad723f01984bb639c77acc9529fa35ea8">SCB_CLIDR_LOC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c7f12bf78e1049eeb477a1d48b144f">SCB_CTR_FORMAT_Pos</link>&#160;&#160;&#160;29U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf0303349e35d3777aa3aceae268f1651">SCB_CTR_FORMAT_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c7f12bf78e1049eeb477a1d48b144f">SCB_CTR_FORMAT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga96ba2dac3d22d7892eabb851c052a286">SCB_CTR_CWG_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga341c1fe0efc63e26a2affebda136da6c">SCB_CTR_CWG_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga96ba2dac3d22d7892eabb851c052a286">SCB_CTR_CWG_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7692042fbaab5852ca60f6c2d659f724">SCB_CTR_ERG_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga02bb1ed5199a32e0ebad001e1b64ac35">SCB_CTR_ERG_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7692042fbaab5852ca60f6c2d659f724">SCB_CTR_ERG_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae25b69e6ea66c125f703870adabb0d65">SCB_CTR_DMINLINE_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga634bb0b270954a68757c86c517de948b">SCB_CTR_DMINLINE_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae25b69e6ea66c125f703870adabb0d65">SCB_CTR_DMINLINE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5be00464e6789da9619947d67d2a1529">SCB_CTR_IMINLINE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac62440e20c39b8022279a4a706ef9aa3">SCB_CTR_IMINLINE_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5be00464e6789da9619947d67d2a1529">SCB_CTR_IMINLINE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4eaf5ef29d920023de2cf53b25d0d56c">SCB_CCSIDR_WT_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9089551a75985fa7cf051062ed2d62b9">SCB_CCSIDR_WT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4eaf5ef29d920023de2cf53b25d0d56c">SCB_CCSIDR_WT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a32c31034cf30f6fe4dfaa9d0d6a6af">SCB_CCSIDR_WB_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c0516faf8b9c7ab4151823c48f39b6">SCB_CCSIDR_WB_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a32c31034cf30f6fe4dfaa9d0d6a6af">SCB_CCSIDR_WB_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga379743eea011cede0032ecb7812b51e1">SCB_CCSIDR_RA_Pos</link>&#160;&#160;&#160;29U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa77f28cbf94b44c1114a66e05cc43255">SCB_CCSIDR_RA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga379743eea011cede0032ecb7812b51e1">SCB_CCSIDR_RA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gade432ae0a64858e92fa35c2983fb47a4">SCB_CCSIDR_WA_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga519ebde5ad64be2098f586bddbc8e898">SCB_CCSIDR_WA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gade432ae0a64858e92fa35c2983fb47a4">SCB_CCSIDR_WA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1028d2c238f74d2aa021f53ffbe8d7ab">SCB_CCSIDR_NUMSETS_Pos</link>&#160;&#160;&#160;13U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga47d1f01185d7a039334031008386c5a8">SCB_CCSIDR_NUMSETS_Msk</link>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1028d2c238f74d2aa021f53ffbe8d7ab">SCB_CCSIDR_NUMSETS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae67f2f83976b819fb3039fc35cfef0fb">SCB_CCSIDR_ASSOCIATIVITY_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae093c4c635dad43845967512fa87173a">SCB_CCSIDR_ASSOCIATIVITY_Msk</link>&#160;&#160;&#160;(0x3FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae67f2f83976b819fb3039fc35cfef0fb">SCB_CCSIDR_ASSOCIATIVITY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750388e1509b36d35568a68a7a1e1ff7">SCB_CCSIDR_LINESIZE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga07b3bdffe4c289b9c19c70cf698499da">SCB_CCSIDR_LINESIZE_Msk</link>&#160;&#160;&#160;(7UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750388e1509b36d35568a68a7a1e1ff7">SCB_CCSIDR_LINESIZE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8c014c9678bc9072f10459a1e14b973c">SCB_CSSELR_LEVEL_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa24e3a6d6960acff3d6949e416046cf0">SCB_CSSELR_LEVEL_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8c014c9678bc9072f10459a1e14b973c">SCB_CSSELR_LEVEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga70e80783c3bd7b11504c63b052b0c0b9">SCB_CSSELR_IND_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4e5d98f4d43366cadcc5c3d7ac37228c">SCB_CSSELR_IND_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga70e80783c3bd7b11504c63b052b0c0b9">SCB_CSSELR_IND_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaeb4a916d84d967c1bab8e88800a28984">SCB_STIR_INTID_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7b67f900eb9c63b04e67f8fa6ddcd8ed">SCB_STIR_INTID_Msk</link>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaeb4a916d84d967c1bab8e88800a28984">SCB_STIR_INTID_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabfe6096a36807e0b7e1d09a06ef1d750">SCB_DCISW_WAY_Msk</link>&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab08fbef94f7d068a7c0217e074c697f9">SCB_DCISW_SET_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6cac2d69791e13af276d8306c796925f">SCB_DCCSW_WAY_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8374e67655ac524284c9bb59eb2efa23">SCB_DCCSW_WAY_Msk</link>&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6cac2d69791e13af276d8306c796925f">SCB_DCCSW_WAY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae93985adc38a127bc8dc909ac58e8fea">SCB_DCCSW_SET_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga669e16d98c8ea0e66afb04641971d98c">SCB_DCCSW_SET_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae93985adc38a127bc8dc909ac58e8fea">SCB_DCCSW_SET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf2269bbe0bc7705e1da8f5ee0f581054">SCB_DCCISW_WAY_Msk</link>&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf1b0bea5ab77d4ad7d5c21e77ca463ad">SCB_DCCISW_SET_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0932b31faafd47656a03ced75a31d99b">SCB_CPUID_IMPLEMENTER_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad358dfbd04300afc1824329d128b99e8">SCB_CPUID_VARIANT_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafae4a1f27a927338ae9dc51a0e146213">SCB_CPUID_ARCHITECTURE_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98e581423ca016680c238c469aba546d">SCB_CPUID_PARTNO_Msk</link>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2ec0448b6483f77e7f5d08b4b81d85df">SCB_CPUID_REVISION_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga340e3f79e9c3607dee9f2c048b6b22e8">SCB_ICSR_NMIPENDSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e40d93efb402763c8c00ddcc56724ff">SCB_ICSR_PENDSVSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>&#160;&#160;&#160;27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a901ace381d3c1c74ac82b22fae2e1e">SCB_ICSR_PENDSVCLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7325b61ea0ec323ef2d5c893b112e546">SCB_ICSR_PENDSTSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>&#160;&#160;&#160;25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab241827d2a793269d8cd99b9b28c2157">SCB_ICSR_PENDSTCLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>&#160;&#160;&#160;23U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa966600396290808d596fe96e92ca2b5">SCB_ICSR_ISRPREEMPT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>&#160;&#160;&#160;22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga056d74fd538e5d36d3be1f28d399c877">SCB_ICSR_ISRPENDING_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacb6992e7c7ddc27a370f62878a21ef72">SCB_ICSR_VECTPENDING_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5533791a4ecf1b9301c883047b3e8396">SCB_ICSR_VECTACTIVE_Msk</link>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga75e395ed74042923e8c93edf50f0996c">SCB_VTOR_TBLOFF_Msk</link>&#160;&#160;&#160;(0x1FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabacedaefeefc73d666bbe59ece904493">SCB_AIRCR_VECTKEYSTAT_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>&#160;&#160;&#160;15U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f571f93d3d4a6eac9a3040756d3d951">SCB_AIRCR_ENDIANESS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga212c5ab1c1c82c807d30d2307aa8d218">SCB_AIRCR_VECTCLRACTIVE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafb98656644a14342e467505f69a997c9">SCB_SCR_SEVONPEND_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga50a243e317b9a70781b02758d45b05ee">SCB_SCR_SLEEPONEXIT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga68c96ad594af70c007923979085c99e0">SCB_CCR_UNALIGN_TRP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>&#160;&#160;&#160;15U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6095a7acfbad66f52822b1392be88652">SCB_SHCSR_SVCALLPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0932b31faafd47656a03ced75a31d99b">SCB_CPUID_IMPLEMENTER_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad358dfbd04300afc1824329d128b99e8">SCB_CPUID_VARIANT_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafae4a1f27a927338ae9dc51a0e146213">SCB_CPUID_ARCHITECTURE_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98e581423ca016680c238c469aba546d">SCB_CPUID_PARTNO_Msk</link>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2ec0448b6483f77e7f5d08b4b81d85df">SCB_CPUID_REVISION_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga340e3f79e9c3607dee9f2c048b6b22e8">SCB_ICSR_NMIPENDSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e40d93efb402763c8c00ddcc56724ff">SCB_ICSR_PENDSVSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>&#160;&#160;&#160;27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a901ace381d3c1c74ac82b22fae2e1e">SCB_ICSR_PENDSVCLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7325b61ea0ec323ef2d5c893b112e546">SCB_ICSR_PENDSTSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>&#160;&#160;&#160;25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab241827d2a793269d8cd99b9b28c2157">SCB_ICSR_PENDSTCLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>&#160;&#160;&#160;23U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa966600396290808d596fe96e92ca2b5">SCB_ICSR_ISRPREEMPT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>&#160;&#160;&#160;22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga056d74fd538e5d36d3be1f28d399c877">SCB_ICSR_ISRPENDING_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacb6992e7c7ddc27a370f62878a21ef72">SCB_ICSR_VECTPENDING_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca6fc3f79bb550f64fd7df782ed4a5f6">SCB_ICSR_RETTOBASE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5533791a4ecf1b9301c883047b3e8396">SCB_ICSR_VECTACTIVE_Msk</link>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga75e395ed74042923e8c93edf50f0996c">SCB_VTOR_TBLOFF_Msk</link>&#160;&#160;&#160;(0x3FFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabacedaefeefc73d666bbe59ece904493">SCB_AIRCR_VECTKEYSTAT_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>&#160;&#160;&#160;15U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f571f93d3d4a6eac9a3040756d3d951">SCB_AIRCR_ENDIANESS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga212c5ab1c1c82c807d30d2307aa8d218">SCB_AIRCR_VECTCLRACTIVE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafb98656644a14342e467505f69a997c9">SCB_SCR_SEVONPEND_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga50a243e317b9a70781b02758d45b05ee">SCB_SCR_SLEEPONEXIT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga89a28cc31cfc7d52d9d7a8fcc69c7eac">SCB_CCR_BFHFNMIGN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabb9aeac71b3abd8586d0297070f61dcb">SCB_CCR_DIV_0_TRP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga68c96ad594af70c007923979085c99e0">SCB_CCR_UNALIGN_TRP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4cf59b6343ca962c80e1885710da90aa">SCB_CCR_USERSETMPEND_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga056fb6be590857bbc029bed48b21dd79">SCB_SHCSR_USGFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga43e8cbe619c9980e0d1aacc85d9b9e47">SCB_SHCSR_BUSFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf084424fa1f69bea36a1c44899d83d17">SCB_SHCSR_MEMFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>&#160;&#160;&#160;15U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6095a7acfbad66f52822b1392be88652">SCB_SHCSR_SVCALLPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</link>&#160;&#160;&#160;14U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga677c23749c4d348f30fb471d1223e783">SCB_SHCSR_BUSFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</link>&#160;&#160;&#160;13U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9abc6c2e395f9e5af4ce05fc420fb04c">SCB_SHCSR_MEMFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga122b4f732732010895e438803a29d3cc">SCB_SHCSR_USGFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafef530088dc6d6bfc9f1893d52853684">SCB_SHCSR_SYSTICKACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0e837241a515d4cbadaaae1faa8e039">SCB_SHCSR_PENDSVACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaad09b4bc36e9bccccc2e110d20b16e1a">SCB_SHCSR_MONITORACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga634c0f69a233475289023ae5cb158fdf">SCB_SHCSR_SVCALLACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3166103b5a5f7931d0df90949c47dfe">SCB_SHCSR_USGFAULTACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9d7a8b1054b655ad08d85c3c535d4f73">SCB_SHCSR_BUSFAULTACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9147fd4e1b12394ae26eadf900a023a3">SCB_SHCSR_MEMFAULTACT_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga565807b1a3f31891f1f967d0fa30d03f">SCB_CFSR_USGFAULTSR_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga26dc1ddfdc37a6b92597a6f7e498c1d6">SCB_CFSR_BUSFAULTSR_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad46716159a3808c9e7da22067d6bec98">SCB_CFSR_MEMFAULTSR_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165">SCB_CFSR_MMARVALID_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f17b24b05b0405de908ce185bef5c3">SCB_CFSR_MMARVALID_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165">SCB_CFSR_MMARVALID_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62">SCB_CFSR_MSTKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga30331822fa13db8ee288173cfbcbbf72">SCB_CFSR_MSTKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62">SCB_CFSR_MSTKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d">SCB_CFSR_MUNSTKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2d77850270c5ca96e63e456315609876">SCB_CFSR_MUNSTKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d">SCB_CFSR_MUNSTKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725">SCB_CFSR_DACCVIOL_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd585d5b620c175f80dd99aecbe42bcf">SCB_CFSR_DACCVIOL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725">SCB_CFSR_DACCVIOL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5">SCB_CFSR_IACCVIOL_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac0a8e6525cd6c610f05d99640b40e6b7">SCB_CFSR_IACCVIOL_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5">SCB_CFSR_IACCVIOL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb">SCB_CFSR_BFARVALID_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga56dd2218996bebbf2a38180ae6f9fcf7">SCB_CFSR_BFARVALID_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb">SCB_CFSR_BFARVALID_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f">SCB_CFSR_STKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77076fdfa5941327d4d8f0cb99653872">SCB_CFSR_STKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f">SCB_CFSR_STKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8">SCB_CFSR_UNSTKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2dfce5c289681884651f92377d09380e">SCB_CFSR_UNSTKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8">SCB_CFSR_UNSTKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5">SCB_CFSR_IMPRECISERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6e6b3b643e1c2e14c96f10b42d59fc64">SCB_CFSR_IMPRECISERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5">SCB_CFSR_IMPRECISERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0">SCB_CFSR_PRECISERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad8fc0d1f80364470e52d3dcf941f38cc">SCB_CFSR_PRECISERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0">SCB_CFSR_PRECISERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4">SCB_CFSR_IBUSERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a0907c95aabc4b9d77c3e28d14a717f">SCB_CFSR_IBUSERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4">SCB_CFSR_IBUSERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc">SCB_CFSR_DIVBYZERO_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9d91a0850b4962ad1335b2eadac6777e">SCB_CFSR_DIVBYZERO_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc">SCB_CFSR_DIVBYZERO_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690">SCB_CFSR_UNALIGNED_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac7d2aa508a08a2cab97aa8683c87d125">SCB_CFSR_UNALIGNED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690">SCB_CFSR_UNALIGNED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754">SCB_CFSR_NOCP_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6cbafe22a9550ca20427cd7e2f2bed7f">SCB_CFSR_NOCP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754">SCB_CFSR_NOCP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2">SCB_CFSR_INVPC_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafd7f0192bfedbde5d313fe7e637f55f1">SCB_CFSR_INVPC_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2">SCB_CFSR_INVPC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a">SCB_CFSR_INVSTATE_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8088a459ac3900a43a54f5cd4252484d">SCB_CFSR_INVSTATE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a">SCB_CFSR_INVSTATE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d">SCB_CFSR_UNDEFINSTR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga96e201c8da2bd76df35e184f31b89f1e">SCB_CFSR_UNDEFINSTR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d">SCB_CFSR_UNDEFINSTR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gababd60e94756bb33929d5e6f25d8dba3">SCB_HFSR_DEBUGEVT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6560d97ed043bc01152a7247bafa3157">SCB_HFSR_FORCED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaac5e289211d0a63fe879a9691cb9e1a9">SCB_HFSR_VECTTBL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cba2ec1f588ce0b10b191d6b0d23399">SCB_DFSR_EXTERNAL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacbb931575c07b324ec793775b7c44d05">SCB_DFSR_VCATCH_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3f7384b8a761704655fd45396a305663">SCB_DFSR_DWTTRAP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga609edf8f50bc49adb51ae28bcecefe1f">SCB_DFSR_BKPT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga200bcf918d57443b5e29e8ce552e4bdf">SCB_DFSR_HALTED_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0932b31faafd47656a03ced75a31d99b">SCB_CPUID_IMPLEMENTER_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad358dfbd04300afc1824329d128b99e8">SCB_CPUID_VARIANT_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafae4a1f27a927338ae9dc51a0e146213">SCB_CPUID_ARCHITECTURE_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98e581423ca016680c238c469aba546d">SCB_CPUID_PARTNO_Msk</link>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2ec0448b6483f77e7f5d08b4b81d85df">SCB_CPUID_REVISION_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadb4dbf66078026dedc24e8cb9a21b2b1">SCB_ICSR_PENDNMISET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>&#160;&#160;&#160;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga340e3f79e9c3607dee9f2c048b6b22e8">SCB_ICSR_NMIPENDSET_Msk</link>&#160;&#160;&#160;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gadb4dbf66078026dedc24e8cb9a21b2b1">SCB_ICSR_PENDNMISET_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad4c1ddde49ff0d3ed1b843d14d38ebf1">SCB_ICSR_PENDNMICLR_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gace870429ae27601613da7c6f6e53a18f">SCB_ICSR_PENDNMICLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad4c1ddde49ff0d3ed1b843d14d38ebf1">SCB_ICSR_PENDNMICLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1e40d93efb402763c8c00ddcc56724ff">SCB_ICSR_PENDSVSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>&#160;&#160;&#160;27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a901ace381d3c1c74ac82b22fae2e1e">SCB_ICSR_PENDSVCLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7325b61ea0ec323ef2d5c893b112e546">SCB_ICSR_PENDSTSET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>&#160;&#160;&#160;25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab241827d2a793269d8cd99b9b28c2157">SCB_ICSR_PENDSTCLR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga021591700b2d6a6e332d932efaece42b">SCB_ICSR_STTNS_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga70404175bcf7f329758829a9888e48c4">SCB_ICSR_STTNS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga021591700b2d6a6e332d932efaece42b">SCB_ICSR_STTNS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>&#160;&#160;&#160;23U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa966600396290808d596fe96e92ca2b5">SCB_ICSR_ISRPREEMPT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>&#160;&#160;&#160;22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga056d74fd538e5d36d3be1f28d399c877">SCB_ICSR_ISRPENDING_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacb6992e7c7ddc27a370f62878a21ef72">SCB_ICSR_VECTPENDING_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca6fc3f79bb550f64fd7df782ed4a5f6">SCB_ICSR_RETTOBASE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5533791a4ecf1b9301c883047b3e8396">SCB_ICSR_VECTACTIVE_Msk</link>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga75e395ed74042923e8c93edf50f0996c">SCB_VTOR_TBLOFF_Msk</link>&#160;&#160;&#160;(0x1FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabacedaefeefc73d666bbe59ece904493">SCB_AIRCR_VECTKEYSTAT_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>&#160;&#160;&#160;15U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f571f93d3d4a6eac9a3040756d3d951">SCB_AIRCR_ENDIANESS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2590e227eedb35a41044d8fb7feb9037">SCB_AIRCR_PRIS_Pos</link>&#160;&#160;&#160;14U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0032bb51f38e103fc34c2a57e59ada6f">SCB_AIRCR_PRIS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2590e227eedb35a41044d8fb7feb9037">SCB_AIRCR_PRIS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga94e2fc10be4f6065dcb5a7276b40d933">SCB_AIRCR_BFHFNMINS_Pos</link>&#160;&#160;&#160;13U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabc24019f3b54b8d2acd23016b2e0c7b9">SCB_AIRCR_BFHFNMINS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga94e2fc10be4f6065dcb5a7276b40d933">SCB_AIRCR_BFHFNMINS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7e6b3da07caee0726c5aab97ecebc2a5">SCB_AIRCR_SYSRESETREQS_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4b7fe06aaa2e87cdaf25a720dd282a1">SCB_AIRCR_SYSRESETREQS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7e6b3da07caee0726c5aab97ecebc2a5">SCB_AIRCR_SYSRESETREQS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga212c5ab1c1c82c807d30d2307aa8d218">SCB_AIRCR_VECTCLRACTIVE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafb98656644a14342e467505f69a997c9">SCB_SCR_SEVONPEND_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28a2c6524329e68f073b64d4fbfaba39">SCB_SCR_SLEEPDEEPS_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7bcfa50d03c2b059ea8661f31d46fa06">SCB_SCR_SLEEPDEEPS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28a2c6524329e68f073b64d4fbfaba39">SCB_SCR_SLEEPDEEPS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga50a243e317b9a70781b02758d45b05ee">SCB_SCR_SLEEPONEXIT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe">SCB_CCR_BP_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7fac248cabee94546aa9530d27217772">SCB_CCR_BP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe">SCB_CCR_BP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448">SCB_CCR_IC_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf2ff8f5957edac919e28b536aa6c0a59">SCB_CCR_IC_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448">SCB_CCR_IC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b">SCB_CCR_DC_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga57b3909dff40a9c28ec50991e4202678">SCB_CCR_DC_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b">SCB_CCR_DC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98372e0d55ce8573350ce36c500e0555">SCB_CCR_STKOFHFNMIGN_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf7004d71376738038e912def01c31fe8">SCB_CCR_STKOFHFNMIGN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98372e0d55ce8573350ce36c500e0555">SCB_CCR_STKOFHFNMIGN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga89a28cc31cfc7d52d9d7a8fcc69c7eac">SCB_CCR_BFHFNMIGN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabb9aeac71b3abd8586d0297070f61dcb">SCB_CCR_DIV_0_TRP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga68c96ad594af70c007923979085c99e0">SCB_CCR_UNALIGN_TRP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4cf59b6343ca962c80e1885710da90aa">SCB_CCR_USERSETMPEND_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2e86fa5b7279235de3a62839e3f147cb">SCB_SHCSR_HARDFAULTPENDED_Pos</link>&#160;&#160;&#160;21U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad72747c81f58f73f0610760529697297">SCB_SHCSR_HARDFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2e86fa5b7279235de3a62839e3f147cb">SCB_SHCSR_HARDFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga39d60110521af453e9ae55f1a29d2ab4">SCB_SHCSR_SECUREFAULTPENDED_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga504f2af763a6f491acaba1912d5fe702">SCB_SHCSR_SECUREFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga39d60110521af453e9ae55f1a29d2ab4">SCB_SHCSR_SECUREFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafccb0c2b386b439ce03fb25ce3392ffc">SCB_SHCSR_SECUREFAULTENA_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2bb1374f777b18501bb0c7b7b1a775aa">SCB_SHCSR_SECUREFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafccb0c2b386b439ce03fb25ce3392ffc">SCB_SHCSR_SECUREFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga056fb6be590857bbc029bed48b21dd79">SCB_SHCSR_USGFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga43e8cbe619c9980e0d1aacc85d9b9e47">SCB_SHCSR_BUSFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf084424fa1f69bea36a1c44899d83d17">SCB_SHCSR_MEMFAULTENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>&#160;&#160;&#160;15U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6095a7acfbad66f52822b1392be88652">SCB_SHCSR_SVCALLPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</link>&#160;&#160;&#160;14U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga677c23749c4d348f30fb471d1223e783">SCB_SHCSR_BUSFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</link>&#160;&#160;&#160;13U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9abc6c2e395f9e5af4ce05fc420fb04c">SCB_SHCSR_MEMFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga122b4f732732010895e438803a29d3cc">SCB_SHCSR_USGFAULTPENDED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafef530088dc6d6bfc9f1893d52853684">SCB_SHCSR_SYSTICKACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0e837241a515d4cbadaaae1faa8e039">SCB_SHCSR_PENDSVACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaad09b4bc36e9bccccc2e110d20b16e1a">SCB_SHCSR_MONITORACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga634c0f69a233475289023ae5cb158fdf">SCB_SHCSR_SVCALLACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabab1177d5e9a6ef204b9fd88551b7e53">SCB_SHCSR_NMIACT_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae5bb28ebc1feed160c9fff1e163d0ee0">SCB_SHCSR_NMIACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabab1177d5e9a6ef204b9fd88551b7e53">SCB_SHCSR_NMIACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c27422acd12822bd6854bcdf0890179">SCB_SHCSR_SECUREFAULTACT_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga15864bcf00ceff971f7b8c173673dbbf">SCB_SHCSR_SECUREFAULTACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c27422acd12822bd6854bcdf0890179">SCB_SHCSR_SECUREFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3166103b5a5f7931d0df90949c47dfe">SCB_SHCSR_USGFAULTACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga499ec47414b2f668c32ebb28b5889e2c">SCB_SHCSR_HARDFAULTACT_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5ae1ba2f88b11967bc8ca980fe411b44">SCB_SHCSR_HARDFAULTACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga499ec47414b2f668c32ebb28b5889e2c">SCB_SHCSR_HARDFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9d7a8b1054b655ad08d85c3c535d4f73">SCB_SHCSR_BUSFAULTACT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9147fd4e1b12394ae26eadf900a023a3">SCB_SHCSR_MEMFAULTACT_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga565807b1a3f31891f1f967d0fa30d03f">SCB_CFSR_USGFAULTSR_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga26dc1ddfdc37a6b92597a6f7e498c1d6">SCB_CFSR_BUSFAULTSR_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad46716159a3808c9e7da22067d6bec98">SCB_CFSR_MEMFAULTSR_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165">SCB_CFSR_MMARVALID_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f17b24b05b0405de908ce185bef5c3">SCB_CFSR_MMARVALID_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165">SCB_CFSR_MMARVALID_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1390a486a538d1bb8e9661b678e88e39">SCB_CFSR_MLSPERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac0602ef4ef443ef6ccb1f24d6886661a">SCB_CFSR_MLSPERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1390a486a538d1bb8e9661b678e88e39">SCB_CFSR_MLSPERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62">SCB_CFSR_MSTKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga30331822fa13db8ee288173cfbcbbf72">SCB_CFSR_MSTKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62">SCB_CFSR_MSTKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d">SCB_CFSR_MUNSTKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2d77850270c5ca96e63e456315609876">SCB_CFSR_MUNSTKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d">SCB_CFSR_MUNSTKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725">SCB_CFSR_DACCVIOL_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd585d5b620c175f80dd99aecbe42bcf">SCB_CFSR_DACCVIOL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725">SCB_CFSR_DACCVIOL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5">SCB_CFSR_IACCVIOL_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac0a8e6525cd6c610f05d99640b40e6b7">SCB_CFSR_IACCVIOL_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5">SCB_CFSR_IACCVIOL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb">SCB_CFSR_BFARVALID_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga56dd2218996bebbf2a38180ae6f9fcf7">SCB_CFSR_BFARVALID_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb">SCB_CFSR_BFARVALID_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9b4a695a4f8d14a17be613423ef30e1">SCB_CFSR_LSPERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8af8c68915f63358325fb4ebc5d7acc1">SCB_CFSR_LSPERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9b4a695a4f8d14a17be613423ef30e1">SCB_CFSR_LSPERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f">SCB_CFSR_STKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77076fdfa5941327d4d8f0cb99653872">SCB_CFSR_STKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f">SCB_CFSR_STKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8">SCB_CFSR_UNSTKERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2dfce5c289681884651f92377d09380e">SCB_CFSR_UNSTKERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8">SCB_CFSR_UNSTKERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5">SCB_CFSR_IMPRECISERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6e6b3b643e1c2e14c96f10b42d59fc64">SCB_CFSR_IMPRECISERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5">SCB_CFSR_IMPRECISERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0">SCB_CFSR_PRECISERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad8fc0d1f80364470e52d3dcf941f38cc">SCB_CFSR_PRECISERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0">SCB_CFSR_PRECISERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4">SCB_CFSR_IBUSERR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a0907c95aabc4b9d77c3e28d14a717f">SCB_CFSR_IBUSERR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4">SCB_CFSR_IBUSERR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc">SCB_CFSR_DIVBYZERO_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9d91a0850b4962ad1335b2eadac6777e">SCB_CFSR_DIVBYZERO_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc">SCB_CFSR_DIVBYZERO_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690">SCB_CFSR_UNALIGNED_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac7d2aa508a08a2cab97aa8683c87d125">SCB_CFSR_UNALIGNED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690">SCB_CFSR_UNALIGNED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d4221dbc3b9ec07aa5eb66d3497d7f">SCB_CFSR_STKOF_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0b3bb3653d904169486e2d4efe4c566">SCB_CFSR_STKOF_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d4221dbc3b9ec07aa5eb66d3497d7f">SCB_CFSR_STKOF_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754">SCB_CFSR_NOCP_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6cbafe22a9550ca20427cd7e2f2bed7f">SCB_CFSR_NOCP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754">SCB_CFSR_NOCP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2">SCB_CFSR_INVPC_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafd7f0192bfedbde5d313fe7e637f55f1">SCB_CFSR_INVPC_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2">SCB_CFSR_INVPC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a">SCB_CFSR_INVSTATE_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8088a459ac3900a43a54f5cd4252484d">SCB_CFSR_INVSTATE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a">SCB_CFSR_INVSTATE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d">SCB_CFSR_UNDEFINSTR_Pos</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga96e201c8da2bd76df35e184f31b89f1e">SCB_CFSR_UNDEFINSTR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d">SCB_CFSR_UNDEFINSTR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gababd60e94756bb33929d5e6f25d8dba3">SCB_HFSR_DEBUGEVT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6560d97ed043bc01152a7247bafa3157">SCB_HFSR_FORCED_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaac5e289211d0a63fe879a9691cb9e1a9">SCB_HFSR_VECTTBL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cba2ec1f588ce0b10b191d6b0d23399">SCB_DFSR_EXTERNAL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacbb931575c07b324ec793775b7c44d05">SCB_DFSR_VCATCH_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3f7384b8a761704655fd45396a305663">SCB_DFSR_DWTTRAP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga609edf8f50bc49adb51ae28bcecefe1f">SCB_DFSR_BKPT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga200bcf918d57443b5e29e8ce552e4bdf">SCB_DFSR_HALTED_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa759ff8b4b16e6a7becf00b1a6005f65">SCB_NSACR_CP11_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac025b32fd79c75b8d0ca578af1818241">SCB_NSACR_CP11_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa759ff8b4b16e6a7becf00b1a6005f65">SCB_NSACR_CP11_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafb8add9ee956ce7e68254dd17631770c">SCB_NSACR_CP10_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3dc791e9d4bc647f3267dbb20bd531f7">SCB_NSACR_CP10_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafb8add9ee956ce7e68254dd17631770c">SCB_NSACR_CP10_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga48465bf3063f7673197c8c77ac5a591e">SCB_NSACR_CPn_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf7bfd6e61300b561f4e0a3da8c7c4175">SCB_NSACR_CPn_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga48465bf3063f7673197c8c77ac5a591e">SCB_NSACR_CPn_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga384f04641b96d74495e023cca27ed72f">SCB_CLIDR_LOUU_Pos</link>&#160;&#160;&#160;27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a2124def29e03f85d8ab6b455f5a174">SCB_CLIDR_LOUU_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga384f04641b96d74495e023cca27ed72f">SCB_CLIDR_LOUU_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad723f01984bb639c77acc9529fa35ea8">SCB_CLIDR_LOC_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3accaa1c94b1d7b920a48ffa1b47443b">SCB_CLIDR_LOC_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad723f01984bb639c77acc9529fa35ea8">SCB_CLIDR_LOC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2e208fd40e0d3ecae2b5b79a9037caeb">SCB_CLIDR_IC_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa52693aa5d6cd06265a59cebe575aee0">SCB_CLIDR_IC_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2e208fd40e0d3ecae2b5b79a9037caeb">SCB_CLIDR_IC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga02451e9ee09fb6ef67c746334c0f6fcb">SCB_CLIDR_DC_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadde41ba2d52b5b28faf8ec5027db20b9">SCB_CLIDR_DC_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga02451e9ee09fb6ef67c746334c0f6fcb">SCB_CLIDR_DC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c7f12bf78e1049eeb477a1d48b144f">SCB_CTR_FORMAT_Pos</link>&#160;&#160;&#160;29U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf0303349e35d3777aa3aceae268f1651">SCB_CTR_FORMAT_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c7f12bf78e1049eeb477a1d48b144f">SCB_CTR_FORMAT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga96ba2dac3d22d7892eabb851c052a286">SCB_CTR_CWG_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga341c1fe0efc63e26a2affebda136da6c">SCB_CTR_CWG_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga96ba2dac3d22d7892eabb851c052a286">SCB_CTR_CWG_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7692042fbaab5852ca60f6c2d659f724">SCB_CTR_ERG_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga02bb1ed5199a32e0ebad001e1b64ac35">SCB_CTR_ERG_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7692042fbaab5852ca60f6c2d659f724">SCB_CTR_ERG_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae25b69e6ea66c125f703870adabb0d65">SCB_CTR_DMINLINE_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga634bb0b270954a68757c86c517de948b">SCB_CTR_DMINLINE_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae25b69e6ea66c125f703870adabb0d65">SCB_CTR_DMINLINE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5be00464e6789da9619947d67d2a1529">SCB_CTR_IMINLINE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac62440e20c39b8022279a4a706ef9aa3">SCB_CTR_IMINLINE_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5be00464e6789da9619947d67d2a1529">SCB_CTR_IMINLINE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4eaf5ef29d920023de2cf53b25d0d56c">SCB_CCSIDR_WT_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9089551a75985fa7cf051062ed2d62b9">SCB_CCSIDR_WT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4eaf5ef29d920023de2cf53b25d0d56c">SCB_CCSIDR_WT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a32c31034cf30f6fe4dfaa9d0d6a6af">SCB_CCSIDR_WB_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c0516faf8b9c7ab4151823c48f39b6">SCB_CCSIDR_WB_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a32c31034cf30f6fe4dfaa9d0d6a6af">SCB_CCSIDR_WB_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga379743eea011cede0032ecb7812b51e1">SCB_CCSIDR_RA_Pos</link>&#160;&#160;&#160;29U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa77f28cbf94b44c1114a66e05cc43255">SCB_CCSIDR_RA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga379743eea011cede0032ecb7812b51e1">SCB_CCSIDR_RA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gade432ae0a64858e92fa35c2983fb47a4">SCB_CCSIDR_WA_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga519ebde5ad64be2098f586bddbc8e898">SCB_CCSIDR_WA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gade432ae0a64858e92fa35c2983fb47a4">SCB_CCSIDR_WA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1028d2c238f74d2aa021f53ffbe8d7ab">SCB_CCSIDR_NUMSETS_Pos</link>&#160;&#160;&#160;13U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga47d1f01185d7a039334031008386c5a8">SCB_CCSIDR_NUMSETS_Msk</link>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1028d2c238f74d2aa021f53ffbe8d7ab">SCB_CCSIDR_NUMSETS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae67f2f83976b819fb3039fc35cfef0fb">SCB_CCSIDR_ASSOCIATIVITY_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae093c4c635dad43845967512fa87173a">SCB_CCSIDR_ASSOCIATIVITY_Msk</link>&#160;&#160;&#160;(0x3FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae67f2f83976b819fb3039fc35cfef0fb">SCB_CCSIDR_ASSOCIATIVITY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750388e1509b36d35568a68a7a1e1ff7">SCB_CCSIDR_LINESIZE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga07b3bdffe4c289b9c19c70cf698499da">SCB_CCSIDR_LINESIZE_Msk</link>&#160;&#160;&#160;(7UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750388e1509b36d35568a68a7a1e1ff7">SCB_CCSIDR_LINESIZE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8c014c9678bc9072f10459a1e14b973c">SCB_CSSELR_LEVEL_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa24e3a6d6960acff3d6949e416046cf0">SCB_CSSELR_LEVEL_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8c014c9678bc9072f10459a1e14b973c">SCB_CSSELR_LEVEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga70e80783c3bd7b11504c63b052b0c0b9">SCB_CSSELR_IND_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4e5d98f4d43366cadcc5c3d7ac37228c">SCB_CSSELR_IND_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga70e80783c3bd7b11504c63b052b0c0b9">SCB_CSSELR_IND_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaeb4a916d84d967c1bab8e88800a28984">SCB_STIR_INTID_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7b67f900eb9c63b04e67f8fa6ddcd8ed">SCB_STIR_INTID_Msk</link>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaeb4a916d84d967c1bab8e88800a28984">SCB_STIR_INTID_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3313cda92448a330b9f73a2bf0fe6362">SCB_DCISW_LEVEL_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga53a7d46626e511d7d8c8fc28e1d5174b">SCB_DCISW_LEVEL_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3313cda92448a330b9f73a2bf0fe6362">SCB_DCISW_LEVEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabfe6096a36807e0b7e1d09a06ef1d750">SCB_DCISW_WAY_Msk</link>&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab08fbef94f7d068a7c0217e074c697f9">SCB_DCISW_SET_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga37b99d1b86612f0e4b4aedc63b994374">SCB_DCCSW_LEVEL_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6d508f9859d216a8c934263fb373030c">SCB_DCCSW_LEVEL_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga37b99d1b86612f0e4b4aedc63b994374">SCB_DCCSW_LEVEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6cac2d69791e13af276d8306c796925f">SCB_DCCSW_WAY_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8374e67655ac524284c9bb59eb2efa23">SCB_DCCSW_WAY_Msk</link>&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6cac2d69791e13af276d8306c796925f">SCB_DCCSW_WAY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae93985adc38a127bc8dc909ac58e8fea">SCB_DCCSW_SET_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga669e16d98c8ea0e66afb04641971d98c">SCB_DCCSW_SET_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae93985adc38a127bc8dc909ac58e8fea">SCB_DCCSW_SET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0f5dc787a1eb46542345efee9ce333d8">SCB_DCCISW_LEVEL_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga330eecf67a17c8479de18cb7201da7d3">SCB_DCCISW_LEVEL_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0f5dc787a1eb46542345efee9ce333d8">SCB_DCCISW_LEVEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf2269bbe0bc7705e1da8f5ee0f581054">SCB_DCCISW_WAY_Msk</link>&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf1b0bea5ab77d4ad7d5c21e77ca463ad">SCB_DCCISW_SET_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga86b58242b8286aba9318e2062d88f341">SCB_ITCMCR_SZ_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2aca0f00fd91071567dfa596eaa136de">SCB_ITCMCR_SZ_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga86b58242b8286aba9318e2062d88f341">SCB_ITCMCR_SZ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5d2fc7c04a8aaedff19bd4ff6de187eb">SCB_ITCMCR_EN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d1c57f26a03910ab0549efecd2a602c">SCB_ITCMCR_EN_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5d2fc7c04a8aaedff19bd4ff6de187eb">SCB_ITCMCR_EN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cacd7498eb3c022ecc7e21a3dfc3c13">SCB_DTCMCR_SZ_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35b381dd367cd1533f5c2b2c88720b72">SCB_DTCMCR_SZ_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cacd7498eb3c022ecc7e21a3dfc3c13">SCB_DTCMCR_SZ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf3ba6873b9288121146a6432db53540f">SCB_DTCMCR_EN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafd9689d338f30fa434c7629083f29608">SCB_DTCMCR_EN_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf3ba6873b9288121146a6432db53540f">SCB_DTCMCR_EN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga536465ee0c0967ba72d2f8017447260e">SCB_CACR_DCCLEAN_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga96c37f1b9b96d53c712ad39d943b2a18">SCB_CACR_DCCLEAN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9f1abd30b202418a920255dcd1d87d5f">SCB_CACR_FORCEWT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2e8bf4207a27ce40f3163c2bf091d13c">SCB_CACR_ICACTIVE_Pos</link>&#160;&#160;&#160;13U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf0c8a4deab9da8b2932cda12fb7b24b3">SCB_CACR_ICACTIVE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9f1abd30b202418a920255dcd1d87d5f">SCB_CACR_FORCEWT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabf3deec5556c914e92dcccbfe636c78c">SCB_CACR_DCACTIVE_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55effad531910b1c332fef7fdf7dc4a">SCB_CACR_DCACTIVE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9f1abd30b202418a920255dcd1d87d5f">SCB_CACR_FORCEWT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9f1abd30b202418a920255dcd1d87d5f">SCB_CACR_FORCEWT_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0fd9cfb1ef8f44e3edc66fd52309fa7f">SCB_CACR_FORCEWT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9f1abd30b202418a920255dcd1d87d5f">SCB_CACR_FORCEWT_Pos</link>)</para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga84754da90a4a7e5c8604ace6271b09de">SCB_AIRCR_IESB_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga92fef652e1d5da0679ccadad217dd85e">SCB_AIRCR_IESB_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga84754da90a4a7e5c8604ace6271b09de">SCB_AIRCR_IESB_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gadd9be8b12c0b264859e8713fd12bafe6">SCB_AIRCR_DIT_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga74e0741f99371f4554feda7b8a4381ef">SCB_AIRCR_DIT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gadd9be8b12c0b264859e8713fd12bafe6">SCB_AIRCR_DIT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad845c675fcf09a120c14bbc356cfe1ad">SCB_CCR_TRD_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga564d3bebb6e58ef96d1591fbc44dc647">SCB_CCR_TRD_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad845c675fcf09a120c14bbc356cfe1ad">SCB_CCR_TRD_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0103506032572948b378975636d9199e">SCB_CCR_LOB_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabfe28c25e5fb5df72084e58314d4fbfe">SCB_CCR_LOB_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0103506032572948b378975636d9199e">SCB_CCR_LOB_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa18a47a394fe03df2c2e008a005dadc7">SCB_DFSR_PMU_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0e5bbc166689728f2170719518aafb1c">SCB_DFSR_PMU_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa18a47a394fe03df2c2e008a005dadc7">SCB_DFSR_PMU_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5c0b563a085ab1d295cac38884eeed6f">SCB_NSACR_CP7_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae2ecabbbdf6338a3af837419390b3cd5">SCB_NSACR_CP7_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga5c0b563a085ab1d295cac38884eeed6f">SCB_NSACR_CP7_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga25163dca27793676eee94504801b91a8">SCB_NSACR_CP6_Pos</link>&#160;&#160;&#160;6U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaeb808bc812b346cc8c9ea8ac30946105">SCB_NSACR_CP6_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga25163dca27793676eee94504801b91a8">SCB_NSACR_CP6_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf7c60b97e84b1c4ac4dd7712e20d84ac">SCB_NSACR_CP5_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad693137c22017590cbe295645487ed18">SCB_NSACR_CP5_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf7c60b97e84b1c4ac4dd7712e20d84ac">SCB_NSACR_CP5_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga42b87694bd9b7e085e96104cffb51494">SCB_NSACR_CP4_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5c0b3b4edef34aad9b840290857a3c73">SCB_NSACR_CP4_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga42b87694bd9b7e085e96104cffb51494">SCB_NSACR_CP4_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga21173d87bd104147b6d26b5531a61ec1">SCB_NSACR_CP3_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa24b36ff94238f0d3a20d100582bdaf6">SCB_NSACR_CP3_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga21173d87bd104147b6d26b5531a61ec1">SCB_NSACR_CP3_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga92d17c15b4af8d4550bd0c63a57cbdc8">SCB_NSACR_CP2_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1dd55e95dd6097c934e03a7dcd947ebe">SCB_NSACR_CP2_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga92d17c15b4af8d4550bd0c63a57cbdc8">SCB_NSACR_CP2_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabc3f267085dae513490f333befcc30c7">SCB_NSACR_CP1_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab2f94cd5be23e93448a66dcd5c52caaf">SCB_NSACR_CP1_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gabc3f267085dae513490f333befcc30c7">SCB_NSACR_CP1_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga59ce58caa13b1906b06dfa971dd6adff">SCB_NSACR_CP0_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa5553734039d7866cddb67c5e4228804">SCB_NSACR_CP0_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga59ce58caa13b1906b06dfa971dd6adff">SCB_NSACR_CP0_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga841f31c5477984dd1fc7b84920165ffd">SCB_ID_DFR_UDE_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2581b51b005987b61b7344373391de34">SCB_ID_DFR_UDE_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga841f31c5477984dd1fc7b84920165ffd">SCB_ID_DFR_UDE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac4d29c1a37b049fb16e9a2f77cb00130">SCB_ID_DFR_MProfDbg_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga98aeab44617a5f2a44f9844463ef2d82">SCB_ID_DFR_MProfDbg_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac4d29c1a37b049fb16e9a2f77cb00130">SCB_ID_DFR_MProfDbg_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7673639731b4e56e77da04db9ca96bf5">SCB_RFSR_V_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0052f4fd8068aedab99e8040ee58c74a">SCB_RFSR_V_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7673639731b4e56e77da04db9ca96bf5">SCB_RFSR_V_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2f344702b195c27ca4578d02473e92ba">SCB_RFSR_IS_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga6e1c5196169ebdf920cf590cfea71b44">SCB_RFSR_IS_Msk</link>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2f344702b195c27ca4578d02473e92ba">SCB_RFSR_IS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga01c148cec4af480f972e5bcb017b9323">SCB_RFSR_UET_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5daac320f9b19e80865b787e9d9645b0">SCB_RFSR_UET_Msk</link>&#160;&#160;&#160;(3UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga01c148cec4af480f972e5bcb017b9323">SCB_RFSR_UET_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga84754da90a4a7e5c8604ace6271b09de">SCB_AIRCR_IESB_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga92fef652e1d5da0679ccadad217dd85e">SCB_AIRCR_IESB_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga84754da90a4a7e5c8604ace6271b09de">SCB_AIRCR_IESB_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gadd9be8b12c0b264859e8713fd12bafe6">SCB_AIRCR_DIT_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga74e0741f99371f4554feda7b8a4381ef">SCB_AIRCR_DIT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gadd9be8b12c0b264859e8713fd12bafe6">SCB_AIRCR_DIT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad845c675fcf09a120c14bbc356cfe1ad">SCB_CCR_TRD_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga564d3bebb6e58ef96d1591fbc44dc647">SCB_CCR_TRD_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad845c675fcf09a120c14bbc356cfe1ad">SCB_CCR_TRD_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0103506032572948b378975636d9199e">SCB_CCR_LOB_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabfe28c25e5fb5df72084e58314d4fbfe">SCB_CCR_LOB_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0103506032572948b378975636d9199e">SCB_CCR_LOB_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa18a47a394fe03df2c2e008a005dadc7">SCB_DFSR_PMU_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0e5bbc166689728f2170719518aafb1c">SCB_DFSR_PMU_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa18a47a394fe03df2c2e008a005dadc7">SCB_DFSR_PMU_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5c0b563a085ab1d295cac38884eeed6f">SCB_NSACR_CP7_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae2ecabbbdf6338a3af837419390b3cd5">SCB_NSACR_CP7_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga5c0b563a085ab1d295cac38884eeed6f">SCB_NSACR_CP7_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga25163dca27793676eee94504801b91a8">SCB_NSACR_CP6_Pos</link>&#160;&#160;&#160;6U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaeb808bc812b346cc8c9ea8ac30946105">SCB_NSACR_CP6_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga25163dca27793676eee94504801b91a8">SCB_NSACR_CP6_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf7c60b97e84b1c4ac4dd7712e20d84ac">SCB_NSACR_CP5_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad693137c22017590cbe295645487ed18">SCB_NSACR_CP5_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf7c60b97e84b1c4ac4dd7712e20d84ac">SCB_NSACR_CP5_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga42b87694bd9b7e085e96104cffb51494">SCB_NSACR_CP4_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5c0b3b4edef34aad9b840290857a3c73">SCB_NSACR_CP4_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga42b87694bd9b7e085e96104cffb51494">SCB_NSACR_CP4_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga21173d87bd104147b6d26b5531a61ec1">SCB_NSACR_CP3_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa24b36ff94238f0d3a20d100582bdaf6">SCB_NSACR_CP3_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga21173d87bd104147b6d26b5531a61ec1">SCB_NSACR_CP3_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga92d17c15b4af8d4550bd0c63a57cbdc8">SCB_NSACR_CP2_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1dd55e95dd6097c934e03a7dcd947ebe">SCB_NSACR_CP2_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga92d17c15b4af8d4550bd0c63a57cbdc8">SCB_NSACR_CP2_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabc3f267085dae513490f333befcc30c7">SCB_NSACR_CP1_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab2f94cd5be23e93448a66dcd5c52caaf">SCB_NSACR_CP1_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gabc3f267085dae513490f333befcc30c7">SCB_NSACR_CP1_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga59ce58caa13b1906b06dfa971dd6adff">SCB_NSACR_CP0_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa5553734039d7866cddb67c5e4228804">SCB_NSACR_CP0_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga59ce58caa13b1906b06dfa971dd6adff">SCB_NSACR_CP0_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga841f31c5477984dd1fc7b84920165ffd">SCB_ID_DFR_UDE_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2581b51b005987b61b7344373391de34">SCB_ID_DFR_UDE_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga841f31c5477984dd1fc7b84920165ffd">SCB_ID_DFR_UDE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac4d29c1a37b049fb16e9a2f77cb00130">SCB_ID_DFR_MProfDbg_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga98aeab44617a5f2a44f9844463ef2d82">SCB_ID_DFR_MProfDbg_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac4d29c1a37b049fb16e9a2f77cb00130">SCB_ID_DFR_MProfDbg_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7673639731b4e56e77da04db9ca96bf5">SCB_RFSR_V_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0052f4fd8068aedab99e8040ee58c74a">SCB_RFSR_V_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7673639731b4e56e77da04db9ca96bf5">SCB_RFSR_V_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2f344702b195c27ca4578d02473e92ba">SCB_RFSR_IS_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga6e1c5196169ebdf920cf590cfea71b44">SCB_RFSR_IS_Msk</link>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2f344702b195c27ca4578d02473e92ba">SCB_RFSR_IS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga01c148cec4af480f972e5bcb017b9323">SCB_RFSR_UET_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5daac320f9b19e80865b787e9d9645b0">SCB_RFSR_UET_Msk</link>&#160;&#160;&#160;(3UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga01c148cec4af480f972e5bcb017b9323">SCB_RFSR_UET_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga84754da90a4a7e5c8604ace6271b09de">SCB_AIRCR_IESB_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga92fef652e1d5da0679ccadad217dd85e">SCB_AIRCR_IESB_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga84754da90a4a7e5c8604ace6271b09de">SCB_AIRCR_IESB_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gadd9be8b12c0b264859e8713fd12bafe6">SCB_AIRCR_DIT_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga74e0741f99371f4554feda7b8a4381ef">SCB_AIRCR_DIT_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gadd9be8b12c0b264859e8713fd12bafe6">SCB_AIRCR_DIT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad845c675fcf09a120c14bbc356cfe1ad">SCB_CCR_TRD_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga564d3bebb6e58ef96d1591fbc44dc647">SCB_CCR_TRD_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad845c675fcf09a120c14bbc356cfe1ad">SCB_CCR_TRD_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0103506032572948b378975636d9199e">SCB_CCR_LOB_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabfe28c25e5fb5df72084e58314d4fbfe">SCB_CCR_LOB_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0103506032572948b378975636d9199e">SCB_CCR_LOB_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa18a47a394fe03df2c2e008a005dadc7">SCB_DFSR_PMU_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0e5bbc166689728f2170719518aafb1c">SCB_DFSR_PMU_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa18a47a394fe03df2c2e008a005dadc7">SCB_DFSR_PMU_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5c0b563a085ab1d295cac38884eeed6f">SCB_NSACR_CP7_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae2ecabbbdf6338a3af837419390b3cd5">SCB_NSACR_CP7_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga5c0b563a085ab1d295cac38884eeed6f">SCB_NSACR_CP7_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga25163dca27793676eee94504801b91a8">SCB_NSACR_CP6_Pos</link>&#160;&#160;&#160;6U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaeb808bc812b346cc8c9ea8ac30946105">SCB_NSACR_CP6_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga25163dca27793676eee94504801b91a8">SCB_NSACR_CP6_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf7c60b97e84b1c4ac4dd7712e20d84ac">SCB_NSACR_CP5_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad693137c22017590cbe295645487ed18">SCB_NSACR_CP5_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf7c60b97e84b1c4ac4dd7712e20d84ac">SCB_NSACR_CP5_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga42b87694bd9b7e085e96104cffb51494">SCB_NSACR_CP4_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5c0b3b4edef34aad9b840290857a3c73">SCB_NSACR_CP4_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga42b87694bd9b7e085e96104cffb51494">SCB_NSACR_CP4_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga21173d87bd104147b6d26b5531a61ec1">SCB_NSACR_CP3_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa24b36ff94238f0d3a20d100582bdaf6">SCB_NSACR_CP3_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga21173d87bd104147b6d26b5531a61ec1">SCB_NSACR_CP3_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga92d17c15b4af8d4550bd0c63a57cbdc8">SCB_NSACR_CP2_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1dd55e95dd6097c934e03a7dcd947ebe">SCB_NSACR_CP2_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga92d17c15b4af8d4550bd0c63a57cbdc8">SCB_NSACR_CP2_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabc3f267085dae513490f333befcc30c7">SCB_NSACR_CP1_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab2f94cd5be23e93448a66dcd5c52caaf">SCB_NSACR_CP1_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gabc3f267085dae513490f333befcc30c7">SCB_NSACR_CP1_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga59ce58caa13b1906b06dfa971dd6adff">SCB_NSACR_CP0_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa5553734039d7866cddb67c5e4228804">SCB_NSACR_CP0_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga59ce58caa13b1906b06dfa971dd6adff">SCB_NSACR_CP0_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga841f31c5477984dd1fc7b84920165ffd">SCB_ID_DFR_UDE_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2581b51b005987b61b7344373391de34">SCB_ID_DFR_UDE_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga841f31c5477984dd1fc7b84920165ffd">SCB_ID_DFR_UDE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac4d29c1a37b049fb16e9a2f77cb00130">SCB_ID_DFR_MProfDbg_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga98aeab44617a5f2a44f9844463ef2d82">SCB_ID_DFR_MProfDbg_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac4d29c1a37b049fb16e9a2f77cb00130">SCB_ID_DFR_MProfDbg_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7673639731b4e56e77da04db9ca96bf5">SCB_RFSR_V_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0052f4fd8068aedab99e8040ee58c74a">SCB_RFSR_V_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7673639731b4e56e77da04db9ca96bf5">SCB_RFSR_V_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2f344702b195c27ca4578d02473e92ba">SCB_RFSR_IS_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga6e1c5196169ebdf920cf590cfea71b44">SCB_RFSR_IS_Msk</link>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2f344702b195c27ca4578d02473e92ba">SCB_RFSR_IS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga01c148cec4af480f972e5bcb017b9323">SCB_RFSR_UET_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5daac320f9b19e80865b787e9d9645b0">SCB_RFSR_UET_Msk</link>&#160;&#160;&#160;(3UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga01c148cec4af480f972e5bcb017b9323">SCB_RFSR_UET_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga73adc86f1ee60e5b75d963361535ed24">TPI_ACPR_SWOSCALER_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga73da1dbfb935b27bfd5473d3b041fdb5">TPI_ACPR_SWOSCALER_Msk</link>&#160;&#160;&#160;(0xFFFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga73adc86f1ee60e5b75d963361535ed24">TPI_ACPR_SWOSCALER_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga6a211e3ff6b82eb558c06c05430d2fe2">TPI_FFCR_EnFmt_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga6ccffb3a003583db33e3630bac1c2783">TPI_FFCR_EnFmt_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; /*<link linkend="_group___c_m_s_i_s___s_c_b_1ga6a211e3ff6b82eb558c06c05430d2fe2">TPI_FFCR_EnFmt_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4235dcb941b49a9e8c1f7616dc210b38">TPI_PSCR_PSCount_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga017e1a8b42c9fb4c525d41bafaca9262">TPI_PSCR_PSCount_Msk</link>&#160;&#160;&#160;(0x1FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4235dcb941b49a9e8c1f7616dc210b38">TPI_PSCR_PSCount_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaca9783a5531fde10b57fb9817de37790">TPI_LSR_nTT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaabd6c342674f066772c9d35448a301e1">TPI_LSR_nTT_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaca9783a5531fde10b57fb9817de37790">TPI_LSR_nTT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga641c06d830dac7e2ff9971d95f2432a0">TPI_LSR_SLK_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab91c42714b86fe5d2b022fc8e5f3d0e6">TPI_LSR_SLK_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga641c06d830dac7e2ff9971d95f2432a0">TPI_LSR_SLK_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga94c8185149817f81a6ca689f89d8193c">TPI_LSR_SLI_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gace974ad6e051759bafcfea1b8189c606">TPI_LSR_SLI_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga94c8185149817f81a6ca689f89d8193c">TPI_LSR_SLI_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaca1d815a8a6a6c3f4a466a5bccca86b4">MPU_RLAR_PXN_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab31b0f2fa24e12ce7a64c7c81f5322a9">MPU_RLAR_PXN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaca1d815a8a6a6c3f4a466a5bccca86b4">MPU_RLAR_PXN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9282c187bb7c7e3f955636c5a0639c47">FPU_FPDSCR_FZ16_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga56de6e4ef0849a6206610d31febb1a93">FPU_FPDSCR_FZ16_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga9282c187bb7c7e3f955636c5a0639c47">FPU_FPDSCR_FZ16_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga842e484fa49ab1a99d8f3ff9bf4a4677">FPU_FPDSCR_LTPSIZE_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2b560e1f86d753f90b78e2794dae7650">FPU_FPDSCR_LTPSIZE_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga842e484fa49ab1a99d8f3ff9bf4a4677">FPU_FPDSCR_LTPSIZE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga247360c4a57e24aed05414d82b61680c">FPU_MVFR0_FPRound_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga722289c6fa4a28dbcd5b3abb29cc280c">FPU_MVFR0_FPRound_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga247360c4a57e24aed05414d82b61680c">FPU_MVFR0_FPRound_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7bc5461b9b64a3e825b15a3ae15b078d">FPU_MVFR0_FPSqrt_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga157024ef09ecc735285b63ce49e51115">FPU_MVFR0_FPSqrt_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7bc5461b9b64a3e825b15a3ae15b078d">FPU_MVFR0_FPSqrt_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac438ab10e9bd59d808dc53d731bd63cf">FPU_MVFR0_FPDivide_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa242bea2b0f8fa1bb6af3d73e2486feb">FPU_MVFR0_FPDivide_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac438ab10e9bd59d808dc53d731bd63cf">FPU_MVFR0_FPDivide_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4d2d47712d133345a8209425c7565b85">FPU_MVFR0_FPDP_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga252e67777339a86a87e401f5faf4931f">FPU_MVFR0_FPDP_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4d2d47712d133345a8209425c7565b85">FPU_MVFR0_FPDP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae0f4839c1064f2a368c30e197e2fabd7">FPU_MVFR0_FPSP_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafa21854cf4bc343f8be949c353ac87f2">FPU_MVFR0_FPSP_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae0f4839c1064f2a368c30e197e2fabd7">FPU_MVFR0_FPSP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga843737b56734d14bbf6cadbfe9497199">FPU_MVFR0_SIMDReg_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaaf4dcbad1945d48a399f28f75d1f1933">FPU_MVFR0_SIMDReg_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga843737b56734d14bbf6cadbfe9497199">FPU_MVFR0_SIMDReg_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga61ea5a229566b868aff940160b35bd30">FPU_MVFR1_FMAC_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga89bb6ea5ef65195e4f6481f729dae424">FPU_MVFR1_FMAC_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga61ea5a229566b868aff940160b35bd30">FPU_MVFR1_FMAC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf02fb0af7d3b3ccac4e06443c0c4ec21">FPU_MVFR1_FPHP_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1155cd1522413aee221b80ab2b762da5">FPU_MVFR1_FPHP_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf02fb0af7d3b3ccac4e06443c0c4ec21">FPU_MVFR1_FPHP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga356d6777cf4bc068aa1a9f79cb67e66f">FPU_MVFR1_FP16_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab033e935c4923030c541b2188050b338">FPU_MVFR1_FP16_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga356d6777cf4bc068aa1a9f79cb67e66f">FPU_MVFR1_FP16_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab9f1486ce024c699adc33fb1e764bc3b">FPU_MVFR1_MVE_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4b970cd91c425ab7d790ca299ab4b969">FPU_MVFR1_MVE_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab9f1486ce024c699adc33fb1e764bc3b">FPU_MVFR1_MVE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga01000f706f4624a56eaa4a92b94a70f3">FPU_MVFR1_FPDNaN_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga14f8084eeb7d805bb6215d6ca2f086a7">FPU_MVFR1_FPDNaN_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga01000f706f4624a56eaa4a92b94a70f3">FPU_MVFR1_FPDNaN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga04ee8591dc12d01ef3b2bf831341e0c8">FPU_MVFR1_FPFtZ_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga40240598e0a2dc7714d652ce495c9dab">FPU_MVFR1_FPFtZ_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga04ee8591dc12d01ef3b2bf831341e0c8">FPU_MVFR1_FPFtZ_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6498d32dbe23b8d95a12d2fbc0a65f8">CoreDebug_DHCSR_S_RESTART_ST_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabe3254d40aaa482987ff31584d2a3240">CoreDebug_DHCSR_S_RESTART_ST_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6498d32dbe23b8d95a12d2fbc0a65f8">CoreDebug_DHCSR_S_RESTART_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga620b141720c475f5bde4138855c6ed83">CoreDebug_DHCSR_S_FPD_Pos</link>&#160;&#160;&#160;23U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae37ad624177fe2d3298fd32d528805aa">CoreDebug_DHCSR_S_FPD_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga620b141720c475f5bde4138855c6ed83">CoreDebug_DHCSR_S_FPD_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gacff001d7e8c9665a1dc91018f2505d3d">CoreDebug_DHCSR_S_SUIDE_Pos</link>&#160;&#160;&#160;22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad37656791dbb216ffb194995f28c412c">CoreDebug_DHCSR_S_SUIDE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gacff001d7e8c9665a1dc91018f2505d3d">CoreDebug_DHCSR_S_SUIDE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga59e228c682eec72e892b2ce018afe477">CoreDebug_DHCSR_S_NSUIDE_Pos</link>&#160;&#160;&#160;21U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabe0164afd9f6b8800fb7e05280e0ecda">CoreDebug_DHCSR_S_NSUIDE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga59e228c682eec72e892b2ce018afe477">CoreDebug_DHCSR_S_NSUIDE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga34b00f5a0109d236647be6609d6f04b3">CoreDebug_DHCSR_S_SDE_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga67f2b2b6729ab2db89f97bbe75224e9d">CoreDebug_DHCSR_S_SDE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga34b00f5a0109d236647be6609d6f04b3">CoreDebug_DHCSR_S_SDE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac414659dd5c8bd9c91ab94441ded720a">CoreDebug_DHCSR_C_PMOV_Pos</link>&#160;&#160;&#160;6U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga6c41fddb98d97a17f3e9020278a1aed1">CoreDebug_DHCSR_C_PMOV_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac414659dd5c8bd9c91ab94441ded720a">CoreDebug_DHCSR_C_PMOV_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1e2e3a310143f4663f1c415c03c3d535">CoreDebug_DSCEMCR_CLR_MON_REQ_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaea36b8cede2cc1184176eb20b7bd0f8d">CoreDebug_DSCEMCR_CLR_MON_REQ_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1e2e3a310143f4663f1c415c03c3d535">CoreDebug_DSCEMCR_CLR_MON_REQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2295235d9c595bd6f287728f4c395bbf">CoreDebug_DSCEMCR_CLR_MON_PEND_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gacfb17801664286ab627a094d5fb3da20">CoreDebug_DSCEMCR_CLR_MON_PEND_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2295235d9c595bd6f287728f4c395bbf">CoreDebug_DSCEMCR_CLR_MON_PEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga77f02a6d773fa2c6daafbbdd7df2d9d2">CoreDebug_DSCEMCR_SET_MON_REQ_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga73d8960abbd67eeda64f27a77ed7baf2">CoreDebug_DSCEMCR_SET_MON_REQ_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga77f02a6d773fa2c6daafbbdd7df2d9d2">CoreDebug_DSCEMCR_SET_MON_REQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga644ae3a13bcb9f2a80326bc5824f1b28">CoreDebug_DSCEMCR_SET_MON_PEND_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga575045239507b73f338bcbb959ac6904">CoreDebug_DSCEMCR_SET_MON_PEND_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga644ae3a13bcb9f2a80326bc5824f1b28">CoreDebug_DSCEMCR_SET_MON_PEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab9cb997565a842f5eb9365bd58d7cda2">CoreDebug_DAUTHCTRL_UIDEN_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7d84e1642469f5c20b7ef7fa76a4fe95">CoreDebug_DAUTHCTRL_UIDEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab9cb997565a842f5eb9365bd58d7cda2">CoreDebug_DAUTHCTRL_UIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga57a2ef70f6cc1e0903a8c3740512de46">CoreDebug_DAUTHCTRL_UIDAPEN_Pos</link>&#160;&#160;&#160;9U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad69e7195bbc5074466387d9c4d8bd529">CoreDebug_DAUTHCTRL_UIDAPEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga57a2ef70f6cc1e0903a8c3740512de46">CoreDebug_DAUTHCTRL_UIDAPEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2b4fde73cbbbb0adeb686dc20ff705de">CoreDebug_DAUTHCTRL_FSDMA_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab7f3f76af0236f8d3d3a090f50d4841a">CoreDebug_DAUTHCTRL_FSDMA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2b4fde73cbbbb0adeb686dc20ff705de">CoreDebug_DAUTHCTRL_FSDMA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf733a36e6b4717a604f7d77c05dfceb4">CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gadad0bf68d32cba49c1ea7534122c2752">CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf733a36e6b4717a604f7d77c05dfceb4">CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga866734a8e4bec2d6cf091e265c6c0f3d">CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaabb5d6c750c9ec50254134ece2111dcd">CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga866734a8e4bec2d6cf091e265c6c0f3d">CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3caef9790e4e2ccbfea77d55315ad59f">CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1570f149a0f89f70fc2644a5842cbcb4">CoreDebug_DAUTHCTRL_INTSPIDEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3caef9790e4e2ccbfea77d55315ad59f">CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga587610b7ac18292de47bf9d675b0b88c">CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa043fd13768d57be320c682ca1c9b234">CoreDebug_DAUTHCTRL_SPIDENSEL_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga587610b7ac18292de47bf9d675b0b88c">CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4be5d0f8af5d7d8ec04bde78ce18e10e">CoreDebug_DSCSR_CDS_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga083417245e1aa40e84a2b12433a15a6b">CoreDebug_DSCSR_CDS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4be5d0f8af5d7d8ec04bde78ce18e10e">CoreDebug_DSCSR_CDS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7450603163415ab4d4e4a7a767879eae">CoreDebug_DSCSR_SBRSEL_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaaffe28a24f05446e55ba3d75bb6f4cd0">CoreDebug_DSCSR_SBRSEL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7450603163415ab4d4e4a7a767879eae">CoreDebug_DSCSR_SBRSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3eb88e444b678057db1b59272eebb1ad">CoreDebug_DSCSR_SBRSELEN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5e5ed94cac1139165af161c008881805">CoreDebug_DSCSR_SBRSELEN_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3eb88e444b678057db1b59272eebb1ad">CoreDebug_DSCSR_SBRSELEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5caaf3a251807a19a8d57c9edf9db213">DCB_DHCSR_S_FPD_Pos</link>&#160;&#160;&#160;23U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaeb3cd7834b1a45ed96444f8aca6999b3">DCB_DHCSR_S_FPD_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga5caaf3a251807a19a8d57c9edf9db213">DCB_DHCSR_S_FPD_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7e27acfe581e6ca1543c821eca7b895b">DCB_DHCSR_S_SUIDE_Pos</link>&#160;&#160;&#160;22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga00f55b0d5c8398952b593c7d4217cc0e">DCB_DHCSR_S_SUIDE_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7e27acfe581e6ca1543c821eca7b895b">DCB_DHCSR_S_SUIDE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga52e5b258e2a333013e80ff7ecfe6a433">DCB_DHCSR_S_NSUIDE_Pos</link>&#160;&#160;&#160;21U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8896b8f662cdeb41ab4f25484cc557bb">DCB_DHCSR_S_NSUIDE_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga52e5b258e2a333013e80ff7ecfe6a433">DCB_DHCSR_S_NSUIDE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3272140f76da948472b8e16cb73c58de">DCB_DHCSR_C_PMOV_Pos</link>&#160;&#160;&#160;6U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga630417f45666de7fa746aa0b7f2772d4">DCB_DHCSR_C_PMOV_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3272140f76da948472b8e16cb73c58de">DCB_DHCSR_C_PMOV_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3b168c2457e6390e250366fdd4ca805d">DCB_DSCEMCR_CLR_MON_REQ_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gacb697705a1019f706306658fe6edd868">DCB_DSCEMCR_CLR_MON_REQ_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3b168c2457e6390e250366fdd4ca805d">DCB_DSCEMCR_CLR_MON_REQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2fdf9c6fb385f7d7638609f6350b86c1">DCB_DSCEMCR_CLR_MON_PEND_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9e37504f208330d3ddcc64507877bf63">DCB_DSCEMCR_CLR_MON_PEND_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2fdf9c6fb385f7d7638609f6350b86c1">DCB_DSCEMCR_CLR_MON_PEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga115ed5caa1730b2fec64374d96478ef7">DCB_DSCEMCR_SET_MON_REQ_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga41bcefb7a702d9c5aa9760d35db2fe19">DCB_DSCEMCR_SET_MON_REQ_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga115ed5caa1730b2fec64374d96478ef7">DCB_DSCEMCR_SET_MON_REQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2dbb106158d8ef7096e8d2057432713d">DCB_DSCEMCR_SET_MON_PEND_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga140ba17094fbbdf3487a735a27d71792">DCB_DSCEMCR_SET_MON_PEND_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2dbb106158d8ef7096e8d2057432713d">DCB_DSCEMCR_SET_MON_PEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga44dd680a874d0f69f13ac329e962b975">DCB_DAUTHCTRL_UIDEN_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9e4c8ff0c0fc1fafb4bc599204a4d7a8">DCB_DAUTHCTRL_UIDEN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga44dd680a874d0f69f13ac329e962b975">DCB_DAUTHCTRL_UIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga58e33ef7746d392d40c9c8ff9184ae76">DCB_DAUTHCTRL_UIDAPEN_Pos</link>&#160;&#160;&#160;9U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5ad900519e02b792925dff3fa130a075">DCB_DAUTHCTRL_UIDAPEN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga58e33ef7746d392d40c9c8ff9184ae76">DCB_DAUTHCTRL_UIDAPEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2cba346b07273c6361cf386d0c1c1b1a">DCB_DAUTHCTRL_FSDMA_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabdb516d55384c338a9a7e4f1a3ad3c79">DCB_DAUTHCTRL_FSDMA_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2cba346b07273c6361cf386d0c1c1b1a">DCB_DAUTHCTRL_FSDMA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga83b0e2838273d29f387068ca53d76cc0">DIB_DAUTHSTATUS_SUNID_Pos</link>&#160;&#160;&#160;22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga53608ad9276d679d6a137006f2aedf3d">DIB_DAUTHSTATUS_SUNID_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga83b0e2838273d29f387068ca53d76cc0">DIB_DAUTHSTATUS_SUNID_Pos</link> )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga16c644f62579d704a91d5e9b0febb3e2">DIB_DAUTHSTATUS_SUID_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1829ec0c0a398bce99124f34402458c3">DIB_DAUTHSTATUS_SUID_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga16c644f62579d704a91d5e9b0febb3e2">DIB_DAUTHSTATUS_SUID_Pos</link> )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5487fd56796f02539ec2e892eae7fabf">DIB_DAUTHSTATUS_NSUNID_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafaf216de5a274b5519296d7417229aed">DIB_DAUTHSTATUS_NSUNID_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga5487fd56796f02539ec2e892eae7fabf">DIB_DAUTHSTATUS_NSUNID_Pos</link> )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4cda21673b6d2792ed3ce75c86f840a5">DIB_DAUTHSTATUS_NSUID_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafddbf6c227b1faece75845aa4c22f65e">DIB_DAUTHSTATUS_NSUID_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4cda21673b6d2792ed3ce75c86f840a5">DIB_DAUTHSTATUS_NSUID_Pos</link> )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga6018e92335752c794b43993337f7a18c">ICB_ACTLR_DISCRITAXIRUW_Pos</link>&#160;&#160;&#160;27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3227eda6df605aad32d74c1cc920828a">ICB_ACTLR_DISCRITAXIRUW_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga6018e92335752c794b43993337f7a18c">ICB_ACTLR_DISCRITAXIRUW_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac78f53956c13d346e6a5df556f0ef371">ICB_ACTLR_DISCRITAXIRUR_Pos</link>&#160;&#160;&#160;15U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8dfe79a5c12f38eca6502aa8461ba6d6">ICB_ACTLR_DISCRITAXIRUR_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac78f53956c13d346e6a5df556f0ef371">ICB_ACTLR_DISCRITAXIRUR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga29e778a33d4cc6ec4c54221100c4deff">ICB_ACTLR_EVENTBUSEN_Pos</link>&#160;&#160;&#160;14U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab4cce85b7131dd3d7a55cb10123a54f8">ICB_ACTLR_EVENTBUSEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga29e778a33d4cc6ec4c54221100c4deff">ICB_ACTLR_EVENTBUSEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga317e529dc33f7901df615f92b6b31f46">ICB_ACTLR_EVENTBUSEN_S_Pos</link>&#160;&#160;&#160;13U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1a01a7afad93eb88605942ba24732ed8">ICB_ACTLR_EVENTBUSEN_S_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga317e529dc33f7901df615f92b6b31f46">ICB_ACTLR_EVENTBUSEN_S_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga84a2a7ee11e0f8ec58448b52d6a077c6">ICB_ACTLR_DISITMATBFLUSH_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga984cd7a7fff92e5b0e9ffacb87db301e">ICB_ACTLR_DISITMATBFLUSH_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga84a2a7ee11e0f8ec58448b52d6a077c6">ICB_ACTLR_DISITMATBFLUSH_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa64ced54829edf1e44af73bbeb58f4a2">ICB_ACTLR_DISNWAMODE_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad617eb9ae86498fbf9d62cd8e97bc093">ICB_ACTLR_DISNWAMODE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa64ced54829edf1e44af73bbeb58f4a2">ICB_ACTLR_DISNWAMODE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gade7140dadc2543f791585d31beeeea11">ICB_ACTLR_FPEXCODIS_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac57fe270720b9f0da7cf7ee305ed1e63">ICB_ACTLR_FPEXCODIS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gade7140dadc2543f791585d31beeeea11">ICB_ACTLR_FPEXCODIS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafcb3edd868b2d820d5ba596fb3f43ca3">ICB_ICTR_INTLINESNUM_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gadcf0f0b51e01fcbd727dceb738908ff2">ICB_ICTR_INTLINESNUM_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gafcb3edd868b2d820d5ba596fb3f43ca3">ICB_ICTR_INTLINESNUM_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad5be819ea314d07a1a8a22dc6561f2e4">MEMSYSCTL_MSCR_CPWRDN_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga79edb7c4b9f707205cb186d67a75ae23">MEMSYSCTL_MSCR_CPWRDN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad5be819ea314d07a1a8a22dc6561f2e4">MEMSYSCTL_MSCR_CPWRDN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2dfd5544ea8358ca40cd0a55135b471e">MEMSYSCTL_MSCR_DCCLEAN_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga86f193a5f600606a6c8a64f7860069bc">MEMSYSCTL_MSCR_DCCLEAN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2dfd5544ea8358ca40cd0a55135b471e">MEMSYSCTL_MSCR_DCCLEAN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga139979e66cefc212dd436d82f720c0f4">MEMSYSCTL_MSCR_ICACTIVE_Pos</link>&#160;&#160;&#160;13U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga69b2fd0e1f9de304d9db5932e84ce8c1">MEMSYSCTL_MSCR_ICACTIVE_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga139979e66cefc212dd436d82f720c0f4">MEMSYSCTL_MSCR_ICACTIVE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga6cce2dcd61083c89d343db9935bd1598">MEMSYSCTL_MSCR_DCACTIVE_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4b6b82aa33b00ba0cbc7ab55f720f04b">MEMSYSCTL_MSCR_DCACTIVE_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga6cce2dcd61083c89d343db9935bd1598">MEMSYSCTL_MSCR_DCACTIVE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4c74be9e35d5efd5ecb27efa63a02923">MEMSYSCTL_MSCR_EVECCFAULT_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga719803c1c104cb7b0d37148e3c3d7175">MEMSYSCTL_MSCR_EVECCFAULT_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4c74be9e35d5efd5ecb27efa63a02923">MEMSYSCTL_MSCR_EVECCFAULT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga258a3bf8f2d06cea3705b07db03f976b">MEMSYSCTL_MSCR_FORCEWT_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaacfc5665a212cc43c70bc0c6b9322e81">MEMSYSCTL_MSCR_FORCEWT_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga258a3bf8f2d06cea3705b07db03f976b">MEMSYSCTL_MSCR_FORCEWT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabbdf1f89409c5d9b8c2ff4c2c5ce874e">MEMSYSCTL_MSCR_ECCEN_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga86e13b9cc0e3f4fc3971643d118c0373">MEMSYSCTL_MSCR_ECCEN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gabbdf1f89409c5d9b8c2ff4c2c5ce874e">MEMSYSCTL_MSCR_ECCEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4e2faf9b3871f7ff24c67743c92d3572">MEMSYSCTL_PFCR_ENABLE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga6ea490292987b35e18f2a8033d7e70c7">MEMSYSCTL_PFCR_ENABLE_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4e2faf9b3871f7ff24c67743c92d3572">MEMSYSCTL_PFCR_ENABLE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafc5a249edf213e88fb4d752f665fe25f">MEMSYSCTL_ITCMCR_SZ_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga04318bc807edf3cb9556e92fa482c84b">MEMSYSCTL_ITCMCR_SZ_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gafc5a249edf213e88fb4d752f665fe25f">MEMSYSCTL_ITCMCR_SZ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad32aae0739960aa88dca6fd9456854ab">MEMSYSCTL_ITCMCR_EN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafec8aafda75a967a2d3c5d58c4d46288">MEMSYSCTL_ITCMCR_EN_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad32aae0739960aa88dca6fd9456854ab">MEMSYSCTL_ITCMCR_EN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga65f1aaaeafff82a0a788c81ed17b3771">MEMSYSCTL_DTCMCR_SZ_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga05579276f0dcea7921b5ef11ac4929df">MEMSYSCTL_DTCMCR_SZ_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga65f1aaaeafff82a0a788c81ed17b3771">MEMSYSCTL_DTCMCR_SZ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac2488bb0c08165d6cdce03589647c4f6">MEMSYSCTL_DTCMCR_EN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga305e7e3a543923ed7282d9128c829394">MEMSYSCTL_DTCMCR_EN_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac2488bb0c08165d6cdce03589647c4f6">MEMSYSCTL_DTCMCR_EN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga867352187f2aaa0992cc3d60c86b8e51">MEMSYSCTL_PAHBCR_SZ_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gacbbc1e6e548e918a638ec1971e6b71dc">MEMSYSCTL_PAHBCR_SZ_Msk</link>&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga867352187f2aaa0992cc3d60c86b8e51">MEMSYSCTL_PAHBCR_SZ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1ecaa54f33f736bb4e93030db1c83e02">MEMSYSCTL_PAHBCR_EN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf8605c8523ca1b463cea7d488e147797">MEMSYSCTL_PAHBCR_EN_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1ecaa54f33f736bb4e93030db1c83e02">MEMSYSCTL_PAHBCR_EN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2a09789d77ee7c31bd138dc235c8550e">MEMSYSCTL_ITGU_CTRL_DEREN_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga182bb04e0960e78c056d51bef76f6cb7">MEMSYSCTL_ITGU_CTRL_DEREN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2a09789d77ee7c31bd138dc235c8550e">MEMSYSCTL_ITGU_CTRL_DEREN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab08d772bd6d2bdca22530cfc9201a7e6">MEMSYSCTL_ITGU_CTRL_DBFEN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga46eb340e945a408918a6e96775334256">MEMSYSCTL_ITGU_CTRL_DBFEN_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab08d772bd6d2bdca22530cfc9201a7e6">MEMSYSCTL_ITGU_CTRL_DBFEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0f491892f1eeda8c65a47d80081c3969">MEMSYSCTL_ITGU_CFG_PRESENT_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga54780fc16ebdd1d722b2377addcdb15c">MEMSYSCTL_ITGU_CFG_PRESENT_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0f491892f1eeda8c65a47d80081c3969">MEMSYSCTL_ITGU_CFG_PRESENT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga38fd7451023ebe46e401e9070cd87dfd">MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga05ced34cca684f6feb1b39a76e5c97f1">MEMSYSCTL_ITGU_CFG_NUMBLKS_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga38fd7451023ebe46e401e9070cd87dfd">MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4dd12ffd6ca5bb2b506566d62f8be5ed">MEMSYSCTL_ITGU_CFG_BLKSZ_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac37532e62cc50cce67baba7471a5348a">MEMSYSCTL_ITGU_CFG_BLKSZ_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4dd12ffd6ca5bb2b506566d62f8be5ed">MEMSYSCTL_ITGU_CFG_BLKSZ_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad889ab1ebe2e602d2e54a11e9731f7af">MEMSYSCTL_DTGU_CTRL_DEREN_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga33d0a0692dbb47783add11f26ab63169">MEMSYSCTL_DTGU_CTRL_DEREN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad889ab1ebe2e602d2e54a11e9731f7af">MEMSYSCTL_DTGU_CTRL_DEREN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gacf955e3b7a53648e58ae62cbb3b64fde">MEMSYSCTL_DTGU_CTRL_DBFEN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4a2b3156aae3b0ef67f7fd80bfe381df">MEMSYSCTL_DTGU_CTRL_DBFEN_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gacf955e3b7a53648e58ae62cbb3b64fde">MEMSYSCTL_DTGU_CTRL_DBFEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga20e3971de3c6166e4546533f73415c2a">MEMSYSCTL_DTGU_CFG_PRESENT_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gacadafe2f1de8514bbde517804c651359">MEMSYSCTL_DTGU_CFG_PRESENT_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga20e3971de3c6166e4546533f73415c2a">MEMSYSCTL_DTGU_CFG_PRESENT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae8ce419d8110d1970536ee8629f81379">MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5087414871190bb4533eccfed1d85b74">MEMSYSCTL_DTGU_CFG_NUMBLKS_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae8ce419d8110d1970536ee8629f81379">MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaeb41506d5e7363d5bfaebcbf777ba09b">MEMSYSCTL_DTGU_CFG_BLKSZ_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6b6427f5010217fd0c506693a8d62b5">MEMSYSCTL_DTGU_CFG_BLKSZ_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaeb41506d5e7363d5bfaebcbf777ba09b">MEMSYSCTL_DTGU_CFG_BLKSZ_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaaa2a6127f13eccaf67e2fbd93c87a539">PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac9351bfce6ac5a3aa5714c8f8fb52ac8">PWRMODCTL_CPDLPSTATE_RLPSTATE_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaaa2a6127f13eccaf67e2fbd93c87a539">PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab34a4844667438defcca4204314da917">PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga313251d3745f99ddb6e6d0e322462c38">PWRMODCTL_CPDLPSTATE_ELPSTATE_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab34a4844667438defcca4204314da917">PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9f5a40e807a5e97c59b708303ed4ad3b">PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga03132d38641251a0c1ec3a31353bd77d">PWRMODCTL_CPDLPSTATE_CLPSTATE_Msk</link>&#160;&#160;&#160;(0x3UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga9f5a40e807a5e97c59b708303ed4ad3b">PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga106aec0d201afa658ba9b333230a2f62">PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab46e82a703aa4929517c80932a8204b7">PWRMODCTL_DPDLPSTATE_DLPSTATE_Msk</link>&#160;&#160;&#160;(0x3UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga106aec0d201afa658ba9b333230a2f62">PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf098fbb35ea49879d2163eefb1927fdd">EWIC_EVENTSPR_EDBGREQ_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab7f2d44cd160d0aa34d2094999e443ff">EWIC_EVENTSPR_EDBGREQ_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf098fbb35ea49879d2163eefb1927fdd">EWIC_EVENTSPR_EDBGREQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3d7f778b9a4a202facb12e25da1de5be">EWIC_EVENTSPR_NMI_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3c174d740f4decb88fc4843782c72604">EWIC_EVENTSPR_NMI_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3d7f778b9a4a202facb12e25da1de5be">EWIC_EVENTSPR_NMI_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7c00f61ccc52e2cce1bd3aaa94ca9bca">EWIC_EVENTSPR_EVENT_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac5b6d21e8054c9ce54c8356e58cf9a52">EWIC_EVENTSPR_EVENT_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7c00f61ccc52e2cce1bd3aaa94ca9bca">EWIC_EVENTSPR_EVENT_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7c574ff89abed6c4e12250ff606a8c22">EWIC_EVENTMASKA_EDBGREQ_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9d2d846cf9735b1ce04fe05a86395a2b">EWIC_EVENTMASKA_EDBGREQ_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7c574ff89abed6c4e12250ff606a8c22">EWIC_EVENTMASKA_EDBGREQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad971878615fecb4829f205ac5e4bd61d">EWIC_EVENTMASKA_NMI_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga6b629506418eaba1265efbea8fb8c896">EWIC_EVENTMASKA_NMI_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad971878615fecb4829f205ac5e4bd61d">EWIC_EVENTMASKA_NMI_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae83675b31a946f55f5eef636471213f3">EWIC_EVENTMASKA_EVENT_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga30d86de6fafda25566d8acac7e4e34be">EWIC_EVENTMASKA_EVENT_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae83675b31a946f55f5eef636471213f3">EWIC_EVENTMASKA_EVENT_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gacc49d8f8dbcb8c40e8e925d0849d0fca">EWIC_EVENTMASK_IRQ_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0bb83e57c0da0167648b84edc30f71e1">EWIC_EVENTMASK_IRQ_Msk</link>&#160;&#160;&#160;(0xFFFFFFFFUL /*&lt;&lt; EWIC_EVENTMASKA_IRQ_Pos*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2a02d42c85dcd7157e36ffd1793af9b5">ERRBNK_IEBR0_SWDEF_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0f33619d11962794de941a1945a64171">ERRBNK_IEBR0_SWDEF_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2a02d42c85dcd7157e36ffd1793af9b5">ERRBNK_IEBR0_SWDEF_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaeaa49f865d866b34d7e7a484d36f3073">ERRBNK_IEBR0_BANK_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaeec701a537ef5da1d078a80694c3de42">ERRBNK_IEBR0_BANK_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaeaa49f865d866b34d7e7a484d36f3073">ERRBNK_IEBR0_BANK_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0a5d578c8fcb453fa9de3919f5d385f6">ERRBNK_IEBR0_LOCATION_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gacece89f5d2ce4c4e05680b994866c554">ERRBNK_IEBR0_LOCATION_Msk</link>&#160;&#160;&#160;(0x3FFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0a5d578c8fcb453fa9de3919f5d385f6">ERRBNK_IEBR0_LOCATION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga073d0a845eb34db4afa25a6dd50256a2">ERRBNK_IEBR0_LOCKED_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga16998136613470731279d999ca1f5e49">ERRBNK_IEBR0_LOCKED_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga073d0a845eb34db4afa25a6dd50256a2">ERRBNK_IEBR0_LOCKED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gadb563b42eac50dde50acacf10095e7cf">ERRBNK_IEBR0_VALID_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae6ad7309872abc9314ed984bc0089acb">ERRBNK_IEBR0_VALID_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; /*<link linkend="_group___c_m_s_i_s___s_c_b_1gadb563b42eac50dde50acacf10095e7cf">ERRBNK_IEBR0_VALID_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga14e57259fc0f58b3a4d7157f3c609b5f">ERRBNK_IEBR1_SWDEF_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga90332bfd1688a36fc00ec2d6dfe1a8ba">ERRBNK_IEBR1_SWDEF_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga14e57259fc0f58b3a4d7157f3c609b5f">ERRBNK_IEBR1_SWDEF_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8782ae848ab4a9639ce9afb01ed26c8e">ERRBNK_IEBR1_BANK_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5ab89fbe9e50ed36108b16c5f462e24e">ERRBNK_IEBR1_BANK_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8782ae848ab4a9639ce9afb01ed26c8e">ERRBNK_IEBR1_BANK_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga44d1e7d673d4a6725162030ec0f1ad05">ERRBNK_IEBR1_LOCATION_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga34f378993e3917dd1ce55c185a35c222">ERRBNK_IEBR1_LOCATION_Msk</link>&#160;&#160;&#160;(0x3FFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga44d1e7d673d4a6725162030ec0f1ad05">ERRBNK_IEBR1_LOCATION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5016a8de22df469192e1a10ef1aea59c">ERRBNK_IEBR1_LOCKED_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5d193b34210b47e66d1cccf8bb89d34f">ERRBNK_IEBR1_LOCKED_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga5016a8de22df469192e1a10ef1aea59c">ERRBNK_IEBR1_LOCKED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab9103686fbc687ebb0e80d06035428cf">ERRBNK_IEBR1_VALID_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gadc021a89dfee1a9b3065c97507d807e8">ERRBNK_IEBR1_VALID_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; /*<link linkend="_group___c_m_s_i_s___s_c_b_1gab9103686fbc687ebb0e80d06035428cf">ERRBNK_IEBR1_VALID_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad08c7048a704ccdddb890841b7ff5bd7">ERRBNK_DEBR0_SWDEF_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4dd4c27bce51c772cdc9e4765998cd12">ERRBNK_DEBR0_SWDEF_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad08c7048a704ccdddb890841b7ff5bd7">ERRBNK_DEBR0_SWDEF_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafe176d0d424e4e9622e1d404733a48c1">ERRBNK_DEBR0_TYPE_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga83f585715baa90f9fee835188f0dc155">ERRBNK_DEBR0_TYPE_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gafe176d0d424e4e9622e1d404733a48c1">ERRBNK_DEBR0_TYPE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9b9589c80b747a4237c77324606ec118">ERRBNK_DEBR0_BANK_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaee1954deb3ce8a754308bf5d73f21b6e">ERRBNK_DEBR0_BANK_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga9b9589c80b747a4237c77324606ec118">ERRBNK_DEBR0_BANK_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga907eaac2cb5b2a84c738dc87840504e4">ERRBNK_DEBR0_LOCATION_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa0d71541f25431c924c99b61bc9e148b">ERRBNK_DEBR0_LOCATION_Msk</link>&#160;&#160;&#160;(0x3FFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga907eaac2cb5b2a84c738dc87840504e4">ERRBNK_DEBR0_LOCATION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga399ae5039e61ed8f563e47bcb32cd984">ERRBNK_DEBR0_LOCKED_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga98de57d1ea7d347b6495694e9270b8da">ERRBNK_DEBR0_LOCKED_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga399ae5039e61ed8f563e47bcb32cd984">ERRBNK_DEBR0_LOCKED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga36a791dac4b66cc8606e88d27f73d9c3">ERRBNK_DEBR0_VALID_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab5f46f6dfc75fc3d610972ecd80b848a">ERRBNK_DEBR0_VALID_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; /*<link linkend="_group___c_m_s_i_s___s_c_b_1ga36a791dac4b66cc8606e88d27f73d9c3">ERRBNK_DEBR0_VALID_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac3956b7ff890d8c75f3f02c2750eab51">ERRBNK_DEBR1_SWDEF_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabec87b423b25f358c60b1f018a51b228">ERRBNK_DEBR1_SWDEF_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac3956b7ff890d8c75f3f02c2750eab51">ERRBNK_DEBR1_SWDEF_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga16e9967558e14181d7909128dbf1cda6">ERRBNK_DEBR1_TYPE_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa196cbeca060570fb384b103d27ecd0a">ERRBNK_DEBR1_TYPE_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga16e9967558e14181d7909128dbf1cda6">ERRBNK_DEBR1_TYPE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad1815158b13eed7e76a7ea4a008c0043">ERRBNK_DEBR1_BANK_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gadc1d26472c5b994169a734ef63e7a2e2">ERRBNK_DEBR1_BANK_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad1815158b13eed7e76a7ea4a008c0043">ERRBNK_DEBR1_BANK_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad7593b2b1c37aa3793201cf576224682">ERRBNK_DEBR1_LOCATION_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b843e210b244315fde2c11044ac2efa">ERRBNK_DEBR1_LOCATION_Msk</link>&#160;&#160;&#160;(0x3FFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad7593b2b1c37aa3793201cf576224682">ERRBNK_DEBR1_LOCATION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga14ec342ca40f6b2a5ecdc95a0c296f6f">ERRBNK_DEBR1_LOCKED_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5d58c75561d7addedd1b4eedd17e9978">ERRBNK_DEBR1_LOCKED_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga14ec342ca40f6b2a5ecdc95a0c296f6f">ERRBNK_DEBR1_LOCKED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabd23e5a68d23f0415a70253c2836e887">ERRBNK_DEBR1_VALID_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gade3451cfa57b130121e465fb5ff04cef">ERRBNK_DEBR1_VALID_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; /*<link linkend="_group___c_m_s_i_s___s_c_b_1gabd23e5a68d23f0415a70253c2836e887">ERRBNK_DEBR1_VALID_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa41d89f6f4c383e525df7f7d1c5c029d">ERRBNK_TEBR0_SWDEF_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2ed666c4fc20979a797871a4f1e12ba6">ERRBNK_TEBR0_SWDEF_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa41d89f6f4c383e525df7f7d1c5c029d">ERRBNK_TEBR0_SWDEF_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab7ccdc49857bb574c333bb26877c6a63">ERRBNK_TEBR0_POISON_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1b45e2cde3470ef70329bbc52d113fd9">ERRBNK_TEBR0_POISON_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab7ccdc49857bb574c333bb26877c6a63">ERRBNK_TEBR0_POISON_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafd2d2fa3f7cae8cf05927361df7b4eaf">ERRBNK_TEBR0_TYPE_Pos</link>&#160;&#160;&#160;27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0dece8f55702232a4b0ddf4218dc6b51">ERRBNK_TEBR0_TYPE_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gafd2d2fa3f7cae8cf05927361df7b4eaf">ERRBNK_TEBR0_TYPE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3cf4b6d8d2c6337906a1c3d8c4e732dc">ERRBNK_TEBR0_BANK_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad58e636502d5f7d7ded8f612c77b9c3c">ERRBNK_TEBR0_BANK_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3cf4b6d8d2c6337906a1c3d8c4e732dc">ERRBNK_TEBR0_BANK_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab0e4eaf6c4fb6ac5e6ba7faac6a8a476">ERRBNK_TEBR0_LOCATION_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga040a21cd3ab10370de0d3fb651539e27">ERRBNK_TEBR0_LOCATION_Msk</link>&#160;&#160;&#160;(0x3FFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab0e4eaf6c4fb6ac5e6ba7faac6a8a476">ERRBNK_TEBR0_LOCATION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4823c7e1770aa7d0ae06758043bd026a">ERRBNK_TEBR0_LOCKED_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac4234faf731f9ac8428ab0b41f88c51f">ERRBNK_TEBR0_LOCKED_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4823c7e1770aa7d0ae06758043bd026a">ERRBNK_TEBR0_LOCKED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9e30e5399c4c6622bc877389884e7ff4">ERRBNK_TEBR0_VALID_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaef9c8653a3f94e49ecce1d0446154297">ERRBNK_TEBR0_VALID_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; /*<link linkend="_group___c_m_s_i_s___s_c_b_1ga9e30e5399c4c6622bc877389884e7ff4">ERRBNK_TEBR0_VALID_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa79fbc05cf56d9944ec7122534d2451f">ERRBNK_TEBR1_SWDEF_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae2aa0c87f31b2b1e917226e06cc4df8d">ERRBNK_TEBR1_SWDEF_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa79fbc05cf56d9944ec7122534d2451f">ERRBNK_TEBR1_SWDEF_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2912e7257126aeb9bff32ea824c8040b">ERRBNK_TEBR1_POISON_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga23836ccc0ee921e1a5ff61f40ae65add">ERRBNK_TEBR1_POISON_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2912e7257126aeb9bff32ea824c8040b">ERRBNK_TEBR1_POISON_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0918466eb38c8f6a48865bf206d5ca32">ERRBNK_TEBR1_TYPE_Pos</link>&#160;&#160;&#160;27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga455a083e7d931a86269adb2a3727b8de">ERRBNK_TEBR1_TYPE_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0918466eb38c8f6a48865bf206d5ca32">ERRBNK_TEBR1_TYPE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf76b700aa80e7f780df7072db468ba11">ERRBNK_TEBR1_BANK_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf9b1bc9ab3aab722cc366e47c965f52a">ERRBNK_TEBR1_BANK_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf76b700aa80e7f780df7072db468ba11">ERRBNK_TEBR1_BANK_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga72082e9ed235f4177338c5e211f33bde">ERRBNK_TEBR1_LOCATION_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5fb5252e8325ca90e12d06592599b677">ERRBNK_TEBR1_LOCATION_Msk</link>&#160;&#160;&#160;(0x3FFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga72082e9ed235f4177338c5e211f33bde">ERRBNK_TEBR1_LOCATION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8fcc66ff900b8c3227ea474475a670d6">ERRBNK_TEBR1_LOCKED_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga01ac5751b5956f39d45bc4c1802c0bca">ERRBNK_TEBR1_LOCKED_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8fcc66ff900b8c3227ea474475a670d6">ERRBNK_TEBR1_LOCKED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf1a15db93ae93ba4605f9fd3bf61b702">ERRBNK_TEBR1_VALID_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad25c4eadbe5872c4fd956ae32223c36c">ERRBNK_TEBR1_VALID_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; /*<link linkend="_group___c_m_s_i_s___s_c_b_1gaf1a15db93ae93ba4605f9fd3bf61b702">ERRBNK_TEBR1_VALID_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga73adc86f1ee60e5b75d963361535ed24">TPI_ACPR_SWOSCALER_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga73da1dbfb935b27bfd5473d3b041fdb5">TPI_ACPR_SWOSCALER_Msk</link>&#160;&#160;&#160;(0xFFFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga73adc86f1ee60e5b75d963361535ed24">TPI_ACPR_SWOSCALER_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga6a211e3ff6b82eb558c06c05430d2fe2">TPI_FFCR_EnFmt_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga6ccffb3a003583db33e3630bac1c2783">TPI_FFCR_EnFmt_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; /*<link linkend="_group___c_m_s_i_s___s_c_b_1ga6a211e3ff6b82eb558c06c05430d2fe2">TPI_FFCR_EnFmt_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4235dcb941b49a9e8c1f7616dc210b38">TPI_PSCR_PSCount_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga017e1a8b42c9fb4c525d41bafaca9262">TPI_PSCR_PSCount_Msk</link>&#160;&#160;&#160;(0x1FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4235dcb941b49a9e8c1f7616dc210b38">TPI_PSCR_PSCount_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaca9783a5531fde10b57fb9817de37790">TPI_LSR_nTT_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaabd6c342674f066772c9d35448a301e1">TPI_LSR_nTT_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaca9783a5531fde10b57fb9817de37790">TPI_LSR_nTT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga641c06d830dac7e2ff9971d95f2432a0">TPI_LSR_SLK_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab91c42714b86fe5d2b022fc8e5f3d0e6">TPI_LSR_SLK_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga641c06d830dac7e2ff9971d95f2432a0">TPI_LSR_SLK_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga94c8185149817f81a6ca689f89d8193c">TPI_LSR_SLI_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gace974ad6e051759bafcfea1b8189c606">TPI_LSR_SLI_Msk</link>&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga94c8185149817f81a6ca689f89d8193c">TPI_LSR_SLI_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaca1d815a8a6a6c3f4a466a5bccca86b4">MPU_RLAR_PXN_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab31b0f2fa24e12ce7a64c7c81f5322a9">MPU_RLAR_PXN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaca1d815a8a6a6c3f4a466a5bccca86b4">MPU_RLAR_PXN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9282c187bb7c7e3f955636c5a0639c47">FPU_FPDSCR_FZ16_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga56de6e4ef0849a6206610d31febb1a93">FPU_FPDSCR_FZ16_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga9282c187bb7c7e3f955636c5a0639c47">FPU_FPDSCR_FZ16_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga842e484fa49ab1a99d8f3ff9bf4a4677">FPU_FPDSCR_LTPSIZE_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2b560e1f86d753f90b78e2794dae7650">FPU_FPDSCR_LTPSIZE_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga842e484fa49ab1a99d8f3ff9bf4a4677">FPU_FPDSCR_LTPSIZE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga247360c4a57e24aed05414d82b61680c">FPU_MVFR0_FPRound_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga722289c6fa4a28dbcd5b3abb29cc280c">FPU_MVFR0_FPRound_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga247360c4a57e24aed05414d82b61680c">FPU_MVFR0_FPRound_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7bc5461b9b64a3e825b15a3ae15b078d">FPU_MVFR0_FPSqrt_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga157024ef09ecc735285b63ce49e51115">FPU_MVFR0_FPSqrt_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7bc5461b9b64a3e825b15a3ae15b078d">FPU_MVFR0_FPSqrt_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac438ab10e9bd59d808dc53d731bd63cf">FPU_MVFR0_FPDivide_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa242bea2b0f8fa1bb6af3d73e2486feb">FPU_MVFR0_FPDivide_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac438ab10e9bd59d808dc53d731bd63cf">FPU_MVFR0_FPDivide_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4d2d47712d133345a8209425c7565b85">FPU_MVFR0_FPDP_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga252e67777339a86a87e401f5faf4931f">FPU_MVFR0_FPDP_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4d2d47712d133345a8209425c7565b85">FPU_MVFR0_FPDP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae0f4839c1064f2a368c30e197e2fabd7">FPU_MVFR0_FPSP_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafa21854cf4bc343f8be949c353ac87f2">FPU_MVFR0_FPSP_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae0f4839c1064f2a368c30e197e2fabd7">FPU_MVFR0_FPSP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga843737b56734d14bbf6cadbfe9497199">FPU_MVFR0_SIMDReg_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaaf4dcbad1945d48a399f28f75d1f1933">FPU_MVFR0_SIMDReg_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga843737b56734d14bbf6cadbfe9497199">FPU_MVFR0_SIMDReg_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga61ea5a229566b868aff940160b35bd30">FPU_MVFR1_FMAC_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga89bb6ea5ef65195e4f6481f729dae424">FPU_MVFR1_FMAC_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga61ea5a229566b868aff940160b35bd30">FPU_MVFR1_FMAC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf02fb0af7d3b3ccac4e06443c0c4ec21">FPU_MVFR1_FPHP_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1155cd1522413aee221b80ab2b762da5">FPU_MVFR1_FPHP_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf02fb0af7d3b3ccac4e06443c0c4ec21">FPU_MVFR1_FPHP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga356d6777cf4bc068aa1a9f79cb67e66f">FPU_MVFR1_FP16_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab033e935c4923030c541b2188050b338">FPU_MVFR1_FP16_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga356d6777cf4bc068aa1a9f79cb67e66f">FPU_MVFR1_FP16_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab9f1486ce024c699adc33fb1e764bc3b">FPU_MVFR1_MVE_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4b970cd91c425ab7d790ca299ab4b969">FPU_MVFR1_MVE_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab9f1486ce024c699adc33fb1e764bc3b">FPU_MVFR1_MVE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga01000f706f4624a56eaa4a92b94a70f3">FPU_MVFR1_FPDNaN_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga14f8084eeb7d805bb6215d6ca2f086a7">FPU_MVFR1_FPDNaN_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga01000f706f4624a56eaa4a92b94a70f3">FPU_MVFR1_FPDNaN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga04ee8591dc12d01ef3b2bf831341e0c8">FPU_MVFR1_FPFtZ_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga40240598e0a2dc7714d652ce495c9dab">FPU_MVFR1_FPFtZ_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga04ee8591dc12d01ef3b2bf831341e0c8">FPU_MVFR1_FPFtZ_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6498d32dbe23b8d95a12d2fbc0a65f8">CoreDebug_DHCSR_S_RESTART_ST_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabe3254d40aaa482987ff31584d2a3240">CoreDebug_DHCSR_S_RESTART_ST_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6498d32dbe23b8d95a12d2fbc0a65f8">CoreDebug_DHCSR_S_RESTART_ST_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga620b141720c475f5bde4138855c6ed83">CoreDebug_DHCSR_S_FPD_Pos</link>&#160;&#160;&#160;23U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae37ad624177fe2d3298fd32d528805aa">CoreDebug_DHCSR_S_FPD_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga620b141720c475f5bde4138855c6ed83">CoreDebug_DHCSR_S_FPD_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gacff001d7e8c9665a1dc91018f2505d3d">CoreDebug_DHCSR_S_SUIDE_Pos</link>&#160;&#160;&#160;22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad37656791dbb216ffb194995f28c412c">CoreDebug_DHCSR_S_SUIDE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gacff001d7e8c9665a1dc91018f2505d3d">CoreDebug_DHCSR_S_SUIDE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga59e228c682eec72e892b2ce018afe477">CoreDebug_DHCSR_S_NSUIDE_Pos</link>&#160;&#160;&#160;21U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabe0164afd9f6b8800fb7e05280e0ecda">CoreDebug_DHCSR_S_NSUIDE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga59e228c682eec72e892b2ce018afe477">CoreDebug_DHCSR_S_NSUIDE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga34b00f5a0109d236647be6609d6f04b3">CoreDebug_DHCSR_S_SDE_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga67f2b2b6729ab2db89f97bbe75224e9d">CoreDebug_DHCSR_S_SDE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga34b00f5a0109d236647be6609d6f04b3">CoreDebug_DHCSR_S_SDE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac414659dd5c8bd9c91ab94441ded720a">CoreDebug_DHCSR_C_PMOV_Pos</link>&#160;&#160;&#160;6U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga6c41fddb98d97a17f3e9020278a1aed1">CoreDebug_DHCSR_C_PMOV_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac414659dd5c8bd9c91ab94441ded720a">CoreDebug_DHCSR_C_PMOV_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1e2e3a310143f4663f1c415c03c3d535">CoreDebug_DSCEMCR_CLR_MON_REQ_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaea36b8cede2cc1184176eb20b7bd0f8d">CoreDebug_DSCEMCR_CLR_MON_REQ_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1e2e3a310143f4663f1c415c03c3d535">CoreDebug_DSCEMCR_CLR_MON_REQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2295235d9c595bd6f287728f4c395bbf">CoreDebug_DSCEMCR_CLR_MON_PEND_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gacfb17801664286ab627a094d5fb3da20">CoreDebug_DSCEMCR_CLR_MON_PEND_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2295235d9c595bd6f287728f4c395bbf">CoreDebug_DSCEMCR_CLR_MON_PEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga77f02a6d773fa2c6daafbbdd7df2d9d2">CoreDebug_DSCEMCR_SET_MON_REQ_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga73d8960abbd67eeda64f27a77ed7baf2">CoreDebug_DSCEMCR_SET_MON_REQ_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga77f02a6d773fa2c6daafbbdd7df2d9d2">CoreDebug_DSCEMCR_SET_MON_REQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga644ae3a13bcb9f2a80326bc5824f1b28">CoreDebug_DSCEMCR_SET_MON_PEND_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga575045239507b73f338bcbb959ac6904">CoreDebug_DSCEMCR_SET_MON_PEND_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga644ae3a13bcb9f2a80326bc5824f1b28">CoreDebug_DSCEMCR_SET_MON_PEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab9cb997565a842f5eb9365bd58d7cda2">CoreDebug_DAUTHCTRL_UIDEN_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7d84e1642469f5c20b7ef7fa76a4fe95">CoreDebug_DAUTHCTRL_UIDEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab9cb997565a842f5eb9365bd58d7cda2">CoreDebug_DAUTHCTRL_UIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga57a2ef70f6cc1e0903a8c3740512de46">CoreDebug_DAUTHCTRL_UIDAPEN_Pos</link>&#160;&#160;&#160;9U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad69e7195bbc5074466387d9c4d8bd529">CoreDebug_DAUTHCTRL_UIDAPEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga57a2ef70f6cc1e0903a8c3740512de46">CoreDebug_DAUTHCTRL_UIDAPEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2b4fde73cbbbb0adeb686dc20ff705de">CoreDebug_DAUTHCTRL_FSDMA_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab7f3f76af0236f8d3d3a090f50d4841a">CoreDebug_DAUTHCTRL_FSDMA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2b4fde73cbbbb0adeb686dc20ff705de">CoreDebug_DAUTHCTRL_FSDMA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf733a36e6b4717a604f7d77c05dfceb4">CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gadad0bf68d32cba49c1ea7534122c2752">CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf733a36e6b4717a604f7d77c05dfceb4">CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga866734a8e4bec2d6cf091e265c6c0f3d">CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaabb5d6c750c9ec50254134ece2111dcd">CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga866734a8e4bec2d6cf091e265c6c0f3d">CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3caef9790e4e2ccbfea77d55315ad59f">CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1570f149a0f89f70fc2644a5842cbcb4">CoreDebug_DAUTHCTRL_INTSPIDEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3caef9790e4e2ccbfea77d55315ad59f">CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga587610b7ac18292de47bf9d675b0b88c">CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa043fd13768d57be320c682ca1c9b234">CoreDebug_DAUTHCTRL_SPIDENSEL_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga587610b7ac18292de47bf9d675b0b88c">CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4be5d0f8af5d7d8ec04bde78ce18e10e">CoreDebug_DSCSR_CDS_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga083417245e1aa40e84a2b12433a15a6b">CoreDebug_DSCSR_CDS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4be5d0f8af5d7d8ec04bde78ce18e10e">CoreDebug_DSCSR_CDS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7450603163415ab4d4e4a7a767879eae">CoreDebug_DSCSR_SBRSEL_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaaffe28a24f05446e55ba3d75bb6f4cd0">CoreDebug_DSCSR_SBRSEL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7450603163415ab4d4e4a7a767879eae">CoreDebug_DSCSR_SBRSEL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3eb88e444b678057db1b59272eebb1ad">CoreDebug_DSCSR_SBRSELEN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5e5ed94cac1139165af161c008881805">CoreDebug_DSCSR_SBRSELEN_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3eb88e444b678057db1b59272eebb1ad">CoreDebug_DSCSR_SBRSELEN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5caaf3a251807a19a8d57c9edf9db213">DCB_DHCSR_S_FPD_Pos</link>&#160;&#160;&#160;23U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaeb3cd7834b1a45ed96444f8aca6999b3">DCB_DHCSR_S_FPD_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga5caaf3a251807a19a8d57c9edf9db213">DCB_DHCSR_S_FPD_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7e27acfe581e6ca1543c821eca7b895b">DCB_DHCSR_S_SUIDE_Pos</link>&#160;&#160;&#160;22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga00f55b0d5c8398952b593c7d4217cc0e">DCB_DHCSR_S_SUIDE_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7e27acfe581e6ca1543c821eca7b895b">DCB_DHCSR_S_SUIDE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga52e5b258e2a333013e80ff7ecfe6a433">DCB_DHCSR_S_NSUIDE_Pos</link>&#160;&#160;&#160;21U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8896b8f662cdeb41ab4f25484cc557bb">DCB_DHCSR_S_NSUIDE_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga52e5b258e2a333013e80ff7ecfe6a433">DCB_DHCSR_S_NSUIDE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3272140f76da948472b8e16cb73c58de">DCB_DHCSR_C_PMOV_Pos</link>&#160;&#160;&#160;6U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga630417f45666de7fa746aa0b7f2772d4">DCB_DHCSR_C_PMOV_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3272140f76da948472b8e16cb73c58de">DCB_DHCSR_C_PMOV_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3b168c2457e6390e250366fdd4ca805d">DCB_DSCEMCR_CLR_MON_REQ_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gacb697705a1019f706306658fe6edd868">DCB_DSCEMCR_CLR_MON_REQ_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3b168c2457e6390e250366fdd4ca805d">DCB_DSCEMCR_CLR_MON_REQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2fdf9c6fb385f7d7638609f6350b86c1">DCB_DSCEMCR_CLR_MON_PEND_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9e37504f208330d3ddcc64507877bf63">DCB_DSCEMCR_CLR_MON_PEND_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2fdf9c6fb385f7d7638609f6350b86c1">DCB_DSCEMCR_CLR_MON_PEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga115ed5caa1730b2fec64374d96478ef7">DCB_DSCEMCR_SET_MON_REQ_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga41bcefb7a702d9c5aa9760d35db2fe19">DCB_DSCEMCR_SET_MON_REQ_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga115ed5caa1730b2fec64374d96478ef7">DCB_DSCEMCR_SET_MON_REQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2dbb106158d8ef7096e8d2057432713d">DCB_DSCEMCR_SET_MON_PEND_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga140ba17094fbbdf3487a735a27d71792">DCB_DSCEMCR_SET_MON_PEND_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2dbb106158d8ef7096e8d2057432713d">DCB_DSCEMCR_SET_MON_PEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga44dd680a874d0f69f13ac329e962b975">DCB_DAUTHCTRL_UIDEN_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9e4c8ff0c0fc1fafb4bc599204a4d7a8">DCB_DAUTHCTRL_UIDEN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga44dd680a874d0f69f13ac329e962b975">DCB_DAUTHCTRL_UIDEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga58e33ef7746d392d40c9c8ff9184ae76">DCB_DAUTHCTRL_UIDAPEN_Pos</link>&#160;&#160;&#160;9U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5ad900519e02b792925dff3fa130a075">DCB_DAUTHCTRL_UIDAPEN_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga58e33ef7746d392d40c9c8ff9184ae76">DCB_DAUTHCTRL_UIDAPEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2cba346b07273c6361cf386d0c1c1b1a">DCB_DAUTHCTRL_FSDMA_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabdb516d55384c338a9a7e4f1a3ad3c79">DCB_DAUTHCTRL_FSDMA_Msk</link>&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2cba346b07273c6361cf386d0c1c1b1a">DCB_DAUTHCTRL_FSDMA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga83b0e2838273d29f387068ca53d76cc0">DIB_DAUTHSTATUS_SUNID_Pos</link>&#160;&#160;&#160;22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga53608ad9276d679d6a137006f2aedf3d">DIB_DAUTHSTATUS_SUNID_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga83b0e2838273d29f387068ca53d76cc0">DIB_DAUTHSTATUS_SUNID_Pos</link> )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga16c644f62579d704a91d5e9b0febb3e2">DIB_DAUTHSTATUS_SUID_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1829ec0c0a398bce99124f34402458c3">DIB_DAUTHSTATUS_SUID_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga16c644f62579d704a91d5e9b0febb3e2">DIB_DAUTHSTATUS_SUID_Pos</link> )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5487fd56796f02539ec2e892eae7fabf">DIB_DAUTHSTATUS_NSUNID_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafaf216de5a274b5519296d7417229aed">DIB_DAUTHSTATUS_NSUNID_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga5487fd56796f02539ec2e892eae7fabf">DIB_DAUTHSTATUS_NSUNID_Pos</link> )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4cda21673b6d2792ed3ce75c86f840a5">DIB_DAUTHSTATUS_NSUID_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafddbf6c227b1faece75845aa4c22f65e">DIB_DAUTHSTATUS_NSUID_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4cda21673b6d2792ed3ce75c86f840a5">DIB_DAUTHSTATUS_NSUID_Pos</link> )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga13ddfd4aa32c363b17a884d654f965ec">MEMSYSCTL_BASE</link>&#160;&#160;&#160;(0xE001E000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gacac843f21a47472fb0ca653a63a9fb6f">ERRBNK_BASE</link>&#160;&#160;&#160;(0xE001E100UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa025ed8ad96eb6fe9b49544f2416e8a4">PWRMODCTL_BASE</link>&#160;&#160;&#160;(0xE001E300UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7f86bb263a0cd3fc7f45c4128251d633">EWIC_BASE</link>&#160;&#160;&#160;(0xE001E400UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a76fe8ec2ce6cad19127f0408cbb620">PRCCFGINF_BASE</link>&#160;&#160;&#160;(0xE001E700UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0e14b8db93c316988141d7f379810aa0">ICB</link>&#160;&#160;&#160;((<link linkend="_struct_i_c_b___type">ICB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga87357d6b046d8bf05631e28e40fc1323">MEMSYSCTL</link>&#160;&#160;&#160;((<link linkend="_struct_mem_sys_ctl___type">MemSysCtl_Type</link> *)     <link linkend="_group___c_m_s_i_s___s_c_b_1ga13ddfd4aa32c363b17a884d654f965ec">MEMSYSCTL_BASE</link>   )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac365de2a06f4254709cefbf82947c5a3">ERRBNK</link>&#160;&#160;&#160;((<link linkend="_struct_err_bnk___type">ErrBnk_Type</link>    *)     <link linkend="_group___c_m_s_i_s___s_c_b_1gacac843f21a47472fb0ca653a63a9fb6f">ERRBNK_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf1384d75e3f81227c50a85eccd4286a7">PWRMODCTL</link>&#160;&#160;&#160;((<link linkend="_struct_pwr_mod_ctl___type">PwrModCtl_Type</link> *)     <link linkend="_group___c_m_s_i_s___s_c_b_1gaa025ed8ad96eb6fe9b49544f2416e8a4">PWRMODCTL_BASE</link>   )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab7288428f3edf8e44921c9b9558197d6">EWIC</link>&#160;&#160;&#160;((<link linkend="_struct_e_w_i_c___type">EWIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___s_c_b_1ga7f86bb263a0cd3fc7f45c4128251d633">EWIC_BASE</link>        )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga16eddad39fe4038df233f134fad4103e">PRCCFGINF</link>&#160;&#160;&#160;((<link linkend="_struct_prc_cfg_inf___type">PrcCfgInf_Type</link> *)     <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a76fe8ec2ce6cad19127f0408cbb620">PRCCFGINF_BASE</link>   )</para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86">SCB_CCR_STKALIGN_Pos</link>&#160;&#160;&#160;9U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga33cf22d3d46af158a03aad25ddea1bcb">SCB_CCR_STKALIGN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86">SCB_CCR_STKALIGN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86">SCB_CCR_STKALIGN_Pos</link>&#160;&#160;&#160;9U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga33cf22d3d46af158a03aad25ddea1bcb">SCB_CCR_STKALIGN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86">SCB_CCR_STKALIGN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86">SCB_CCR_STKALIGN_Pos</link>&#160;&#160;&#160;9U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga33cf22d3d46af158a03aad25ddea1bcb">SCB_CCR_STKALIGN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86">SCB_CCR_STKALIGN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0d483d9569cd9d1b46ec0d171b1f18d8">SCB_AIRCR_VECTRESET_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3006e31968bb9725e7b4ee0784d99f7f">SCB_AIRCR_VECTRESET_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0d483d9569cd9d1b46ec0d171b1f18d8">SCB_AIRCR_VECTRESET_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86">SCB_CCR_STKALIGN_Pos</link>&#160;&#160;&#160;9U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga33cf22d3d46af158a03aad25ddea1bcb">SCB_CCR_STKALIGN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86">SCB_CCR_STKALIGN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab4615f7deb07386350365b10240a3c83">SCB_CCR_NONBASETHRDENA_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafe0f6be81b35d72d0736a0a1e3b4fbb3">SCB_CCR_NONBASETHRDENA_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab4615f7deb07386350365b10240a3c83">SCB_CCR_NONBASETHRDENA_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0d483d9569cd9d1b46ec0d171b1f18d8">SCB_AIRCR_VECTRESET_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3006e31968bb9725e7b4ee0784d99f7f">SCB_AIRCR_VECTRESET_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0d483d9569cd9d1b46ec0d171b1f18d8">SCB_AIRCR_VECTRESET_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86">SCB_CCR_STKALIGN_Pos</link>&#160;&#160;&#160;9U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga33cf22d3d46af158a03aad25ddea1bcb">SCB_CCR_STKALIGN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86">SCB_CCR_STKALIGN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab4615f7deb07386350365b10240a3c83">SCB_CCR_NONBASETHRDENA_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafe0f6be81b35d72d0736a0a1e3b4fbb3">SCB_CCR_NONBASETHRDENA_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab4615f7deb07386350365b10240a3c83">SCB_CCR_NONBASETHRDENA_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0d483d9569cd9d1b46ec0d171b1f18d8">SCB_AIRCR_VECTRESET_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3006e31968bb9725e7b4ee0784d99f7f">SCB_AIRCR_VECTRESET_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0d483d9569cd9d1b46ec0d171b1f18d8">SCB_AIRCR_VECTRESET_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86">SCB_CCR_STKALIGN_Pos</link>&#160;&#160;&#160;9U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga33cf22d3d46af158a03aad25ddea1bcb">SCB_CCR_STKALIGN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86">SCB_CCR_STKALIGN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab4615f7deb07386350365b10240a3c83">SCB_CCR_NONBASETHRDENA_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafe0f6be81b35d72d0736a0a1e3b4fbb3">SCB_CCR_NONBASETHRDENA_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab4615f7deb07386350365b10240a3c83">SCB_CCR_NONBASETHRDENA_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86">SCB_CCR_STKALIGN_Pos</link>&#160;&#160;&#160;9U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga33cf22d3d46af158a03aad25ddea1bcb">SCB_CCR_STKALIGN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86">SCB_CCR_STKALIGN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad9720a44320c053883d03b883b955751">SCB_VTOR_TBLBASE_Pos</link>&#160;&#160;&#160;29U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga778dd0ba178466b2a8877a6b8aa345ee">SCB_VTOR_TBLBASE_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad9720a44320c053883d03b883b955751">SCB_VTOR_TBLBASE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0d483d9569cd9d1b46ec0d171b1f18d8">SCB_AIRCR_VECTRESET_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3006e31968bb9725e7b4ee0784d99f7f">SCB_AIRCR_VECTRESET_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0d483d9569cd9d1b46ec0d171b1f18d8">SCB_AIRCR_VECTRESET_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86">SCB_CCR_STKALIGN_Pos</link>&#160;&#160;&#160;9U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga33cf22d3d46af158a03aad25ddea1bcb">SCB_CCR_STKALIGN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86">SCB_CCR_STKALIGN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab4615f7deb07386350365b10240a3c83">SCB_CCR_NONBASETHRDENA_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafe0f6be81b35d72d0736a0a1e3b4fbb3">SCB_CCR_NONBASETHRDENA_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab4615f7deb07386350365b10240a3c83">SCB_CCR_NONBASETHRDENA_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa6fa2b10f756385433e08522d9e4632f">EXC_RETURN_HANDLER</link>&#160;&#160;&#160;(0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaea4703101b5e679f695e231f7ee72331">EXC_RETURN_THREAD_MSP</link>&#160;&#160;&#160;(0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9998daf0fbdf31dbc8f81cd604b58175">EXC_RETURN_THREAD_PSP</link>&#160;&#160;&#160;(0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd">MPU_RBAR_ADDR_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga33905dca89aa5b5bb9aa9518094b8b80">MPU_RBAR_ADDR_Msk</link>&#160;&#160;&#160;(0xFFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd">MPU_RBAR_ADDR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81">MPU_RBAR_VALID_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf7787465931ee4dbe5f51091f187e790">MPU_RBAR_VALID_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81">MPU_RBAR_VALID_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133">MPU_RBAR_REGION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac896033cb8ecfe045d9bada07c0311d7">MPU_RBAR_REGION_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133">MPU_RBAR_REGION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104">MPU_RASR_ATTRS_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac7cbca45f69ce6a8923fd6d775175b35">MPU_RASR_ATTRS_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104">MPU_RASR_ATTRS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b">MPU_RASR_XN_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4f8afc5cc7fca2ada211f8b09c76802e">MPU_RASR_XN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b">MPU_RASR_XN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7">MPU_RASR_AP_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga81da5e9383eca09414642d65fcbc14de">MPU_RASR_AP_Msk</link>&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7">MPU_RASR_AP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631">MPU_RASR_TEX_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga94f4b4a368986c1955b92743046a1f4e">MPU_RASR_TEX_Msk</link>&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631">MPU_RASR_TEX_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c">MPU_RASR_S_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga872c0922578c2e74304886579e9a2361">MPU_RASR_S_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c">MPU_RASR_S_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52">MPU_RASR_C_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf841f9bee5046fece4f513ecf707a3c1">MPU_RASR_C_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52">MPU_RASR_C_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5">MPU_RASR_B_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf97de2b86316d5b29931fc6f70b3cba1">MPU_RASR_B_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5">MPU_RASR_B_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf">MPU_RASR_SRD_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4046ede234a191e3a0efb9a3174bca05">MPU_RASR_SRD_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf">MPU_RASR_SRD_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710">MPU_RASR_SIZE_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga222e237e51f20d0e8a8c249295e77298">MPU_RASR_SIZE_Msk</link>&#160;&#160;&#160;(0x1FUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710">MPU_RASR_SIZE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd">MPU_RASR_ENABLE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6c4850fc33a5f13a42cf25dbce72646">MPU_RASR_ENABLE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd">MPU_RASR_ENABLE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa6fa2b10f756385433e08522d9e4632f">EXC_RETURN_HANDLER</link>&#160;&#160;&#160;(0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaea4703101b5e679f695e231f7ee72331">EXC_RETURN_THREAD_MSP</link>&#160;&#160;&#160;(0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9998daf0fbdf31dbc8f81cd604b58175">EXC_RETURN_THREAD_PSP</link>&#160;&#160;&#160;(0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa6fa2b10f756385433e08522d9e4632f">EXC_RETURN_HANDLER</link>&#160;&#160;&#160;(0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaea4703101b5e679f695e231f7ee72331">EXC_RETURN_THREAD_MSP</link>&#160;&#160;&#160;(0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9998daf0fbdf31dbc8f81cd604b58175">EXC_RETURN_THREAD_PSP</link>&#160;&#160;&#160;(0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa3e79f5ead4a32c0ea742b2a9ffc0cd">SCnSCB_ACTLR_DISMCYCINT_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a2818f0489ad10b6ea2964e899d4cbc">SCnSCB_ACTLR_DISMCYCINT_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa3e79f5ead4a32c0ea742b2a9ffc0cd">SCnSCB_ACTLR_DISMCYCINT_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd">MPU_RBAR_ADDR_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga33905dca89aa5b5bb9aa9518094b8b80">MPU_RBAR_ADDR_Msk</link>&#160;&#160;&#160;(0xFFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd">MPU_RBAR_ADDR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81">MPU_RBAR_VALID_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf7787465931ee4dbe5f51091f187e790">MPU_RBAR_VALID_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81">MPU_RBAR_VALID_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133">MPU_RBAR_REGION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac896033cb8ecfe045d9bada07c0311d7">MPU_RBAR_REGION_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133">MPU_RBAR_REGION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104">MPU_RASR_ATTRS_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac7cbca45f69ce6a8923fd6d775175b35">MPU_RASR_ATTRS_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104">MPU_RASR_ATTRS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b">MPU_RASR_XN_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4f8afc5cc7fca2ada211f8b09c76802e">MPU_RASR_XN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b">MPU_RASR_XN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7">MPU_RASR_AP_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga81da5e9383eca09414642d65fcbc14de">MPU_RASR_AP_Msk</link>&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7">MPU_RASR_AP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631">MPU_RASR_TEX_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga94f4b4a368986c1955b92743046a1f4e">MPU_RASR_TEX_Msk</link>&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631">MPU_RASR_TEX_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c">MPU_RASR_S_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga872c0922578c2e74304886579e9a2361">MPU_RASR_S_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c">MPU_RASR_S_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52">MPU_RASR_C_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf841f9bee5046fece4f513ecf707a3c1">MPU_RASR_C_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52">MPU_RASR_C_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5">MPU_RASR_B_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf97de2b86316d5b29931fc6f70b3cba1">MPU_RASR_B_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5">MPU_RASR_B_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf">MPU_RASR_SRD_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4046ede234a191e3a0efb9a3174bca05">MPU_RASR_SRD_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf">MPU_RASR_SRD_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710">MPU_RASR_SIZE_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga222e237e51f20d0e8a8c249295e77298">MPU_RASR_SIZE_Msk</link>&#160;&#160;&#160;(0x1FUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710">MPU_RASR_SIZE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd">MPU_RASR_ENABLE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6c4850fc33a5f13a42cf25dbce72646">MPU_RASR_ENABLE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd">MPU_RASR_ENABLE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa6fa2b10f756385433e08522d9e4632f">EXC_RETURN_HANDLER</link>&#160;&#160;&#160;(0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaea4703101b5e679f695e231f7ee72331">EXC_RETURN_THREAD_MSP</link>&#160;&#160;&#160;(0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9998daf0fbdf31dbc8f81cd604b58175">EXC_RETURN_THREAD_PSP</link>&#160;&#160;&#160;(0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */</para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1094e5655c0e9572ecd562fa4a7d5f21">SCB_ITCMCR_RETEN_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga6f7d14ca4c78b7fd64157d9f8110f188">SCB_ITCMCR_RETEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1094e5655c0e9572ecd562fa4a7d5f21">SCB_ITCMCR_RETEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga33901f7f35fe403c82a9641a0d35ae92">SCB_ITCMCR_RMW_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0e3b9b0855837e95e4b0fc6d36cd604b">SCB_ITCMCR_RMW_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga33901f7f35fe403c82a9641a0d35ae92">SCB_ITCMCR_RMW_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b72fb208ee772734e580911a8e522ce">SCB_DTCMCR_RETEN_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa69bbf5b17808383d88f23a424c1b62e">SCB_DTCMCR_RETEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b72fb208ee772734e580911a8e522ce">SCB_DTCMCR_RETEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga11c115ca21511be7e56e997a8bde567a">SCB_DTCMCR_RMW_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga79b099c3a4365b434aaf55ebbd534420">SCB_DTCMCR_RMW_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga11c115ca21511be7e56e997a8bde567a">SCB_DTCMCR_RMW_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0f5d024d0d233713c33c5ba1a936d8d2">SCB_AHBPCR_SZ_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9a22251ee32265508a9aa7bcff3e317a">SCB_AHBPCR_SZ_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0f5d024d0d233713c33c5ba1a936d8d2">SCB_AHBPCR_SZ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1048eb341b71c712a1a8aedf4eedffe0">SCB_AHBPCR_EN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga770da9a88e66adb62645f625b0a095cb">SCB_AHBPCR_EN_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1048eb341b71c712a1a8aedf4eedffe0">SCB_AHBPCR_EN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga76ce5adcbed2d2d8d425214a1e5d0579">SCB_CACR_ECCEN_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7456a0b93710e8b9fa2b94c946e96c5c">SCB_CACR_ECCEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga76ce5adcbed2d2d8d425214a1e5d0579">SCB_CACR_ECCEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga74163122214e13feadf27986a4f4ea3a">SCB_CACR_ECCDIS_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab8caa7ab6b6573c738a88895c3c4115e">SCB_CACR_ECCDIS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga74163122214e13feadf27986a4f4ea3a">SCB_CACR_ECCDIS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafda198ad429d0a5c865e75d42afa12a2">SCB_CACR_SIWT_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga00625442f92069da7604a420bafdbd23">SCB_CACR_SIWT_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gafda198ad429d0a5c865e75d42afa12a2">SCB_CACR_SIWT_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga47f55c7d1b161535caff50e7a35dc734">SCB_AHBSCR_INITCOUNT_Pos</link>&#160;&#160;&#160;11U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabb766ac9d99ea8272387b6946e80ce43">SCB_AHBSCR_INITCOUNT_Msk</link>&#160;&#160;&#160;(0x1FUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga47f55c7d1b161535caff50e7a35dc734">SCB_AHBSCR_INITCOUNT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabf98193e45e8bcb57caa28e8dc6df199">SCB_AHBSCR_TPRI_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab5303ca99ab56df4b6cd6298dc0e1c32">SCB_AHBSCR_TPRI_Msk</link>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gabf98193e45e8bcb57caa28e8dc6df199">SCB_AHBSCR_TPRI_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabfdcfa4029b1249d45a649ff37c04d65">SCB_AHBSCR_CTL_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab2aa81692dfec47f8b69a3f425ca1022">SCB_AHBSCR_CTL_Msk</link>&#160;&#160;&#160;(3UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gabfdcfa4029b1249d45a649ff37c04d65">SCB_AHBSCR_CTL_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad89888a5399f2a229270d6dc9a8eaa85">SCB_ABFSR_AXIMTYPE_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga91783597f0721644a1ab1919755bb6ee">SCB_ABFSR_AXIMTYPE_Msk</link>&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad89888a5399f2a229270d6dc9a8eaa85">SCB_ABFSR_AXIMTYPE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2d943581f93e2425e0a22a0d45b9f0a6">SCB_ABFSR_EPPB_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac7bbc98af76d3de2713a0eb0c6c2e613">SCB_ABFSR_EPPB_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2d943581f93e2425e0a22a0d45b9f0a6">SCB_ABFSR_EPPB_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga48c7a6de20e2823c0dc74d78c5ef7992">SCB_ABFSR_AXIM_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac24348e5ec8392f4a076c7ba690aae48">SCB_ABFSR_AXIM_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga48c7a6de20e2823c0dc74d78c5ef7992">SCB_ABFSR_AXIM_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5c97d4cc05972dc80963e74eb2332841">SCB_ABFSR_AHBP_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabfc67aa93bca5ddd4b0f0a47b372383e">SCB_ABFSR_AHBP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga5c97d4cc05972dc80963e74eb2332841">SCB_ABFSR_AHBP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga46e22bfb92f4344807714dfa987b7cf3">SCB_ABFSR_DTCM_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0f48b9b3b5e79c83383ff9506a75f423">SCB_ABFSR_DTCM_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga46e22bfb92f4344807714dfa987b7cf3">SCB_ABFSR_DTCM_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf7c22a977aed73cd51317c25286e81c6">SCB_ABFSR_ITCM_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa8cd31cf3adbe7445c733c0a0a4779da">SCB_ABFSR_ITCM_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf7c22a977aed73cd51317c25286e81c6">SCB_ABFSR_ITCM_Pos</link>*/)</para>
</listitem>
        </itemizedlist>
<section>
<title>Detailed Description</title>

<para>Type definitions for the System Control Block Registers. </para>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab7f3f76af0236f8d3d3a090f50d4841a"/><section>
    <title>CoreDebug_DAUTHCTRL_FSDMA_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_FSDMA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_FSDMA_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_FSDMA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2b4fde73cbbbb0adeb686dc20ff705de">CoreDebug_DAUTHCTRL_FSDMA_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000084">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: FSDMA, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000535">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: FSDMA, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000637">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: FSDMA, Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02757">2757</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab7f3f76af0236f8d3d3a090f50d4841a"/><section>
    <title>CoreDebug_DAUTHCTRL_FSDMA_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_FSDMA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_FSDMA_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_FSDMA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2b4fde73cbbbb0adeb686dc20ff705de">CoreDebug_DAUTHCTRL_FSDMA_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000535">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: FSDMA, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000637">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: FSDMA, Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03253">3253</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab7f3f76af0236f8d3d3a090f50d4841a"/><section>
    <title>CoreDebug_DAUTHCTRL_FSDMA_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_FSDMA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_FSDMA_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_FSDMA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2b4fde73cbbbb0adeb686dc20ff705de">CoreDebug_DAUTHCTRL_FSDMA_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000637">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: FSDMA, Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03158">3158</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2b4fde73cbbbb0adeb686dc20ff705de"/><section>
    <title>CoreDebug_DAUTHCTRL_FSDMA_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_FSDMA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_FSDMA_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_FSDMA_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000083">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: FSDMA, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000534">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: FSDMA, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000636">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: FSDMA, Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02756">2756</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2b4fde73cbbbb0adeb686dc20ff705de"/><section>
    <title>CoreDebug_DAUTHCTRL_FSDMA_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_FSDMA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_FSDMA_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_FSDMA_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000534">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: FSDMA, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000636">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: FSDMA, Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03252">3252</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2b4fde73cbbbb0adeb686dc20ff705de"/><section>
    <title>CoreDebug_DAUTHCTRL_FSDMA_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_FSDMA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_FSDMA_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_FSDMA_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000636">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: FSDMA, Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03157">3157</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1570f149a0f89f70fc2644a5842cbcb4"/><section>
    <title>CoreDebug_DAUTHCTRL_INTSPIDEN_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPIDEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3caef9790e4e2ccbfea77d55315ad59f">CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000090">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000144">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000220">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000283">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000362">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000438">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000541">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000643">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02766">2766</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1570f149a0f89f70fc2644a5842cbcb4"/><section>
    <title>CoreDebug_DAUTHCTRL_INTSPIDEN_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPIDEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3caef9790e4e2ccbfea77d55315ad59f">CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000144">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000220">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000283">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000362">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000438">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000541">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000643">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01064">1064</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1570f149a0f89f70fc2644a5842cbcb4"/><section>
    <title>CoreDebug_DAUTHCTRL_INTSPIDEN_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPIDEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3caef9790e4e2ccbfea77d55315ad59f">CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000220">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000283">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000362">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000438">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000541">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000643">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01842">1842</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1570f149a0f89f70fc2644a5842cbcb4"/><section>
    <title>CoreDebug_DAUTHCTRL_INTSPIDEN_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPIDEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3caef9790e4e2ccbfea77d55315ad59f">CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000283">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000362">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000438">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000541">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000643">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01139">1139</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1570f149a0f89f70fc2644a5842cbcb4"/><section>
    <title>CoreDebug_DAUTHCTRL_INTSPIDEN_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPIDEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3caef9790e4e2ccbfea77d55315ad59f">CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000362">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000438">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000541">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000643">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01917">1917</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1570f149a0f89f70fc2644a5842cbcb4"/><section>
    <title>CoreDebug_DAUTHCTRL_INTSPIDEN_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPIDEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3caef9790e4e2ccbfea77d55315ad59f">CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000438">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000541">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000643">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01917">1917</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1570f149a0f89f70fc2644a5842cbcb4"/><section>
    <title>CoreDebug_DAUTHCTRL_INTSPIDEN_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPIDEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3caef9790e4e2ccbfea77d55315ad59f">CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000541">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000643">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03262">3262</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1570f149a0f89f70fc2644a5842cbcb4"/><section>
    <title>CoreDebug_DAUTHCTRL_INTSPIDEN_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPIDEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3caef9790e4e2ccbfea77d55315ad59f">CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000643">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03167">3167</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3caef9790e4e2ccbfea77d55315ad59f"/><section>
    <title>CoreDebug_DAUTHCTRL_INTSPIDEN_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000089">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000143">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000219">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000282">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000361">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000437">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000540">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000642">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02765">2765</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3caef9790e4e2ccbfea77d55315ad59f"/><section>
    <title>CoreDebug_DAUTHCTRL_INTSPIDEN_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000143">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000219">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000282">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000361">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000437">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000540">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000642">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01063">1063</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3caef9790e4e2ccbfea77d55315ad59f"/><section>
    <title>CoreDebug_DAUTHCTRL_INTSPIDEN_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000219">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000282">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000361">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000437">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000540">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000642">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01841">1841</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3caef9790e4e2ccbfea77d55315ad59f"/><section>
    <title>CoreDebug_DAUTHCTRL_INTSPIDEN_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000282">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000361">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000437">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000540">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000642">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01138">1138</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3caef9790e4e2ccbfea77d55315ad59f"/><section>
    <title>CoreDebug_DAUTHCTRL_INTSPIDEN_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000361">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000437">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000540">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000642">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01916">1916</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3caef9790e4e2ccbfea77d55315ad59f"/><section>
    <title>CoreDebug_DAUTHCTRL_INTSPIDEN_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000437">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000540">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000642">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01916">1916</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3caef9790e4e2ccbfea77d55315ad59f"/><section>
    <title>CoreDebug_DAUTHCTRL_INTSPIDEN_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000540">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000642">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03261">3261</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3caef9790e4e2ccbfea77d55315ad59f"/><section>
    <title>CoreDebug_DAUTHCTRL_INTSPIDEN_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000642">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPIDEN Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03166">3166</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gadad0bf68d32cba49c1ea7534122c2752"/><section>
    <title>CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf733a36e6b4717a604f7d77c05dfceb4">CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000086">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000140">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000216">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000279">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000358">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000434">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000537">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000639">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02760">2760</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gadad0bf68d32cba49c1ea7534122c2752"/><section>
    <title>CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf733a36e6b4717a604f7d77c05dfceb4">CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000140">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000216">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000279">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000358">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000434">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000537">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000639">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01058">1058</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gadad0bf68d32cba49c1ea7534122c2752"/><section>
    <title>CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf733a36e6b4717a604f7d77c05dfceb4">CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000216">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000279">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000358">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000434">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000537">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000639">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01836">1836</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gadad0bf68d32cba49c1ea7534122c2752"/><section>
    <title>CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf733a36e6b4717a604f7d77c05dfceb4">CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000279">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000358">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000434">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000537">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000639">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01133">1133</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gadad0bf68d32cba49c1ea7534122c2752"/><section>
    <title>CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf733a36e6b4717a604f7d77c05dfceb4">CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000358">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000434">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000537">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000639">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01911">1911</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gadad0bf68d32cba49c1ea7534122c2752"/><section>
    <title>CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf733a36e6b4717a604f7d77c05dfceb4">CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000434">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000537">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000639">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01911">1911</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gadad0bf68d32cba49c1ea7534122c2752"/><section>
    <title>CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf733a36e6b4717a604f7d77c05dfceb4">CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000537">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000639">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03256">3256</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gadad0bf68d32cba49c1ea7534122c2752"/><section>
    <title>CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf733a36e6b4717a604f7d77c05dfceb4">CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000639">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03161">3161</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf733a36e6b4717a604f7d77c05dfceb4"/><section>
    <title>CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000085">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000139">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000215">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000278">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000357">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000433">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000536">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000638">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02759">2759</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf733a36e6b4717a604f7d77c05dfceb4"/><section>
    <title>CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000139">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000215">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000278">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000357">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000433">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000536">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000638">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01057">1057</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf733a36e6b4717a604f7d77c05dfceb4"/><section>
    <title>CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000215">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000278">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000357">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000433">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000536">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000638">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01835">1835</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf733a36e6b4717a604f7d77c05dfceb4"/><section>
    <title>CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000278">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000357">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000433">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000536">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000638">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01132">1132</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf733a36e6b4717a604f7d77c05dfceb4"/><section>
    <title>CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000357">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000433">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000536">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000638">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01910">1910</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf733a36e6b4717a604f7d77c05dfceb4"/><section>
    <title>CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000433">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000536">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000638">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01910">1910</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf733a36e6b4717a604f7d77c05dfceb4"/><section>
    <title>CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000536">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000638">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03255">3255</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf733a36e6b4717a604f7d77c05dfceb4"/><section>
    <title>CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000638">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: INTSPNIDEN, Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03160">3160</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa043fd13768d57be320c682ca1c9b234"/><section>
    <title>CoreDebug_DAUTHCTRL_SPIDENSEL_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPIDENSEL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_SPIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga587610b7ac18292de47bf9d675b0b88c">CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000092">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000146">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000222">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000285">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000364">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000440">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000543">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000645">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02769">2769</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa043fd13768d57be320c682ca1c9b234"/><section>
    <title>CoreDebug_DAUTHCTRL_SPIDENSEL_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPIDENSEL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_SPIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga587610b7ac18292de47bf9d675b0b88c">CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000146">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000222">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000285">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000364">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000440">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000543">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000645">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01067">1067</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa043fd13768d57be320c682ca1c9b234"/><section>
    <title>CoreDebug_DAUTHCTRL_SPIDENSEL_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPIDENSEL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_SPIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga587610b7ac18292de47bf9d675b0b88c">CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000222">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000285">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000364">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000440">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000543">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000645">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01845">1845</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa043fd13768d57be320c682ca1c9b234"/><section>
    <title>CoreDebug_DAUTHCTRL_SPIDENSEL_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPIDENSEL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_SPIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga587610b7ac18292de47bf9d675b0b88c">CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000285">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000364">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000440">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000543">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000645">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01142">1142</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa043fd13768d57be320c682ca1c9b234"/><section>
    <title>CoreDebug_DAUTHCTRL_SPIDENSEL_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPIDENSEL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_SPIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga587610b7ac18292de47bf9d675b0b88c">CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000364">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000440">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000543">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000645">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01920">1920</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa043fd13768d57be320c682ca1c9b234"/><section>
    <title>CoreDebug_DAUTHCTRL_SPIDENSEL_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPIDENSEL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_SPIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga587610b7ac18292de47bf9d675b0b88c">CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000440">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000543">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000645">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01920">1920</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa043fd13768d57be320c682ca1c9b234"/><section>
    <title>CoreDebug_DAUTHCTRL_SPIDENSEL_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPIDENSEL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_SPIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga587610b7ac18292de47bf9d675b0b88c">CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000543">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000645">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03265">3265</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa043fd13768d57be320c682ca1c9b234"/><section>
    <title>CoreDebug_DAUTHCTRL_SPIDENSEL_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPIDENSEL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_SPIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga587610b7ac18292de47bf9d675b0b88c">CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</link>*/)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000645">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03170">3170</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga587610b7ac18292de47bf9d675b0b88c"/><section>
    <title>CoreDebug_DAUTHCTRL_SPIDENSEL_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000091">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000145">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000221">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000284">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000363">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000439">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000542">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000644">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02768">2768</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga587610b7ac18292de47bf9d675b0b88c"/><section>
    <title>CoreDebug_DAUTHCTRL_SPIDENSEL_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000145">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000221">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000284">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000363">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000439">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000542">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000644">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01066">1066</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga587610b7ac18292de47bf9d675b0b88c"/><section>
    <title>CoreDebug_DAUTHCTRL_SPIDENSEL_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000221">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000284">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000363">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000439">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000542">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000644">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01844">1844</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga587610b7ac18292de47bf9d675b0b88c"/><section>
    <title>CoreDebug_DAUTHCTRL_SPIDENSEL_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000284">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000363">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000439">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000542">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000644">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01141">1141</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga587610b7ac18292de47bf9d675b0b88c"/><section>
    <title>CoreDebug_DAUTHCTRL_SPIDENSEL_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000363">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000439">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000542">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000644">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01919">1919</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga587610b7ac18292de47bf9d675b0b88c"/><section>
    <title>CoreDebug_DAUTHCTRL_SPIDENSEL_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000439">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000542">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000644">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01919">1919</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga587610b7ac18292de47bf9d675b0b88c"/><section>
    <title>CoreDebug_DAUTHCTRL_SPIDENSEL_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000542">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000644">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03264">3264</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga587610b7ac18292de47bf9d675b0b88c"/><section>
    <title>CoreDebug_DAUTHCTRL_SPIDENSEL_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_SPIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000644">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPIDENSEL Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03169">3169</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaabb5d6c750c9ec50254134ece2111dcd"/><section>
    <title>CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga866734a8e4bec2d6cf091e265c6c0f3d">CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000088">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000142">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000218">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000281">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000360">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000436">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000539">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000641">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02763">2763</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaabb5d6c750c9ec50254134ece2111dcd"/><section>
    <title>CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga866734a8e4bec2d6cf091e265c6c0f3d">CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000142">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000218">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000281">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000360">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000436">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000539">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000641">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01061">1061</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaabb5d6c750c9ec50254134ece2111dcd"/><section>
    <title>CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga866734a8e4bec2d6cf091e265c6c0f3d">CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000218">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000281">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000360">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000436">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000539">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000641">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01839">1839</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaabb5d6c750c9ec50254134ece2111dcd"/><section>
    <title>CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga866734a8e4bec2d6cf091e265c6c0f3d">CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000281">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000360">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000436">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000539">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000641">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01136">1136</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaabb5d6c750c9ec50254134ece2111dcd"/><section>
    <title>CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga866734a8e4bec2d6cf091e265c6c0f3d">CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000360">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000436">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000539">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000641">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01914">1914</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaabb5d6c750c9ec50254134ece2111dcd"/><section>
    <title>CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga866734a8e4bec2d6cf091e265c6c0f3d">CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000436">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000539">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000641">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01914">1914</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaabb5d6c750c9ec50254134ece2111dcd"/><section>
    <title>CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga866734a8e4bec2d6cf091e265c6c0f3d">CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000539">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000641">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03259">3259</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaabb5d6c750c9ec50254134ece2111dcd"/><section>
    <title>CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga866734a8e4bec2d6cf091e265c6c0f3d">CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000641">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03164">3164</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga866734a8e4bec2d6cf091e265c6c0f3d"/><section>
    <title>CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000087">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000141">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000217">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000280">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000359">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000435">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000538">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000640">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02762">2762</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga866734a8e4bec2d6cf091e265c6c0f3d"/><section>
    <title>CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000141">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000217">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000280">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000359">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000435">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000538">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000640">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01060">1060</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga866734a8e4bec2d6cf091e265c6c0f3d"/><section>
    <title>CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000217">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000280">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000359">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000435">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000538">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000640">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01838">1838</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga866734a8e4bec2d6cf091e265c6c0f3d"/><section>
    <title>CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000280">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000359">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000435">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000538">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000640">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01135">1135</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga866734a8e4bec2d6cf091e265c6c0f3d"/><section>
    <title>CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000359">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000435">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000538">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000640">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01913">1913</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga866734a8e4bec2d6cf091e265c6c0f3d"/><section>
    <title>CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000435">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000538">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000640">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01913">1913</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga866734a8e4bec2d6cf091e265c6c0f3d"/><section>
    <title>CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000538">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000640">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03258">3258</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga866734a8e4bec2d6cf091e265c6c0f3d"/><section>
    <title>CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000640">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: SPNIDENSEL Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03163">3163</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad69e7195bbc5074466387d9c4d8bd529"/><section>
    <title>CoreDebug_DAUTHCTRL_UIDAPEN_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_UIDAPEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_UIDAPEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_UIDAPEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga57a2ef70f6cc1e0903a8c3740512de46">CoreDebug_DAUTHCTRL_UIDAPEN_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000082">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: UIDAPEN, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000533">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: UIDAPEN, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000635">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: UIDAPEN, Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02754">2754</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad69e7195bbc5074466387d9c4d8bd529"/><section>
    <title>CoreDebug_DAUTHCTRL_UIDAPEN_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_UIDAPEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_UIDAPEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_UIDAPEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga57a2ef70f6cc1e0903a8c3740512de46">CoreDebug_DAUTHCTRL_UIDAPEN_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000533">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: UIDAPEN, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000635">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: UIDAPEN, Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03250">3250</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad69e7195bbc5074466387d9c4d8bd529"/><section>
    <title>CoreDebug_DAUTHCTRL_UIDAPEN_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_UIDAPEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_UIDAPEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_UIDAPEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga57a2ef70f6cc1e0903a8c3740512de46">CoreDebug_DAUTHCTRL_UIDAPEN_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000635">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: UIDAPEN, Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03155">3155</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga57a2ef70f6cc1e0903a8c3740512de46"/><section>
    <title>CoreDebug_DAUTHCTRL_UIDAPEN_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_UIDAPEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_UIDAPEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_UIDAPEN_Pos&#160;&#160;&#160;9U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000081">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: UIDAPEN, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000532">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: UIDAPEN, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000634">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: UIDAPEN, Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02753">2753</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga57a2ef70f6cc1e0903a8c3740512de46"/><section>
    <title>CoreDebug_DAUTHCTRL_UIDAPEN_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_UIDAPEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_UIDAPEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_UIDAPEN_Pos&#160;&#160;&#160;9U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000532">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: UIDAPEN, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000634">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: UIDAPEN, Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03249">3249</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga57a2ef70f6cc1e0903a8c3740512de46"/><section>
    <title>CoreDebug_DAUTHCTRL_UIDAPEN_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_UIDAPEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_UIDAPEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_UIDAPEN_Pos&#160;&#160;&#160;9U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000634">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: UIDAPEN, Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03154">3154</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7d84e1642469f5c20b7ef7fa76a4fe95"/><section>
    <title>CoreDebug_DAUTHCTRL_UIDEN_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_UIDEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_UIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_UIDEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab9cb997565a842f5eb9365bd58d7cda2">CoreDebug_DAUTHCTRL_UIDEN_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000080">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: UIDEN, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000531">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: UIDEN, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000633">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: UIDEN, Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02751">2751</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7d84e1642469f5c20b7ef7fa76a4fe95"/><section>
    <title>CoreDebug_DAUTHCTRL_UIDEN_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_UIDEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_UIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_UIDEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab9cb997565a842f5eb9365bd58d7cda2">CoreDebug_DAUTHCTRL_UIDEN_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000531">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: UIDEN, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000633">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: UIDEN, Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03247">3247</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7d84e1642469f5c20b7ef7fa76a4fe95"/><section>
    <title>CoreDebug_DAUTHCTRL_UIDEN_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_UIDEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_UIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_UIDEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab9cb997565a842f5eb9365bd58d7cda2">CoreDebug_DAUTHCTRL_UIDEN_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000633">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: UIDEN, Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03152">3152</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab9cb997565a842f5eb9365bd58d7cda2"/><section>
    <title>CoreDebug_DAUTHCTRL_UIDEN_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_UIDEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_UIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_UIDEN_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000079">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: UIDEN, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000530">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: UIDEN, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000632">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: UIDEN, Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02750">2750</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab9cb997565a842f5eb9365bd58d7cda2"/><section>
    <title>CoreDebug_DAUTHCTRL_UIDEN_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_UIDEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_UIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_UIDEN_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000530">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: UIDEN, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000632">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: UIDEN, Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03246">3246</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab9cb997565a842f5eb9365bd58d7cda2"/><section>
    <title>CoreDebug_DAUTHCTRL_UIDEN_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DAUTHCTRL_UIDEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DAUTHCTRL_UIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DAUTHCTRL_UIDEN_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000632">Deprecated</link> 
<para>CoreDebug DAUTHCTRL: UIDEN, Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03151">3151</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga6c41fddb98d97a17f3e9020278a1aed1"/><section>
    <title>CoreDebug_DHCSR_C_PMOV_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_PMOV_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_C_PMOV_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_PMOV_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac414659dd5c8bd9c91ab94441ded720a">CoreDebug_DHCSR_C_PMOV_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000030">Deprecated</link> 
<para>CoreDebug DHCSR: C_PMOV Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000481">Deprecated</link> 
<para>CoreDebug DHCSR: C_PMOV Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000583">Deprecated</link> 
<para>CoreDebug DHCSR: C_PMOV Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02672">2672</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga6c41fddb98d97a17f3e9020278a1aed1"/><section>
    <title>CoreDebug_DHCSR_C_PMOV_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_PMOV_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_C_PMOV_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_PMOV_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac414659dd5c8bd9c91ab94441ded720a">CoreDebug_DHCSR_C_PMOV_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000481">Deprecated</link> 
<para>CoreDebug DHCSR: C_PMOV Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000583">Deprecated</link> 
<para>CoreDebug DHCSR: C_PMOV Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03168">3168</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga6c41fddb98d97a17f3e9020278a1aed1"/><section>
    <title>CoreDebug_DHCSR_C_PMOV_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_PMOV_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_C_PMOV_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_PMOV_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac414659dd5c8bd9c91ab94441ded720a">CoreDebug_DHCSR_C_PMOV_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000583">Deprecated</link> 
<para>CoreDebug DHCSR: C_PMOV Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03073">3073</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac414659dd5c8bd9c91ab94441ded720a"/><section>
    <title>CoreDebug_DHCSR_C_PMOV_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_PMOV_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_C_PMOV_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_PMOV_Pos&#160;&#160;&#160;6U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000029">Deprecated</link> 
<para>CoreDebug DHCSR: C_PMOV Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000480">Deprecated</link> 
<para>CoreDebug DHCSR: C_PMOV Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000582">Deprecated</link> 
<para>CoreDebug DHCSR: C_PMOV Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02671">2671</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac414659dd5c8bd9c91ab94441ded720a"/><section>
    <title>CoreDebug_DHCSR_C_PMOV_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_PMOV_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_C_PMOV_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_PMOV_Pos&#160;&#160;&#160;6U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000480">Deprecated</link> 
<para>CoreDebug DHCSR: C_PMOV Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000582">Deprecated</link> 
<para>CoreDebug DHCSR: C_PMOV Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03167">3167</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac414659dd5c8bd9c91ab94441ded720a"/><section>
    <title>CoreDebug_DHCSR_C_PMOV_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_C_PMOV_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_C_PMOV_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_C_PMOV_Pos&#160;&#160;&#160;6U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000582">Deprecated</link> 
<para>CoreDebug DHCSR: C_PMOV Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03072">3072</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae37ad624177fe2d3298fd32d528805aa"/><section>
    <title>CoreDebug_DHCSR_S_FPD_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_FPD_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_FPD_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_FPD_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga620b141720c475f5bde4138855c6ed83">CoreDebug_DHCSR_S_FPD_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000014">Deprecated</link> 
<para>CoreDebug DHCSR: S_FPD Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000465">Deprecated</link> 
<para>CoreDebug DHCSR: S_FPD Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000567">Deprecated</link> 
<para>CoreDebug DHCSR: S_FPD Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02648">2648</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae37ad624177fe2d3298fd32d528805aa"/><section>
    <title>CoreDebug_DHCSR_S_FPD_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_FPD_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_FPD_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_FPD_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga620b141720c475f5bde4138855c6ed83">CoreDebug_DHCSR_S_FPD_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000465">Deprecated</link> 
<para>CoreDebug DHCSR: S_FPD Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000567">Deprecated</link> 
<para>CoreDebug DHCSR: S_FPD Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03144">3144</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae37ad624177fe2d3298fd32d528805aa"/><section>
    <title>CoreDebug_DHCSR_S_FPD_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_FPD_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_FPD_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_FPD_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga620b141720c475f5bde4138855c6ed83">CoreDebug_DHCSR_S_FPD_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000567">Deprecated</link> 
<para>CoreDebug DHCSR: S_FPD Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03049">3049</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga620b141720c475f5bde4138855c6ed83"/><section>
    <title>CoreDebug_DHCSR_S_FPD_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_FPD_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_FPD_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_FPD_Pos&#160;&#160;&#160;23U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000013">Deprecated</link> 
<para>CoreDebug DHCSR: S_FPD Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000464">Deprecated</link> 
<para>CoreDebug DHCSR: S_FPD Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000566">Deprecated</link> 
<para>CoreDebug DHCSR: S_FPD Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02647">2647</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga620b141720c475f5bde4138855c6ed83"/><section>
    <title>CoreDebug_DHCSR_S_FPD_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_FPD_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_FPD_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_FPD_Pos&#160;&#160;&#160;23U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000464">Deprecated</link> 
<para>CoreDebug DHCSR: S_FPD Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000566">Deprecated</link> 
<para>CoreDebug DHCSR: S_FPD Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03143">3143</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga620b141720c475f5bde4138855c6ed83"/><section>
    <title>CoreDebug_DHCSR_S_FPD_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_FPD_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_FPD_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_FPD_Pos&#160;&#160;&#160;23U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000566">Deprecated</link> 
<para>CoreDebug DHCSR: S_FPD Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03048">3048</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabe0164afd9f6b8800fb7e05280e0ecda"/><section>
    <title>CoreDebug_DHCSR_S_NSUIDE_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_NSUIDE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_NSUIDE_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_NSUIDE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga59e228c682eec72e892b2ce018afe477">CoreDebug_DHCSR_S_NSUIDE_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000018">Deprecated</link> 
<para>CoreDebug DHCSR: S_NSUIDE Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000469">Deprecated</link> 
<para>CoreDebug DHCSR: S_NSUIDE Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000571">Deprecated</link> 
<para>CoreDebug DHCSR: S_NSUIDE Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02654">2654</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabe0164afd9f6b8800fb7e05280e0ecda"/><section>
    <title>CoreDebug_DHCSR_S_NSUIDE_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_NSUIDE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_NSUIDE_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_NSUIDE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga59e228c682eec72e892b2ce018afe477">CoreDebug_DHCSR_S_NSUIDE_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000469">Deprecated</link> 
<para>CoreDebug DHCSR: S_NSUIDE Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000571">Deprecated</link> 
<para>CoreDebug DHCSR: S_NSUIDE Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03150">3150</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabe0164afd9f6b8800fb7e05280e0ecda"/><section>
    <title>CoreDebug_DHCSR_S_NSUIDE_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_NSUIDE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_NSUIDE_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_NSUIDE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga59e228c682eec72e892b2ce018afe477">CoreDebug_DHCSR_S_NSUIDE_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000571">Deprecated</link> 
<para>CoreDebug DHCSR: S_NSUIDE Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03055">3055</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga59e228c682eec72e892b2ce018afe477"/><section>
    <title>CoreDebug_DHCSR_S_NSUIDE_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_NSUIDE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_NSUIDE_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_NSUIDE_Pos&#160;&#160;&#160;21U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000017">Deprecated</link> 
<para>CoreDebug DHCSR: S_NSUIDE Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000468">Deprecated</link> 
<para>CoreDebug DHCSR: S_NSUIDE Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000570">Deprecated</link> 
<para>CoreDebug DHCSR: S_NSUIDE Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02653">2653</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga59e228c682eec72e892b2ce018afe477"/><section>
    <title>CoreDebug_DHCSR_S_NSUIDE_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_NSUIDE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_NSUIDE_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_NSUIDE_Pos&#160;&#160;&#160;21U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000468">Deprecated</link> 
<para>CoreDebug DHCSR: S_NSUIDE Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000570">Deprecated</link> 
<para>CoreDebug DHCSR: S_NSUIDE Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03149">3149</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga59e228c682eec72e892b2ce018afe477"/><section>
    <title>CoreDebug_DHCSR_S_NSUIDE_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_NSUIDE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_NSUIDE_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_NSUIDE_Pos&#160;&#160;&#160;21U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000570">Deprecated</link> 
<para>CoreDebug DHCSR: S_NSUIDE Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03054">3054</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabe3254d40aaa482987ff31584d2a3240"/><section>
    <title>CoreDebug_DHCSR_S_RESTART_ST_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESTART_ST_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_RESTART_ST_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESTART_ST_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6498d32dbe23b8d95a12d2fbc0a65f8">CoreDebug_DHCSR_S_RESTART_ST_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000008">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000108">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000162">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000247">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000304">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000380">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000459">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000561">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02639">2639</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabe3254d40aaa482987ff31584d2a3240"/><section>
    <title>CoreDebug_DHCSR_S_RESTART_ST_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESTART_ST_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_RESTART_ST_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESTART_ST_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6498d32dbe23b8d95a12d2fbc0a65f8">CoreDebug_DHCSR_S_RESTART_ST_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000108">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000162">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000247">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000304">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000380">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000459">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000561">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01007">1007</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabe3254d40aaa482987ff31584d2a3240"/><section>
    <title>CoreDebug_DHCSR_S_RESTART_ST_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESTART_ST_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_RESTART_ST_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESTART_ST_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6498d32dbe23b8d95a12d2fbc0a65f8">CoreDebug_DHCSR_S_RESTART_ST_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000162">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000247">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000304">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000380">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000459">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000561">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01752">1752</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabe3254d40aaa482987ff31584d2a3240"/><section>
    <title>CoreDebug_DHCSR_S_RESTART_ST_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESTART_ST_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_RESTART_ST_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESTART_ST_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6498d32dbe23b8d95a12d2fbc0a65f8">CoreDebug_DHCSR_S_RESTART_ST_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000247">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000304">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000380">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000459">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000561">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01082">1082</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabe3254d40aaa482987ff31584d2a3240"/><section>
    <title>CoreDebug_DHCSR_S_RESTART_ST_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESTART_ST_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_RESTART_ST_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESTART_ST_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6498d32dbe23b8d95a12d2fbc0a65f8">CoreDebug_DHCSR_S_RESTART_ST_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000304">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000380">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000459">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000561">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01827">1827</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabe3254d40aaa482987ff31584d2a3240"/><section>
    <title>CoreDebug_DHCSR_S_RESTART_ST_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESTART_ST_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_RESTART_ST_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESTART_ST_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6498d32dbe23b8d95a12d2fbc0a65f8">CoreDebug_DHCSR_S_RESTART_ST_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000380">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000459">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000561">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01827">1827</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabe3254d40aaa482987ff31584d2a3240"/><section>
    <title>CoreDebug_DHCSR_S_RESTART_ST_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESTART_ST_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_RESTART_ST_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESTART_ST_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6498d32dbe23b8d95a12d2fbc0a65f8">CoreDebug_DHCSR_S_RESTART_ST_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000459">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000561">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03135">3135</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabe3254d40aaa482987ff31584d2a3240"/><section>
    <title>CoreDebug_DHCSR_S_RESTART_ST_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESTART_ST_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_RESTART_ST_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESTART_ST_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6498d32dbe23b8d95a12d2fbc0a65f8">CoreDebug_DHCSR_S_RESTART_ST_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000561">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03040">3040</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf6498d32dbe23b8d95a12d2fbc0a65f8"/><section>
    <title>CoreDebug_DHCSR_S_RESTART_ST_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESTART_ST_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_RESTART_ST_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESTART_ST_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000007">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000107">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000161">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000246">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000303">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000379">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000458">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000560">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02638">2638</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf6498d32dbe23b8d95a12d2fbc0a65f8"/><section>
    <title>CoreDebug_DHCSR_S_RESTART_ST_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESTART_ST_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_RESTART_ST_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESTART_ST_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000107">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000161">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000246">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000303">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000379">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000458">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000560">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01006">1006</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf6498d32dbe23b8d95a12d2fbc0a65f8"/><section>
    <title>CoreDebug_DHCSR_S_RESTART_ST_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESTART_ST_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_RESTART_ST_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESTART_ST_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000161">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000246">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000303">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000379">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000458">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000560">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01751">1751</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf6498d32dbe23b8d95a12d2fbc0a65f8"/><section>
    <title>CoreDebug_DHCSR_S_RESTART_ST_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESTART_ST_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_RESTART_ST_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESTART_ST_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000246">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000303">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000379">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000458">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000560">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01081">1081</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf6498d32dbe23b8d95a12d2fbc0a65f8"/><section>
    <title>CoreDebug_DHCSR_S_RESTART_ST_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESTART_ST_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_RESTART_ST_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESTART_ST_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000303">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000379">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000458">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000560">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01826">1826</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf6498d32dbe23b8d95a12d2fbc0a65f8"/><section>
    <title>CoreDebug_DHCSR_S_RESTART_ST_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESTART_ST_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_RESTART_ST_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESTART_ST_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000379">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000458">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000560">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01826">1826</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf6498d32dbe23b8d95a12d2fbc0a65f8"/><section>
    <title>CoreDebug_DHCSR_S_RESTART_ST_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESTART_ST_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_RESTART_ST_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESTART_ST_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000458">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000560">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03134">3134</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf6498d32dbe23b8d95a12d2fbc0a65f8"/><section>
    <title>CoreDebug_DHCSR_S_RESTART_ST_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_RESTART_ST_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_RESTART_ST_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_RESTART_ST_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000560">Deprecated</link> 
<para>CoreDebug DHCSR: S_RESTART_ST Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03039">3039</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga67f2b2b6729ab2db89f97bbe75224e9d"/><section>
    <title>CoreDebug_DHCSR_S_SDE_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_SDE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_SDE_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_SDE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga34b00f5a0109d236647be6609d6f04b3">CoreDebug_DHCSR_S_SDE_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000020">Deprecated</link> 
<para>CoreDebug DHCSR: S_SDE Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000471">Deprecated</link> 
<para>CoreDebug DHCSR: S_SDE Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000573">Deprecated</link> 
<para>CoreDebug DHCSR: S_SDE Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02657">2657</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga67f2b2b6729ab2db89f97bbe75224e9d"/><section>
    <title>CoreDebug_DHCSR_S_SDE_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_SDE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_SDE_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_SDE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga34b00f5a0109d236647be6609d6f04b3">CoreDebug_DHCSR_S_SDE_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000471">Deprecated</link> 
<para>CoreDebug DHCSR: S_SDE Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000573">Deprecated</link> 
<para>CoreDebug DHCSR: S_SDE Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03153">3153</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga67f2b2b6729ab2db89f97bbe75224e9d"/><section>
    <title>CoreDebug_DHCSR_S_SDE_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_SDE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_SDE_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_SDE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga34b00f5a0109d236647be6609d6f04b3">CoreDebug_DHCSR_S_SDE_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000573">Deprecated</link> 
<para>CoreDebug DHCSR: S_SDE Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03058">3058</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga34b00f5a0109d236647be6609d6f04b3"/><section>
    <title>CoreDebug_DHCSR_S_SDE_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_SDE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_SDE_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_SDE_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000019">Deprecated</link> 
<para>CoreDebug DHCSR: S_SDE Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000470">Deprecated</link> 
<para>CoreDebug DHCSR: S_SDE Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000572">Deprecated</link> 
<para>CoreDebug DHCSR: S_SDE Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02656">2656</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga34b00f5a0109d236647be6609d6f04b3"/><section>
    <title>CoreDebug_DHCSR_S_SDE_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_SDE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_SDE_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_SDE_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000470">Deprecated</link> 
<para>CoreDebug DHCSR: S_SDE Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000572">Deprecated</link> 
<para>CoreDebug DHCSR: S_SDE Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03152">3152</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga34b00f5a0109d236647be6609d6f04b3"/><section>
    <title>CoreDebug_DHCSR_S_SDE_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_SDE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_SDE_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_SDE_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000572">Deprecated</link> 
<para>CoreDebug DHCSR: S_SDE Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03057">3057</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad37656791dbb216ffb194995f28c412c"/><section>
    <title>CoreDebug_DHCSR_S_SUIDE_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_SUIDE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_SUIDE_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_SUIDE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gacff001d7e8c9665a1dc91018f2505d3d">CoreDebug_DHCSR_S_SUIDE_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000016">Deprecated</link> 
<para>CoreDebug DHCSR: S_SUIDE Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000467">Deprecated</link> 
<para>CoreDebug DHCSR: S_SUIDE Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000569">Deprecated</link> 
<para>CoreDebug DHCSR: S_SUIDE Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02651">2651</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad37656791dbb216ffb194995f28c412c"/><section>
    <title>CoreDebug_DHCSR_S_SUIDE_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_SUIDE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_SUIDE_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_SUIDE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gacff001d7e8c9665a1dc91018f2505d3d">CoreDebug_DHCSR_S_SUIDE_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000467">Deprecated</link> 
<para>CoreDebug DHCSR: S_SUIDE Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000569">Deprecated</link> 
<para>CoreDebug DHCSR: S_SUIDE Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03147">3147</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad37656791dbb216ffb194995f28c412c"/><section>
    <title>CoreDebug_DHCSR_S_SUIDE_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_SUIDE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_SUIDE_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_SUIDE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gacff001d7e8c9665a1dc91018f2505d3d">CoreDebug_DHCSR_S_SUIDE_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000569">Deprecated</link> 
<para>CoreDebug DHCSR: S_SUIDE Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03052">3052</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gacff001d7e8c9665a1dc91018f2505d3d"/><section>
    <title>CoreDebug_DHCSR_S_SUIDE_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_SUIDE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_SUIDE_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_SUIDE_Pos&#160;&#160;&#160;22U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000015">Deprecated</link> 
<para>CoreDebug DHCSR: S_SUIDE Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000466">Deprecated</link> 
<para>CoreDebug DHCSR: S_SUIDE Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000568">Deprecated</link> 
<para>CoreDebug DHCSR: S_SUIDE Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02650">2650</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gacff001d7e8c9665a1dc91018f2505d3d"/><section>
    <title>CoreDebug_DHCSR_S_SUIDE_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_SUIDE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_SUIDE_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_SUIDE_Pos&#160;&#160;&#160;22U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000466">Deprecated</link> 
<para>CoreDebug DHCSR: S_SUIDE Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000568">Deprecated</link> 
<para>CoreDebug DHCSR: S_SUIDE Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03146">3146</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gacff001d7e8c9665a1dc91018f2505d3d"/><section>
    <title>CoreDebug_DHCSR_S_SUIDE_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DHCSR_S_SUIDE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DHCSR_S_SUIDE_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DHCSR_S_SUIDE_Pos&#160;&#160;&#160;22U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000568">Deprecated</link> 
<para>CoreDebug DHCSR: S_SUIDE Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03051">3051</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gacfb17801664286ab627a094d5fb3da20"/><section>
    <title>CoreDebug_DSCEMCR_CLR_MON_PEND_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCEMCR_CLR_MON_PEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCEMCR_CLR_MON_PEND_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCEMCR_CLR_MON_PEND_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2295235d9c595bd6f287728f4c395bbf">CoreDebug_DSCEMCR_CLR_MON_PEND_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000074">Deprecated</link> 
<para>CoreDebug DSCEMCR: CLR_MON_PEND, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000525">Deprecated</link> 
<para>CoreDebug DSCEMCR: CLR_MON_PEND, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000627">Deprecated</link> 
<para>CoreDebug DSCEMCR: CLR_MON_PEND, Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02741">2741</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gacfb17801664286ab627a094d5fb3da20"/><section>
    <title>CoreDebug_DSCEMCR_CLR_MON_PEND_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCEMCR_CLR_MON_PEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCEMCR_CLR_MON_PEND_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCEMCR_CLR_MON_PEND_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2295235d9c595bd6f287728f4c395bbf">CoreDebug_DSCEMCR_CLR_MON_PEND_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000525">Deprecated</link> 
<para>CoreDebug DSCEMCR: CLR_MON_PEND, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000627">Deprecated</link> 
<para>CoreDebug DSCEMCR: CLR_MON_PEND, Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03237">3237</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gacfb17801664286ab627a094d5fb3da20"/><section>
    <title>CoreDebug_DSCEMCR_CLR_MON_PEND_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCEMCR_CLR_MON_PEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCEMCR_CLR_MON_PEND_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCEMCR_CLR_MON_PEND_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2295235d9c595bd6f287728f4c395bbf">CoreDebug_DSCEMCR_CLR_MON_PEND_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000627">Deprecated</link> 
<para>CoreDebug DSCEMCR: CLR_MON_PEND, Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03142">3142</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2295235d9c595bd6f287728f4c395bbf"/><section>
    <title>CoreDebug_DSCEMCR_CLR_MON_PEND_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCEMCR_CLR_MON_PEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCEMCR_CLR_MON_PEND_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCEMCR_CLR_MON_PEND_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000073">Deprecated</link> 
<para>CoreDebug DSCEMCR: CLR_MON_PEND, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000524">Deprecated</link> 
<para>CoreDebug DSCEMCR: CLR_MON_PEND, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000626">Deprecated</link> 
<para>CoreDebug DSCEMCR: CLR_MON_PEND, Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02740">2740</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2295235d9c595bd6f287728f4c395bbf"/><section>
    <title>CoreDebug_DSCEMCR_CLR_MON_PEND_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCEMCR_CLR_MON_PEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCEMCR_CLR_MON_PEND_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCEMCR_CLR_MON_PEND_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000524">Deprecated</link> 
<para>CoreDebug DSCEMCR: CLR_MON_PEND, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000626">Deprecated</link> 
<para>CoreDebug DSCEMCR: CLR_MON_PEND, Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03236">3236</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2295235d9c595bd6f287728f4c395bbf"/><section>
    <title>CoreDebug_DSCEMCR_CLR_MON_PEND_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCEMCR_CLR_MON_PEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCEMCR_CLR_MON_PEND_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCEMCR_CLR_MON_PEND_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000626">Deprecated</link> 
<para>CoreDebug DSCEMCR: CLR_MON_PEND, Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03141">3141</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaea36b8cede2cc1184176eb20b7bd0f8d"/><section>
    <title>CoreDebug_DSCEMCR_CLR_MON_REQ_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCEMCR_CLR_MON_REQ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCEMCR_CLR_MON_REQ_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCEMCR_CLR_MON_REQ_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1e2e3a310143f4663f1c415c03c3d535">CoreDebug_DSCEMCR_CLR_MON_REQ_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000072">Deprecated</link> 
<para>CoreDebug DSCEMCR: CLR_MON_REQ, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000523">Deprecated</link> 
<para>CoreDebug DSCEMCR: CLR_MON_REQ, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000625">Deprecated</link> 
<para>CoreDebug DSCEMCR: CLR_MON_REQ, Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02738">2738</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaea36b8cede2cc1184176eb20b7bd0f8d"/><section>
    <title>CoreDebug_DSCEMCR_CLR_MON_REQ_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCEMCR_CLR_MON_REQ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCEMCR_CLR_MON_REQ_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCEMCR_CLR_MON_REQ_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1e2e3a310143f4663f1c415c03c3d535">CoreDebug_DSCEMCR_CLR_MON_REQ_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000523">Deprecated</link> 
<para>CoreDebug DSCEMCR: CLR_MON_REQ, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000625">Deprecated</link> 
<para>CoreDebug DSCEMCR: CLR_MON_REQ, Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03234">3234</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaea36b8cede2cc1184176eb20b7bd0f8d"/><section>
    <title>CoreDebug_DSCEMCR_CLR_MON_REQ_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCEMCR_CLR_MON_REQ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCEMCR_CLR_MON_REQ_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCEMCR_CLR_MON_REQ_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1e2e3a310143f4663f1c415c03c3d535">CoreDebug_DSCEMCR_CLR_MON_REQ_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000625">Deprecated</link> 
<para>CoreDebug DSCEMCR: CLR_MON_REQ, Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03139">3139</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1e2e3a310143f4663f1c415c03c3d535"/><section>
    <title>CoreDebug_DSCEMCR_CLR_MON_REQ_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCEMCR_CLR_MON_REQ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCEMCR_CLR_MON_REQ_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCEMCR_CLR_MON_REQ_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000071">Deprecated</link> 
<para>CoreDebug DSCEMCR: CLR_MON_REQ, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000522">Deprecated</link> 
<para>CoreDebug DSCEMCR: CLR_MON_REQ, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000624">Deprecated</link> 
<para>CoreDebug DSCEMCR: CLR_MON_REQ, Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02737">2737</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1e2e3a310143f4663f1c415c03c3d535"/><section>
    <title>CoreDebug_DSCEMCR_CLR_MON_REQ_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCEMCR_CLR_MON_REQ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCEMCR_CLR_MON_REQ_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCEMCR_CLR_MON_REQ_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000522">Deprecated</link> 
<para>CoreDebug DSCEMCR: CLR_MON_REQ, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000624">Deprecated</link> 
<para>CoreDebug DSCEMCR: CLR_MON_REQ, Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03233">3233</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1e2e3a310143f4663f1c415c03c3d535"/><section>
    <title>CoreDebug_DSCEMCR_CLR_MON_REQ_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCEMCR_CLR_MON_REQ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCEMCR_CLR_MON_REQ_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCEMCR_CLR_MON_REQ_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000624">Deprecated</link> 
<para>CoreDebug DSCEMCR: CLR_MON_REQ, Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03138">3138</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga575045239507b73f338bcbb959ac6904"/><section>
    <title>CoreDebug_DSCEMCR_SET_MON_PEND_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCEMCR_SET_MON_PEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCEMCR_SET_MON_PEND_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCEMCR_SET_MON_PEND_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga644ae3a13bcb9f2a80326bc5824f1b28">CoreDebug_DSCEMCR_SET_MON_PEND_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000078">Deprecated</link> 
<para>CoreDebug DSCEMCR: SET_MON_PEND, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000529">Deprecated</link> 
<para>CoreDebug DSCEMCR: SET_MON_PEND, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000631">Deprecated</link> 
<para>CoreDebug DSCEMCR: SET_MON_PEND, Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02747">2747</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga575045239507b73f338bcbb959ac6904"/><section>
    <title>CoreDebug_DSCEMCR_SET_MON_PEND_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCEMCR_SET_MON_PEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCEMCR_SET_MON_PEND_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCEMCR_SET_MON_PEND_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga644ae3a13bcb9f2a80326bc5824f1b28">CoreDebug_DSCEMCR_SET_MON_PEND_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000529">Deprecated</link> 
<para>CoreDebug DSCEMCR: SET_MON_PEND, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000631">Deprecated</link> 
<para>CoreDebug DSCEMCR: SET_MON_PEND, Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03243">3243</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga575045239507b73f338bcbb959ac6904"/><section>
    <title>CoreDebug_DSCEMCR_SET_MON_PEND_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCEMCR_SET_MON_PEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCEMCR_SET_MON_PEND_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCEMCR_SET_MON_PEND_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga644ae3a13bcb9f2a80326bc5824f1b28">CoreDebug_DSCEMCR_SET_MON_PEND_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000631">Deprecated</link> 
<para>CoreDebug DSCEMCR: SET_MON_PEND, Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03148">3148</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga644ae3a13bcb9f2a80326bc5824f1b28"/><section>
    <title>CoreDebug_DSCEMCR_SET_MON_PEND_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCEMCR_SET_MON_PEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCEMCR_SET_MON_PEND_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCEMCR_SET_MON_PEND_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000077">Deprecated</link> 
<para>CoreDebug DSCEMCR: SET_MON_PEND, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000528">Deprecated</link> 
<para>CoreDebug DSCEMCR: SET_MON_PEND, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000630">Deprecated</link> 
<para>CoreDebug DSCEMCR: SET_MON_PEND, Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02746">2746</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga644ae3a13bcb9f2a80326bc5824f1b28"/><section>
    <title>CoreDebug_DSCEMCR_SET_MON_PEND_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCEMCR_SET_MON_PEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCEMCR_SET_MON_PEND_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCEMCR_SET_MON_PEND_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000528">Deprecated</link> 
<para>CoreDebug DSCEMCR: SET_MON_PEND, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000630">Deprecated</link> 
<para>CoreDebug DSCEMCR: SET_MON_PEND, Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03242">3242</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga644ae3a13bcb9f2a80326bc5824f1b28"/><section>
    <title>CoreDebug_DSCEMCR_SET_MON_PEND_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCEMCR_SET_MON_PEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCEMCR_SET_MON_PEND_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCEMCR_SET_MON_PEND_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000630">Deprecated</link> 
<para>CoreDebug DSCEMCR: SET_MON_PEND, Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03147">3147</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga73d8960abbd67eeda64f27a77ed7baf2"/><section>
    <title>CoreDebug_DSCEMCR_SET_MON_REQ_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCEMCR_SET_MON_REQ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCEMCR_SET_MON_REQ_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCEMCR_SET_MON_REQ_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga77f02a6d773fa2c6daafbbdd7df2d9d2">CoreDebug_DSCEMCR_SET_MON_REQ_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000076">Deprecated</link> 
<para>CoreDebug DSCEMCR: SET_MON_REQ, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000527">Deprecated</link> 
<para>CoreDebug DSCEMCR: SET_MON_REQ, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000629">Deprecated</link> 
<para>CoreDebug DSCEMCR: SET_MON_REQ, Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02744">2744</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga73d8960abbd67eeda64f27a77ed7baf2"/><section>
    <title>CoreDebug_DSCEMCR_SET_MON_REQ_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCEMCR_SET_MON_REQ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCEMCR_SET_MON_REQ_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCEMCR_SET_MON_REQ_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga77f02a6d773fa2c6daafbbdd7df2d9d2">CoreDebug_DSCEMCR_SET_MON_REQ_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000527">Deprecated</link> 
<para>CoreDebug DSCEMCR: SET_MON_REQ, Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000629">Deprecated</link> 
<para>CoreDebug DSCEMCR: SET_MON_REQ, Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03240">3240</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga73d8960abbd67eeda64f27a77ed7baf2"/><section>
    <title>CoreDebug_DSCEMCR_SET_MON_REQ_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCEMCR_SET_MON_REQ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCEMCR_SET_MON_REQ_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCEMCR_SET_MON_REQ_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga77f02a6d773fa2c6daafbbdd7df2d9d2">CoreDebug_DSCEMCR_SET_MON_REQ_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000629">Deprecated</link> 
<para>CoreDebug DSCEMCR: SET_MON_REQ, Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03145">3145</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga77f02a6d773fa2c6daafbbdd7df2d9d2"/><section>
    <title>CoreDebug_DSCEMCR_SET_MON_REQ_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCEMCR_SET_MON_REQ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCEMCR_SET_MON_REQ_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCEMCR_SET_MON_REQ_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000075">Deprecated</link> 
<para>CoreDebug DSCEMCR: SET_MON_REQ, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000526">Deprecated</link> 
<para>CoreDebug DSCEMCR: SET_MON_REQ, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000628">Deprecated</link> 
<para>CoreDebug DSCEMCR: SET_MON_REQ, Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02743">2743</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga77f02a6d773fa2c6daafbbdd7df2d9d2"/><section>
    <title>CoreDebug_DSCEMCR_SET_MON_REQ_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCEMCR_SET_MON_REQ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCEMCR_SET_MON_REQ_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCEMCR_SET_MON_REQ_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000526">Deprecated</link> 
<para>CoreDebug DSCEMCR: SET_MON_REQ, Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000628">Deprecated</link> 
<para>CoreDebug DSCEMCR: SET_MON_REQ, Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03239">3239</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga77f02a6d773fa2c6daafbbdd7df2d9d2"/><section>
    <title>CoreDebug_DSCEMCR_SET_MON_REQ_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCEMCR_SET_MON_REQ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCEMCR_SET_MON_REQ_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCEMCR_SET_MON_REQ_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000628">Deprecated</link> 
<para>CoreDebug DSCEMCR: SET_MON_REQ, Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03144">3144</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga083417245e1aa40e84a2b12433a15a6b"/><section>
    <title>CoreDebug_DSCSR_CDS_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_CDS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_CDS_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_CDS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4be5d0f8af5d7d8ec04bde78ce18e10e">CoreDebug_DSCSR_CDS_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000094">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000148">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000224">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000287">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000366">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000442">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000545">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000647">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02773">2773</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga083417245e1aa40e84a2b12433a15a6b"/><section>
    <title>CoreDebug_DSCSR_CDS_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_CDS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_CDS_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_CDS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4be5d0f8af5d7d8ec04bde78ce18e10e">CoreDebug_DSCSR_CDS_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000148">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000224">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000287">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000366">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000442">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000545">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000647">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01071">1071</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga083417245e1aa40e84a2b12433a15a6b"/><section>
    <title>CoreDebug_DSCSR_CDS_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_CDS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_CDS_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_CDS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4be5d0f8af5d7d8ec04bde78ce18e10e">CoreDebug_DSCSR_CDS_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000224">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000287">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000366">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000442">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000545">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000647">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01849">1849</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga083417245e1aa40e84a2b12433a15a6b"/><section>
    <title>CoreDebug_DSCSR_CDS_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_CDS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_CDS_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_CDS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4be5d0f8af5d7d8ec04bde78ce18e10e">CoreDebug_DSCSR_CDS_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000287">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000366">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000442">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000545">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000647">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01146">1146</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga083417245e1aa40e84a2b12433a15a6b"/><section>
    <title>CoreDebug_DSCSR_CDS_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_CDS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_CDS_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_CDS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4be5d0f8af5d7d8ec04bde78ce18e10e">CoreDebug_DSCSR_CDS_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000366">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000442">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000545">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000647">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01924">1924</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga083417245e1aa40e84a2b12433a15a6b"/><section>
    <title>CoreDebug_DSCSR_CDS_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_CDS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_CDS_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_CDS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4be5d0f8af5d7d8ec04bde78ce18e10e">CoreDebug_DSCSR_CDS_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000442">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000545">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000647">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01924">1924</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga083417245e1aa40e84a2b12433a15a6b"/><section>
    <title>CoreDebug_DSCSR_CDS_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_CDS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_CDS_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_CDS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4be5d0f8af5d7d8ec04bde78ce18e10e">CoreDebug_DSCSR_CDS_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000545">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000647">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03269">3269</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga083417245e1aa40e84a2b12433a15a6b"/><section>
    <title>CoreDebug_DSCSR_CDS_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_CDS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_CDS_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_CDS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4be5d0f8af5d7d8ec04bde78ce18e10e">CoreDebug_DSCSR_CDS_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000647">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03174">3174</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4be5d0f8af5d7d8ec04bde78ce18e10e"/><section>
    <title>CoreDebug_DSCSR_CDS_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_CDS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_CDS_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_CDS_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000093">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000147">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000223">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000286">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000365">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000441">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000544">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000646">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02772">2772</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4be5d0f8af5d7d8ec04bde78ce18e10e"/><section>
    <title>CoreDebug_DSCSR_CDS_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_CDS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_CDS_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_CDS_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000147">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000223">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000286">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000365">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000441">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000544">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000646">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01070">1070</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4be5d0f8af5d7d8ec04bde78ce18e10e"/><section>
    <title>CoreDebug_DSCSR_CDS_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_CDS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_CDS_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_CDS_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000223">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000286">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000365">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000441">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000544">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000646">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01848">1848</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4be5d0f8af5d7d8ec04bde78ce18e10e"/><section>
    <title>CoreDebug_DSCSR_CDS_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_CDS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_CDS_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_CDS_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000286">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000365">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000441">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000544">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000646">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01145">1145</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4be5d0f8af5d7d8ec04bde78ce18e10e"/><section>
    <title>CoreDebug_DSCSR_CDS_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_CDS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_CDS_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_CDS_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000365">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000441">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000544">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000646">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01923">1923</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4be5d0f8af5d7d8ec04bde78ce18e10e"/><section>
    <title>CoreDebug_DSCSR_CDS_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_CDS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_CDS_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_CDS_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000441">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000544">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000646">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01923">1923</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4be5d0f8af5d7d8ec04bde78ce18e10e"/><section>
    <title>CoreDebug_DSCSR_CDS_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_CDS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_CDS_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_CDS_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000544">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000646">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03268">3268</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4be5d0f8af5d7d8ec04bde78ce18e10e"/><section>
    <title>CoreDebug_DSCSR_CDS_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_CDS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_CDS_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_CDS_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000646">Deprecated</link> 
<para>CoreDebug DSCSR: CDS Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03173">3173</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaaffe28a24f05446e55ba3d75bb6f4cd0"/><section>
    <title>CoreDebug_DSCSR_SBRSEL_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSEL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_SBRSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSEL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7450603163415ab4d4e4a7a767879eae">CoreDebug_DSCSR_SBRSEL_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000096">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000150">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000226">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000289">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000368">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000444">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000547">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000649">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02776">2776</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaaffe28a24f05446e55ba3d75bb6f4cd0"/><section>
    <title>CoreDebug_DSCSR_SBRSEL_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSEL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_SBRSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSEL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7450603163415ab4d4e4a7a767879eae">CoreDebug_DSCSR_SBRSEL_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000150">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000226">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000289">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000368">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000444">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000547">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000649">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01074">1074</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaaffe28a24f05446e55ba3d75bb6f4cd0"/><section>
    <title>CoreDebug_DSCSR_SBRSEL_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSEL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_SBRSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSEL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7450603163415ab4d4e4a7a767879eae">CoreDebug_DSCSR_SBRSEL_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000226">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000289">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000368">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000444">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000547">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000649">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01852">1852</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaaffe28a24f05446e55ba3d75bb6f4cd0"/><section>
    <title>CoreDebug_DSCSR_SBRSEL_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSEL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_SBRSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSEL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7450603163415ab4d4e4a7a767879eae">CoreDebug_DSCSR_SBRSEL_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000289">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000368">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000444">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000547">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000649">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01149">1149</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaaffe28a24f05446e55ba3d75bb6f4cd0"/><section>
    <title>CoreDebug_DSCSR_SBRSEL_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSEL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_SBRSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSEL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7450603163415ab4d4e4a7a767879eae">CoreDebug_DSCSR_SBRSEL_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000368">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000444">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000547">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000649">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01927">1927</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaaffe28a24f05446e55ba3d75bb6f4cd0"/><section>
    <title>CoreDebug_DSCSR_SBRSEL_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSEL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_SBRSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSEL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7450603163415ab4d4e4a7a767879eae">CoreDebug_DSCSR_SBRSEL_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000444">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000547">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000649">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01927">1927</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaaffe28a24f05446e55ba3d75bb6f4cd0"/><section>
    <title>CoreDebug_DSCSR_SBRSEL_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSEL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_SBRSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSEL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7450603163415ab4d4e4a7a767879eae">CoreDebug_DSCSR_SBRSEL_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000547">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000649">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03272">3272</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaaffe28a24f05446e55ba3d75bb6f4cd0"/><section>
    <title>CoreDebug_DSCSR_SBRSEL_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSEL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_SBRSEL_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSEL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7450603163415ab4d4e4a7a767879eae">CoreDebug_DSCSR_SBRSEL_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000649">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03177">3177</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7450603163415ab4d4e4a7a767879eae"/><section>
    <title>CoreDebug_DSCSR_SBRSEL_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSEL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_SBRSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSEL_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000095">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000149">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000225">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000288">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000367">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000443">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000546">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000648">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02775">2775</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7450603163415ab4d4e4a7a767879eae"/><section>
    <title>CoreDebug_DSCSR_SBRSEL_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSEL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_SBRSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSEL_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000149">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000225">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000288">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000367">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000443">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000546">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000648">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01073">1073</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7450603163415ab4d4e4a7a767879eae"/><section>
    <title>CoreDebug_DSCSR_SBRSEL_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSEL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_SBRSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSEL_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000225">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000288">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000367">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000443">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000546">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000648">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01851">1851</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7450603163415ab4d4e4a7a767879eae"/><section>
    <title>CoreDebug_DSCSR_SBRSEL_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSEL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_SBRSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSEL_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000288">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000367">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000443">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000546">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000648">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01148">1148</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7450603163415ab4d4e4a7a767879eae"/><section>
    <title>CoreDebug_DSCSR_SBRSEL_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSEL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_SBRSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSEL_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000367">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000443">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000546">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000648">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01926">1926</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7450603163415ab4d4e4a7a767879eae"/><section>
    <title>CoreDebug_DSCSR_SBRSEL_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSEL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_SBRSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSEL_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000443">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000546">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000648">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01926">1926</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7450603163415ab4d4e4a7a767879eae"/><section>
    <title>CoreDebug_DSCSR_SBRSEL_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSEL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_SBRSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSEL_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000546">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000648">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03271">3271</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7450603163415ab4d4e4a7a767879eae"/><section>
    <title>CoreDebug_DSCSR_SBRSEL_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSEL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_SBRSEL_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSEL_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000648">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSEL Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03176">3176</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5e5ed94cac1139165af161c008881805"/><section>
    <title>CoreDebug_DSCSR_SBRSELEN_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSELEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_SBRSELEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSELEN_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3eb88e444b678057db1b59272eebb1ad">CoreDebug_DSCSR_SBRSELEN_Pos</link>*/)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000098">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000152">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000228">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000291">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000370">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000446">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000549">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000651">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02779">2779</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5e5ed94cac1139165af161c008881805"/><section>
    <title>CoreDebug_DSCSR_SBRSELEN_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSELEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_SBRSELEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSELEN_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3eb88e444b678057db1b59272eebb1ad">CoreDebug_DSCSR_SBRSELEN_Pos</link>*/)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000152">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000228">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000291">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000370">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000446">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000549">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000651">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01077">1077</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5e5ed94cac1139165af161c008881805"/><section>
    <title>CoreDebug_DSCSR_SBRSELEN_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSELEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_SBRSELEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSELEN_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3eb88e444b678057db1b59272eebb1ad">CoreDebug_DSCSR_SBRSELEN_Pos</link>*/)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000228">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000291">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000370">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000446">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000549">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000651">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01855">1855</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5e5ed94cac1139165af161c008881805"/><section>
    <title>CoreDebug_DSCSR_SBRSELEN_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSELEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_SBRSELEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSELEN_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3eb88e444b678057db1b59272eebb1ad">CoreDebug_DSCSR_SBRSELEN_Pos</link>*/)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000291">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000370">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000446">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000549">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000651">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01152">1152</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5e5ed94cac1139165af161c008881805"/><section>
    <title>CoreDebug_DSCSR_SBRSELEN_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSELEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_SBRSELEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSELEN_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3eb88e444b678057db1b59272eebb1ad">CoreDebug_DSCSR_SBRSELEN_Pos</link>*/)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000370">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000446">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000549">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000651">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01930">1930</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5e5ed94cac1139165af161c008881805"/><section>
    <title>CoreDebug_DSCSR_SBRSELEN_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSELEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_SBRSELEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSELEN_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3eb88e444b678057db1b59272eebb1ad">CoreDebug_DSCSR_SBRSELEN_Pos</link>*/)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000446">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000549">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000651">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01930">1930</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5e5ed94cac1139165af161c008881805"/><section>
    <title>CoreDebug_DSCSR_SBRSELEN_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSELEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_SBRSELEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSELEN_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3eb88e444b678057db1b59272eebb1ad">CoreDebug_DSCSR_SBRSELEN_Pos</link>*/)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000549">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000651">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03275">3275</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5e5ed94cac1139165af161c008881805"/><section>
    <title>CoreDebug_DSCSR_SBRSELEN_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSELEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_SBRSELEN_Msk</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSELEN_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3eb88e444b678057db1b59272eebb1ad">CoreDebug_DSCSR_SBRSELEN_Pos</link>*/)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000651">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03180">3180</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3eb88e444b678057db1b59272eebb1ad"/><section>
    <title>CoreDebug_DSCSR_SBRSELEN_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSELEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_SBRSELEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSELEN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000097">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000151">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000227">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000290">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000369">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000445">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000548">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000650">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02778">2778</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3eb88e444b678057db1b59272eebb1ad"/><section>
    <title>CoreDebug_DSCSR_SBRSELEN_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSELEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_SBRSELEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSELEN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000151">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000227">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000290">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000369">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000445">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000548">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000650">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01076">1076</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3eb88e444b678057db1b59272eebb1ad"/><section>
    <title>CoreDebug_DSCSR_SBRSELEN_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSELEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_SBRSELEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSELEN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000227">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000290">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000369">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000445">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000548">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000650">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01854">1854</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3eb88e444b678057db1b59272eebb1ad"/><section>
    <title>CoreDebug_DSCSR_SBRSELEN_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSELEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_SBRSELEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSELEN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000290">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000369">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000445">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000548">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000650">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01151">1151</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3eb88e444b678057db1b59272eebb1ad"/><section>
    <title>CoreDebug_DSCSR_SBRSELEN_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSELEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_SBRSELEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSELEN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000369">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000445">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000548">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000650">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01929">1929</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3eb88e444b678057db1b59272eebb1ad"/><section>
    <title>CoreDebug_DSCSR_SBRSELEN_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSELEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_SBRSELEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSELEN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000445">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000548">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000650">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01929">1929</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3eb88e444b678057db1b59272eebb1ad"/><section>
    <title>CoreDebug_DSCSR_SBRSELEN_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSELEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_SBRSELEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSELEN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000548">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Position </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000650">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03274">3274</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3eb88e444b678057db1b59272eebb1ad"/><section>
    <title>CoreDebug_DSCSR_SBRSELEN_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>CoreDebug_DSCSR_SBRSELEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>CoreDebug_DSCSR_SBRSELEN_Pos</secondary></indexterm>
<para><computeroutput>#define CoreDebug_DSCSR_SBRSELEN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000650">Deprecated</link> 
<para>CoreDebug DSCSR: SBRSELEN Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03179">3179</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabdb516d55384c338a9a7e4f1a3ad3c79"/><section>
    <title>DCB_DAUTHCTRL_FSDMA_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_FSDMA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DAUTHCTRL_FSDMA_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_FSDMA_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2cba346b07273c6361cf386d0c1c1b1a">DCB_DAUTHCTRL_FSDMA_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Force Secure DebugMonitor Allowed Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02944">2944</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabdb516d55384c338a9a7e4f1a3ad3c79"/><section>
    <title>DCB_DAUTHCTRL_FSDMA_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_FSDMA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DAUTHCTRL_FSDMA_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_FSDMA_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2cba346b07273c6361cf386d0c1c1b1a">DCB_DAUTHCTRL_FSDMA_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Force Secure DebugMonitor Allowed Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03440">3440</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabdb516d55384c338a9a7e4f1a3ad3c79"/><section>
    <title>DCB_DAUTHCTRL_FSDMA_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_FSDMA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DAUTHCTRL_FSDMA_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_FSDMA_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2cba346b07273c6361cf386d0c1c1b1a">DCB_DAUTHCTRL_FSDMA_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Force Secure DebugMonitor Allowed Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03345">3345</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2cba346b07273c6361cf386d0c1c1b1a"/><section>
    <title>DCB_DAUTHCTRL_FSDMA_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_FSDMA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DAUTHCTRL_FSDMA_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_FSDMA_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>DCB DAUTHCTRL: Force Secure DebugMonitor Allowed Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02943">2943</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2cba346b07273c6361cf386d0c1c1b1a"/><section>
    <title>DCB_DAUTHCTRL_FSDMA_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_FSDMA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DAUTHCTRL_FSDMA_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_FSDMA_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>DCB DAUTHCTRL: Force Secure DebugMonitor Allowed Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03439">3439</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2cba346b07273c6361cf386d0c1c1b1a"/><section>
    <title>DCB_DAUTHCTRL_FSDMA_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_FSDMA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DAUTHCTRL_FSDMA_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_FSDMA_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>DCB DAUTHCTRL: Force Secure DebugMonitor Allowed Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03344">3344</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5ad900519e02b792925dff3fa130a075"/><section>
    <title>DCB_DAUTHCTRL_UIDAPEN_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_UIDAPEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DAUTHCTRL_UIDAPEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_UIDAPEN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga58e33ef7746d392d40c9c8ff9184ae76">DCB_DAUTHCTRL_UIDAPEN_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Unprivileged Invasive DAP Access Enable Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02941">2941</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5ad900519e02b792925dff3fa130a075"/><section>
    <title>DCB_DAUTHCTRL_UIDAPEN_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_UIDAPEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DAUTHCTRL_UIDAPEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_UIDAPEN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga58e33ef7746d392d40c9c8ff9184ae76">DCB_DAUTHCTRL_UIDAPEN_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Unprivileged Invasive DAP Access Enable Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03437">3437</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5ad900519e02b792925dff3fa130a075"/><section>
    <title>DCB_DAUTHCTRL_UIDAPEN_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_UIDAPEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DAUTHCTRL_UIDAPEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_UIDAPEN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga58e33ef7746d392d40c9c8ff9184ae76">DCB_DAUTHCTRL_UIDAPEN_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Unprivileged Invasive DAP Access Enable Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03342">3342</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga58e33ef7746d392d40c9c8ff9184ae76"/><section>
    <title>DCB_DAUTHCTRL_UIDAPEN_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_UIDAPEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DAUTHCTRL_UIDAPEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_UIDAPEN_Pos&#160;&#160;&#160;9U</computeroutput></para>
<para>DCB DAUTHCTRL: Unprivileged Invasive DAP Access Enable Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02940">2940</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga58e33ef7746d392d40c9c8ff9184ae76"/><section>
    <title>DCB_DAUTHCTRL_UIDAPEN_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_UIDAPEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DAUTHCTRL_UIDAPEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_UIDAPEN_Pos&#160;&#160;&#160;9U</computeroutput></para>
<para>DCB DAUTHCTRL: Unprivileged Invasive DAP Access Enable Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03436">3436</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga58e33ef7746d392d40c9c8ff9184ae76"/><section>
    <title>DCB_DAUTHCTRL_UIDAPEN_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_UIDAPEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DAUTHCTRL_UIDAPEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_UIDAPEN_Pos&#160;&#160;&#160;9U</computeroutput></para>
<para>DCB DAUTHCTRL: Unprivileged Invasive DAP Access Enable Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03341">3341</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9e4c8ff0c0fc1fafb4bc599204a4d7a8"/><section>
    <title>DCB_DAUTHCTRL_UIDEN_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_UIDEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DAUTHCTRL_UIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_UIDEN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga44dd680a874d0f69f13ac329e962b975">DCB_DAUTHCTRL_UIDEN_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Unprivileged Invasive Debug Enable Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02938">2938</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9e4c8ff0c0fc1fafb4bc599204a4d7a8"/><section>
    <title>DCB_DAUTHCTRL_UIDEN_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_UIDEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DAUTHCTRL_UIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_UIDEN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga44dd680a874d0f69f13ac329e962b975">DCB_DAUTHCTRL_UIDEN_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Unprivileged Invasive Debug Enable Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03434">3434</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9e4c8ff0c0fc1fafb4bc599204a4d7a8"/><section>
    <title>DCB_DAUTHCTRL_UIDEN_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_UIDEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DAUTHCTRL_UIDEN_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_UIDEN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga44dd680a874d0f69f13ac329e962b975">DCB_DAUTHCTRL_UIDEN_Pos</link>)</computeroutput></para>
<para>DCB DAUTHCTRL: Unprivileged Invasive Debug Enable Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03339">3339</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga44dd680a874d0f69f13ac329e962b975"/><section>
    <title>DCB_DAUTHCTRL_UIDEN_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_UIDEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DAUTHCTRL_UIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_UIDEN_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>DCB DAUTHCTRL: Unprivileged Invasive Debug Enable Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02937">2937</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga44dd680a874d0f69f13ac329e962b975"/><section>
    <title>DCB_DAUTHCTRL_UIDEN_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_UIDEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DAUTHCTRL_UIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_UIDEN_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>DCB DAUTHCTRL: Unprivileged Invasive Debug Enable Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03433">3433</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga44dd680a874d0f69f13ac329e962b975"/><section>
    <title>DCB_DAUTHCTRL_UIDEN_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DAUTHCTRL_UIDEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DAUTHCTRL_UIDEN_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DAUTHCTRL_UIDEN_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>DCB DAUTHCTRL: Unprivileged Invasive Debug Enable Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03338">3338</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga630417f45666de7fa746aa0b7f2772d4"/><section>
    <title>DCB_DHCSR_C_PMOV_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_PMOV_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DHCSR_C_PMOV_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_PMOV_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3272140f76da948472b8e16cb73c58de">DCB_DHCSR_C_PMOV_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Halt on PMU overflow control Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02843">2843</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga630417f45666de7fa746aa0b7f2772d4"/><section>
    <title>DCB_DHCSR_C_PMOV_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_PMOV_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DHCSR_C_PMOV_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_PMOV_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3272140f76da948472b8e16cb73c58de">DCB_DHCSR_C_PMOV_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Halt on PMU overflow control Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03339">3339</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga630417f45666de7fa746aa0b7f2772d4"/><section>
    <title>DCB_DHCSR_C_PMOV_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_PMOV_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DHCSR_C_PMOV_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_PMOV_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3272140f76da948472b8e16cb73c58de">DCB_DHCSR_C_PMOV_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Halt on PMU overflow control Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03244">3244</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3272140f76da948472b8e16cb73c58de"/><section>
    <title>DCB_DHCSR_C_PMOV_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_PMOV_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DHCSR_C_PMOV_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_PMOV_Pos&#160;&#160;&#160;6U</computeroutput></para>
<para>DCB DHCSR: Halt on PMU overflow control Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02842">2842</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3272140f76da948472b8e16cb73c58de"/><section>
    <title>DCB_DHCSR_C_PMOV_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_PMOV_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DHCSR_C_PMOV_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_PMOV_Pos&#160;&#160;&#160;6U</computeroutput></para>
<para>DCB DHCSR: Halt on PMU overflow control Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03338">3338</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3272140f76da948472b8e16cb73c58de"/><section>
    <title>DCB_DHCSR_C_PMOV_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_C_PMOV_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DHCSR_C_PMOV_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_C_PMOV_Pos&#160;&#160;&#160;6U</computeroutput></para>
<para>DCB DHCSR: Halt on PMU overflow control Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03243">3243</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaeb3cd7834b1a45ed96444f8aca6999b3"/><section>
    <title>DCB_DHCSR_S_FPD_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_FPD_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DHCSR_S_FPD_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_FPD_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga5caaf3a251807a19a8d57c9edf9db213">DCB_DHCSR_S_FPD_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Floating-point registers Debuggable Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02819">2819</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaeb3cd7834b1a45ed96444f8aca6999b3"/><section>
    <title>DCB_DHCSR_S_FPD_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_FPD_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DHCSR_S_FPD_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_FPD_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga5caaf3a251807a19a8d57c9edf9db213">DCB_DHCSR_S_FPD_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Floating-point registers Debuggable Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03315">3315</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaeb3cd7834b1a45ed96444f8aca6999b3"/><section>
    <title>DCB_DHCSR_S_FPD_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_FPD_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DHCSR_S_FPD_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_FPD_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga5caaf3a251807a19a8d57c9edf9db213">DCB_DHCSR_S_FPD_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Floating-point registers Debuggable Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03220">3220</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5caaf3a251807a19a8d57c9edf9db213"/><section>
    <title>DCB_DHCSR_S_FPD_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_FPD_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DHCSR_S_FPD_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_FPD_Pos&#160;&#160;&#160;23U</computeroutput></para>
<para>DCB DHCSR: Floating-point registers Debuggable Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02818">2818</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5caaf3a251807a19a8d57c9edf9db213"/><section>
    <title>DCB_DHCSR_S_FPD_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_FPD_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DHCSR_S_FPD_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_FPD_Pos&#160;&#160;&#160;23U</computeroutput></para>
<para>DCB DHCSR: Floating-point registers Debuggable Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03314">3314</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5caaf3a251807a19a8d57c9edf9db213"/><section>
    <title>DCB_DHCSR_S_FPD_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_FPD_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DHCSR_S_FPD_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_FPD_Pos&#160;&#160;&#160;23U</computeroutput></para>
<para>DCB DHCSR: Floating-point registers Debuggable Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03219">3219</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8896b8f662cdeb41ab4f25484cc557bb"/><section>
    <title>DCB_DHCSR_S_NSUIDE_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_NSUIDE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DHCSR_S_NSUIDE_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_NSUIDE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga52e5b258e2a333013e80ff7ecfe6a433">DCB_DHCSR_S_NSUIDE_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Non-secure unprivileged halting debug enabled Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02825">2825</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8896b8f662cdeb41ab4f25484cc557bb"/><section>
    <title>DCB_DHCSR_S_NSUIDE_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_NSUIDE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DHCSR_S_NSUIDE_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_NSUIDE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga52e5b258e2a333013e80ff7ecfe6a433">DCB_DHCSR_S_NSUIDE_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Non-secure unprivileged halting debug enabled Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03321">3321</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8896b8f662cdeb41ab4f25484cc557bb"/><section>
    <title>DCB_DHCSR_S_NSUIDE_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_NSUIDE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DHCSR_S_NSUIDE_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_NSUIDE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga52e5b258e2a333013e80ff7ecfe6a433">DCB_DHCSR_S_NSUIDE_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Non-secure unprivileged halting debug enabled Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03226">3226</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga52e5b258e2a333013e80ff7ecfe6a433"/><section>
    <title>DCB_DHCSR_S_NSUIDE_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_NSUIDE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DHCSR_S_NSUIDE_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_NSUIDE_Pos&#160;&#160;&#160;21U</computeroutput></para>
<para>DCB DHCSR: Non-secure unprivileged halting debug enabled Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02824">2824</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga52e5b258e2a333013e80ff7ecfe6a433"/><section>
    <title>DCB_DHCSR_S_NSUIDE_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_NSUIDE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DHCSR_S_NSUIDE_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_NSUIDE_Pos&#160;&#160;&#160;21U</computeroutput></para>
<para>DCB DHCSR: Non-secure unprivileged halting debug enabled Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03320">3320</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga52e5b258e2a333013e80ff7ecfe6a433"/><section>
    <title>DCB_DHCSR_S_NSUIDE_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_NSUIDE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DHCSR_S_NSUIDE_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_NSUIDE_Pos&#160;&#160;&#160;21U</computeroutput></para>
<para>DCB DHCSR: Non-secure unprivileged halting debug enabled Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03225">3225</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga00f55b0d5c8398952b593c7d4217cc0e"/><section>
    <title>DCB_DHCSR_S_SUIDE_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SUIDE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DHCSR_S_SUIDE_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SUIDE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7e27acfe581e6ca1543c821eca7b895b">DCB_DHCSR_S_SUIDE_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Secure unprivileged halting debug enabled Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02822">2822</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga00f55b0d5c8398952b593c7d4217cc0e"/><section>
    <title>DCB_DHCSR_S_SUIDE_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SUIDE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DHCSR_S_SUIDE_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SUIDE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7e27acfe581e6ca1543c821eca7b895b">DCB_DHCSR_S_SUIDE_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Secure unprivileged halting debug enabled Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03318">3318</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga00f55b0d5c8398952b593c7d4217cc0e"/><section>
    <title>DCB_DHCSR_S_SUIDE_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SUIDE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DHCSR_S_SUIDE_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SUIDE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7e27acfe581e6ca1543c821eca7b895b">DCB_DHCSR_S_SUIDE_Pos</link>)</computeroutput></para>
<para>DCB DHCSR: Secure unprivileged halting debug enabled Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03223">3223</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7e27acfe581e6ca1543c821eca7b895b"/><section>
    <title>DCB_DHCSR_S_SUIDE_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SUIDE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DHCSR_S_SUIDE_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SUIDE_Pos&#160;&#160;&#160;22U</computeroutput></para>
<para>DCB DHCSR: Secure unprivileged halting debug enabled Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02821">2821</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7e27acfe581e6ca1543c821eca7b895b"/><section>
    <title>DCB_DHCSR_S_SUIDE_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SUIDE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DHCSR_S_SUIDE_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SUIDE_Pos&#160;&#160;&#160;22U</computeroutput></para>
<para>DCB DHCSR: Secure unprivileged halting debug enabled Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03317">3317</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7e27acfe581e6ca1543c821eca7b895b"/><section>
    <title>DCB_DHCSR_S_SUIDE_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DHCSR_S_SUIDE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DHCSR_S_SUIDE_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DHCSR_S_SUIDE_Pos&#160;&#160;&#160;22U</computeroutput></para>
<para>DCB DHCSR: Secure unprivileged halting debug enabled Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03222">3222</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9e37504f208330d3ddcc64507877bf63"/><section>
    <title>DCB_DSCEMCR_CLR_MON_PEND_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_CLR_MON_PEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DSCEMCR_CLR_MON_PEND_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_CLR_MON_PEND_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2fdf9c6fb385f7d7638609f6350b86c1">DCB_DSCEMCR_CLR_MON_PEND_Pos</link>)</computeroutput></para>
<para>DCB DSCEMCR: Clear monitor pend Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02928">2928</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9e37504f208330d3ddcc64507877bf63"/><section>
    <title>DCB_DSCEMCR_CLR_MON_PEND_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_CLR_MON_PEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DSCEMCR_CLR_MON_PEND_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_CLR_MON_PEND_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2fdf9c6fb385f7d7638609f6350b86c1">DCB_DSCEMCR_CLR_MON_PEND_Pos</link>)</computeroutput></para>
<para>DCB DSCEMCR: Clear monitor pend Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03424">3424</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9e37504f208330d3ddcc64507877bf63"/><section>
    <title>DCB_DSCEMCR_CLR_MON_PEND_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_CLR_MON_PEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DSCEMCR_CLR_MON_PEND_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_CLR_MON_PEND_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2fdf9c6fb385f7d7638609f6350b86c1">DCB_DSCEMCR_CLR_MON_PEND_Pos</link>)</computeroutput></para>
<para>DCB DSCEMCR: Clear monitor pend Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03329">3329</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2fdf9c6fb385f7d7638609f6350b86c1"/><section>
    <title>DCB_DSCEMCR_CLR_MON_PEND_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_CLR_MON_PEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DSCEMCR_CLR_MON_PEND_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_CLR_MON_PEND_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>DCB DSCEMCR: Clear monitor pend Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02927">2927</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2fdf9c6fb385f7d7638609f6350b86c1"/><section>
    <title>DCB_DSCEMCR_CLR_MON_PEND_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_CLR_MON_PEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DSCEMCR_CLR_MON_PEND_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_CLR_MON_PEND_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>DCB DSCEMCR: Clear monitor pend Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03423">3423</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2fdf9c6fb385f7d7638609f6350b86c1"/><section>
    <title>DCB_DSCEMCR_CLR_MON_PEND_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_CLR_MON_PEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DSCEMCR_CLR_MON_PEND_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_CLR_MON_PEND_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>DCB DSCEMCR: Clear monitor pend Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03328">3328</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gacb697705a1019f706306658fe6edd868"/><section>
    <title>DCB_DSCEMCR_CLR_MON_REQ_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_CLR_MON_REQ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DSCEMCR_CLR_MON_REQ_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_CLR_MON_REQ_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3b168c2457e6390e250366fdd4ca805d">DCB_DSCEMCR_CLR_MON_REQ_Pos</link>)</computeroutput></para>
<para>DCB DSCEMCR: Clear monitor request Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02925">2925</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gacb697705a1019f706306658fe6edd868"/><section>
    <title>DCB_DSCEMCR_CLR_MON_REQ_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_CLR_MON_REQ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DSCEMCR_CLR_MON_REQ_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_CLR_MON_REQ_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3b168c2457e6390e250366fdd4ca805d">DCB_DSCEMCR_CLR_MON_REQ_Pos</link>)</computeroutput></para>
<para>DCB DSCEMCR: Clear monitor request Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03421">3421</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gacb697705a1019f706306658fe6edd868"/><section>
    <title>DCB_DSCEMCR_CLR_MON_REQ_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_CLR_MON_REQ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DSCEMCR_CLR_MON_REQ_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_CLR_MON_REQ_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3b168c2457e6390e250366fdd4ca805d">DCB_DSCEMCR_CLR_MON_REQ_Pos</link>)</computeroutput></para>
<para>DCB DSCEMCR: Clear monitor request Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03326">3326</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3b168c2457e6390e250366fdd4ca805d"/><section>
    <title>DCB_DSCEMCR_CLR_MON_REQ_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_CLR_MON_REQ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DSCEMCR_CLR_MON_REQ_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_CLR_MON_REQ_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>DCB DSCEMCR: Clear monitor request Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02924">2924</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3b168c2457e6390e250366fdd4ca805d"/><section>
    <title>DCB_DSCEMCR_CLR_MON_REQ_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_CLR_MON_REQ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DSCEMCR_CLR_MON_REQ_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_CLR_MON_REQ_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>DCB DSCEMCR: Clear monitor request Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03420">3420</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3b168c2457e6390e250366fdd4ca805d"/><section>
    <title>DCB_DSCEMCR_CLR_MON_REQ_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_CLR_MON_REQ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DSCEMCR_CLR_MON_REQ_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_CLR_MON_REQ_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>DCB DSCEMCR: Clear monitor request Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03325">3325</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga140ba17094fbbdf3487a735a27d71792"/><section>
    <title>DCB_DSCEMCR_SET_MON_PEND_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_SET_MON_PEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DSCEMCR_SET_MON_PEND_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_SET_MON_PEND_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2dbb106158d8ef7096e8d2057432713d">DCB_DSCEMCR_SET_MON_PEND_Pos</link>)</computeroutput></para>
<para>DCB DSCEMCR: Set monitor pend Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02934">2934</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga140ba17094fbbdf3487a735a27d71792"/><section>
    <title>DCB_DSCEMCR_SET_MON_PEND_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_SET_MON_PEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DSCEMCR_SET_MON_PEND_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_SET_MON_PEND_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2dbb106158d8ef7096e8d2057432713d">DCB_DSCEMCR_SET_MON_PEND_Pos</link>)</computeroutput></para>
<para>DCB DSCEMCR: Set monitor pend Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03430">3430</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga140ba17094fbbdf3487a735a27d71792"/><section>
    <title>DCB_DSCEMCR_SET_MON_PEND_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_SET_MON_PEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DSCEMCR_SET_MON_PEND_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_SET_MON_PEND_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2dbb106158d8ef7096e8d2057432713d">DCB_DSCEMCR_SET_MON_PEND_Pos</link>)</computeroutput></para>
<para>DCB DSCEMCR: Set monitor pend Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03335">3335</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2dbb106158d8ef7096e8d2057432713d"/><section>
    <title>DCB_DSCEMCR_SET_MON_PEND_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_SET_MON_PEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DSCEMCR_SET_MON_PEND_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_SET_MON_PEND_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>DCB DSCEMCR: Set monitor pend Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02933">2933</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2dbb106158d8ef7096e8d2057432713d"/><section>
    <title>DCB_DSCEMCR_SET_MON_PEND_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_SET_MON_PEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DSCEMCR_SET_MON_PEND_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_SET_MON_PEND_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>DCB DSCEMCR: Set monitor pend Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03429">3429</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2dbb106158d8ef7096e8d2057432713d"/><section>
    <title>DCB_DSCEMCR_SET_MON_PEND_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_SET_MON_PEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DSCEMCR_SET_MON_PEND_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_SET_MON_PEND_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>DCB DSCEMCR: Set monitor pend Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03334">3334</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga41bcefb7a702d9c5aa9760d35db2fe19"/><section>
    <title>DCB_DSCEMCR_SET_MON_REQ_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_SET_MON_REQ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DSCEMCR_SET_MON_REQ_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_SET_MON_REQ_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga115ed5caa1730b2fec64374d96478ef7">DCB_DSCEMCR_SET_MON_REQ_Pos</link>)</computeroutput></para>
<para>DCB DSCEMCR: Set monitor request Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02931">2931</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga41bcefb7a702d9c5aa9760d35db2fe19"/><section>
    <title>DCB_DSCEMCR_SET_MON_REQ_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_SET_MON_REQ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DSCEMCR_SET_MON_REQ_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_SET_MON_REQ_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga115ed5caa1730b2fec64374d96478ef7">DCB_DSCEMCR_SET_MON_REQ_Pos</link>)</computeroutput></para>
<para>DCB DSCEMCR: Set monitor request Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03427">3427</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga41bcefb7a702d9c5aa9760d35db2fe19"/><section>
    <title>DCB_DSCEMCR_SET_MON_REQ_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_SET_MON_REQ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DSCEMCR_SET_MON_REQ_Msk</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_SET_MON_REQ_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga115ed5caa1730b2fec64374d96478ef7">DCB_DSCEMCR_SET_MON_REQ_Pos</link>)</computeroutput></para>
<para>DCB DSCEMCR: Set monitor request Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03332">3332</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga115ed5caa1730b2fec64374d96478ef7"/><section>
    <title>DCB_DSCEMCR_SET_MON_REQ_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_SET_MON_REQ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DSCEMCR_SET_MON_REQ_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_SET_MON_REQ_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>DCB DSCEMCR: Set monitor request Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02930">2930</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga115ed5caa1730b2fec64374d96478ef7"/><section>
    <title>DCB_DSCEMCR_SET_MON_REQ_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_SET_MON_REQ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DSCEMCR_SET_MON_REQ_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_SET_MON_REQ_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>DCB DSCEMCR: Set monitor request Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03426">3426</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga115ed5caa1730b2fec64374d96478ef7"/><section>
    <title>DCB_DSCEMCR_SET_MON_REQ_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DCB_DSCEMCR_SET_MON_REQ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DCB_DSCEMCR_SET_MON_REQ_Pos</secondary></indexterm>
<para><computeroutput>#define DCB_DSCEMCR_SET_MON_REQ_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>DCB DSCEMCR: Set monitor request Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03331">3331</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafddbf6c227b1faece75845aa4c22f65e"/><section>
    <title>DIB_DAUTHSTATUS_NSUID_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DIB_DAUTHSTATUS_NSUID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DIB_DAUTHSTATUS_NSUID_Msk</secondary></indexterm>
<para><computeroutput>#define DIB_DAUTHSTATUS_NSUID_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4cda21673b6d2792ed3ce75c86f840a5">DIB_DAUTHSTATUS_NSUID_Pos</link> )</computeroutput></para>
<para>DIB DAUTHSTATUS: Non-secure Unprivileged Invasive Debug Allowed Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l03019">3019</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafddbf6c227b1faece75845aa4c22f65e"/><section>
    <title>DIB_DAUTHSTATUS_NSUID_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DIB_DAUTHSTATUS_NSUID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DIB_DAUTHSTATUS_NSUID_Msk</secondary></indexterm>
<para><computeroutput>#define DIB_DAUTHSTATUS_NSUID_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4cda21673b6d2792ed3ce75c86f840a5">DIB_DAUTHSTATUS_NSUID_Pos</link> )</computeroutput></para>
<para>DIB DAUTHSTATUS: Non-secure Unprivileged Invasive Debug Allowed Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03515">3515</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafddbf6c227b1faece75845aa4c22f65e"/><section>
    <title>DIB_DAUTHSTATUS_NSUID_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DIB_DAUTHSTATUS_NSUID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DIB_DAUTHSTATUS_NSUID_Msk</secondary></indexterm>
<para><computeroutput>#define DIB_DAUTHSTATUS_NSUID_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4cda21673b6d2792ed3ce75c86f840a5">DIB_DAUTHSTATUS_NSUID_Pos</link> )</computeroutput></para>
<para>DIB DAUTHSTATUS: Non-secure Unprivileged Invasive Debug Allowed Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03420">3420</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4cda21673b6d2792ed3ce75c86f840a5"/><section>
    <title>DIB_DAUTHSTATUS_NSUID_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DIB_DAUTHSTATUS_NSUID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DIB_DAUTHSTATUS_NSUID_Pos</secondary></indexterm>
<para><computeroutput>#define DIB_DAUTHSTATUS_NSUID_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DIB DAUTHSTATUS: Non-secure Unprivileged Invasive Debug Allowed Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l03018">3018</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4cda21673b6d2792ed3ce75c86f840a5"/><section>
    <title>DIB_DAUTHSTATUS_NSUID_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DIB_DAUTHSTATUS_NSUID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DIB_DAUTHSTATUS_NSUID_Pos</secondary></indexterm>
<para><computeroutput>#define DIB_DAUTHSTATUS_NSUID_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DIB DAUTHSTATUS: Non-secure Unprivileged Invasive Debug Allowed Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03514">3514</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4cda21673b6d2792ed3ce75c86f840a5"/><section>
    <title>DIB_DAUTHSTATUS_NSUID_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DIB_DAUTHSTATUS_NSUID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DIB_DAUTHSTATUS_NSUID_Pos</secondary></indexterm>
<para><computeroutput>#define DIB_DAUTHSTATUS_NSUID_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>DIB DAUTHSTATUS: Non-secure Unprivileged Invasive Debug Allowed Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03419">3419</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafaf216de5a274b5519296d7417229aed"/><section>
    <title>DIB_DAUTHSTATUS_NSUNID_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DIB_DAUTHSTATUS_NSUNID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DIB_DAUTHSTATUS_NSUNID_Msk</secondary></indexterm>
<para><computeroutput>#define DIB_DAUTHSTATUS_NSUNID_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga5487fd56796f02539ec2e892eae7fabf">DIB_DAUTHSTATUS_NSUNID_Pos</link> )</computeroutput></para>
<para>DIB DAUTHSTATUS: Non-secure Unprivileged Non-invasive Debug Allo Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l03016">3016</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafaf216de5a274b5519296d7417229aed"/><section>
    <title>DIB_DAUTHSTATUS_NSUNID_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DIB_DAUTHSTATUS_NSUNID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DIB_DAUTHSTATUS_NSUNID_Msk</secondary></indexterm>
<para><computeroutput>#define DIB_DAUTHSTATUS_NSUNID_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga5487fd56796f02539ec2e892eae7fabf">DIB_DAUTHSTATUS_NSUNID_Pos</link> )</computeroutput></para>
<para>DIB DAUTHSTATUS: Non-secure Unprivileged Non-invasive Debug Allo Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03512">3512</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafaf216de5a274b5519296d7417229aed"/><section>
    <title>DIB_DAUTHSTATUS_NSUNID_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DIB_DAUTHSTATUS_NSUNID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DIB_DAUTHSTATUS_NSUNID_Msk</secondary></indexterm>
<para><computeroutput>#define DIB_DAUTHSTATUS_NSUNID_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga5487fd56796f02539ec2e892eae7fabf">DIB_DAUTHSTATUS_NSUNID_Pos</link> )</computeroutput></para>
<para>DIB DAUTHSTATUS: Non-secure Unprivileged Non-invasive Debug Allo Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03417">3417</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5487fd56796f02539ec2e892eae7fabf"/><section>
    <title>DIB_DAUTHSTATUS_NSUNID_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DIB_DAUTHSTATUS_NSUNID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DIB_DAUTHSTATUS_NSUNID_Pos</secondary></indexterm>
<para><computeroutput>#define DIB_DAUTHSTATUS_NSUNID_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>DIB DAUTHSTATUS: Non-secure Unprivileged Non-invasive Debug Allo Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l03015">3015</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5487fd56796f02539ec2e892eae7fabf"/><section>
    <title>DIB_DAUTHSTATUS_NSUNID_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DIB_DAUTHSTATUS_NSUNID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DIB_DAUTHSTATUS_NSUNID_Pos</secondary></indexterm>
<para><computeroutput>#define DIB_DAUTHSTATUS_NSUNID_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>DIB DAUTHSTATUS: Non-secure Unprivileged Non-invasive Debug Allo Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03511">3511</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5487fd56796f02539ec2e892eae7fabf"/><section>
    <title>DIB_DAUTHSTATUS_NSUNID_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DIB_DAUTHSTATUS_NSUNID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DIB_DAUTHSTATUS_NSUNID_Pos</secondary></indexterm>
<para><computeroutput>#define DIB_DAUTHSTATUS_NSUNID_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>DIB DAUTHSTATUS: Non-secure Unprivileged Non-invasive Debug Allo Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03416">3416</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1829ec0c0a398bce99124f34402458c3"/><section>
    <title>DIB_DAUTHSTATUS_SUID_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DIB_DAUTHSTATUS_SUID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DIB_DAUTHSTATUS_SUID_Msk</secondary></indexterm>
<para><computeroutput>#define DIB_DAUTHSTATUS_SUID_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga16c644f62579d704a91d5e9b0febb3e2">DIB_DAUTHSTATUS_SUID_Pos</link> )</computeroutput></para>
<para>DIB DAUTHSTATUS: Secure Unprivileged Invasive Debug Allowed Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l03013">3013</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1829ec0c0a398bce99124f34402458c3"/><section>
    <title>DIB_DAUTHSTATUS_SUID_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DIB_DAUTHSTATUS_SUID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DIB_DAUTHSTATUS_SUID_Msk</secondary></indexterm>
<para><computeroutput>#define DIB_DAUTHSTATUS_SUID_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga16c644f62579d704a91d5e9b0febb3e2">DIB_DAUTHSTATUS_SUID_Pos</link> )</computeroutput></para>
<para>DIB DAUTHSTATUS: Secure Unprivileged Invasive Debug Allowed Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03509">3509</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1829ec0c0a398bce99124f34402458c3"/><section>
    <title>DIB_DAUTHSTATUS_SUID_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DIB_DAUTHSTATUS_SUID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DIB_DAUTHSTATUS_SUID_Msk</secondary></indexterm>
<para><computeroutput>#define DIB_DAUTHSTATUS_SUID_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga16c644f62579d704a91d5e9b0febb3e2">DIB_DAUTHSTATUS_SUID_Pos</link> )</computeroutput></para>
<para>DIB DAUTHSTATUS: Secure Unprivileged Invasive Debug Allowed Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03414">3414</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga16c644f62579d704a91d5e9b0febb3e2"/><section>
    <title>DIB_DAUTHSTATUS_SUID_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DIB_DAUTHSTATUS_SUID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DIB_DAUTHSTATUS_SUID_Pos</secondary></indexterm>
<para><computeroutput>#define DIB_DAUTHSTATUS_SUID_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>DIB DAUTHSTATUS: Secure Unprivileged Invasive Debug Allowed Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l03012">3012</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga16c644f62579d704a91d5e9b0febb3e2"/><section>
    <title>DIB_DAUTHSTATUS_SUID_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DIB_DAUTHSTATUS_SUID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DIB_DAUTHSTATUS_SUID_Pos</secondary></indexterm>
<para><computeroutput>#define DIB_DAUTHSTATUS_SUID_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>DIB DAUTHSTATUS: Secure Unprivileged Invasive Debug Allowed Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03508">3508</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga16c644f62579d704a91d5e9b0febb3e2"/><section>
    <title>DIB_DAUTHSTATUS_SUID_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DIB_DAUTHSTATUS_SUID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DIB_DAUTHSTATUS_SUID_Pos</secondary></indexterm>
<para><computeroutput>#define DIB_DAUTHSTATUS_SUID_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>DIB DAUTHSTATUS: Secure Unprivileged Invasive Debug Allowed Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03413">3413</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga53608ad9276d679d6a137006f2aedf3d"/><section>
    <title>DIB_DAUTHSTATUS_SUNID_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DIB_DAUTHSTATUS_SUNID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DIB_DAUTHSTATUS_SUNID_Msk</secondary></indexterm>
<para><computeroutput>#define DIB_DAUTHSTATUS_SUNID_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga83b0e2838273d29f387068ca53d76cc0">DIB_DAUTHSTATUS_SUNID_Pos</link> )</computeroutput></para>
<para>DIB DAUTHSTATUS: Secure Unprivileged Non-invasive Debug Allowed Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l03010">3010</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga53608ad9276d679d6a137006f2aedf3d"/><section>
    <title>DIB_DAUTHSTATUS_SUNID_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DIB_DAUTHSTATUS_SUNID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DIB_DAUTHSTATUS_SUNID_Msk</secondary></indexterm>
<para><computeroutput>#define DIB_DAUTHSTATUS_SUNID_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga83b0e2838273d29f387068ca53d76cc0">DIB_DAUTHSTATUS_SUNID_Pos</link> )</computeroutput></para>
<para>DIB DAUTHSTATUS: Secure Unprivileged Non-invasive Debug Allowed Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03506">3506</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga53608ad9276d679d6a137006f2aedf3d"/><section>
    <title>DIB_DAUTHSTATUS_SUNID_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DIB_DAUTHSTATUS_SUNID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DIB_DAUTHSTATUS_SUNID_Msk</secondary></indexterm>
<para><computeroutput>#define DIB_DAUTHSTATUS_SUNID_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga83b0e2838273d29f387068ca53d76cc0">DIB_DAUTHSTATUS_SUNID_Pos</link> )</computeroutput></para>
<para>DIB DAUTHSTATUS: Secure Unprivileged Non-invasive Debug Allowed Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03411">3411</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga83b0e2838273d29f387068ca53d76cc0"/><section>
    <title>DIB_DAUTHSTATUS_SUNID_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DIB_DAUTHSTATUS_SUNID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DIB_DAUTHSTATUS_SUNID_Pos</secondary></indexterm>
<para><computeroutput>#define DIB_DAUTHSTATUS_SUNID_Pos&#160;&#160;&#160;22U</computeroutput></para>
<para>DIB DAUTHSTATUS: Secure Unprivileged Non-invasive Debug Allowed Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l03009">3009</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga83b0e2838273d29f387068ca53d76cc0"/><section>
    <title>DIB_DAUTHSTATUS_SUNID_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DIB_DAUTHSTATUS_SUNID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DIB_DAUTHSTATUS_SUNID_Pos</secondary></indexterm>
<para><computeroutput>#define DIB_DAUTHSTATUS_SUNID_Pos&#160;&#160;&#160;22U</computeroutput></para>
<para>DIB DAUTHSTATUS: Secure Unprivileged Non-invasive Debug Allowed Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03505">3505</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga83b0e2838273d29f387068ca53d76cc0"/><section>
    <title>DIB_DAUTHSTATUS_SUNID_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DIB_DAUTHSTATUS_SUNID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>DIB_DAUTHSTATUS_SUNID_Pos</secondary></indexterm>
<para><computeroutput>#define DIB_DAUTHSTATUS_SUNID_Pos&#160;&#160;&#160;22U</computeroutput></para>
<para>DIB DAUTHSTATUS: Secure Unprivileged Non-invasive Debug Allowed Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03410">3410</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac365de2a06f4254709cefbf82947c5a3"/><section>
    <title>ERRBNK<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK</secondary></indexterm>
<para><computeroutput>#define ERRBNK&#160;&#160;&#160;((<link linkend="_struct_err_bnk___type">ErrBnk_Type</link>    *)     <link linkend="_group___c_m_s_i_s___s_c_b_1gacac843f21a47472fb0ca653a63a9fb6f">ERRBNK_BASE</link>      )</computeroutput></para>
<para>Error Banking configuration struct </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03615">3615</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac365de2a06f4254709cefbf82947c5a3"/><section>
    <title>ERRBNK<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK</secondary></indexterm>
<para><computeroutput>#define ERRBNK&#160;&#160;&#160;((<link linkend="_struct_err_bnk___type">ErrBnk_Type</link>    *)     <link linkend="_group___c_m_s_i_s___s_c_b_1gacac843f21a47472fb0ca653a63a9fb6f">ERRBNK_BASE</link>      )</computeroutput></para>
<para>Error Banking configuration struct </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03519">3519</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gacac843f21a47472fb0ca653a63a9fb6f"/><section>
    <title>ERRBNK_BASE<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_BASE</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_BASE</secondary></indexterm>
<para><computeroutput>#define ERRBNK_BASE&#160;&#160;&#160;(0xE001E100UL)</computeroutput></para>
<para>Error Banking Base Address </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03594">3594</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gacac843f21a47472fb0ca653a63a9fb6f"/><section>
    <title>ERRBNK_BASE<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_BASE</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_BASE</secondary></indexterm>
<para><computeroutput>#define ERRBNK_BASE&#160;&#160;&#160;(0xE001E100UL)</computeroutput></para>
<para>Error Banking Base Address </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03499">3499</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaee1954deb3ce8a754308bf5d73f21b6e"/><section>
    <title>ERRBNK_DEBR0_BANK_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR0_BANK_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR0_BANK_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR0_BANK_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga9b9589c80b747a4237c77324606ec118">ERRBNK_DEBR0_BANK_Pos</link>)</computeroutput></para>
<para>ERRBNK DEBR0: BANK Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01668">1668</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaee1954deb3ce8a754308bf5d73f21b6e"/><section>
    <title>ERRBNK_DEBR0_BANK_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR0_BANK_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR0_BANK_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR0_BANK_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga9b9589c80b747a4237c77324606ec118">ERRBNK_DEBR0_BANK_Pos</link>)</computeroutput></para>
<para>ERRBNK DEBR0: BANK Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01655">1655</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9b9589c80b747a4237c77324606ec118"/><section>
    <title>ERRBNK_DEBR0_BANK_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR0_BANK_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR0_BANK_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR0_BANK_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>ERRBNK DEBR0: BANK Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01667">1667</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9b9589c80b747a4237c77324606ec118"/><section>
    <title>ERRBNK_DEBR0_BANK_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR0_BANK_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR0_BANK_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR0_BANK_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>ERRBNK DEBR0: BANK Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01654">1654</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa0d71541f25431c924c99b61bc9e148b"/><section>
    <title>ERRBNK_DEBR0_LOCATION_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR0_LOCATION_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR0_LOCATION_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR0_LOCATION_Msk&#160;&#160;&#160;(0x3FFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga907eaac2cb5b2a84c738dc87840504e4">ERRBNK_DEBR0_LOCATION_Pos</link>)</computeroutput></para>
<para>ERRBNK DEBR0: LOCATION Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01671">1671</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa0d71541f25431c924c99b61bc9e148b"/><section>
    <title>ERRBNK_DEBR0_LOCATION_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR0_LOCATION_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR0_LOCATION_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR0_LOCATION_Msk&#160;&#160;&#160;(0x3FFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga907eaac2cb5b2a84c738dc87840504e4">ERRBNK_DEBR0_LOCATION_Pos</link>)</computeroutput></para>
<para>ERRBNK DEBR0: LOCATION Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01658">1658</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga907eaac2cb5b2a84c738dc87840504e4"/><section>
    <title>ERRBNK_DEBR0_LOCATION_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR0_LOCATION_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR0_LOCATION_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR0_LOCATION_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>ERRBNK DEBR0: LOCATION Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01670">1670</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga907eaac2cb5b2a84c738dc87840504e4"/><section>
    <title>ERRBNK_DEBR0_LOCATION_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR0_LOCATION_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR0_LOCATION_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR0_LOCATION_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>ERRBNK DEBR0: LOCATION Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01657">1657</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga98de57d1ea7d347b6495694e9270b8da"/><section>
    <title>ERRBNK_DEBR0_LOCKED_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR0_LOCKED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR0_LOCKED_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR0_LOCKED_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga399ae5039e61ed8f563e47bcb32cd984">ERRBNK_DEBR0_LOCKED_Pos</link>)</computeroutput></para>
<para>ERRBNK DEBR0: LOCKED Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01674">1674</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga98de57d1ea7d347b6495694e9270b8da"/><section>
    <title>ERRBNK_DEBR0_LOCKED_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR0_LOCKED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR0_LOCKED_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR0_LOCKED_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga399ae5039e61ed8f563e47bcb32cd984">ERRBNK_DEBR0_LOCKED_Pos</link>)</computeroutput></para>
<para>ERRBNK DEBR0: LOCKED Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01661">1661</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga399ae5039e61ed8f563e47bcb32cd984"/><section>
    <title>ERRBNK_DEBR0_LOCKED_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR0_LOCKED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR0_LOCKED_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR0_LOCKED_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>ERRBNK DEBR0: LOCKED Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01673">1673</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga399ae5039e61ed8f563e47bcb32cd984"/><section>
    <title>ERRBNK_DEBR0_LOCKED_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR0_LOCKED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR0_LOCKED_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR0_LOCKED_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>ERRBNK DEBR0: LOCKED Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01660">1660</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4dd4c27bce51c772cdc9e4765998cd12"/><section>
    <title>ERRBNK_DEBR0_SWDEF_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR0_SWDEF_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR0_SWDEF_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR0_SWDEF_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad08c7048a704ccdddb890841b7ff5bd7">ERRBNK_DEBR0_SWDEF_Pos</link>)</computeroutput></para>
<para>ERRBNK DEBR0: SWDEF Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01662">1662</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4dd4c27bce51c772cdc9e4765998cd12"/><section>
    <title>ERRBNK_DEBR0_SWDEF_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR0_SWDEF_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR0_SWDEF_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR0_SWDEF_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad08c7048a704ccdddb890841b7ff5bd7">ERRBNK_DEBR0_SWDEF_Pos</link>)</computeroutput></para>
<para>ERRBNK DEBR0: SWDEF Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01649">1649</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad08c7048a704ccdddb890841b7ff5bd7"/><section>
    <title>ERRBNK_DEBR0_SWDEF_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR0_SWDEF_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR0_SWDEF_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR0_SWDEF_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>ERRBNK DEBR0: SWDEF Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01661">1661</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad08c7048a704ccdddb890841b7ff5bd7"/><section>
    <title>ERRBNK_DEBR0_SWDEF_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR0_SWDEF_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR0_SWDEF_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR0_SWDEF_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>ERRBNK DEBR0: SWDEF Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01648">1648</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga83f585715baa90f9fee835188f0dc155"/><section>
    <title>ERRBNK_DEBR0_TYPE_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR0_TYPE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR0_TYPE_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR0_TYPE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gafe176d0d424e4e9622e1d404733a48c1">ERRBNK_DEBR0_TYPE_Pos</link>)</computeroutput></para>
<para>ERRBNK DEBR0: TYPE Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01665">1665</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga83f585715baa90f9fee835188f0dc155"/><section>
    <title>ERRBNK_DEBR0_TYPE_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR0_TYPE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR0_TYPE_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR0_TYPE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gafe176d0d424e4e9622e1d404733a48c1">ERRBNK_DEBR0_TYPE_Pos</link>)</computeroutput></para>
<para>ERRBNK DEBR0: TYPE Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01652">1652</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafe176d0d424e4e9622e1d404733a48c1"/><section>
    <title>ERRBNK_DEBR0_TYPE_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR0_TYPE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR0_TYPE_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR0_TYPE_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>ERRBNK DEBR0: TYPE Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01664">1664</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafe176d0d424e4e9622e1d404733a48c1"/><section>
    <title>ERRBNK_DEBR0_TYPE_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR0_TYPE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR0_TYPE_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR0_TYPE_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>ERRBNK DEBR0: TYPE Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01651">1651</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab5f46f6dfc75fc3d610972ecd80b848a"/><section>
    <title>ERRBNK_DEBR0_VALID_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR0_VALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR0_VALID_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR0_VALID_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; /*<link linkend="_group___c_m_s_i_s___s_c_b_1ga36a791dac4b66cc8606e88d27f73d9c3">ERRBNK_DEBR0_VALID_Pos</link>*/)</computeroutput></para>
<para>ERRBNK DEBR0: VALID Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01677">1677</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab5f46f6dfc75fc3d610972ecd80b848a"/><section>
    <title>ERRBNK_DEBR0_VALID_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR0_VALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR0_VALID_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR0_VALID_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; /*<link linkend="_group___c_m_s_i_s___s_c_b_1ga36a791dac4b66cc8606e88d27f73d9c3">ERRBNK_DEBR0_VALID_Pos</link>*/)</computeroutput></para>
<para>ERRBNK DEBR0: VALID Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01664">1664</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga36a791dac4b66cc8606e88d27f73d9c3"/><section>
    <title>ERRBNK_DEBR0_VALID_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR0_VALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR0_VALID_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR0_VALID_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>ERRBNK DEBR0: VALID Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01676">1676</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga36a791dac4b66cc8606e88d27f73d9c3"/><section>
    <title>ERRBNK_DEBR0_VALID_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR0_VALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR0_VALID_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR0_VALID_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>ERRBNK DEBR0: VALID Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01663">1663</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gadc1d26472c5b994169a734ef63e7a2e2"/><section>
    <title>ERRBNK_DEBR1_BANK_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR1_BANK_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR1_BANK_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR1_BANK_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad1815158b13eed7e76a7ea4a008c0043">ERRBNK_DEBR1_BANK_Pos</link>)</computeroutput></para>
<para>ERRBNK DEBR1: BANK Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01687">1687</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gadc1d26472c5b994169a734ef63e7a2e2"/><section>
    <title>ERRBNK_DEBR1_BANK_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR1_BANK_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR1_BANK_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR1_BANK_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad1815158b13eed7e76a7ea4a008c0043">ERRBNK_DEBR1_BANK_Pos</link>)</computeroutput></para>
<para>ERRBNK DEBR1: BANK Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01674">1674</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad1815158b13eed7e76a7ea4a008c0043"/><section>
    <title>ERRBNK_DEBR1_BANK_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR1_BANK_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR1_BANK_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR1_BANK_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>ERRBNK DEBR1: BANK Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01686">1686</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad1815158b13eed7e76a7ea4a008c0043"/><section>
    <title>ERRBNK_DEBR1_BANK_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR1_BANK_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR1_BANK_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR1_BANK_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>ERRBNK DEBR1: BANK Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01673">1673</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8b843e210b244315fde2c11044ac2efa"/><section>
    <title>ERRBNK_DEBR1_LOCATION_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR1_LOCATION_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR1_LOCATION_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR1_LOCATION_Msk&#160;&#160;&#160;(0x3FFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad7593b2b1c37aa3793201cf576224682">ERRBNK_DEBR1_LOCATION_Pos</link>)</computeroutput></para>
<para>ERRBNK DEBR1: LOCATION Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01690">1690</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8b843e210b244315fde2c11044ac2efa"/><section>
    <title>ERRBNK_DEBR1_LOCATION_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR1_LOCATION_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR1_LOCATION_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR1_LOCATION_Msk&#160;&#160;&#160;(0x3FFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad7593b2b1c37aa3793201cf576224682">ERRBNK_DEBR1_LOCATION_Pos</link>)</computeroutput></para>
<para>ERRBNK DEBR1: LOCATION Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01677">1677</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad7593b2b1c37aa3793201cf576224682"/><section>
    <title>ERRBNK_DEBR1_LOCATION_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR1_LOCATION_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR1_LOCATION_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR1_LOCATION_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>ERRBNK DEBR1: LOCATION Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01689">1689</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad7593b2b1c37aa3793201cf576224682"/><section>
    <title>ERRBNK_DEBR1_LOCATION_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR1_LOCATION_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR1_LOCATION_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR1_LOCATION_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>ERRBNK DEBR1: LOCATION Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01676">1676</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5d58c75561d7addedd1b4eedd17e9978"/><section>
    <title>ERRBNK_DEBR1_LOCKED_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR1_LOCKED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR1_LOCKED_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR1_LOCKED_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga14ec342ca40f6b2a5ecdc95a0c296f6f">ERRBNK_DEBR1_LOCKED_Pos</link>)</computeroutput></para>
<para>ERRBNK DEBR1: LOCKED Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01693">1693</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5d58c75561d7addedd1b4eedd17e9978"/><section>
    <title>ERRBNK_DEBR1_LOCKED_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR1_LOCKED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR1_LOCKED_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR1_LOCKED_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga14ec342ca40f6b2a5ecdc95a0c296f6f">ERRBNK_DEBR1_LOCKED_Pos</link>)</computeroutput></para>
<para>ERRBNK DEBR1: LOCKED Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01680">1680</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga14ec342ca40f6b2a5ecdc95a0c296f6f"/><section>
    <title>ERRBNK_DEBR1_LOCKED_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR1_LOCKED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR1_LOCKED_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR1_LOCKED_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>ERRBNK DEBR1: LOCKED Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01692">1692</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga14ec342ca40f6b2a5ecdc95a0c296f6f"/><section>
    <title>ERRBNK_DEBR1_LOCKED_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR1_LOCKED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR1_LOCKED_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR1_LOCKED_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>ERRBNK DEBR1: LOCKED Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01679">1679</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabec87b423b25f358c60b1f018a51b228"/><section>
    <title>ERRBNK_DEBR1_SWDEF_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR1_SWDEF_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR1_SWDEF_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR1_SWDEF_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac3956b7ff890d8c75f3f02c2750eab51">ERRBNK_DEBR1_SWDEF_Pos</link>)</computeroutput></para>
<para>ERRBNK DEBR1: SWDEF Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01681">1681</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabec87b423b25f358c60b1f018a51b228"/><section>
    <title>ERRBNK_DEBR1_SWDEF_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR1_SWDEF_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR1_SWDEF_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR1_SWDEF_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac3956b7ff890d8c75f3f02c2750eab51">ERRBNK_DEBR1_SWDEF_Pos</link>)</computeroutput></para>
<para>ERRBNK DEBR1: SWDEF Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01668">1668</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac3956b7ff890d8c75f3f02c2750eab51"/><section>
    <title>ERRBNK_DEBR1_SWDEF_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR1_SWDEF_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR1_SWDEF_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR1_SWDEF_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>ERRBNK DEBR1: SWDEF Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01680">1680</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac3956b7ff890d8c75f3f02c2750eab51"/><section>
    <title>ERRBNK_DEBR1_SWDEF_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR1_SWDEF_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR1_SWDEF_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR1_SWDEF_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>ERRBNK DEBR1: SWDEF Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01667">1667</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa196cbeca060570fb384b103d27ecd0a"/><section>
    <title>ERRBNK_DEBR1_TYPE_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR1_TYPE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR1_TYPE_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR1_TYPE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga16e9967558e14181d7909128dbf1cda6">ERRBNK_DEBR1_TYPE_Pos</link>)</computeroutput></para>
<para>ERRBNK DEBR1: TYPE Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01684">1684</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa196cbeca060570fb384b103d27ecd0a"/><section>
    <title>ERRBNK_DEBR1_TYPE_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR1_TYPE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR1_TYPE_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR1_TYPE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga16e9967558e14181d7909128dbf1cda6">ERRBNK_DEBR1_TYPE_Pos</link>)</computeroutput></para>
<para>ERRBNK DEBR1: TYPE Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01671">1671</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga16e9967558e14181d7909128dbf1cda6"/><section>
    <title>ERRBNK_DEBR1_TYPE_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR1_TYPE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR1_TYPE_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR1_TYPE_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>ERRBNK DEBR1: TYPE Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01683">1683</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga16e9967558e14181d7909128dbf1cda6"/><section>
    <title>ERRBNK_DEBR1_TYPE_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR1_TYPE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR1_TYPE_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR1_TYPE_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>ERRBNK DEBR1: TYPE Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01670">1670</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gade3451cfa57b130121e465fb5ff04cef"/><section>
    <title>ERRBNK_DEBR1_VALID_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR1_VALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR1_VALID_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR1_VALID_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; /*<link linkend="_group___c_m_s_i_s___s_c_b_1gabd23e5a68d23f0415a70253c2836e887">ERRBNK_DEBR1_VALID_Pos</link>*/)</computeroutput></para>
<para>ERRBNK DEBR1: VALID Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01696">1696</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gade3451cfa57b130121e465fb5ff04cef"/><section>
    <title>ERRBNK_DEBR1_VALID_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR1_VALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR1_VALID_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR1_VALID_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; /*<link linkend="_group___c_m_s_i_s___s_c_b_1gabd23e5a68d23f0415a70253c2836e887">ERRBNK_DEBR1_VALID_Pos</link>*/)</computeroutput></para>
<para>ERRBNK DEBR1: VALID Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01683">1683</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabd23e5a68d23f0415a70253c2836e887"/><section>
    <title>ERRBNK_DEBR1_VALID_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR1_VALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR1_VALID_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR1_VALID_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>ERRBNK DEBR1: VALID Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01695">1695</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabd23e5a68d23f0415a70253c2836e887"/><section>
    <title>ERRBNK_DEBR1_VALID_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_DEBR1_VALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_DEBR1_VALID_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_DEBR1_VALID_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>ERRBNK DEBR1: VALID Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01682">1682</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaeec701a537ef5da1d078a80694c3de42"/><section>
    <title>ERRBNK_IEBR0_BANK_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR0_BANK_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR0_BANK_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR0_BANK_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaeaa49f865d866b34d7e7a484d36f3073">ERRBNK_IEBR0_BANK_Pos</link>)</computeroutput></para>
<para>ERRBNK IEBR0: BANK Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01633">1633</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaeec701a537ef5da1d078a80694c3de42"/><section>
    <title>ERRBNK_IEBR0_BANK_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR0_BANK_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR0_BANK_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR0_BANK_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaeaa49f865d866b34d7e7a484d36f3073">ERRBNK_IEBR0_BANK_Pos</link>)</computeroutput></para>
<para>ERRBNK IEBR0: BANK Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01620">1620</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaeaa49f865d866b34d7e7a484d36f3073"/><section>
    <title>ERRBNK_IEBR0_BANK_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR0_BANK_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR0_BANK_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR0_BANK_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>ERRBNK IEBR0: BANK Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01632">1632</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaeaa49f865d866b34d7e7a484d36f3073"/><section>
    <title>ERRBNK_IEBR0_BANK_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR0_BANK_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR0_BANK_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR0_BANK_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>ERRBNK IEBR0: BANK Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01619">1619</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gacece89f5d2ce4c4e05680b994866c554"/><section>
    <title>ERRBNK_IEBR0_LOCATION_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR0_LOCATION_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR0_LOCATION_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR0_LOCATION_Msk&#160;&#160;&#160;(0x3FFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0a5d578c8fcb453fa9de3919f5d385f6">ERRBNK_IEBR0_LOCATION_Pos</link>)</computeroutput></para>
<para>ERRBNK IEBR0: LOCATION Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01636">1636</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gacece89f5d2ce4c4e05680b994866c554"/><section>
    <title>ERRBNK_IEBR0_LOCATION_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR0_LOCATION_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR0_LOCATION_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR0_LOCATION_Msk&#160;&#160;&#160;(0x3FFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0a5d578c8fcb453fa9de3919f5d385f6">ERRBNK_IEBR0_LOCATION_Pos</link>)</computeroutput></para>
<para>ERRBNK IEBR0: LOCATION Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01623">1623</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0a5d578c8fcb453fa9de3919f5d385f6"/><section>
    <title>ERRBNK_IEBR0_LOCATION_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR0_LOCATION_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR0_LOCATION_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR0_LOCATION_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>ERRBNK IEBR0: LOCATION Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01635">1635</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0a5d578c8fcb453fa9de3919f5d385f6"/><section>
    <title>ERRBNK_IEBR0_LOCATION_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR0_LOCATION_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR0_LOCATION_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR0_LOCATION_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>ERRBNK IEBR0: LOCATION Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01622">1622</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga16998136613470731279d999ca1f5e49"/><section>
    <title>ERRBNK_IEBR0_LOCKED_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR0_LOCKED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR0_LOCKED_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR0_LOCKED_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga073d0a845eb34db4afa25a6dd50256a2">ERRBNK_IEBR0_LOCKED_Pos</link>)</computeroutput></para>
<para>ERRBNK IEBR0: LOCKED Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01639">1639</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga16998136613470731279d999ca1f5e49"/><section>
    <title>ERRBNK_IEBR0_LOCKED_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR0_LOCKED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR0_LOCKED_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR0_LOCKED_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga073d0a845eb34db4afa25a6dd50256a2">ERRBNK_IEBR0_LOCKED_Pos</link>)</computeroutput></para>
<para>ERRBNK IEBR0: LOCKED Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01626">1626</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga073d0a845eb34db4afa25a6dd50256a2"/><section>
    <title>ERRBNK_IEBR0_LOCKED_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR0_LOCKED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR0_LOCKED_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR0_LOCKED_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>ERRBNK IEBR0: LOCKED Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01638">1638</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga073d0a845eb34db4afa25a6dd50256a2"/><section>
    <title>ERRBNK_IEBR0_LOCKED_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR0_LOCKED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR0_LOCKED_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR0_LOCKED_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>ERRBNK IEBR0: LOCKED Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01625">1625</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0f33619d11962794de941a1945a64171"/><section>
    <title>ERRBNK_IEBR0_SWDEF_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR0_SWDEF_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR0_SWDEF_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR0_SWDEF_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2a02d42c85dcd7157e36ffd1793af9b5">ERRBNK_IEBR0_SWDEF_Pos</link>)</computeroutput></para>
<para>ERRBNK IEBR0: SWDEF Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01630">1630</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0f33619d11962794de941a1945a64171"/><section>
    <title>ERRBNK_IEBR0_SWDEF_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR0_SWDEF_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR0_SWDEF_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR0_SWDEF_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2a02d42c85dcd7157e36ffd1793af9b5">ERRBNK_IEBR0_SWDEF_Pos</link>)</computeroutput></para>
<para>ERRBNK IEBR0: SWDEF Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01617">1617</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2a02d42c85dcd7157e36ffd1793af9b5"/><section>
    <title>ERRBNK_IEBR0_SWDEF_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR0_SWDEF_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR0_SWDEF_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR0_SWDEF_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>ERRBNK IEBR0: SWDEF Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01629">1629</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2a02d42c85dcd7157e36ffd1793af9b5"/><section>
    <title>ERRBNK_IEBR0_SWDEF_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR0_SWDEF_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR0_SWDEF_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR0_SWDEF_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>ERRBNK IEBR0: SWDEF Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01616">1616</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae6ad7309872abc9314ed984bc0089acb"/><section>
    <title>ERRBNK_IEBR0_VALID_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR0_VALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR0_VALID_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR0_VALID_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; /*<link linkend="_group___c_m_s_i_s___s_c_b_1gadb563b42eac50dde50acacf10095e7cf">ERRBNK_IEBR0_VALID_Pos</link>*/)</computeroutput></para>
<para>ERRBNK IEBR0: VALID Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01642">1642</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae6ad7309872abc9314ed984bc0089acb"/><section>
    <title>ERRBNK_IEBR0_VALID_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR0_VALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR0_VALID_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR0_VALID_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; /*<link linkend="_group___c_m_s_i_s___s_c_b_1gadb563b42eac50dde50acacf10095e7cf">ERRBNK_IEBR0_VALID_Pos</link>*/)</computeroutput></para>
<para>ERRBNK IEBR0: VALID Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01629">1629</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gadb563b42eac50dde50acacf10095e7cf"/><section>
    <title>ERRBNK_IEBR0_VALID_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR0_VALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR0_VALID_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR0_VALID_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>ERRBNK IEBR0: VALID Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01641">1641</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gadb563b42eac50dde50acacf10095e7cf"/><section>
    <title>ERRBNK_IEBR0_VALID_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR0_VALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR0_VALID_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR0_VALID_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>ERRBNK IEBR0: VALID Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01628">1628</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5ab89fbe9e50ed36108b16c5f462e24e"/><section>
    <title>ERRBNK_IEBR1_BANK_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR1_BANK_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR1_BANK_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR1_BANK_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8782ae848ab4a9639ce9afb01ed26c8e">ERRBNK_IEBR1_BANK_Pos</link>)</computeroutput></para>
<para>ERRBNK IEBR1: BANK Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01649">1649</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5ab89fbe9e50ed36108b16c5f462e24e"/><section>
    <title>ERRBNK_IEBR1_BANK_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR1_BANK_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR1_BANK_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR1_BANK_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8782ae848ab4a9639ce9afb01ed26c8e">ERRBNK_IEBR1_BANK_Pos</link>)</computeroutput></para>
<para>ERRBNK IEBR1: BANK Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01636">1636</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8782ae848ab4a9639ce9afb01ed26c8e"/><section>
    <title>ERRBNK_IEBR1_BANK_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR1_BANK_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR1_BANK_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR1_BANK_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>ERRBNK IEBR1: BANK Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01648">1648</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8782ae848ab4a9639ce9afb01ed26c8e"/><section>
    <title>ERRBNK_IEBR1_BANK_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR1_BANK_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR1_BANK_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR1_BANK_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>ERRBNK IEBR1: BANK Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01635">1635</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga34f378993e3917dd1ce55c185a35c222"/><section>
    <title>ERRBNK_IEBR1_LOCATION_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR1_LOCATION_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR1_LOCATION_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR1_LOCATION_Msk&#160;&#160;&#160;(0x3FFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga44d1e7d673d4a6725162030ec0f1ad05">ERRBNK_IEBR1_LOCATION_Pos</link>)</computeroutput></para>
<para>ERRBNK IEBR1: LOCATION Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01652">1652</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga34f378993e3917dd1ce55c185a35c222"/><section>
    <title>ERRBNK_IEBR1_LOCATION_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR1_LOCATION_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR1_LOCATION_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR1_LOCATION_Msk&#160;&#160;&#160;(0x3FFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga44d1e7d673d4a6725162030ec0f1ad05">ERRBNK_IEBR1_LOCATION_Pos</link>)</computeroutput></para>
<para>ERRBNK IEBR1: LOCATION Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01639">1639</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga44d1e7d673d4a6725162030ec0f1ad05"/><section>
    <title>ERRBNK_IEBR1_LOCATION_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR1_LOCATION_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR1_LOCATION_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR1_LOCATION_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>ERRBNK IEBR1: LOCATION Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01651">1651</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga44d1e7d673d4a6725162030ec0f1ad05"/><section>
    <title>ERRBNK_IEBR1_LOCATION_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR1_LOCATION_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR1_LOCATION_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR1_LOCATION_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>ERRBNK IEBR1: LOCATION Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01638">1638</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5d193b34210b47e66d1cccf8bb89d34f"/><section>
    <title>ERRBNK_IEBR1_LOCKED_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR1_LOCKED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR1_LOCKED_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR1_LOCKED_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga5016a8de22df469192e1a10ef1aea59c">ERRBNK_IEBR1_LOCKED_Pos</link>)</computeroutput></para>
<para>ERRBNK IEBR1: LOCKED Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01655">1655</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5d193b34210b47e66d1cccf8bb89d34f"/><section>
    <title>ERRBNK_IEBR1_LOCKED_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR1_LOCKED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR1_LOCKED_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR1_LOCKED_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga5016a8de22df469192e1a10ef1aea59c">ERRBNK_IEBR1_LOCKED_Pos</link>)</computeroutput></para>
<para>ERRBNK IEBR1: LOCKED Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01642">1642</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5016a8de22df469192e1a10ef1aea59c"/><section>
    <title>ERRBNK_IEBR1_LOCKED_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR1_LOCKED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR1_LOCKED_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR1_LOCKED_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>ERRBNK IEBR1: LOCKED Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01654">1654</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5016a8de22df469192e1a10ef1aea59c"/><section>
    <title>ERRBNK_IEBR1_LOCKED_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR1_LOCKED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR1_LOCKED_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR1_LOCKED_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>ERRBNK IEBR1: LOCKED Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01641">1641</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga90332bfd1688a36fc00ec2d6dfe1a8ba"/><section>
    <title>ERRBNK_IEBR1_SWDEF_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR1_SWDEF_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR1_SWDEF_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR1_SWDEF_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga14e57259fc0f58b3a4d7157f3c609b5f">ERRBNK_IEBR1_SWDEF_Pos</link>)</computeroutput></para>
<para>ERRBNK IEBR1: SWDEF Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01646">1646</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga90332bfd1688a36fc00ec2d6dfe1a8ba"/><section>
    <title>ERRBNK_IEBR1_SWDEF_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR1_SWDEF_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR1_SWDEF_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR1_SWDEF_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga14e57259fc0f58b3a4d7157f3c609b5f">ERRBNK_IEBR1_SWDEF_Pos</link>)</computeroutput></para>
<para>ERRBNK IEBR1: SWDEF Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01633">1633</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga14e57259fc0f58b3a4d7157f3c609b5f"/><section>
    <title>ERRBNK_IEBR1_SWDEF_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR1_SWDEF_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR1_SWDEF_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR1_SWDEF_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>ERRBNK IEBR1: SWDEF Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01645">1645</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga14e57259fc0f58b3a4d7157f3c609b5f"/><section>
    <title>ERRBNK_IEBR1_SWDEF_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR1_SWDEF_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR1_SWDEF_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR1_SWDEF_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>ERRBNK IEBR1: SWDEF Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01632">1632</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gadc021a89dfee1a9b3065c97507d807e8"/><section>
    <title>ERRBNK_IEBR1_VALID_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR1_VALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR1_VALID_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR1_VALID_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; /*<link linkend="_group___c_m_s_i_s___s_c_b_1gab9103686fbc687ebb0e80d06035428cf">ERRBNK_IEBR1_VALID_Pos</link>*/)</computeroutput></para>
<para>ERRBNK IEBR1: VALID Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01658">1658</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gadc021a89dfee1a9b3065c97507d807e8"/><section>
    <title>ERRBNK_IEBR1_VALID_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR1_VALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR1_VALID_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR1_VALID_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; /*<link linkend="_group___c_m_s_i_s___s_c_b_1gab9103686fbc687ebb0e80d06035428cf">ERRBNK_IEBR1_VALID_Pos</link>*/)</computeroutput></para>
<para>ERRBNK IEBR1: VALID Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01645">1645</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab9103686fbc687ebb0e80d06035428cf"/><section>
    <title>ERRBNK_IEBR1_VALID_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR1_VALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR1_VALID_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR1_VALID_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>ERRBNK IEBR1: VALID Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01657">1657</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab9103686fbc687ebb0e80d06035428cf"/><section>
    <title>ERRBNK_IEBR1_VALID_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_IEBR1_VALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_IEBR1_VALID_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_IEBR1_VALID_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>ERRBNK IEBR1: VALID Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01644">1644</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad58e636502d5f7d7ded8f612c77b9c3c"/><section>
    <title>ERRBNK_TEBR0_BANK_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR0_BANK_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR0_BANK_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR0_BANK_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3cf4b6d8d2c6337906a1c3d8c4e732dc">ERRBNK_TEBR0_BANK_Pos</link>)</computeroutput></para>
<para>ERRBNK TEBR0: BANK Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01709">1709</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad58e636502d5f7d7ded8f612c77b9c3c"/><section>
    <title>ERRBNK_TEBR0_BANK_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR0_BANK_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR0_BANK_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR0_BANK_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3cf4b6d8d2c6337906a1c3d8c4e732dc">ERRBNK_TEBR0_BANK_Pos</link>)</computeroutput></para>
<para>ERRBNK TEBR0: BANK Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01696">1696</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3cf4b6d8d2c6337906a1c3d8c4e732dc"/><section>
    <title>ERRBNK_TEBR0_BANK_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR0_BANK_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR0_BANK_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR0_BANK_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>ERRBNK TEBR0: BANK Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01708">1708</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3cf4b6d8d2c6337906a1c3d8c4e732dc"/><section>
    <title>ERRBNK_TEBR0_BANK_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR0_BANK_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR0_BANK_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR0_BANK_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>ERRBNK TEBR0: BANK Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01695">1695</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga040a21cd3ab10370de0d3fb651539e27"/><section>
    <title>ERRBNK_TEBR0_LOCATION_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR0_LOCATION_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR0_LOCATION_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR0_LOCATION_Msk&#160;&#160;&#160;(0x3FFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab0e4eaf6c4fb6ac5e6ba7faac6a8a476">ERRBNK_TEBR0_LOCATION_Pos</link>)</computeroutput></para>
<para>ERRBNK TEBR0: LOCATION Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01712">1712</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga040a21cd3ab10370de0d3fb651539e27"/><section>
    <title>ERRBNK_TEBR0_LOCATION_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR0_LOCATION_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR0_LOCATION_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR0_LOCATION_Msk&#160;&#160;&#160;(0x3FFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab0e4eaf6c4fb6ac5e6ba7faac6a8a476">ERRBNK_TEBR0_LOCATION_Pos</link>)</computeroutput></para>
<para>ERRBNK TEBR0: LOCATION Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01699">1699</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab0e4eaf6c4fb6ac5e6ba7faac6a8a476"/><section>
    <title>ERRBNK_TEBR0_LOCATION_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR0_LOCATION_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR0_LOCATION_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR0_LOCATION_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>ERRBNK TEBR0: LOCATION Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01711">1711</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab0e4eaf6c4fb6ac5e6ba7faac6a8a476"/><section>
    <title>ERRBNK_TEBR0_LOCATION_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR0_LOCATION_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR0_LOCATION_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR0_LOCATION_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>ERRBNK TEBR0: LOCATION Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01698">1698</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac4234faf731f9ac8428ab0b41f88c51f"/><section>
    <title>ERRBNK_TEBR0_LOCKED_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR0_LOCKED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR0_LOCKED_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR0_LOCKED_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4823c7e1770aa7d0ae06758043bd026a">ERRBNK_TEBR0_LOCKED_Pos</link>)</computeroutput></para>
<para>ERRBNK TEBR0: LOCKED Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01715">1715</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac4234faf731f9ac8428ab0b41f88c51f"/><section>
    <title>ERRBNK_TEBR0_LOCKED_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR0_LOCKED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR0_LOCKED_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR0_LOCKED_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4823c7e1770aa7d0ae06758043bd026a">ERRBNK_TEBR0_LOCKED_Pos</link>)</computeroutput></para>
<para>ERRBNK TEBR0: LOCKED Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01702">1702</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4823c7e1770aa7d0ae06758043bd026a"/><section>
    <title>ERRBNK_TEBR0_LOCKED_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR0_LOCKED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR0_LOCKED_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR0_LOCKED_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>ERRBNK TEBR0: LOCKED Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01714">1714</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4823c7e1770aa7d0ae06758043bd026a"/><section>
    <title>ERRBNK_TEBR0_LOCKED_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR0_LOCKED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR0_LOCKED_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR0_LOCKED_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>ERRBNK TEBR0: LOCKED Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01701">1701</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1b45e2cde3470ef70329bbc52d113fd9"/><section>
    <title>ERRBNK_TEBR0_POISON_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR0_POISON_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR0_POISON_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR0_POISON_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab7ccdc49857bb574c333bb26877c6a63">ERRBNK_TEBR0_POISON_Pos</link>)</computeroutput></para>
<para>ERRBNK TEBR0: POISON Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01703">1703</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1b45e2cde3470ef70329bbc52d113fd9"/><section>
    <title>ERRBNK_TEBR0_POISON_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR0_POISON_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR0_POISON_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR0_POISON_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab7ccdc49857bb574c333bb26877c6a63">ERRBNK_TEBR0_POISON_Pos</link>)</computeroutput></para>
<para>ERRBNK TEBR0: POISON Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01690">1690</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab7ccdc49857bb574c333bb26877c6a63"/><section>
    <title>ERRBNK_TEBR0_POISON_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR0_POISON_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR0_POISON_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR0_POISON_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>ERRBNK TEBR0: POISON Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01702">1702</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab7ccdc49857bb574c333bb26877c6a63"/><section>
    <title>ERRBNK_TEBR0_POISON_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR0_POISON_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR0_POISON_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR0_POISON_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>ERRBNK TEBR0: POISON Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01689">1689</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2ed666c4fc20979a797871a4f1e12ba6"/><section>
    <title>ERRBNK_TEBR0_SWDEF_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR0_SWDEF_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR0_SWDEF_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR0_SWDEF_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa41d89f6f4c383e525df7f7d1c5c029d">ERRBNK_TEBR0_SWDEF_Pos</link>)</computeroutput></para>
<para>ERRBNK TEBR0: SWDEF Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01700">1700</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2ed666c4fc20979a797871a4f1e12ba6"/><section>
    <title>ERRBNK_TEBR0_SWDEF_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR0_SWDEF_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR0_SWDEF_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR0_SWDEF_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa41d89f6f4c383e525df7f7d1c5c029d">ERRBNK_TEBR0_SWDEF_Pos</link>)</computeroutput></para>
<para>ERRBNK TEBR0: SWDEF Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01687">1687</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa41d89f6f4c383e525df7f7d1c5c029d"/><section>
    <title>ERRBNK_TEBR0_SWDEF_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR0_SWDEF_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR0_SWDEF_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR0_SWDEF_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>ERRBNK TEBR0: SWDEF Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01699">1699</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa41d89f6f4c383e525df7f7d1c5c029d"/><section>
    <title>ERRBNK_TEBR0_SWDEF_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR0_SWDEF_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR0_SWDEF_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR0_SWDEF_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>ERRBNK TEBR0: SWDEF Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01686">1686</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0dece8f55702232a4b0ddf4218dc6b51"/><section>
    <title>ERRBNK_TEBR0_TYPE_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR0_TYPE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR0_TYPE_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR0_TYPE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gafd2d2fa3f7cae8cf05927361df7b4eaf">ERRBNK_TEBR0_TYPE_Pos</link>)</computeroutput></para>
<para>ERRBNK TEBR0: TYPE Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01706">1706</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0dece8f55702232a4b0ddf4218dc6b51"/><section>
    <title>ERRBNK_TEBR0_TYPE_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR0_TYPE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR0_TYPE_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR0_TYPE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gafd2d2fa3f7cae8cf05927361df7b4eaf">ERRBNK_TEBR0_TYPE_Pos</link>)</computeroutput></para>
<para>ERRBNK TEBR0: TYPE Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01693">1693</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafd2d2fa3f7cae8cf05927361df7b4eaf"/><section>
    <title>ERRBNK_TEBR0_TYPE_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR0_TYPE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR0_TYPE_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR0_TYPE_Pos&#160;&#160;&#160;27U</computeroutput></para>
<para>ERRBNK TEBR0: TYPE Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01705">1705</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafd2d2fa3f7cae8cf05927361df7b4eaf"/><section>
    <title>ERRBNK_TEBR0_TYPE_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR0_TYPE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR0_TYPE_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR0_TYPE_Pos&#160;&#160;&#160;27U</computeroutput></para>
<para>ERRBNK TEBR0: TYPE Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01692">1692</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaef9c8653a3f94e49ecce1d0446154297"/><section>
    <title>ERRBNK_TEBR0_VALID_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR0_VALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR0_VALID_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR0_VALID_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; /*<link linkend="_group___c_m_s_i_s___s_c_b_1ga9e30e5399c4c6622bc877389884e7ff4">ERRBNK_TEBR0_VALID_Pos</link>*/)</computeroutput></para>
<para>ERRBNK TEBR0: VALID Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01718">1718</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaef9c8653a3f94e49ecce1d0446154297"/><section>
    <title>ERRBNK_TEBR0_VALID_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR0_VALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR0_VALID_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR0_VALID_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; /*<link linkend="_group___c_m_s_i_s___s_c_b_1ga9e30e5399c4c6622bc877389884e7ff4">ERRBNK_TEBR0_VALID_Pos</link>*/)</computeroutput></para>
<para>ERRBNK TEBR0: VALID Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01705">1705</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9e30e5399c4c6622bc877389884e7ff4"/><section>
    <title>ERRBNK_TEBR0_VALID_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR0_VALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR0_VALID_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR0_VALID_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>ERRBNK TEBR0: VALID Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01717">1717</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9e30e5399c4c6622bc877389884e7ff4"/><section>
    <title>ERRBNK_TEBR0_VALID_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR0_VALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR0_VALID_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR0_VALID_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>ERRBNK TEBR0: VALID Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01704">1704</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf9b1bc9ab3aab722cc366e47c965f52a"/><section>
    <title>ERRBNK_TEBR1_BANK_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR1_BANK_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR1_BANK_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR1_BANK_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf76b700aa80e7f780df7072db468ba11">ERRBNK_TEBR1_BANK_Pos</link>)</computeroutput></para>
<para>ERRBNK TEBR1: BANK Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01731">1731</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf9b1bc9ab3aab722cc366e47c965f52a"/><section>
    <title>ERRBNK_TEBR1_BANK_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR1_BANK_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR1_BANK_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR1_BANK_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf76b700aa80e7f780df7072db468ba11">ERRBNK_TEBR1_BANK_Pos</link>)</computeroutput></para>
<para>ERRBNK TEBR1: BANK Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01718">1718</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf76b700aa80e7f780df7072db468ba11"/><section>
    <title>ERRBNK_TEBR1_BANK_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR1_BANK_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR1_BANK_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR1_BANK_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>ERRBNK TEBR1: BANK Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01730">1730</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf76b700aa80e7f780df7072db468ba11"/><section>
    <title>ERRBNK_TEBR1_BANK_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR1_BANK_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR1_BANK_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR1_BANK_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>ERRBNK TEBR1: BANK Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01717">1717</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5fb5252e8325ca90e12d06592599b677"/><section>
    <title>ERRBNK_TEBR1_LOCATION_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR1_LOCATION_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR1_LOCATION_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR1_LOCATION_Msk&#160;&#160;&#160;(0x3FFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga72082e9ed235f4177338c5e211f33bde">ERRBNK_TEBR1_LOCATION_Pos</link>)</computeroutput></para>
<para>ERRBNK TEBR1: LOCATION Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01734">1734</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5fb5252e8325ca90e12d06592599b677"/><section>
    <title>ERRBNK_TEBR1_LOCATION_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR1_LOCATION_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR1_LOCATION_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR1_LOCATION_Msk&#160;&#160;&#160;(0x3FFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga72082e9ed235f4177338c5e211f33bde">ERRBNK_TEBR1_LOCATION_Pos</link>)</computeroutput></para>
<para>ERRBNK TEBR1: LOCATION Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01721">1721</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga72082e9ed235f4177338c5e211f33bde"/><section>
    <title>ERRBNK_TEBR1_LOCATION_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR1_LOCATION_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR1_LOCATION_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR1_LOCATION_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>ERRBNK TEBR1: LOCATION Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01733">1733</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga72082e9ed235f4177338c5e211f33bde"/><section>
    <title>ERRBNK_TEBR1_LOCATION_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR1_LOCATION_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR1_LOCATION_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR1_LOCATION_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>ERRBNK TEBR1: LOCATION Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01720">1720</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga01ac5751b5956f39d45bc4c1802c0bca"/><section>
    <title>ERRBNK_TEBR1_LOCKED_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR1_LOCKED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR1_LOCKED_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR1_LOCKED_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8fcc66ff900b8c3227ea474475a670d6">ERRBNK_TEBR1_LOCKED_Pos</link>)</computeroutput></para>
<para>ERRBNK TEBR1: LOCKED Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01737">1737</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga01ac5751b5956f39d45bc4c1802c0bca"/><section>
    <title>ERRBNK_TEBR1_LOCKED_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR1_LOCKED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR1_LOCKED_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR1_LOCKED_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8fcc66ff900b8c3227ea474475a670d6">ERRBNK_TEBR1_LOCKED_Pos</link>)</computeroutput></para>
<para>ERRBNK TEBR1: LOCKED Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01724">1724</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8fcc66ff900b8c3227ea474475a670d6"/><section>
    <title>ERRBNK_TEBR1_LOCKED_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR1_LOCKED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR1_LOCKED_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR1_LOCKED_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>ERRBNK TEBR1: LOCKED Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01736">1736</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8fcc66ff900b8c3227ea474475a670d6"/><section>
    <title>ERRBNK_TEBR1_LOCKED_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR1_LOCKED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR1_LOCKED_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR1_LOCKED_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>ERRBNK TEBR1: LOCKED Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01723">1723</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga23836ccc0ee921e1a5ff61f40ae65add"/><section>
    <title>ERRBNK_TEBR1_POISON_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR1_POISON_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR1_POISON_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR1_POISON_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2912e7257126aeb9bff32ea824c8040b">ERRBNK_TEBR1_POISON_Pos</link>)</computeroutput></para>
<para>ERRBNK TEBR1: POISON Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01725">1725</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga23836ccc0ee921e1a5ff61f40ae65add"/><section>
    <title>ERRBNK_TEBR1_POISON_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR1_POISON_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR1_POISON_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR1_POISON_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2912e7257126aeb9bff32ea824c8040b">ERRBNK_TEBR1_POISON_Pos</link>)</computeroutput></para>
<para>ERRBNK TEBR1: POISON Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01712">1712</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2912e7257126aeb9bff32ea824c8040b"/><section>
    <title>ERRBNK_TEBR1_POISON_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR1_POISON_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR1_POISON_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR1_POISON_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>ERRBNK TEBR1: POISON Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01724">1724</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2912e7257126aeb9bff32ea824c8040b"/><section>
    <title>ERRBNK_TEBR1_POISON_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR1_POISON_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR1_POISON_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR1_POISON_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>ERRBNK TEBR1: POISON Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01711">1711</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae2aa0c87f31b2b1e917226e06cc4df8d"/><section>
    <title>ERRBNK_TEBR1_SWDEF_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR1_SWDEF_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR1_SWDEF_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR1_SWDEF_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa79fbc05cf56d9944ec7122534d2451f">ERRBNK_TEBR1_SWDEF_Pos</link>)</computeroutput></para>
<para>ERRBNK TEBR1: SWDEF Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01722">1722</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae2aa0c87f31b2b1e917226e06cc4df8d"/><section>
    <title>ERRBNK_TEBR1_SWDEF_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR1_SWDEF_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR1_SWDEF_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR1_SWDEF_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa79fbc05cf56d9944ec7122534d2451f">ERRBNK_TEBR1_SWDEF_Pos</link>)</computeroutput></para>
<para>ERRBNK TEBR1: SWDEF Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01709">1709</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa79fbc05cf56d9944ec7122534d2451f"/><section>
    <title>ERRBNK_TEBR1_SWDEF_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR1_SWDEF_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR1_SWDEF_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR1_SWDEF_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>ERRBNK TEBR1: SWDEF Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01721">1721</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa79fbc05cf56d9944ec7122534d2451f"/><section>
    <title>ERRBNK_TEBR1_SWDEF_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR1_SWDEF_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR1_SWDEF_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR1_SWDEF_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>ERRBNK TEBR1: SWDEF Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01708">1708</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga455a083e7d931a86269adb2a3727b8de"/><section>
    <title>ERRBNK_TEBR1_TYPE_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR1_TYPE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR1_TYPE_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR1_TYPE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0918466eb38c8f6a48865bf206d5ca32">ERRBNK_TEBR1_TYPE_Pos</link>)</computeroutput></para>
<para>ERRBNK TEBR1: TYPE Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01728">1728</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga455a083e7d931a86269adb2a3727b8de"/><section>
    <title>ERRBNK_TEBR1_TYPE_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR1_TYPE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR1_TYPE_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR1_TYPE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0918466eb38c8f6a48865bf206d5ca32">ERRBNK_TEBR1_TYPE_Pos</link>)</computeroutput></para>
<para>ERRBNK TEBR1: TYPE Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01715">1715</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0918466eb38c8f6a48865bf206d5ca32"/><section>
    <title>ERRBNK_TEBR1_TYPE_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR1_TYPE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR1_TYPE_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR1_TYPE_Pos&#160;&#160;&#160;27U</computeroutput></para>
<para>ERRBNK TEBR1: TYPE Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01727">1727</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0918466eb38c8f6a48865bf206d5ca32"/><section>
    <title>ERRBNK_TEBR1_TYPE_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR1_TYPE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR1_TYPE_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR1_TYPE_Pos&#160;&#160;&#160;27U</computeroutput></para>
<para>ERRBNK TEBR1: TYPE Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01714">1714</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad25c4eadbe5872c4fd956ae32223c36c"/><section>
    <title>ERRBNK_TEBR1_VALID_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR1_VALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR1_VALID_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR1_VALID_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; /*<link linkend="_group___c_m_s_i_s___s_c_b_1gaf1a15db93ae93ba4605f9fd3bf61b702">ERRBNK_TEBR1_VALID_Pos</link>*/)</computeroutput></para>
<para>ERRBNK TEBR1: VALID Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01740">1740</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad25c4eadbe5872c4fd956ae32223c36c"/><section>
    <title>ERRBNK_TEBR1_VALID_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR1_VALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR1_VALID_Msk</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR1_VALID_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; /*<link linkend="_group___c_m_s_i_s___s_c_b_1gaf1a15db93ae93ba4605f9fd3bf61b702">ERRBNK_TEBR1_VALID_Pos</link>*/)</computeroutput></para>
<para>ERRBNK TEBR1: VALID Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01727">1727</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf1a15db93ae93ba4605f9fd3bf61b702"/><section>
    <title>ERRBNK_TEBR1_VALID_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR1_VALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR1_VALID_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR1_VALID_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>ERRBNK TEBR1: VALID Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01739">1739</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf1a15db93ae93ba4605f9fd3bf61b702"/><section>
    <title>ERRBNK_TEBR1_VALID_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_TEBR1_VALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ERRBNK_TEBR1_VALID_Pos</secondary></indexterm>
<para><computeroutput>#define ERRBNK_TEBR1_VALID_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>ERRBNK TEBR1: VALID Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01726">1726</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab7288428f3edf8e44921c9b9558197d6"/><section>
    <title>EWIC<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>EWIC</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EWIC</secondary></indexterm>
<para><computeroutput>#define EWIC&#160;&#160;&#160;((<link linkend="_struct_e_w_i_c___type">EWIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___s_c_b_1ga7f86bb263a0cd3fc7f45c4128251d633">EWIC_BASE</link>        )</computeroutput></para>
<para>EWIC configuration struct </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03617">3617</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab7288428f3edf8e44921c9b9558197d6"/><section>
    <title>EWIC<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>EWIC</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EWIC</secondary></indexterm>
<para><computeroutput>#define EWIC&#160;&#160;&#160;((<link linkend="_struct_e_w_i_c___type">EWIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___s_c_b_1ga7f86bb263a0cd3fc7f45c4128251d633">EWIC_BASE</link>        )</computeroutput></para>
<para>EWIC configuration struct </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03521">3521</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7f86bb263a0cd3fc7f45c4128251d633"/><section>
    <title>EWIC_BASE<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>EWIC_BASE</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EWIC_BASE</secondary></indexterm>
<para><computeroutput>#define EWIC_BASE&#160;&#160;&#160;(0xE001E400UL)</computeroutput></para>
<para>External Wakeup Interrupt Controller Base Address </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03596">3596</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7f86bb263a0cd3fc7f45c4128251d633"/><section>
    <title>EWIC_BASE<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>EWIC_BASE</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EWIC_BASE</secondary></indexterm>
<para><computeroutput>#define EWIC_BASE&#160;&#160;&#160;(0xE001E400UL)</computeroutput></para>
<para>External Wakeup Interrupt Controller Base Address </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03501">3501</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0bb83e57c0da0167648b84edc30f71e1"/><section>
    <title>EWIC_EVENTMASK_IRQ_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>EWIC_EVENTMASK_IRQ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EWIC_EVENTMASK_IRQ_Msk</secondary></indexterm>
<para><computeroutput>#define EWIC_EVENTMASK_IRQ_Msk&#160;&#160;&#160;(0xFFFFFFFFUL /*&lt;&lt; EWIC_EVENTMASKA_IRQ_Pos*/)</computeroutput></para>
<para>EWIC EVENTMASKA: IRQ Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01600">1600</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0bb83e57c0da0167648b84edc30f71e1"/><section>
    <title>EWIC_EVENTMASK_IRQ_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>EWIC_EVENTMASK_IRQ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EWIC_EVENTMASK_IRQ_Msk</secondary></indexterm>
<para><computeroutput>#define EWIC_EVENTMASK_IRQ_Msk&#160;&#160;&#160;(0xFFFFFFFFUL /*&lt;&lt; EWIC_EVENTMASKA_IRQ_Pos*/)</computeroutput></para>
<para>EWIC EVENTMASKA: IRQ Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01587">1587</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gacc49d8f8dbcb8c40e8e925d0849d0fca"/><section>
    <title>EWIC_EVENTMASK_IRQ_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>EWIC_EVENTMASK_IRQ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EWIC_EVENTMASK_IRQ_Pos</secondary></indexterm>
<para><computeroutput>#define EWIC_EVENTMASK_IRQ_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>EWIC EVENTMASKA: IRQ Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01599">1599</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gacc49d8f8dbcb8c40e8e925d0849d0fca"/><section>
    <title>EWIC_EVENTMASK_IRQ_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>EWIC_EVENTMASK_IRQ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EWIC_EVENTMASK_IRQ_Pos</secondary></indexterm>
<para><computeroutput>#define EWIC_EVENTMASK_IRQ_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>EWIC EVENTMASKA: IRQ Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01586">1586</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9d2d846cf9735b1ce04fe05a86395a2b"/><section>
    <title>EWIC_EVENTMASKA_EDBGREQ_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>EWIC_EVENTMASKA_EDBGREQ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EWIC_EVENTMASKA_EDBGREQ_Msk</secondary></indexterm>
<para><computeroutput>#define EWIC_EVENTMASKA_EDBGREQ_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7c574ff89abed6c4e12250ff606a8c22">EWIC_EVENTMASKA_EDBGREQ_Pos</link>)</computeroutput></para>
<para>EWIC EVENTMASKA: EDBGREQ Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01590">1590</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9d2d846cf9735b1ce04fe05a86395a2b"/><section>
    <title>EWIC_EVENTMASKA_EDBGREQ_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>EWIC_EVENTMASKA_EDBGREQ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EWIC_EVENTMASKA_EDBGREQ_Msk</secondary></indexterm>
<para><computeroutput>#define EWIC_EVENTMASKA_EDBGREQ_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7c574ff89abed6c4e12250ff606a8c22">EWIC_EVENTMASKA_EDBGREQ_Pos</link>)</computeroutput></para>
<para>EWIC EVENTMASKA: EDBGREQ Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01577">1577</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7c574ff89abed6c4e12250ff606a8c22"/><section>
    <title>EWIC_EVENTMASKA_EDBGREQ_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>EWIC_EVENTMASKA_EDBGREQ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EWIC_EVENTMASKA_EDBGREQ_Pos</secondary></indexterm>
<para><computeroutput>#define EWIC_EVENTMASKA_EDBGREQ_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>EWIC EVENTMASKA: EDBGREQ Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01589">1589</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7c574ff89abed6c4e12250ff606a8c22"/><section>
    <title>EWIC_EVENTMASKA_EDBGREQ_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>EWIC_EVENTMASKA_EDBGREQ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EWIC_EVENTMASKA_EDBGREQ_Pos</secondary></indexterm>
<para><computeroutput>#define EWIC_EVENTMASKA_EDBGREQ_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>EWIC EVENTMASKA: EDBGREQ Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01576">1576</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga30d86de6fafda25566d8acac7e4e34be"/><section>
    <title>EWIC_EVENTMASKA_EVENT_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>EWIC_EVENTMASKA_EVENT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EWIC_EVENTMASKA_EVENT_Msk</secondary></indexterm>
<para><computeroutput>#define EWIC_EVENTMASKA_EVENT_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae83675b31a946f55f5eef636471213f3">EWIC_EVENTMASKA_EVENT_Pos</link>*/)</computeroutput></para>
<para>EWIC EVENTMASKA: EVENT Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01596">1596</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga30d86de6fafda25566d8acac7e4e34be"/><section>
    <title>EWIC_EVENTMASKA_EVENT_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>EWIC_EVENTMASKA_EVENT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EWIC_EVENTMASKA_EVENT_Msk</secondary></indexterm>
<para><computeroutput>#define EWIC_EVENTMASKA_EVENT_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae83675b31a946f55f5eef636471213f3">EWIC_EVENTMASKA_EVENT_Pos</link>*/)</computeroutput></para>
<para>EWIC EVENTMASKA: EVENT Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01583">1583</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae83675b31a946f55f5eef636471213f3"/><section>
    <title>EWIC_EVENTMASKA_EVENT_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>EWIC_EVENTMASKA_EVENT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EWIC_EVENTMASKA_EVENT_Pos</secondary></indexterm>
<para><computeroutput>#define EWIC_EVENTMASKA_EVENT_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>EWIC EVENTMASKA: EVENT Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01595">1595</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae83675b31a946f55f5eef636471213f3"/><section>
    <title>EWIC_EVENTMASKA_EVENT_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>EWIC_EVENTMASKA_EVENT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EWIC_EVENTMASKA_EVENT_Pos</secondary></indexterm>
<para><computeroutput>#define EWIC_EVENTMASKA_EVENT_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>EWIC EVENTMASKA: EVENT Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01582">1582</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga6b629506418eaba1265efbea8fb8c896"/><section>
    <title>EWIC_EVENTMASKA_NMI_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>EWIC_EVENTMASKA_NMI_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EWIC_EVENTMASKA_NMI_Msk</secondary></indexterm>
<para><computeroutput>#define EWIC_EVENTMASKA_NMI_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad971878615fecb4829f205ac5e4bd61d">EWIC_EVENTMASKA_NMI_Pos</link>)</computeroutput></para>
<para>EWIC EVENTMASKA: NMI Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01593">1593</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga6b629506418eaba1265efbea8fb8c896"/><section>
    <title>EWIC_EVENTMASKA_NMI_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>EWIC_EVENTMASKA_NMI_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EWIC_EVENTMASKA_NMI_Msk</secondary></indexterm>
<para><computeroutput>#define EWIC_EVENTMASKA_NMI_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad971878615fecb4829f205ac5e4bd61d">EWIC_EVENTMASKA_NMI_Pos</link>)</computeroutput></para>
<para>EWIC EVENTMASKA: NMI Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01580">1580</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad971878615fecb4829f205ac5e4bd61d"/><section>
    <title>EWIC_EVENTMASKA_NMI_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>EWIC_EVENTMASKA_NMI_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EWIC_EVENTMASKA_NMI_Pos</secondary></indexterm>
<para><computeroutput>#define EWIC_EVENTMASKA_NMI_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>EWIC EVENTMASKA: NMI Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01592">1592</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad971878615fecb4829f205ac5e4bd61d"/><section>
    <title>EWIC_EVENTMASKA_NMI_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>EWIC_EVENTMASKA_NMI_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EWIC_EVENTMASKA_NMI_Pos</secondary></indexterm>
<para><computeroutput>#define EWIC_EVENTMASKA_NMI_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>EWIC EVENTMASKA: NMI Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01579">1579</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab7f2d44cd160d0aa34d2094999e443ff"/><section>
    <title>EWIC_EVENTSPR_EDBGREQ_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>EWIC_EVENTSPR_EDBGREQ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EWIC_EVENTSPR_EDBGREQ_Msk</secondary></indexterm>
<para><computeroutput>#define EWIC_EVENTSPR_EDBGREQ_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf098fbb35ea49879d2163eefb1927fdd">EWIC_EVENTSPR_EDBGREQ_Pos</link>)</computeroutput></para>
<para>EWIC EVENTSPR: EDBGREQ Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01580">1580</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab7f2d44cd160d0aa34d2094999e443ff"/><section>
    <title>EWIC_EVENTSPR_EDBGREQ_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>EWIC_EVENTSPR_EDBGREQ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EWIC_EVENTSPR_EDBGREQ_Msk</secondary></indexterm>
<para><computeroutput>#define EWIC_EVENTSPR_EDBGREQ_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf098fbb35ea49879d2163eefb1927fdd">EWIC_EVENTSPR_EDBGREQ_Pos</link>)</computeroutput></para>
<para>EWIC EVENTSPR: EDBGREQ Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01567">1567</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf098fbb35ea49879d2163eefb1927fdd"/><section>
    <title>EWIC_EVENTSPR_EDBGREQ_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>EWIC_EVENTSPR_EDBGREQ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EWIC_EVENTSPR_EDBGREQ_Pos</secondary></indexterm>
<para><computeroutput>#define EWIC_EVENTSPR_EDBGREQ_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>EWIC EVENTSPR: EDBGREQ Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01579">1579</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf098fbb35ea49879d2163eefb1927fdd"/><section>
    <title>EWIC_EVENTSPR_EDBGREQ_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>EWIC_EVENTSPR_EDBGREQ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EWIC_EVENTSPR_EDBGREQ_Pos</secondary></indexterm>
<para><computeroutput>#define EWIC_EVENTSPR_EDBGREQ_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>EWIC EVENTSPR: EDBGREQ Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01566">1566</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac5b6d21e8054c9ce54c8356e58cf9a52"/><section>
    <title>EWIC_EVENTSPR_EVENT_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>EWIC_EVENTSPR_EVENT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EWIC_EVENTSPR_EVENT_Msk</secondary></indexterm>
<para><computeroutput>#define EWIC_EVENTSPR_EVENT_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7c00f61ccc52e2cce1bd3aaa94ca9bca">EWIC_EVENTSPR_EVENT_Pos</link>*/)</computeroutput></para>
<para>EWIC EVENTSPR: EVENT Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01586">1586</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac5b6d21e8054c9ce54c8356e58cf9a52"/><section>
    <title>EWIC_EVENTSPR_EVENT_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>EWIC_EVENTSPR_EVENT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EWIC_EVENTSPR_EVENT_Msk</secondary></indexterm>
<para><computeroutput>#define EWIC_EVENTSPR_EVENT_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7c00f61ccc52e2cce1bd3aaa94ca9bca">EWIC_EVENTSPR_EVENT_Pos</link>*/)</computeroutput></para>
<para>EWIC EVENTSPR: EVENT Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01573">1573</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7c00f61ccc52e2cce1bd3aaa94ca9bca"/><section>
    <title>EWIC_EVENTSPR_EVENT_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>EWIC_EVENTSPR_EVENT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EWIC_EVENTSPR_EVENT_Pos</secondary></indexterm>
<para><computeroutput>#define EWIC_EVENTSPR_EVENT_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>EWIC EVENTSPR: EVENT Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01585">1585</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7c00f61ccc52e2cce1bd3aaa94ca9bca"/><section>
    <title>EWIC_EVENTSPR_EVENT_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>EWIC_EVENTSPR_EVENT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EWIC_EVENTSPR_EVENT_Pos</secondary></indexterm>
<para><computeroutput>#define EWIC_EVENTSPR_EVENT_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>EWIC EVENTSPR: EVENT Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01572">1572</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3c174d740f4decb88fc4843782c72604"/><section>
    <title>EWIC_EVENTSPR_NMI_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>EWIC_EVENTSPR_NMI_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EWIC_EVENTSPR_NMI_Msk</secondary></indexterm>
<para><computeroutput>#define EWIC_EVENTSPR_NMI_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3d7f778b9a4a202facb12e25da1de5be">EWIC_EVENTSPR_NMI_Pos</link>)</computeroutput></para>
<para>EWIC EVENTSPR: NMI Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01583">1583</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3c174d740f4decb88fc4843782c72604"/><section>
    <title>EWIC_EVENTSPR_NMI_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>EWIC_EVENTSPR_NMI_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EWIC_EVENTSPR_NMI_Msk</secondary></indexterm>
<para><computeroutput>#define EWIC_EVENTSPR_NMI_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3d7f778b9a4a202facb12e25da1de5be">EWIC_EVENTSPR_NMI_Pos</link>)</computeroutput></para>
<para>EWIC EVENTSPR: NMI Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01570">1570</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3d7f778b9a4a202facb12e25da1de5be"/><section>
    <title>EWIC_EVENTSPR_NMI_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>EWIC_EVENTSPR_NMI_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EWIC_EVENTSPR_NMI_Pos</secondary></indexterm>
<para><computeroutput>#define EWIC_EVENTSPR_NMI_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>EWIC EVENTSPR: NMI Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01582">1582</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3d7f778b9a4a202facb12e25da1de5be"/><section>
    <title>EWIC_EVENTSPR_NMI_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>EWIC_EVENTSPR_NMI_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EWIC_EVENTSPR_NMI_Pos</secondary></indexterm>
<para><computeroutput>#define EWIC_EVENTSPR_NMI_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>EWIC EVENTSPR: NMI Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01569">1569</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa6fa2b10f756385433e08522d9e4632f"/><section>
    <title>EXC_RETURN_HANDLER<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>EXC_RETURN_HANDLER</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EXC_RETURN_HANDLER</secondary></indexterm>
<para><computeroutput>#define EXC_RETURN_HANDLER&#160;&#160;&#160;(0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */</computeroutput></para><para>
Definition at line <link linkend="_core__cm0_8h_source_1l00603">603</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa6fa2b10f756385433e08522d9e4632f"/><section>
    <title>EXC_RETURN_HANDLER<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>EXC_RETURN_HANDLER</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EXC_RETURN_HANDLER</secondary></indexterm>
<para><computeroutput>#define EXC_RETURN_HANDLER&#160;&#160;&#160;(0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */</computeroutput></para><para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00721">721</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa6fa2b10f756385433e08522d9e4632f"/><section>
    <title>EXC_RETURN_HANDLER<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>EXC_RETURN_HANDLER</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EXC_RETURN_HANDLER</secondary></indexterm>
<para><computeroutput>#define EXC_RETURN_HANDLER&#160;&#160;&#160;(0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */</computeroutput></para><para>
Definition at line <link linkend="_core__cm1_8h_source_1l00630">630</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa6fa2b10f756385433e08522d9e4632f"/><section>
    <title>EXC_RETURN_HANDLER<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>EXC_RETURN_HANDLER</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EXC_RETURN_HANDLER</secondary></indexterm>
<para><computeroutput>#define EXC_RETURN_HANDLER&#160;&#160;&#160;(0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */</computeroutput></para><para>
Definition at line <link linkend="_core__cm3_8h_source_1l01463">1463</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa6fa2b10f756385433e08522d9e4632f"/><section>
    <title>EXC_RETURN_HANDLER<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>EXC_RETURN_HANDLER</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EXC_RETURN_HANDLER</secondary></indexterm>
<para><computeroutput>#define EXC_RETURN_HANDLER&#160;&#160;&#160;(0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */</computeroutput></para><para>
Definition at line <link linkend="_core__cm4_8h_source_1l01636">1636</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa6fa2b10f756385433e08522d9e4632f"/><section>
    <title>EXC_RETURN_HANDLER<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>EXC_RETURN_HANDLER</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EXC_RETURN_HANDLER</secondary></indexterm>
<para><computeroutput>#define EXC_RETURN_HANDLER&#160;&#160;&#160;(0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */</computeroutput></para><para>
Definition at line <link linkend="_core__cm7_8h_source_1l01863">1863</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa6fa2b10f756385433e08522d9e4632f"/><section>
    <title>EXC_RETURN_HANDLER<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>EXC_RETURN_HANDLER</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EXC_RETURN_HANDLER</secondary></indexterm>
<para><computeroutput>#define EXC_RETURN_HANDLER&#160;&#160;&#160;(0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */</computeroutput></para><para>
Definition at line <link linkend="_core__sc000_8h_source_1l00736">736</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa6fa2b10f756385433e08522d9e4632f"/><section>
    <title>EXC_RETURN_HANDLER<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>EXC_RETURN_HANDLER</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EXC_RETURN_HANDLER</secondary></indexterm>
<para><computeroutput>#define EXC_RETURN_HANDLER&#160;&#160;&#160;(0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */</computeroutput></para><para>
Definition at line <link linkend="_core__sc300_8h_source_1l01446">1446</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaea4703101b5e679f695e231f7ee72331"/><section>
    <title>EXC_RETURN_THREAD_MSP<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>EXC_RETURN_THREAD_MSP</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EXC_RETURN_THREAD_MSP</secondary></indexterm>
<para><computeroutput>#define EXC_RETURN_THREAD_MSP&#160;&#160;&#160;(0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */</computeroutput></para><para>
Definition at line <link linkend="_core__cm0_8h_source_1l00604">604</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaea4703101b5e679f695e231f7ee72331"/><section>
    <title>EXC_RETURN_THREAD_MSP<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>EXC_RETURN_THREAD_MSP</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EXC_RETURN_THREAD_MSP</secondary></indexterm>
<para><computeroutput>#define EXC_RETURN_THREAD_MSP&#160;&#160;&#160;(0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */</computeroutput></para><para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00722">722</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaea4703101b5e679f695e231f7ee72331"/><section>
    <title>EXC_RETURN_THREAD_MSP<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>EXC_RETURN_THREAD_MSP</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EXC_RETURN_THREAD_MSP</secondary></indexterm>
<para><computeroutput>#define EXC_RETURN_THREAD_MSP&#160;&#160;&#160;(0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */</computeroutput></para><para>
Definition at line <link linkend="_core__cm1_8h_source_1l00631">631</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaea4703101b5e679f695e231f7ee72331"/><section>
    <title>EXC_RETURN_THREAD_MSP<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>EXC_RETURN_THREAD_MSP</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EXC_RETURN_THREAD_MSP</secondary></indexterm>
<para><computeroutput>#define EXC_RETURN_THREAD_MSP&#160;&#160;&#160;(0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */</computeroutput></para><para>
Definition at line <link linkend="_core__cm3_8h_source_1l01464">1464</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaea4703101b5e679f695e231f7ee72331"/><section>
    <title>EXC_RETURN_THREAD_MSP<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>EXC_RETURN_THREAD_MSP</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EXC_RETURN_THREAD_MSP</secondary></indexterm>
<para><computeroutput>#define EXC_RETURN_THREAD_MSP&#160;&#160;&#160;(0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */</computeroutput></para><para>
Definition at line <link linkend="_core__cm4_8h_source_1l01637">1637</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaea4703101b5e679f695e231f7ee72331"/><section>
    <title>EXC_RETURN_THREAD_MSP<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>EXC_RETURN_THREAD_MSP</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EXC_RETURN_THREAD_MSP</secondary></indexterm>
<para><computeroutput>#define EXC_RETURN_THREAD_MSP&#160;&#160;&#160;(0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */</computeroutput></para><para>
Definition at line <link linkend="_core__cm7_8h_source_1l01864">1864</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaea4703101b5e679f695e231f7ee72331"/><section>
    <title>EXC_RETURN_THREAD_MSP<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>EXC_RETURN_THREAD_MSP</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EXC_RETURN_THREAD_MSP</secondary></indexterm>
<para><computeroutput>#define EXC_RETURN_THREAD_MSP&#160;&#160;&#160;(0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */</computeroutput></para><para>
Definition at line <link linkend="_core__sc000_8h_source_1l00737">737</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaea4703101b5e679f695e231f7ee72331"/><section>
    <title>EXC_RETURN_THREAD_MSP<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>EXC_RETURN_THREAD_MSP</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EXC_RETURN_THREAD_MSP</secondary></indexterm>
<para><computeroutput>#define EXC_RETURN_THREAD_MSP&#160;&#160;&#160;(0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */</computeroutput></para><para>
Definition at line <link linkend="_core__sc300_8h_source_1l01447">1447</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9998daf0fbdf31dbc8f81cd604b58175"/><section>
    <title>EXC_RETURN_THREAD_PSP<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>EXC_RETURN_THREAD_PSP</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EXC_RETURN_THREAD_PSP</secondary></indexterm>
<para><computeroutput>#define EXC_RETURN_THREAD_PSP&#160;&#160;&#160;(0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */</computeroutput></para><para>
Definition at line <link linkend="_core__cm0_8h_source_1l00605">605</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9998daf0fbdf31dbc8f81cd604b58175"/><section>
    <title>EXC_RETURN_THREAD_PSP<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>EXC_RETURN_THREAD_PSP</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EXC_RETURN_THREAD_PSP</secondary></indexterm>
<para><computeroutput>#define EXC_RETURN_THREAD_PSP&#160;&#160;&#160;(0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */</computeroutput></para><para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00723">723</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9998daf0fbdf31dbc8f81cd604b58175"/><section>
    <title>EXC_RETURN_THREAD_PSP<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>EXC_RETURN_THREAD_PSP</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EXC_RETURN_THREAD_PSP</secondary></indexterm>
<para><computeroutput>#define EXC_RETURN_THREAD_PSP&#160;&#160;&#160;(0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */</computeroutput></para><para>
Definition at line <link linkend="_core__cm1_8h_source_1l00632">632</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9998daf0fbdf31dbc8f81cd604b58175"/><section>
    <title>EXC_RETURN_THREAD_PSP<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>EXC_RETURN_THREAD_PSP</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EXC_RETURN_THREAD_PSP</secondary></indexterm>
<para><computeroutput>#define EXC_RETURN_THREAD_PSP&#160;&#160;&#160;(0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */</computeroutput></para><para>
Definition at line <link linkend="_core__cm3_8h_source_1l01465">1465</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9998daf0fbdf31dbc8f81cd604b58175"/><section>
    <title>EXC_RETURN_THREAD_PSP<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>EXC_RETURN_THREAD_PSP</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EXC_RETURN_THREAD_PSP</secondary></indexterm>
<para><computeroutput>#define EXC_RETURN_THREAD_PSP&#160;&#160;&#160;(0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */</computeroutput></para><para>
Definition at line <link linkend="_core__cm4_8h_source_1l01638">1638</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9998daf0fbdf31dbc8f81cd604b58175"/><section>
    <title>EXC_RETURN_THREAD_PSP<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>EXC_RETURN_THREAD_PSP</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EXC_RETURN_THREAD_PSP</secondary></indexterm>
<para><computeroutput>#define EXC_RETURN_THREAD_PSP&#160;&#160;&#160;(0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */</computeroutput></para><para>
Definition at line <link linkend="_core__cm7_8h_source_1l01865">1865</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9998daf0fbdf31dbc8f81cd604b58175"/><section>
    <title>EXC_RETURN_THREAD_PSP<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>EXC_RETURN_THREAD_PSP</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EXC_RETURN_THREAD_PSP</secondary></indexterm>
<para><computeroutput>#define EXC_RETURN_THREAD_PSP&#160;&#160;&#160;(0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */</computeroutput></para><para>
Definition at line <link linkend="_core__sc000_8h_source_1l00738">738</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9998daf0fbdf31dbc8f81cd604b58175"/><section>
    <title>EXC_RETURN_THREAD_PSP<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>EXC_RETURN_THREAD_PSP</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>EXC_RETURN_THREAD_PSP</secondary></indexterm>
<para><computeroutput>#define EXC_RETURN_THREAD_PSP&#160;&#160;&#160;(0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */</computeroutput></para><para>
Definition at line <link linkend="_core__sc300_8h_source_1l01448">1448</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga56de6e4ef0849a6206610d31febb1a93"/><section>
    <title>FPU_FPDSCR_FZ16_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_FZ16_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_FPDSCR_FZ16_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_FZ16_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga9282c187bb7c7e3f955636c5a0639c47">FPU_FPDSCR_FZ16_Pos</link>)</computeroutput></para>
<para>FPDSCR: FZ16 bit Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02563">2563</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga56de6e4ef0849a6206610d31febb1a93"/><section>
    <title>FPU_FPDSCR_FZ16_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_FZ16_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_FPDSCR_FZ16_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_FZ16_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga9282c187bb7c7e3f955636c5a0639c47">FPU_FPDSCR_FZ16_Pos</link>)</computeroutput></para>
<para>FPDSCR: FZ16 bit Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03059">3059</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga56de6e4ef0849a6206610d31febb1a93"/><section>
    <title>FPU_FPDSCR_FZ16_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_FZ16_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_FPDSCR_FZ16_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_FZ16_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga9282c187bb7c7e3f955636c5a0639c47">FPU_FPDSCR_FZ16_Pos</link>)</computeroutput></para>
<para>FPDSCR: FZ16 bit Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02964">2964</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9282c187bb7c7e3f955636c5a0639c47"/><section>
    <title>FPU_FPDSCR_FZ16_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_FZ16_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_FPDSCR_FZ16_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_FZ16_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>FPDSCR: FZ16 bit Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02562">2562</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9282c187bb7c7e3f955636c5a0639c47"/><section>
    <title>FPU_FPDSCR_FZ16_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_FZ16_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_FPDSCR_FZ16_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_FZ16_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>FPDSCR: FZ16 bit Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03058">3058</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9282c187bb7c7e3f955636c5a0639c47"/><section>
    <title>FPU_FPDSCR_FZ16_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_FZ16_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_FPDSCR_FZ16_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_FZ16_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>FPDSCR: FZ16 bit Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02963">2963</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2b560e1f86d753f90b78e2794dae7650"/><section>
    <title>FPU_FPDSCR_LTPSIZE_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_LTPSIZE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_FPDSCR_LTPSIZE_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_LTPSIZE_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga842e484fa49ab1a99d8f3ff9bf4a4677">FPU_FPDSCR_LTPSIZE_Pos</link>)</computeroutput></para>
<para>FPDSCR: LTPSIZE bit Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02566">2566</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2b560e1f86d753f90b78e2794dae7650"/><section>
    <title>FPU_FPDSCR_LTPSIZE_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_LTPSIZE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_FPDSCR_LTPSIZE_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_LTPSIZE_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga842e484fa49ab1a99d8f3ff9bf4a4677">FPU_FPDSCR_LTPSIZE_Pos</link>)</computeroutput></para>
<para>FPDSCR: LTPSIZE bit Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03062">3062</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2b560e1f86d753f90b78e2794dae7650"/><section>
    <title>FPU_FPDSCR_LTPSIZE_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_LTPSIZE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_FPDSCR_LTPSIZE_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_LTPSIZE_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga842e484fa49ab1a99d8f3ff9bf4a4677">FPU_FPDSCR_LTPSIZE_Pos</link>)</computeroutput></para>
<para>FPDSCR: LTPSIZE bit Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02967">2967</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga842e484fa49ab1a99d8f3ff9bf4a4677"/><section>
    <title>FPU_FPDSCR_LTPSIZE_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_LTPSIZE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_FPDSCR_LTPSIZE_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_LTPSIZE_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>FPDSCR: LTPSIZE bit Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02565">2565</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga842e484fa49ab1a99d8f3ff9bf4a4677"/><section>
    <title>FPU_FPDSCR_LTPSIZE_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_LTPSIZE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_FPDSCR_LTPSIZE_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_LTPSIZE_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>FPDSCR: LTPSIZE bit Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03061">3061</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga842e484fa49ab1a99d8f3ff9bf4a4677"/><section>
    <title>FPU_FPDSCR_LTPSIZE_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_LTPSIZE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_FPDSCR_LTPSIZE_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_LTPSIZE_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>FPDSCR: LTPSIZE bit Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02966">2966</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa242bea2b0f8fa1bb6af3d73e2486feb"/><section>
    <title>FPU_MVFR0_FPDivide_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPDivide_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR0_FPDivide_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPDivide_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac438ab10e9bd59d808dc53d731bd63cf">FPU_MVFR0_FPDivide_Pos</link>)</computeroutput></para>
<para>MVFR0: Divide bits Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02576">2576</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa242bea2b0f8fa1bb6af3d73e2486feb"/><section>
    <title>FPU_MVFR0_FPDivide_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPDivide_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR0_FPDivide_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPDivide_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac438ab10e9bd59d808dc53d731bd63cf">FPU_MVFR0_FPDivide_Pos</link>)</computeroutput></para>
<para>MVFR0: Divide bits Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03072">3072</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa242bea2b0f8fa1bb6af3d73e2486feb"/><section>
    <title>FPU_MVFR0_FPDivide_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPDivide_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR0_FPDivide_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPDivide_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac438ab10e9bd59d808dc53d731bd63cf">FPU_MVFR0_FPDivide_Pos</link>)</computeroutput></para>
<para>MVFR0: Divide bits Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02977">2977</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac438ab10e9bd59d808dc53d731bd63cf"/><section>
    <title>FPU_MVFR0_FPDivide_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPDivide_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR0_FPDivide_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPDivide_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MVFR0: FPDivide bits Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02575">2575</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac438ab10e9bd59d808dc53d731bd63cf"/><section>
    <title>FPU_MVFR0_FPDivide_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPDivide_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR0_FPDivide_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPDivide_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MVFR0: FPDivide bits Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03071">3071</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac438ab10e9bd59d808dc53d731bd63cf"/><section>
    <title>FPU_MVFR0_FPDivide_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPDivide_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR0_FPDivide_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPDivide_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MVFR0: FPDivide bits Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02976">2976</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga252e67777339a86a87e401f5faf4931f"/><section>
    <title>FPU_MVFR0_FPDP_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPDP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR0_FPDP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPDP_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4d2d47712d133345a8209425c7565b85">FPU_MVFR0_FPDP_Pos</link>)</computeroutput></para>
<para>MVFR0: FPDP bits Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02579">2579</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga252e67777339a86a87e401f5faf4931f"/><section>
    <title>FPU_MVFR0_FPDP_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPDP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR0_FPDP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPDP_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4d2d47712d133345a8209425c7565b85">FPU_MVFR0_FPDP_Pos</link>)</computeroutput></para>
<para>MVFR0: FPDP bits Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03075">3075</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga252e67777339a86a87e401f5faf4931f"/><section>
    <title>FPU_MVFR0_FPDP_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPDP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR0_FPDP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPDP_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4d2d47712d133345a8209425c7565b85">FPU_MVFR0_FPDP_Pos</link>)</computeroutput></para>
<para>MVFR0: FPDP bits Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02980">2980</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4d2d47712d133345a8209425c7565b85"/><section>
    <title>FPU_MVFR0_FPDP_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPDP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR0_FPDP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPDP_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MVFR0: FPDP bits Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02578">2578</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4d2d47712d133345a8209425c7565b85"/><section>
    <title>FPU_MVFR0_FPDP_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPDP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR0_FPDP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPDP_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MVFR0: FPDP bits Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03074">3074</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4d2d47712d133345a8209425c7565b85"/><section>
    <title>FPU_MVFR0_FPDP_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPDP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR0_FPDP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPDP_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MVFR0: FPDP bits Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02979">2979</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga722289c6fa4a28dbcd5b3abb29cc280c"/><section>
    <title>FPU_MVFR0_FPRound_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPRound_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR0_FPRound_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPRound_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga247360c4a57e24aed05414d82b61680c">FPU_MVFR0_FPRound_Pos</link>)</computeroutput></para>
<para>MVFR0: FPRound bits Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02570">2570</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga722289c6fa4a28dbcd5b3abb29cc280c"/><section>
    <title>FPU_MVFR0_FPRound_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPRound_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR0_FPRound_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPRound_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga247360c4a57e24aed05414d82b61680c">FPU_MVFR0_FPRound_Pos</link>)</computeroutput></para>
<para>MVFR0: FPRound bits Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03066">3066</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga722289c6fa4a28dbcd5b3abb29cc280c"/><section>
    <title>FPU_MVFR0_FPRound_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPRound_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR0_FPRound_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPRound_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga247360c4a57e24aed05414d82b61680c">FPU_MVFR0_FPRound_Pos</link>)</computeroutput></para>
<para>MVFR0: FPRound bits Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02971">2971</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga247360c4a57e24aed05414d82b61680c"/><section>
    <title>FPU_MVFR0_FPRound_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPRound_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR0_FPRound_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPRound_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>MVFR0: FPRound bits Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02569">2569</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga247360c4a57e24aed05414d82b61680c"/><section>
    <title>FPU_MVFR0_FPRound_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPRound_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR0_FPRound_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPRound_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>MVFR0: FPRound bits Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03065">3065</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga247360c4a57e24aed05414d82b61680c"/><section>
    <title>FPU_MVFR0_FPRound_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPRound_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR0_FPRound_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPRound_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>MVFR0: FPRound bits Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02970">2970</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafa21854cf4bc343f8be949c353ac87f2"/><section>
    <title>FPU_MVFR0_FPSP_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPSP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR0_FPSP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPSP_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae0f4839c1064f2a368c30e197e2fabd7">FPU_MVFR0_FPSP_Pos</link>)</computeroutput></para>
<para>MVFR0: FPSP bits Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02582">2582</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafa21854cf4bc343f8be949c353ac87f2"/><section>
    <title>FPU_MVFR0_FPSP_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPSP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR0_FPSP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPSP_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae0f4839c1064f2a368c30e197e2fabd7">FPU_MVFR0_FPSP_Pos</link>)</computeroutput></para>
<para>MVFR0: FPSP bits Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03078">3078</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafa21854cf4bc343f8be949c353ac87f2"/><section>
    <title>FPU_MVFR0_FPSP_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPSP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR0_FPSP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPSP_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae0f4839c1064f2a368c30e197e2fabd7">FPU_MVFR0_FPSP_Pos</link>)</computeroutput></para>
<para>MVFR0: FPSP bits Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02983">2983</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae0f4839c1064f2a368c30e197e2fabd7"/><section>
    <title>FPU_MVFR0_FPSP_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPSP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR0_FPSP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPSP_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MVFR0: FPSP bits Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02581">2581</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae0f4839c1064f2a368c30e197e2fabd7"/><section>
    <title>FPU_MVFR0_FPSP_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPSP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR0_FPSP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPSP_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MVFR0: FPSP bits Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03077">3077</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae0f4839c1064f2a368c30e197e2fabd7"/><section>
    <title>FPU_MVFR0_FPSP_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPSP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR0_FPSP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPSP_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MVFR0: FPSP bits Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02982">2982</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga157024ef09ecc735285b63ce49e51115"/><section>
    <title>FPU_MVFR0_FPSqrt_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPSqrt_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR0_FPSqrt_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPSqrt_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7bc5461b9b64a3e825b15a3ae15b078d">FPU_MVFR0_FPSqrt_Pos</link>)</computeroutput></para>
<para>MVFR0: FPSqrt bits Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02573">2573</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga157024ef09ecc735285b63ce49e51115"/><section>
    <title>FPU_MVFR0_FPSqrt_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPSqrt_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR0_FPSqrt_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPSqrt_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7bc5461b9b64a3e825b15a3ae15b078d">FPU_MVFR0_FPSqrt_Pos</link>)</computeroutput></para>
<para>MVFR0: FPSqrt bits Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03069">3069</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga157024ef09ecc735285b63ce49e51115"/><section>
    <title>FPU_MVFR0_FPSqrt_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPSqrt_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR0_FPSqrt_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPSqrt_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7bc5461b9b64a3e825b15a3ae15b078d">FPU_MVFR0_FPSqrt_Pos</link>)</computeroutput></para>
<para>MVFR0: FPSqrt bits Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02974">2974</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7bc5461b9b64a3e825b15a3ae15b078d"/><section>
    <title>FPU_MVFR0_FPSqrt_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPSqrt_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR0_FPSqrt_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPSqrt_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>MVFR0: FPSqrt bits Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02572">2572</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7bc5461b9b64a3e825b15a3ae15b078d"/><section>
    <title>FPU_MVFR0_FPSqrt_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPSqrt_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR0_FPSqrt_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPSqrt_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>MVFR0: FPSqrt bits Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03068">3068</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7bc5461b9b64a3e825b15a3ae15b078d"/><section>
    <title>FPU_MVFR0_FPSqrt_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPSqrt_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR0_FPSqrt_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPSqrt_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>MVFR0: FPSqrt bits Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02973">2973</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaaf4dcbad1945d48a399f28f75d1f1933"/><section>
    <title>FPU_MVFR0_SIMDReg_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_SIMDReg_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR0_SIMDReg_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_SIMDReg_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga843737b56734d14bbf6cadbfe9497199">FPU_MVFR0_SIMDReg_Pos</link>*/)</computeroutput></para>
<para>MVFR0: SIMDReg bits Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02585">2585</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaaf4dcbad1945d48a399f28f75d1f1933"/><section>
    <title>FPU_MVFR0_SIMDReg_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_SIMDReg_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR0_SIMDReg_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_SIMDReg_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga843737b56734d14bbf6cadbfe9497199">FPU_MVFR0_SIMDReg_Pos</link>*/)</computeroutput></para>
<para>MVFR0: SIMDReg bits Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03081">3081</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaaf4dcbad1945d48a399f28f75d1f1933"/><section>
    <title>FPU_MVFR0_SIMDReg_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_SIMDReg_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR0_SIMDReg_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_SIMDReg_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga843737b56734d14bbf6cadbfe9497199">FPU_MVFR0_SIMDReg_Pos</link>*/)</computeroutput></para>
<para>MVFR0: SIMDReg bits Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02986">2986</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga843737b56734d14bbf6cadbfe9497199"/><section>
    <title>FPU_MVFR0_SIMDReg_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_SIMDReg_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR0_SIMDReg_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_SIMDReg_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MVFR0: SIMDReg bits Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02584">2584</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga843737b56734d14bbf6cadbfe9497199"/><section>
    <title>FPU_MVFR0_SIMDReg_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_SIMDReg_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR0_SIMDReg_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_SIMDReg_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MVFR0: SIMDReg bits Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03080">3080</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga843737b56734d14bbf6cadbfe9497199"/><section>
    <title>FPU_MVFR0_SIMDReg_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_SIMDReg_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR0_SIMDReg_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_SIMDReg_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MVFR0: SIMDReg bits Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02985">2985</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga89bb6ea5ef65195e4f6481f729dae424"/><section>
    <title>FPU_MVFR1_FMAC_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FMAC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR1_FMAC_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FMAC_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga61ea5a229566b868aff940160b35bd30">FPU_MVFR1_FMAC_Pos</link>)</computeroutput></para>
<para>MVFR1: FMAC bits Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02589">2589</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga89bb6ea5ef65195e4f6481f729dae424"/><section>
    <title>FPU_MVFR1_FMAC_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FMAC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR1_FMAC_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FMAC_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga61ea5a229566b868aff940160b35bd30">FPU_MVFR1_FMAC_Pos</link>)</computeroutput></para>
<para>MVFR1: FMAC bits Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03085">3085</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga89bb6ea5ef65195e4f6481f729dae424"/><section>
    <title>FPU_MVFR1_FMAC_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FMAC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR1_FMAC_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FMAC_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga61ea5a229566b868aff940160b35bd30">FPU_MVFR1_FMAC_Pos</link>)</computeroutput></para>
<para>MVFR1: FMAC bits Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02990">2990</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga61ea5a229566b868aff940160b35bd30"/><section>
    <title>FPU_MVFR1_FMAC_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FMAC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR1_FMAC_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FMAC_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>MVFR1: FMAC bits Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02588">2588</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga61ea5a229566b868aff940160b35bd30"/><section>
    <title>FPU_MVFR1_FMAC_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FMAC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR1_FMAC_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FMAC_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>MVFR1: FMAC bits Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03084">3084</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga61ea5a229566b868aff940160b35bd30"/><section>
    <title>FPU_MVFR1_FMAC_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FMAC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR1_FMAC_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FMAC_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>MVFR1: FMAC bits Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02989">2989</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab033e935c4923030c541b2188050b338"/><section>
    <title>FPU_MVFR1_FP16_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP16_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR1_FP16_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP16_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga356d6777cf4bc068aa1a9f79cb67e66f">FPU_MVFR1_FP16_Pos</link>)</computeroutput></para>
<para>MVFR1: FP16 bits Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02595">2595</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab033e935c4923030c541b2188050b338"/><section>
    <title>FPU_MVFR1_FP16_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP16_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR1_FP16_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP16_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga356d6777cf4bc068aa1a9f79cb67e66f">FPU_MVFR1_FP16_Pos</link>)</computeroutput></para>
<para>MVFR1: FP16 bits Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03091">3091</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab033e935c4923030c541b2188050b338"/><section>
    <title>FPU_MVFR1_FP16_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP16_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR1_FP16_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP16_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga356d6777cf4bc068aa1a9f79cb67e66f">FPU_MVFR1_FP16_Pos</link>)</computeroutput></para>
<para>MVFR1: FP16 bits Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02996">2996</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga356d6777cf4bc068aa1a9f79cb67e66f"/><section>
    <title>FPU_MVFR1_FP16_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP16_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR1_FP16_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP16_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>MVFR1: FP16 bits Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02594">2594</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga356d6777cf4bc068aa1a9f79cb67e66f"/><section>
    <title>FPU_MVFR1_FP16_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP16_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR1_FP16_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP16_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>MVFR1: FP16 bits Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03090">3090</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga356d6777cf4bc068aa1a9f79cb67e66f"/><section>
    <title>FPU_MVFR1_FP16_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP16_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR1_FP16_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP16_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>MVFR1: FP16 bits Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02995">2995</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga14f8084eeb7d805bb6215d6ca2f086a7"/><section>
    <title>FPU_MVFR1_FPDNaN_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FPDNaN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR1_FPDNaN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FPDNaN_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga01000f706f4624a56eaa4a92b94a70f3">FPU_MVFR1_FPDNaN_Pos</link>)</computeroutput></para>
<para>MVFR1: FPDNaN bits Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02601">2601</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga14f8084eeb7d805bb6215d6ca2f086a7"/><section>
    <title>FPU_MVFR1_FPDNaN_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FPDNaN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR1_FPDNaN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FPDNaN_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga01000f706f4624a56eaa4a92b94a70f3">FPU_MVFR1_FPDNaN_Pos</link>)</computeroutput></para>
<para>MVFR1: FPDNaN bits Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03097">3097</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga14f8084eeb7d805bb6215d6ca2f086a7"/><section>
    <title>FPU_MVFR1_FPDNaN_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FPDNaN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR1_FPDNaN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FPDNaN_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga01000f706f4624a56eaa4a92b94a70f3">FPU_MVFR1_FPDNaN_Pos</link>)</computeroutput></para>
<para>MVFR1: FPDNaN bits Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03002">3002</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga01000f706f4624a56eaa4a92b94a70f3"/><section>
    <title>FPU_MVFR1_FPDNaN_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FPDNaN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR1_FPDNaN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FPDNaN_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MVFR1: FPDNaN bits Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02600">2600</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga01000f706f4624a56eaa4a92b94a70f3"/><section>
    <title>FPU_MVFR1_FPDNaN_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FPDNaN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR1_FPDNaN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FPDNaN_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MVFR1: FPDNaN bits Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03096">3096</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga01000f706f4624a56eaa4a92b94a70f3"/><section>
    <title>FPU_MVFR1_FPDNaN_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FPDNaN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR1_FPDNaN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FPDNaN_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MVFR1: FPDNaN bits Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03001">3001</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga40240598e0a2dc7714d652ce495c9dab"/><section>
    <title>FPU_MVFR1_FPFtZ_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FPFtZ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR1_FPFtZ_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FPFtZ_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga04ee8591dc12d01ef3b2bf831341e0c8">FPU_MVFR1_FPFtZ_Pos</link>*/)</computeroutput></para>
<para>MVFR1: FPFtZ bits Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02604">2604</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga40240598e0a2dc7714d652ce495c9dab"/><section>
    <title>FPU_MVFR1_FPFtZ_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FPFtZ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR1_FPFtZ_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FPFtZ_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga04ee8591dc12d01ef3b2bf831341e0c8">FPU_MVFR1_FPFtZ_Pos</link>*/)</computeroutput></para>
<para>MVFR1: FPFtZ bits Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03100">3100</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga40240598e0a2dc7714d652ce495c9dab"/><section>
    <title>FPU_MVFR1_FPFtZ_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FPFtZ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR1_FPFtZ_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FPFtZ_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga04ee8591dc12d01ef3b2bf831341e0c8">FPU_MVFR1_FPFtZ_Pos</link>*/)</computeroutput></para>
<para>MVFR1: FPFtZ bits Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03005">3005</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga04ee8591dc12d01ef3b2bf831341e0c8"/><section>
    <title>FPU_MVFR1_FPFtZ_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FPFtZ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR1_FPFtZ_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FPFtZ_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MVFR1: FPFtZ bits Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02603">2603</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga04ee8591dc12d01ef3b2bf831341e0c8"/><section>
    <title>FPU_MVFR1_FPFtZ_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FPFtZ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR1_FPFtZ_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FPFtZ_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MVFR1: FPFtZ bits Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03099">3099</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga04ee8591dc12d01ef3b2bf831341e0c8"/><section>
    <title>FPU_MVFR1_FPFtZ_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FPFtZ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR1_FPFtZ_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FPFtZ_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MVFR1: FPFtZ bits Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03004">3004</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1155cd1522413aee221b80ab2b762da5"/><section>
    <title>FPU_MVFR1_FPHP_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FPHP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR1_FPHP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FPHP_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf02fb0af7d3b3ccac4e06443c0c4ec21">FPU_MVFR1_FPHP_Pos</link>)</computeroutput></para>
<para>MVFR1: FPHP bits Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02592">2592</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1155cd1522413aee221b80ab2b762da5"/><section>
    <title>FPU_MVFR1_FPHP_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FPHP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR1_FPHP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FPHP_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf02fb0af7d3b3ccac4e06443c0c4ec21">FPU_MVFR1_FPHP_Pos</link>)</computeroutput></para>
<para>MVFR1: FPHP bits Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03088">3088</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1155cd1522413aee221b80ab2b762da5"/><section>
    <title>FPU_MVFR1_FPHP_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FPHP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR1_FPHP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FPHP_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf02fb0af7d3b3ccac4e06443c0c4ec21">FPU_MVFR1_FPHP_Pos</link>)</computeroutput></para>
<para>MVFR1: FPHP bits Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02993">2993</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf02fb0af7d3b3ccac4e06443c0c4ec21"/><section>
    <title>FPU_MVFR1_FPHP_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FPHP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR1_FPHP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FPHP_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MVFR1: FPHP bits Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02591">2591</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf02fb0af7d3b3ccac4e06443c0c4ec21"/><section>
    <title>FPU_MVFR1_FPHP_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FPHP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR1_FPHP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FPHP_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MVFR1: FPHP bits Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03087">3087</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf02fb0af7d3b3ccac4e06443c0c4ec21"/><section>
    <title>FPU_MVFR1_FPHP_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FPHP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR1_FPHP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FPHP_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MVFR1: FPHP bits Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02992">2992</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4b970cd91c425ab7d790ca299ab4b969"/><section>
    <title>FPU_MVFR1_MVE_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_MVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR1_MVE_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_MVE_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab9f1486ce024c699adc33fb1e764bc3b">FPU_MVFR1_MVE_Pos</link>)</computeroutput></para>
<para>MVFR1: MVE bits Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02598">2598</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4b970cd91c425ab7d790ca299ab4b969"/><section>
    <title>FPU_MVFR1_MVE_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_MVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR1_MVE_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_MVE_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab9f1486ce024c699adc33fb1e764bc3b">FPU_MVFR1_MVE_Pos</link>)</computeroutput></para>
<para>MVFR1: MVE bits Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03094">3094</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4b970cd91c425ab7d790ca299ab4b969"/><section>
    <title>FPU_MVFR1_MVE_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_MVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR1_MVE_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_MVE_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab9f1486ce024c699adc33fb1e764bc3b">FPU_MVFR1_MVE_Pos</link>)</computeroutput></para>
<para>MVFR1: MVE bits Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02999">2999</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab9f1486ce024c699adc33fb1e764bc3b"/><section>
    <title>FPU_MVFR1_MVE_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_MVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR1_MVE_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_MVE_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MVFR1: MVE bits Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02597">2597</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab9f1486ce024c699adc33fb1e764bc3b"/><section>
    <title>FPU_MVFR1_MVE_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_MVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR1_MVE_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_MVE_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MVFR1: MVE bits Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03093">3093</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab9f1486ce024c699adc33fb1e764bc3b"/><section>
    <title>FPU_MVFR1_MVE_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_MVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>FPU_MVFR1_MVE_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_MVE_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MVFR1: MVE bits Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02998">2998</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0e14b8db93c316988141d7f379810aa0"/><section>
    <title>ICB<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ICB</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ICB</secondary></indexterm>
<para><computeroutput>#define ICB&#160;&#160;&#160;((<link linkend="_struct_i_c_b___type">ICB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>         )</computeroutput></para>
<para>System control Register not in SCB </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03607">3607</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0e14b8db93c316988141d7f379810aa0"/><section>
    <title>ICB<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ICB</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ICB</secondary></indexterm>
<para><computeroutput>#define ICB&#160;&#160;&#160;((<link linkend="_struct_i_c_b___type">ICB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>         )</computeroutput></para>
<para>System control Register not in SCB </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03511">3511</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8dfe79a5c12f38eca6502aa8461ba6d6"/><section>
    <title>ICB_ACTLR_DISCRITAXIRUR_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ICB_ACTLR_DISCRITAXIRUR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ICB_ACTLR_DISCRITAXIRUR_Msk</secondary></indexterm>
<para><computeroutput>#define ICB_ACTLR_DISCRITAXIRUR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac78f53956c13d346e6a5df556f0ef371">ICB_ACTLR_DISCRITAXIRUR_Pos</link>)</computeroutput></para>
<para>ACTLR: DISCRITAXIRUR Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01019">1019</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8dfe79a5c12f38eca6502aa8461ba6d6"/><section>
    <title>ICB_ACTLR_DISCRITAXIRUR_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ICB_ACTLR_DISCRITAXIRUR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ICB_ACTLR_DISCRITAXIRUR_Msk</secondary></indexterm>
<para><computeroutput>#define ICB_ACTLR_DISCRITAXIRUR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac78f53956c13d346e6a5df556f0ef371">ICB_ACTLR_DISCRITAXIRUR_Pos</link>)</computeroutput></para>
<para>ACTLR: DISCRITAXIRUR Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01033">1033</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac78f53956c13d346e6a5df556f0ef371"/><section>
    <title>ICB_ACTLR_DISCRITAXIRUR_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ICB_ACTLR_DISCRITAXIRUR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ICB_ACTLR_DISCRITAXIRUR_Pos</secondary></indexterm>
<para><computeroutput>#define ICB_ACTLR_DISCRITAXIRUR_Pos&#160;&#160;&#160;15U</computeroutput></para>
<para>ACTLR: DISCRITAXIRUR Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01018">1018</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac78f53956c13d346e6a5df556f0ef371"/><section>
    <title>ICB_ACTLR_DISCRITAXIRUR_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ICB_ACTLR_DISCRITAXIRUR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ICB_ACTLR_DISCRITAXIRUR_Pos</secondary></indexterm>
<para><computeroutput>#define ICB_ACTLR_DISCRITAXIRUR_Pos&#160;&#160;&#160;15U</computeroutput></para>
<para>ACTLR: DISCRITAXIRUR Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01032">1032</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3227eda6df605aad32d74c1cc920828a"/><section>
    <title>ICB_ACTLR_DISCRITAXIRUW_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ICB_ACTLR_DISCRITAXIRUW_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ICB_ACTLR_DISCRITAXIRUW_Msk</secondary></indexterm>
<para><computeroutput>#define ICB_ACTLR_DISCRITAXIRUW_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga6018e92335752c794b43993337f7a18c">ICB_ACTLR_DISCRITAXIRUW_Pos</link>)</computeroutput></para>
<para>ACTLR: DISCRITAXIRUW Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01013">1013</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3227eda6df605aad32d74c1cc920828a"/><section>
    <title>ICB_ACTLR_DISCRITAXIRUW_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ICB_ACTLR_DISCRITAXIRUW_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ICB_ACTLR_DISCRITAXIRUW_Msk</secondary></indexterm>
<para><computeroutput>#define ICB_ACTLR_DISCRITAXIRUW_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga6018e92335752c794b43993337f7a18c">ICB_ACTLR_DISCRITAXIRUW_Pos</link>)</computeroutput></para>
<para>ACTLR: DISCRITAXIRUW Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01030">1030</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga6018e92335752c794b43993337f7a18c"/><section>
    <title>ICB_ACTLR_DISCRITAXIRUW_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ICB_ACTLR_DISCRITAXIRUW_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ICB_ACTLR_DISCRITAXIRUW_Pos</secondary></indexterm>
<para><computeroutput>#define ICB_ACTLR_DISCRITAXIRUW_Pos&#160;&#160;&#160;27U</computeroutput></para>
<para>ACTLR: DISCRITAXIRUW Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01012">1012</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga6018e92335752c794b43993337f7a18c"/><section>
    <title>ICB_ACTLR_DISCRITAXIRUW_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ICB_ACTLR_DISCRITAXIRUW_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ICB_ACTLR_DISCRITAXIRUW_Pos</secondary></indexterm>
<para><computeroutput>#define ICB_ACTLR_DISCRITAXIRUW_Pos&#160;&#160;&#160;27U</computeroutput></para>
<para>ACTLR: DISCRITAXIRUW Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01029">1029</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga984cd7a7fff92e5b0e9ffacb87db301e"/><section>
    <title>ICB_ACTLR_DISITMATBFLUSH_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ICB_ACTLR_DISITMATBFLUSH_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ICB_ACTLR_DISITMATBFLUSH_Msk</secondary></indexterm>
<para><computeroutput>#define ICB_ACTLR_DISITMATBFLUSH_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga84a2a7ee11e0f8ec58448b52d6a077c6">ICB_ACTLR_DISITMATBFLUSH_Pos</link>)</computeroutput></para>
<para>ACTLR: DISITMATBFLUSH Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01028">1028</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga984cd7a7fff92e5b0e9ffacb87db301e"/><section>
    <title>ICB_ACTLR_DISITMATBFLUSH_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ICB_ACTLR_DISITMATBFLUSH_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ICB_ACTLR_DISITMATBFLUSH_Msk</secondary></indexterm>
<para><computeroutput>#define ICB_ACTLR_DISITMATBFLUSH_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga84a2a7ee11e0f8ec58448b52d6a077c6">ICB_ACTLR_DISITMATBFLUSH_Pos</link>)</computeroutput></para>
<para>ACTLR: DISITMATBFLUSH Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01042">1042</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga84a2a7ee11e0f8ec58448b52d6a077c6"/><section>
    <title>ICB_ACTLR_DISITMATBFLUSH_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ICB_ACTLR_DISITMATBFLUSH_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ICB_ACTLR_DISITMATBFLUSH_Pos</secondary></indexterm>
<para><computeroutput>#define ICB_ACTLR_DISITMATBFLUSH_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>ACTLR: DISITMATBFLUSH Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01027">1027</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga84a2a7ee11e0f8ec58448b52d6a077c6"/><section>
    <title>ICB_ACTLR_DISITMATBFLUSH_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ICB_ACTLR_DISITMATBFLUSH_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ICB_ACTLR_DISITMATBFLUSH_Pos</secondary></indexterm>
<para><computeroutput>#define ICB_ACTLR_DISITMATBFLUSH_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>ACTLR: DISITMATBFLUSH Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01041">1041</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad617eb9ae86498fbf9d62cd8e97bc093"/><section>
    <title>ICB_ACTLR_DISNWAMODE_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ICB_ACTLR_DISNWAMODE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ICB_ACTLR_DISNWAMODE_Msk</secondary></indexterm>
<para><computeroutput>#define ICB_ACTLR_DISNWAMODE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa64ced54829edf1e44af73bbeb58f4a2">ICB_ACTLR_DISNWAMODE_Pos</link>)</computeroutput></para>
<para>ACTLR: DISNWAMODE Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01031">1031</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad617eb9ae86498fbf9d62cd8e97bc093"/><section>
    <title>ICB_ACTLR_DISNWAMODE_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ICB_ACTLR_DISNWAMODE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ICB_ACTLR_DISNWAMODE_Msk</secondary></indexterm>
<para><computeroutput>#define ICB_ACTLR_DISNWAMODE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa64ced54829edf1e44af73bbeb58f4a2">ICB_ACTLR_DISNWAMODE_Pos</link>)</computeroutput></para>
<para>ACTLR: DISNWAMODE Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01045">1045</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa64ced54829edf1e44af73bbeb58f4a2"/><section>
    <title>ICB_ACTLR_DISNWAMODE_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ICB_ACTLR_DISNWAMODE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ICB_ACTLR_DISNWAMODE_Pos</secondary></indexterm>
<para><computeroutput>#define ICB_ACTLR_DISNWAMODE_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>ACTLR: DISNWAMODE Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01030">1030</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa64ced54829edf1e44af73bbeb58f4a2"/><section>
    <title>ICB_ACTLR_DISNWAMODE_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ICB_ACTLR_DISNWAMODE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ICB_ACTLR_DISNWAMODE_Pos</secondary></indexterm>
<para><computeroutput>#define ICB_ACTLR_DISNWAMODE_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>ACTLR: DISNWAMODE Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01044">1044</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab4cce85b7131dd3d7a55cb10123a54f8"/><section>
    <title>ICB_ACTLR_EVENTBUSEN_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ICB_ACTLR_EVENTBUSEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ICB_ACTLR_EVENTBUSEN_Msk</secondary></indexterm>
<para><computeroutput>#define ICB_ACTLR_EVENTBUSEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga29e778a33d4cc6ec4c54221100c4deff">ICB_ACTLR_EVENTBUSEN_Pos</link>)</computeroutput></para>
<para>ACTLR: EVENTBUSEN Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01022">1022</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab4cce85b7131dd3d7a55cb10123a54f8"/><section>
    <title>ICB_ACTLR_EVENTBUSEN_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ICB_ACTLR_EVENTBUSEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ICB_ACTLR_EVENTBUSEN_Msk</secondary></indexterm>
<para><computeroutput>#define ICB_ACTLR_EVENTBUSEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga29e778a33d4cc6ec4c54221100c4deff">ICB_ACTLR_EVENTBUSEN_Pos</link>)</computeroutput></para>
<para>ACTLR: EVENTBUSEN Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01036">1036</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga29e778a33d4cc6ec4c54221100c4deff"/><section>
    <title>ICB_ACTLR_EVENTBUSEN_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ICB_ACTLR_EVENTBUSEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ICB_ACTLR_EVENTBUSEN_Pos</secondary></indexterm>
<para><computeroutput>#define ICB_ACTLR_EVENTBUSEN_Pos&#160;&#160;&#160;14U</computeroutput></para>
<para>ACTLR: EVENTBUSEN Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01021">1021</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga29e778a33d4cc6ec4c54221100c4deff"/><section>
    <title>ICB_ACTLR_EVENTBUSEN_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ICB_ACTLR_EVENTBUSEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ICB_ACTLR_EVENTBUSEN_Pos</secondary></indexterm>
<para><computeroutput>#define ICB_ACTLR_EVENTBUSEN_Pos&#160;&#160;&#160;14U</computeroutput></para>
<para>ACTLR: EVENTBUSEN Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01035">1035</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1a01a7afad93eb88605942ba24732ed8"/><section>
    <title>ICB_ACTLR_EVENTBUSEN_S_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ICB_ACTLR_EVENTBUSEN_S_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ICB_ACTLR_EVENTBUSEN_S_Msk</secondary></indexterm>
<para><computeroutput>#define ICB_ACTLR_EVENTBUSEN_S_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga317e529dc33f7901df615f92b6b31f46">ICB_ACTLR_EVENTBUSEN_S_Pos</link>)</computeroutput></para>
<para>ACTLR: EVENTBUSEN_S Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01025">1025</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1a01a7afad93eb88605942ba24732ed8"/><section>
    <title>ICB_ACTLR_EVENTBUSEN_S_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ICB_ACTLR_EVENTBUSEN_S_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ICB_ACTLR_EVENTBUSEN_S_Msk</secondary></indexterm>
<para><computeroutput>#define ICB_ACTLR_EVENTBUSEN_S_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga317e529dc33f7901df615f92b6b31f46">ICB_ACTLR_EVENTBUSEN_S_Pos</link>)</computeroutput></para>
<para>ACTLR: EVENTBUSEN_S Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01039">1039</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga317e529dc33f7901df615f92b6b31f46"/><section>
    <title>ICB_ACTLR_EVENTBUSEN_S_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ICB_ACTLR_EVENTBUSEN_S_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ICB_ACTLR_EVENTBUSEN_S_Pos</secondary></indexterm>
<para><computeroutput>#define ICB_ACTLR_EVENTBUSEN_S_Pos&#160;&#160;&#160;13U</computeroutput></para>
<para>ACTLR: EVENTBUSEN_S Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01024">1024</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga317e529dc33f7901df615f92b6b31f46"/><section>
    <title>ICB_ACTLR_EVENTBUSEN_S_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ICB_ACTLR_EVENTBUSEN_S_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ICB_ACTLR_EVENTBUSEN_S_Pos</secondary></indexterm>
<para><computeroutput>#define ICB_ACTLR_EVENTBUSEN_S_Pos&#160;&#160;&#160;13U</computeroutput></para>
<para>ACTLR: EVENTBUSEN_S Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01038">1038</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac57fe270720b9f0da7cf7ee305ed1e63"/><section>
    <title>ICB_ACTLR_FPEXCODIS_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ICB_ACTLR_FPEXCODIS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ICB_ACTLR_FPEXCODIS_Msk</secondary></indexterm>
<para><computeroutput>#define ICB_ACTLR_FPEXCODIS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gade7140dadc2543f791585d31beeeea11">ICB_ACTLR_FPEXCODIS_Pos</link>)</computeroutput></para>
<para>ACTLR: FPEXCODIS Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01034">1034</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac57fe270720b9f0da7cf7ee305ed1e63"/><section>
    <title>ICB_ACTLR_FPEXCODIS_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ICB_ACTLR_FPEXCODIS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ICB_ACTLR_FPEXCODIS_Msk</secondary></indexterm>
<para><computeroutput>#define ICB_ACTLR_FPEXCODIS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gade7140dadc2543f791585d31beeeea11">ICB_ACTLR_FPEXCODIS_Pos</link>)</computeroutput></para>
<para>ACTLR: FPEXCODIS Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01048">1048</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gade7140dadc2543f791585d31beeeea11"/><section>
    <title>ICB_ACTLR_FPEXCODIS_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ICB_ACTLR_FPEXCODIS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ICB_ACTLR_FPEXCODIS_Pos</secondary></indexterm>
<para><computeroutput>#define ICB_ACTLR_FPEXCODIS_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>ACTLR: FPEXCODIS Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01033">1033</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gade7140dadc2543f791585d31beeeea11"/><section>
    <title>ICB_ACTLR_FPEXCODIS_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ICB_ACTLR_FPEXCODIS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ICB_ACTLR_FPEXCODIS_Pos</secondary></indexterm>
<para><computeroutput>#define ICB_ACTLR_FPEXCODIS_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>ACTLR: FPEXCODIS Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01047">1047</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gadcf0f0b51e01fcbd727dceb738908ff2"/><section>
    <title>ICB_ICTR_INTLINESNUM_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ICB_ICTR_INTLINESNUM_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ICB_ICTR_INTLINESNUM_Msk</secondary></indexterm>
<para><computeroutput>#define ICB_ICTR_INTLINESNUM_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gafcb3edd868b2d820d5ba596fb3f43ca3">ICB_ICTR_INTLINESNUM_Pos</link>*/)</computeroutput></para>
<para>ICTR: INTLINESNUM Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01056">1056</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gadcf0f0b51e01fcbd727dceb738908ff2"/><section>
    <title>ICB_ICTR_INTLINESNUM_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ICB_ICTR_INTLINESNUM_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ICB_ICTR_INTLINESNUM_Msk</secondary></indexterm>
<para><computeroutput>#define ICB_ICTR_INTLINESNUM_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gafcb3edd868b2d820d5ba596fb3f43ca3">ICB_ICTR_INTLINESNUM_Pos</link>*/)</computeroutput></para>
<para>ICTR: INTLINESNUM Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01052">1052</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafcb3edd868b2d820d5ba596fb3f43ca3"/><section>
    <title>ICB_ICTR_INTLINESNUM_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ICB_ICTR_INTLINESNUM_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ICB_ICTR_INTLINESNUM_Pos</secondary></indexterm>
<para><computeroutput>#define ICB_ICTR_INTLINESNUM_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>ICTR: INTLINESNUM Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01055">1055</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafcb3edd868b2d820d5ba596fb3f43ca3"/><section>
    <title>ICB_ICTR_INTLINESNUM_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ICB_ICTR_INTLINESNUM_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>ICB_ICTR_INTLINESNUM_Pos</secondary></indexterm>
<para><computeroutput>#define ICB_ICTR_INTLINESNUM_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>ICTR: INTLINESNUM Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01051">1051</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga87357d6b046d8bf05631e28e40fc1323"/><section>
    <title>MEMSYSCTL<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL&#160;&#160;&#160;((<link linkend="_struct_mem_sys_ctl___type">MemSysCtl_Type</link> *)     <link linkend="_group___c_m_s_i_s___s_c_b_1ga13ddfd4aa32c363b17a884d654f965ec">MEMSYSCTL_BASE</link>   )</computeroutput></para>
<para>Memory System Control configuration struct </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03614">3614</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga87357d6b046d8bf05631e28e40fc1323"/><section>
    <title>MEMSYSCTL<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL&#160;&#160;&#160;((<link linkend="_struct_mem_sys_ctl___type">MemSysCtl_Type</link> *)     <link linkend="_group___c_m_s_i_s___s_c_b_1ga13ddfd4aa32c363b17a884d654f965ec">MEMSYSCTL_BASE</link>   )</computeroutput></para>
<para>Memory System Control configuration struct </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03518">3518</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga13ddfd4aa32c363b17a884d654f965ec"/><section>
    <title>MEMSYSCTL_BASE<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_BASE</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_BASE</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_BASE&#160;&#160;&#160;(0xE001E000UL)</computeroutput></para>
<para>Memory System Control Base Address </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03593">3593</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga13ddfd4aa32c363b17a884d654f965ec"/><section>
    <title>MEMSYSCTL_BASE<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_BASE</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_BASE</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_BASE&#160;&#160;&#160;(0xE001E000UL)</computeroutput></para>
<para>Memory System Control Base Address </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03498">3498</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga305e7e3a543923ed7282d9128c829394"/><section>
    <title>MEMSYSCTL_DTCMCR_EN_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTCMCR_EN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_DTCMCR_EN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTCMCR_EN_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac2488bb0c08165d6cdce03589647c4f6">MEMSYSCTL_DTCMCR_EN_Pos</link>*/)</computeroutput></para>
<para>MEMSYSCTL DTCMCR: EN Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01480">1480</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga305e7e3a543923ed7282d9128c829394"/><section>
    <title>MEMSYSCTL_DTCMCR_EN_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTCMCR_EN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_DTCMCR_EN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTCMCR_EN_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac2488bb0c08165d6cdce03589647c4f6">MEMSYSCTL_DTCMCR_EN_Pos</link>*/)</computeroutput></para>
<para>MEMSYSCTL DTCMCR: EN Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01467">1467</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac2488bb0c08165d6cdce03589647c4f6"/><section>
    <title>MEMSYSCTL_DTCMCR_EN_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTCMCR_EN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_DTCMCR_EN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTCMCR_EN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MEMSYSCTL DTCMCR: EN Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01479">1479</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac2488bb0c08165d6cdce03589647c4f6"/><section>
    <title>MEMSYSCTL_DTCMCR_EN_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTCMCR_EN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_DTCMCR_EN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTCMCR_EN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MEMSYSCTL DTCMCR: EN Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01466">1466</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga05579276f0dcea7921b5ef11ac4929df"/><section>
    <title>MEMSYSCTL_DTCMCR_SZ_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTCMCR_SZ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_DTCMCR_SZ_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTCMCR_SZ_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga65f1aaaeafff82a0a788c81ed17b3771">MEMSYSCTL_DTCMCR_SZ_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL DTCMCR: SZ Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01477">1477</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga05579276f0dcea7921b5ef11ac4929df"/><section>
    <title>MEMSYSCTL_DTCMCR_SZ_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTCMCR_SZ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_DTCMCR_SZ_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTCMCR_SZ_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga65f1aaaeafff82a0a788c81ed17b3771">MEMSYSCTL_DTCMCR_SZ_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL DTCMCR: SZ Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01464">1464</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga65f1aaaeafff82a0a788c81ed17b3771"/><section>
    <title>MEMSYSCTL_DTCMCR_SZ_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTCMCR_SZ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_DTCMCR_SZ_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTCMCR_SZ_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>MEMSYSCTL DTCMCR: SZ Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01476">1476</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga65f1aaaeafff82a0a788c81ed17b3771"/><section>
    <title>MEMSYSCTL_DTCMCR_SZ_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTCMCR_SZ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_DTCMCR_SZ_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTCMCR_SZ_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>MEMSYSCTL DTCMCR: SZ Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01463">1463</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf6b6427f5010217fd0c506693a8d62b5"/><section>
    <title>MEMSYSCTL_DTGU_CFG_BLKSZ_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CFG_BLKSZ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_DTGU_CFG_BLKSZ_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CFG_BLKSZ_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaeb41506d5e7363d5bfaebcbf777ba09b">MEMSYSCTL_DTGU_CFG_BLKSZ_Pos</link>*/)</computeroutput></para>
<para>MEMSYSCTL DTGU_CFG: BLKSZ Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01521">1521</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf6b6427f5010217fd0c506693a8d62b5"/><section>
    <title>MEMSYSCTL_DTGU_CFG_BLKSZ_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CFG_BLKSZ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_DTGU_CFG_BLKSZ_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CFG_BLKSZ_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaeb41506d5e7363d5bfaebcbf777ba09b">MEMSYSCTL_DTGU_CFG_BLKSZ_Pos</link>*/)</computeroutput></para>
<para>MEMSYSCTL DTGU_CFG: BLKSZ Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01508">1508</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaeb41506d5e7363d5bfaebcbf777ba09b"/><section>
    <title>MEMSYSCTL_DTGU_CFG_BLKSZ_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CFG_BLKSZ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_DTGU_CFG_BLKSZ_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CFG_BLKSZ_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MEMSYSCTL DTGU_CFG: BLKSZ Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01520">1520</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaeb41506d5e7363d5bfaebcbf777ba09b"/><section>
    <title>MEMSYSCTL_DTGU_CFG_BLKSZ_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CFG_BLKSZ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_DTGU_CFG_BLKSZ_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CFG_BLKSZ_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MEMSYSCTL DTGU_CFG: BLKSZ Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01507">1507</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5087414871190bb4533eccfed1d85b74"/><section>
    <title>MEMSYSCTL_DTGU_CFG_NUMBLKS_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CFG_NUMBLKS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_DTGU_CFG_NUMBLKS_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CFG_NUMBLKS_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae8ce419d8110d1970536ee8629f81379">MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL DTGU_CFG: NUMBLKS Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01518">1518</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5087414871190bb4533eccfed1d85b74"/><section>
    <title>MEMSYSCTL_DTGU_CFG_NUMBLKS_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CFG_NUMBLKS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_DTGU_CFG_NUMBLKS_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CFG_NUMBLKS_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae8ce419d8110d1970536ee8629f81379">MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL DTGU_CFG: NUMBLKS Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01505">1505</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae8ce419d8110d1970536ee8629f81379"/><section>
    <title>MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MEMSYSCTL DTGU_CFG: NUMBLKS Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01517">1517</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae8ce419d8110d1970536ee8629f81379"/><section>
    <title>MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MEMSYSCTL DTGU_CFG: NUMBLKS Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01504">1504</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gacadafe2f1de8514bbde517804c651359"/><section>
    <title>MEMSYSCTL_DTGU_CFG_PRESENT_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CFG_PRESENT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_DTGU_CFG_PRESENT_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CFG_PRESENT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga20e3971de3c6166e4546533f73415c2a">MEMSYSCTL_DTGU_CFG_PRESENT_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL DTGU_CFG: PRESENT Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01515">1515</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gacadafe2f1de8514bbde517804c651359"/><section>
    <title>MEMSYSCTL_DTGU_CFG_PRESENT_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CFG_PRESENT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_DTGU_CFG_PRESENT_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CFG_PRESENT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga20e3971de3c6166e4546533f73415c2a">MEMSYSCTL_DTGU_CFG_PRESENT_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL DTGU_CFG: PRESENT Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01502">1502</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga20e3971de3c6166e4546533f73415c2a"/><section>
    <title>MEMSYSCTL_DTGU_CFG_PRESENT_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CFG_PRESENT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_DTGU_CFG_PRESENT_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CFG_PRESENT_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>MEMSYSCTL DTGU_CFG: PRESENT Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01514">1514</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga20e3971de3c6166e4546533f73415c2a"/><section>
    <title>MEMSYSCTL_DTGU_CFG_PRESENT_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CFG_PRESENT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_DTGU_CFG_PRESENT_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CFG_PRESENT_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>MEMSYSCTL DTGU_CFG: PRESENT Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01501">1501</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4a2b3156aae3b0ef67f7fd80bfe381df"/><section>
    <title>MEMSYSCTL_DTGU_CTRL_DBFEN_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CTRL_DBFEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_DTGU_CTRL_DBFEN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CTRL_DBFEN_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gacf955e3b7a53648e58ae62cbb3b64fde">MEMSYSCTL_DTGU_CTRL_DBFEN_Pos</link>*/)</computeroutput></para>
<para>MEMSYSCTL DTGU_CTRL: DBFEN Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01511">1511</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4a2b3156aae3b0ef67f7fd80bfe381df"/><section>
    <title>MEMSYSCTL_DTGU_CTRL_DBFEN_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CTRL_DBFEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_DTGU_CTRL_DBFEN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CTRL_DBFEN_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gacf955e3b7a53648e58ae62cbb3b64fde">MEMSYSCTL_DTGU_CTRL_DBFEN_Pos</link>*/)</computeroutput></para>
<para>MEMSYSCTL DTGU_CTRL: DBFEN Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01498">1498</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gacf955e3b7a53648e58ae62cbb3b64fde"/><section>
    <title>MEMSYSCTL_DTGU_CTRL_DBFEN_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CTRL_DBFEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_DTGU_CTRL_DBFEN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CTRL_DBFEN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MEMSYSCTL DTGU_CTRL: DBFEN Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01510">1510</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gacf955e3b7a53648e58ae62cbb3b64fde"/><section>
    <title>MEMSYSCTL_DTGU_CTRL_DBFEN_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CTRL_DBFEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_DTGU_CTRL_DBFEN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CTRL_DBFEN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MEMSYSCTL DTGU_CTRL: DBFEN Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01497">1497</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga33d0a0692dbb47783add11f26ab63169"/><section>
    <title>MEMSYSCTL_DTGU_CTRL_DEREN_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CTRL_DEREN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_DTGU_CTRL_DEREN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CTRL_DEREN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad889ab1ebe2e602d2e54a11e9731f7af">MEMSYSCTL_DTGU_CTRL_DEREN_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL DTGU_CTRL: DEREN Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01508">1508</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga33d0a0692dbb47783add11f26ab63169"/><section>
    <title>MEMSYSCTL_DTGU_CTRL_DEREN_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CTRL_DEREN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_DTGU_CTRL_DEREN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CTRL_DEREN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad889ab1ebe2e602d2e54a11e9731f7af">MEMSYSCTL_DTGU_CTRL_DEREN_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL DTGU_CTRL: DEREN Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01495">1495</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad889ab1ebe2e602d2e54a11e9731f7af"/><section>
    <title>MEMSYSCTL_DTGU_CTRL_DEREN_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CTRL_DEREN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_DTGU_CTRL_DEREN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CTRL_DEREN_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MEMSYSCTL DTGU_CTRL: DEREN Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01507">1507</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad889ab1ebe2e602d2e54a11e9731f7af"/><section>
    <title>MEMSYSCTL_DTGU_CTRL_DEREN_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_DTGU_CTRL_DEREN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_DTGU_CTRL_DEREN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_DTGU_CTRL_DEREN_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MEMSYSCTL DTGU_CTRL: DEREN Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01494">1494</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafec8aafda75a967a2d3c5d58c4d46288"/><section>
    <title>MEMSYSCTL_ITCMCR_EN_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITCMCR_EN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_ITCMCR_EN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITCMCR_EN_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad32aae0739960aa88dca6fd9456854ab">MEMSYSCTL_ITCMCR_EN_Pos</link>*/)</computeroutput></para>
<para>MEMSYSCTL ITCMCR: EN Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01473">1473</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafec8aafda75a967a2d3c5d58c4d46288"/><section>
    <title>MEMSYSCTL_ITCMCR_EN_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITCMCR_EN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_ITCMCR_EN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITCMCR_EN_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad32aae0739960aa88dca6fd9456854ab">MEMSYSCTL_ITCMCR_EN_Pos</link>*/)</computeroutput></para>
<para>MEMSYSCTL ITCMCR: EN Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01460">1460</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad32aae0739960aa88dca6fd9456854ab"/><section>
    <title>MEMSYSCTL_ITCMCR_EN_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITCMCR_EN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_ITCMCR_EN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITCMCR_EN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MEMSYSCTL ITCMCR: EN Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01472">1472</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad32aae0739960aa88dca6fd9456854ab"/><section>
    <title>MEMSYSCTL_ITCMCR_EN_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITCMCR_EN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_ITCMCR_EN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITCMCR_EN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MEMSYSCTL ITCMCR: EN Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01459">1459</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga04318bc807edf3cb9556e92fa482c84b"/><section>
    <title>MEMSYSCTL_ITCMCR_SZ_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITCMCR_SZ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_ITCMCR_SZ_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITCMCR_SZ_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gafc5a249edf213e88fb4d752f665fe25f">MEMSYSCTL_ITCMCR_SZ_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL ITCMCR: SZ Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01470">1470</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga04318bc807edf3cb9556e92fa482c84b"/><section>
    <title>MEMSYSCTL_ITCMCR_SZ_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITCMCR_SZ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_ITCMCR_SZ_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITCMCR_SZ_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gafc5a249edf213e88fb4d752f665fe25f">MEMSYSCTL_ITCMCR_SZ_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL ITCMCR: SZ Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01457">1457</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafc5a249edf213e88fb4d752f665fe25f"/><section>
    <title>MEMSYSCTL_ITCMCR_SZ_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITCMCR_SZ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_ITCMCR_SZ_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITCMCR_SZ_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>MEMSYSCTL ITCMCR: SZ Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01469">1469</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafc5a249edf213e88fb4d752f665fe25f"/><section>
    <title>MEMSYSCTL_ITCMCR_SZ_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITCMCR_SZ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_ITCMCR_SZ_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITCMCR_SZ_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>MEMSYSCTL ITCMCR: SZ Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01456">1456</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac37532e62cc50cce67baba7471a5348a"/><section>
    <title>MEMSYSCTL_ITGU_CFG_BLKSZ_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CFG_BLKSZ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_ITGU_CFG_BLKSZ_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CFG_BLKSZ_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4dd12ffd6ca5bb2b506566d62f8be5ed">MEMSYSCTL_ITGU_CFG_BLKSZ_Pos</link>*/)</computeroutput></para>
<para>MEMSYSCTL ITGU_CFG: BLKSZ Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01504">1504</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac37532e62cc50cce67baba7471a5348a"/><section>
    <title>MEMSYSCTL_ITGU_CFG_BLKSZ_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CFG_BLKSZ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_ITGU_CFG_BLKSZ_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CFG_BLKSZ_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4dd12ffd6ca5bb2b506566d62f8be5ed">MEMSYSCTL_ITGU_CFG_BLKSZ_Pos</link>*/)</computeroutput></para>
<para>MEMSYSCTL ITGU_CFG: BLKSZ Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01491">1491</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4dd12ffd6ca5bb2b506566d62f8be5ed"/><section>
    <title>MEMSYSCTL_ITGU_CFG_BLKSZ_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CFG_BLKSZ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_ITGU_CFG_BLKSZ_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CFG_BLKSZ_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MEMSYSCTL ITGU_CFG: BLKSZ Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01503">1503</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4dd12ffd6ca5bb2b506566d62f8be5ed"/><section>
    <title>MEMSYSCTL_ITGU_CFG_BLKSZ_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CFG_BLKSZ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_ITGU_CFG_BLKSZ_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CFG_BLKSZ_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MEMSYSCTL ITGU_CFG: BLKSZ Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01490">1490</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga05ced34cca684f6feb1b39a76e5c97f1"/><section>
    <title>MEMSYSCTL_ITGU_CFG_NUMBLKS_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CFG_NUMBLKS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_ITGU_CFG_NUMBLKS_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CFG_NUMBLKS_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga38fd7451023ebe46e401e9070cd87dfd">MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL ITGU_CFG: NUMBLKS Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01501">1501</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga05ced34cca684f6feb1b39a76e5c97f1"/><section>
    <title>MEMSYSCTL_ITGU_CFG_NUMBLKS_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CFG_NUMBLKS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_ITGU_CFG_NUMBLKS_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CFG_NUMBLKS_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga38fd7451023ebe46e401e9070cd87dfd">MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL ITGU_CFG: NUMBLKS Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01488">1488</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga38fd7451023ebe46e401e9070cd87dfd"/><section>
    <title>MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MEMSYSCTL ITGU_CFG: NUMBLKS Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01500">1500</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga38fd7451023ebe46e401e9070cd87dfd"/><section>
    <title>MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MEMSYSCTL ITGU_CFG: NUMBLKS Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01487">1487</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga54780fc16ebdd1d722b2377addcdb15c"/><section>
    <title>MEMSYSCTL_ITGU_CFG_PRESENT_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CFG_PRESENT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_ITGU_CFG_PRESENT_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CFG_PRESENT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0f491892f1eeda8c65a47d80081c3969">MEMSYSCTL_ITGU_CFG_PRESENT_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL ITGU_CFG: PRESENT Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01498">1498</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga54780fc16ebdd1d722b2377addcdb15c"/><section>
    <title>MEMSYSCTL_ITGU_CFG_PRESENT_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CFG_PRESENT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_ITGU_CFG_PRESENT_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CFG_PRESENT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0f491892f1eeda8c65a47d80081c3969">MEMSYSCTL_ITGU_CFG_PRESENT_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL ITGU_CFG: PRESENT Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01485">1485</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0f491892f1eeda8c65a47d80081c3969"/><section>
    <title>MEMSYSCTL_ITGU_CFG_PRESENT_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CFG_PRESENT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_ITGU_CFG_PRESENT_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CFG_PRESENT_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>MEMSYSCTL ITGU_CFG: PRESENT Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01497">1497</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0f491892f1eeda8c65a47d80081c3969"/><section>
    <title>MEMSYSCTL_ITGU_CFG_PRESENT_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CFG_PRESENT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_ITGU_CFG_PRESENT_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CFG_PRESENT_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>MEMSYSCTL ITGU_CFG: PRESENT Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01484">1484</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga46eb340e945a408918a6e96775334256"/><section>
    <title>MEMSYSCTL_ITGU_CTRL_DBFEN_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CTRL_DBFEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_ITGU_CTRL_DBFEN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CTRL_DBFEN_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab08d772bd6d2bdca22530cfc9201a7e6">MEMSYSCTL_ITGU_CTRL_DBFEN_Pos</link>*/)</computeroutput></para>
<para>MEMSYSCTL ITGU_CTRL: DBFEN Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01494">1494</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga46eb340e945a408918a6e96775334256"/><section>
    <title>MEMSYSCTL_ITGU_CTRL_DBFEN_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CTRL_DBFEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_ITGU_CTRL_DBFEN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CTRL_DBFEN_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab08d772bd6d2bdca22530cfc9201a7e6">MEMSYSCTL_ITGU_CTRL_DBFEN_Pos</link>*/)</computeroutput></para>
<para>MEMSYSCTL ITGU_CTRL: DBFEN Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01481">1481</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab08d772bd6d2bdca22530cfc9201a7e6"/><section>
    <title>MEMSYSCTL_ITGU_CTRL_DBFEN_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CTRL_DBFEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_ITGU_CTRL_DBFEN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CTRL_DBFEN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MEMSYSCTL ITGU_CTRL: DBFEN Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01493">1493</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab08d772bd6d2bdca22530cfc9201a7e6"/><section>
    <title>MEMSYSCTL_ITGU_CTRL_DBFEN_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CTRL_DBFEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_ITGU_CTRL_DBFEN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CTRL_DBFEN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MEMSYSCTL ITGU_CTRL: DBFEN Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01480">1480</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga182bb04e0960e78c056d51bef76f6cb7"/><section>
    <title>MEMSYSCTL_ITGU_CTRL_DEREN_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CTRL_DEREN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_ITGU_CTRL_DEREN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CTRL_DEREN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2a09789d77ee7c31bd138dc235c8550e">MEMSYSCTL_ITGU_CTRL_DEREN_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL ITGU_CTRL: DEREN Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01491">1491</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga182bb04e0960e78c056d51bef76f6cb7"/><section>
    <title>MEMSYSCTL_ITGU_CTRL_DEREN_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CTRL_DEREN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_ITGU_CTRL_DEREN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CTRL_DEREN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2a09789d77ee7c31bd138dc235c8550e">MEMSYSCTL_ITGU_CTRL_DEREN_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL ITGU_CTRL: DEREN Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01478">1478</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2a09789d77ee7c31bd138dc235c8550e"/><section>
    <title>MEMSYSCTL_ITGU_CTRL_DEREN_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CTRL_DEREN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_ITGU_CTRL_DEREN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CTRL_DEREN_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MEMSYSCTL ITGU_CTRL: DEREN Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01490">1490</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2a09789d77ee7c31bd138dc235c8550e"/><section>
    <title>MEMSYSCTL_ITGU_CTRL_DEREN_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_ITGU_CTRL_DEREN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_ITGU_CTRL_DEREN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_ITGU_CTRL_DEREN_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MEMSYSCTL ITGU_CTRL: DEREN Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01477">1477</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga79edb7c4b9f707205cb186d67a75ae23"/><section>
    <title>MEMSYSCTL_MSCR_CPWRDN_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_CPWRDN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_MSCR_CPWRDN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_CPWRDN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad5be819ea314d07a1a8a22dc6561f2e4">MEMSYSCTL_MSCR_CPWRDN_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL MSCR: CPWRDN Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01432">1432</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga79edb7c4b9f707205cb186d67a75ae23"/><section>
    <title>MEMSYSCTL_MSCR_CPWRDN_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_CPWRDN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_MSCR_CPWRDN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_CPWRDN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad5be819ea314d07a1a8a22dc6561f2e4">MEMSYSCTL_MSCR_CPWRDN_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL MSCR: CPWRDN Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01428">1428</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad5be819ea314d07a1a8a22dc6561f2e4"/><section>
    <title>MEMSYSCTL_MSCR_CPWRDN_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_CPWRDN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_MSCR_CPWRDN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_CPWRDN_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>MEMSYSCTL MSCR: CPWRDN Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01431">1431</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad5be819ea314d07a1a8a22dc6561f2e4"/><section>
    <title>MEMSYSCTL_MSCR_CPWRDN_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_CPWRDN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_MSCR_CPWRDN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_CPWRDN_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>MEMSYSCTL MSCR: CPWRDN Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01427">1427</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4b6b82aa33b00ba0cbc7ab55f720f04b"/><section>
    <title>MEMSYSCTL_MSCR_DCACTIVE_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_DCACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_MSCR_DCACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_DCACTIVE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga6cce2dcd61083c89d343db9935bd1598">MEMSYSCTL_MSCR_DCACTIVE_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL MSCR: DCACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01441">1441</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4b6b82aa33b00ba0cbc7ab55f720f04b"/><section>
    <title>MEMSYSCTL_MSCR_DCACTIVE_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_DCACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_MSCR_DCACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_DCACTIVE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga6cce2dcd61083c89d343db9935bd1598">MEMSYSCTL_MSCR_DCACTIVE_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL MSCR: DCACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01437">1437</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga6cce2dcd61083c89d343db9935bd1598"/><section>
    <title>MEMSYSCTL_MSCR_DCACTIVE_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_DCACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_MSCR_DCACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_DCACTIVE_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>MEMSYSCTL MSCR: DCACTIVE Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01440">1440</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga6cce2dcd61083c89d343db9935bd1598"/><section>
    <title>MEMSYSCTL_MSCR_DCACTIVE_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_DCACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_MSCR_DCACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_DCACTIVE_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>MEMSYSCTL MSCR: DCACTIVE Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01436">1436</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga86f193a5f600606a6c8a64f7860069bc"/><section>
    <title>MEMSYSCTL_MSCR_DCCLEAN_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_DCCLEAN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_MSCR_DCCLEAN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_DCCLEAN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2dfd5544ea8358ca40cd0a55135b471e">MEMSYSCTL_MSCR_DCCLEAN_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL MSCR: DCCLEAN Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01435">1435</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga86f193a5f600606a6c8a64f7860069bc"/><section>
    <title>MEMSYSCTL_MSCR_DCCLEAN_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_DCCLEAN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_MSCR_DCCLEAN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_DCCLEAN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2dfd5544ea8358ca40cd0a55135b471e">MEMSYSCTL_MSCR_DCCLEAN_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL MSCR: DCCLEAN Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01431">1431</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2dfd5544ea8358ca40cd0a55135b471e"/><section>
    <title>MEMSYSCTL_MSCR_DCCLEAN_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_DCCLEAN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_MSCR_DCCLEAN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_DCCLEAN_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MEMSYSCTL MSCR: DCCLEAN Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01434">1434</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2dfd5544ea8358ca40cd0a55135b471e"/><section>
    <title>MEMSYSCTL_MSCR_DCCLEAN_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_DCCLEAN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_MSCR_DCCLEAN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_DCCLEAN_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MEMSYSCTL MSCR: DCCLEAN Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01430">1430</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga86e13b9cc0e3f4fc3971643d118c0373"/><section>
    <title>MEMSYSCTL_MSCR_ECCEN_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_ECCEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_MSCR_ECCEN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_ECCEN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gabbdf1f89409c5d9b8c2ff4c2c5ce874e">MEMSYSCTL_MSCR_ECCEN_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL MSCR: ECCEN Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01453">1453</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga86e13b9cc0e3f4fc3971643d118c0373"/><section>
    <title>MEMSYSCTL_MSCR_ECCEN_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_ECCEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_MSCR_ECCEN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_ECCEN_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gabbdf1f89409c5d9b8c2ff4c2c5ce874e">MEMSYSCTL_MSCR_ECCEN_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL MSCR: ECCEN Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01446">1446</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabbdf1f89409c5d9b8c2ff4c2c5ce874e"/><section>
    <title>MEMSYSCTL_MSCR_ECCEN_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_ECCEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_MSCR_ECCEN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_ECCEN_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MEMSYSCTL MSCR: ECCEN Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01452">1452</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabbdf1f89409c5d9b8c2ff4c2c5ce874e"/><section>
    <title>MEMSYSCTL_MSCR_ECCEN_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_ECCEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_MSCR_ECCEN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_ECCEN_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MEMSYSCTL MSCR: ECCEN Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01445">1445</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga719803c1c104cb7b0d37148e3c3d7175"/><section>
    <title>MEMSYSCTL_MSCR_EVECCFAULT_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_EVECCFAULT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_MSCR_EVECCFAULT_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_EVECCFAULT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4c74be9e35d5efd5ecb27efa63a02923">MEMSYSCTL_MSCR_EVECCFAULT_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL MSCR: EVECCFAULT Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01447">1447</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga719803c1c104cb7b0d37148e3c3d7175"/><section>
    <title>MEMSYSCTL_MSCR_EVECCFAULT_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_EVECCFAULT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_MSCR_EVECCFAULT_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_EVECCFAULT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4c74be9e35d5efd5ecb27efa63a02923">MEMSYSCTL_MSCR_EVECCFAULT_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL MSCR: EVECCFAULT Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01440">1440</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4c74be9e35d5efd5ecb27efa63a02923"/><section>
    <title>MEMSYSCTL_MSCR_EVECCFAULT_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_EVECCFAULT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_MSCR_EVECCFAULT_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_EVECCFAULT_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>MEMSYSCTL MSCR: EVECCFAULT Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01446">1446</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4c74be9e35d5efd5ecb27efa63a02923"/><section>
    <title>MEMSYSCTL_MSCR_EVECCFAULT_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_EVECCFAULT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_MSCR_EVECCFAULT_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_EVECCFAULT_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>MEMSYSCTL MSCR: EVECCFAULT Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01439">1439</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaacfc5665a212cc43c70bc0c6b9322e81"/><section>
    <title>MEMSYSCTL_MSCR_FORCEWT_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_FORCEWT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_MSCR_FORCEWT_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_FORCEWT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga258a3bf8f2d06cea3705b07db03f976b">MEMSYSCTL_MSCR_FORCEWT_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL MSCR: FORCEWT Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01450">1450</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaacfc5665a212cc43c70bc0c6b9322e81"/><section>
    <title>MEMSYSCTL_MSCR_FORCEWT_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_FORCEWT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_MSCR_FORCEWT_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_FORCEWT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga258a3bf8f2d06cea3705b07db03f976b">MEMSYSCTL_MSCR_FORCEWT_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL MSCR: FORCEWT Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01443">1443</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga258a3bf8f2d06cea3705b07db03f976b"/><section>
    <title>MEMSYSCTL_MSCR_FORCEWT_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_FORCEWT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_MSCR_FORCEWT_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_FORCEWT_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>MEMSYSCTL MSCR: FORCEWT Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01449">1449</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga258a3bf8f2d06cea3705b07db03f976b"/><section>
    <title>MEMSYSCTL_MSCR_FORCEWT_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_FORCEWT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_MSCR_FORCEWT_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_FORCEWT_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>MEMSYSCTL MSCR: FORCEWT Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01442">1442</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga69b2fd0e1f9de304d9db5932e84ce8c1"/><section>
    <title>MEMSYSCTL_MSCR_ICACTIVE_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_ICACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_MSCR_ICACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_ICACTIVE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga139979e66cefc212dd436d82f720c0f4">MEMSYSCTL_MSCR_ICACTIVE_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL MSCR: ICACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01438">1438</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga69b2fd0e1f9de304d9db5932e84ce8c1"/><section>
    <title>MEMSYSCTL_MSCR_ICACTIVE_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_ICACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_MSCR_ICACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_ICACTIVE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga139979e66cefc212dd436d82f720c0f4">MEMSYSCTL_MSCR_ICACTIVE_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL MSCR: ICACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01434">1434</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga139979e66cefc212dd436d82f720c0f4"/><section>
    <title>MEMSYSCTL_MSCR_ICACTIVE_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_ICACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_MSCR_ICACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_ICACTIVE_Pos&#160;&#160;&#160;13U</computeroutput></para>
<para>MEMSYSCTL MSCR: ICACTIVE Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01437">1437</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga139979e66cefc212dd436d82f720c0f4"/><section>
    <title>MEMSYSCTL_MSCR_ICACTIVE_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_MSCR_ICACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_MSCR_ICACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_MSCR_ICACTIVE_Pos&#160;&#160;&#160;13U</computeroutput></para>
<para>MEMSYSCTL MSCR: ICACTIVE Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01433">1433</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf8605c8523ca1b463cea7d488e147797"/><section>
    <title>MEMSYSCTL_PAHBCR_EN_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_PAHBCR_EN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_PAHBCR_EN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_PAHBCR_EN_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1ecaa54f33f736bb4e93030db1c83e02">MEMSYSCTL_PAHBCR_EN_Pos</link>*/)</computeroutput></para>
<para>MEMSYSCTL PAHBCR: EN Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01487">1487</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf8605c8523ca1b463cea7d488e147797"/><section>
    <title>MEMSYSCTL_PAHBCR_EN_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_PAHBCR_EN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_PAHBCR_EN_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_PAHBCR_EN_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1ecaa54f33f736bb4e93030db1c83e02">MEMSYSCTL_PAHBCR_EN_Pos</link>*/)</computeroutput></para>
<para>MEMSYSCTL PAHBCR: EN Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01474">1474</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1ecaa54f33f736bb4e93030db1c83e02"/><section>
    <title>MEMSYSCTL_PAHBCR_EN_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_PAHBCR_EN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_PAHBCR_EN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_PAHBCR_EN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MEMSYSCTL PAHBCR: EN Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01486">1486</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1ecaa54f33f736bb4e93030db1c83e02"/><section>
    <title>MEMSYSCTL_PAHBCR_EN_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_PAHBCR_EN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_PAHBCR_EN_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_PAHBCR_EN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MEMSYSCTL PAHBCR: EN Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01473">1473</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gacbbc1e6e548e918a638ec1971e6b71dc"/><section>
    <title>MEMSYSCTL_PAHBCR_SZ_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_PAHBCR_SZ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_PAHBCR_SZ_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_PAHBCR_SZ_Msk&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga867352187f2aaa0992cc3d60c86b8e51">MEMSYSCTL_PAHBCR_SZ_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL PAHBCR: SZ Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01484">1484</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gacbbc1e6e548e918a638ec1971e6b71dc"/><section>
    <title>MEMSYSCTL_PAHBCR_SZ_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_PAHBCR_SZ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_PAHBCR_SZ_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_PAHBCR_SZ_Msk&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga867352187f2aaa0992cc3d60c86b8e51">MEMSYSCTL_PAHBCR_SZ_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL PAHBCR: SZ Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01471">1471</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga867352187f2aaa0992cc3d60c86b8e51"/><section>
    <title>MEMSYSCTL_PAHBCR_SZ_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_PAHBCR_SZ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_PAHBCR_SZ_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_PAHBCR_SZ_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MEMSYSCTL PAHBCR: SZ Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01483">1483</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga867352187f2aaa0992cc3d60c86b8e51"/><section>
    <title>MEMSYSCTL_PAHBCR_SZ_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_PAHBCR_SZ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_PAHBCR_SZ_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_PAHBCR_SZ_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MEMSYSCTL PAHBCR: SZ Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01470">1470</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2c3438255efb22a45f5d4dede50f52e8"/><section>
    <title>MEMSYSCTL_PFCR_DIS_NLP_Msk</title>
<indexterm><primary>MEMSYSCTL_PFCR_DIS_NLP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_PFCR_DIS_NLP_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_PFCR_DIS_NLP_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad9770e0012357e9584cb3d7703ef4689">MEMSYSCTL_PFCR_DIS_NLP_Pos</link>)</computeroutput></para>
<para>MEMSYSCTL PFCR: DIS_NLP Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01450">1450</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad9770e0012357e9584cb3d7703ef4689"/><section>
    <title>MEMSYSCTL_PFCR_DIS_NLP_Pos</title>
<indexterm><primary>MEMSYSCTL_PFCR_DIS_NLP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_PFCR_DIS_NLP_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_PFCR_DIS_NLP_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>MEMSYSCTL PFCR: DIS_NLP Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01449">1449</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga6ea490292987b35e18f2a8033d7e70c7"/><section>
    <title>MEMSYSCTL_PFCR_ENABLE_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_PFCR_ENABLE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_PFCR_ENABLE_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_PFCR_ENABLE_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4e2faf9b3871f7ff24c67743c92d3572">MEMSYSCTL_PFCR_ENABLE_Pos</link>*/)</computeroutput></para>
<para>MEMSYSCTL PFCR: ENABLE Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01466">1466</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga6ea490292987b35e18f2a8033d7e70c7"/><section>
    <title>MEMSYSCTL_PFCR_ENABLE_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_PFCR_ENABLE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_PFCR_ENABLE_Msk</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_PFCR_ENABLE_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4e2faf9b3871f7ff24c67743c92d3572">MEMSYSCTL_PFCR_ENABLE_Pos</link>*/)</computeroutput></para>
<para>MEMSYSCTL PFCR: ENABLE Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01453">1453</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4e2faf9b3871f7ff24c67743c92d3572"/><section>
    <title>MEMSYSCTL_PFCR_ENABLE_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_PFCR_ENABLE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_PFCR_ENABLE_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_PFCR_ENABLE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MEMSYSCTL PFCR: ENABLE Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01465">1465</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4e2faf9b3871f7ff24c67743c92d3572"/><section>
    <title>MEMSYSCTL_PFCR_ENABLE_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_PFCR_ENABLE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MEMSYSCTL_PFCR_ENABLE_Pos</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_PFCR_ENABLE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MEMSYSCTL PFCR: ENABLE Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01452">1452</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga81da5e9383eca09414642d65fcbc14de"/><section>
    <title>MPU_RASR_AP_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_AP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_AP_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_AP_Msk&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7">MPU_RASR_AP_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.AP Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00577">577</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga81da5e9383eca09414642d65fcbc14de"/><section>
    <title>MPU_RASR_AP_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_AP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_AP_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_AP_Msk&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7">MPU_RASR_AP_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.AP Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01214">1214</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga81da5e9383eca09414642d65fcbc14de"/><section>
    <title>MPU_RASR_AP_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_AP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_AP_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_AP_Msk&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7">MPU_RASR_AP_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.AP Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01272">1272</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga81da5e9383eca09414642d65fcbc14de"/><section>
    <title>MPU_RASR_AP_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_AP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_AP_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_AP_Msk&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7">MPU_RASR_AP_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.AP Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01499">1499</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga81da5e9383eca09414642d65fcbc14de"/><section>
    <title>MPU_RASR_AP_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_AP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_AP_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_AP_Msk&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7">MPU_RASR_AP_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.AP Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00591">591</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga81da5e9383eca09414642d65fcbc14de"/><section>
    <title>MPU_RASR_AP_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_AP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_AP_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_AP_Msk&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7">MPU_RASR_AP_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.AP Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01197">1197</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7"/><section>
    <title>MPU_RASR_AP_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_AP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_AP_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_AP_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MPU RASR: ATTRS.AP Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00576">576</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7"/><section>
    <title>MPU_RASR_AP_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_AP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_AP_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_AP_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MPU RASR: ATTRS.AP Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01213">1213</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7"/><section>
    <title>MPU_RASR_AP_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_AP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_AP_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_AP_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MPU RASR: ATTRS.AP Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01271">1271</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7"/><section>
    <title>MPU_RASR_AP_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_AP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_AP_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_AP_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MPU RASR: ATTRS.AP Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01498">1498</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7"/><section>
    <title>MPU_RASR_AP_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_AP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_AP_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_AP_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MPU RASR: ATTRS.AP Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00590">590</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7"/><section>
    <title>MPU_RASR_AP_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_AP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_AP_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_AP_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MPU RASR: ATTRS.AP Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01196">1196</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac7cbca45f69ce6a8923fd6d775175b35"/><section>
    <title>MPU_RASR_ATTRS_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ATTRS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_ATTRS_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ATTRS_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104">MPU_RASR_ATTRS_Pos</link>)</computeroutput></para>
<para>MPU RASR: MPU Region Attribute field Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00571">571</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac7cbca45f69ce6a8923fd6d775175b35"/><section>
    <title>MPU_RASR_ATTRS_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ATTRS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_ATTRS_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ATTRS_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104">MPU_RASR_ATTRS_Pos</link>)</computeroutput></para>
<para>MPU RASR: MPU Region Attribute field Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01208">1208</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac7cbca45f69ce6a8923fd6d775175b35"/><section>
    <title>MPU_RASR_ATTRS_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ATTRS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_ATTRS_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ATTRS_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104">MPU_RASR_ATTRS_Pos</link>)</computeroutput></para>
<para>MPU RASR: MPU Region Attribute field Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01266">1266</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac7cbca45f69ce6a8923fd6d775175b35"/><section>
    <title>MPU_RASR_ATTRS_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ATTRS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_ATTRS_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ATTRS_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104">MPU_RASR_ATTRS_Pos</link>)</computeroutput></para>
<para>MPU RASR: MPU Region Attribute field Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01493">1493</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac7cbca45f69ce6a8923fd6d775175b35"/><section>
    <title>MPU_RASR_ATTRS_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ATTRS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_ATTRS_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ATTRS_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104">MPU_RASR_ATTRS_Pos</link>)</computeroutput></para>
<para>MPU RASR: MPU Region Attribute field Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00585">585</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac7cbca45f69ce6a8923fd6d775175b35"/><section>
    <title>MPU_RASR_ATTRS_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ATTRS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_ATTRS_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ATTRS_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104">MPU_RASR_ATTRS_Pos</link>)</computeroutput></para>
<para>MPU RASR: MPU Region Attribute field Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01191">1191</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104"/><section>
    <title>MPU_RASR_ATTRS_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ATTRS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_ATTRS_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ATTRS_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU RASR: MPU Region Attribute field Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00570">570</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104"/><section>
    <title>MPU_RASR_ATTRS_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ATTRS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_ATTRS_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ATTRS_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU RASR: MPU Region Attribute field Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01207">1207</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104"/><section>
    <title>MPU_RASR_ATTRS_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ATTRS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_ATTRS_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ATTRS_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU RASR: MPU Region Attribute field Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01265">1265</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104"/><section>
    <title>MPU_RASR_ATTRS_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ATTRS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_ATTRS_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ATTRS_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU RASR: MPU Region Attribute field Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01492">1492</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104"/><section>
    <title>MPU_RASR_ATTRS_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ATTRS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_ATTRS_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ATTRS_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU RASR: MPU Region Attribute field Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00584">584</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104"/><section>
    <title>MPU_RASR_ATTRS_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ATTRS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_ATTRS_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ATTRS_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU RASR: MPU Region Attribute field Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01190">1190</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf97de2b86316d5b29931fc6f70b3cba1"/><section>
    <title>MPU_RASR_B_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_B_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_B_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_B_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5">MPU_RASR_B_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.B Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00589">589</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf97de2b86316d5b29931fc6f70b3cba1"/><section>
    <title>MPU_RASR_B_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_B_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_B_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_B_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5">MPU_RASR_B_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.B Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01226">1226</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf97de2b86316d5b29931fc6f70b3cba1"/><section>
    <title>MPU_RASR_B_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_B_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_B_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_B_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5">MPU_RASR_B_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.B Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01284">1284</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf97de2b86316d5b29931fc6f70b3cba1"/><section>
    <title>MPU_RASR_B_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_B_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_B_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_B_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5">MPU_RASR_B_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.B Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01511">1511</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf97de2b86316d5b29931fc6f70b3cba1"/><section>
    <title>MPU_RASR_B_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_B_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_B_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_B_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5">MPU_RASR_B_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.B Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00603">603</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf97de2b86316d5b29931fc6f70b3cba1"/><section>
    <title>MPU_RASR_B_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_B_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_B_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_B_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5">MPU_RASR_B_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.B Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01209">1209</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5"/><section>
    <title>MPU_RASR_B_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_B_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_B_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_B_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU RASR: ATTRS.B Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00588">588</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5"/><section>
    <title>MPU_RASR_B_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_B_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_B_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_B_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU RASR: ATTRS.B Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01225">1225</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5"/><section>
    <title>MPU_RASR_B_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_B_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_B_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_B_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU RASR: ATTRS.B Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01283">1283</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5"/><section>
    <title>MPU_RASR_B_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_B_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_B_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_B_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU RASR: ATTRS.B Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01510">1510</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5"/><section>
    <title>MPU_RASR_B_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_B_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_B_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_B_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU RASR: ATTRS.B Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00602">602</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5"/><section>
    <title>MPU_RASR_B_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_B_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_B_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_B_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU RASR: ATTRS.B Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01208">1208</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf841f9bee5046fece4f513ecf707a3c1"/><section>
    <title>MPU_RASR_C_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_C_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_C_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_C_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52">MPU_RASR_C_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.C Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00586">586</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf841f9bee5046fece4f513ecf707a3c1"/><section>
    <title>MPU_RASR_C_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_C_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_C_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_C_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52">MPU_RASR_C_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.C Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01223">1223</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf841f9bee5046fece4f513ecf707a3c1"/><section>
    <title>MPU_RASR_C_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_C_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_C_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_C_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52">MPU_RASR_C_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.C Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01281">1281</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf841f9bee5046fece4f513ecf707a3c1"/><section>
    <title>MPU_RASR_C_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_C_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_C_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_C_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52">MPU_RASR_C_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.C Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01508">1508</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf841f9bee5046fece4f513ecf707a3c1"/><section>
    <title>MPU_RASR_C_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_C_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_C_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_C_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52">MPU_RASR_C_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.C Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00600">600</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf841f9bee5046fece4f513ecf707a3c1"/><section>
    <title>MPU_RASR_C_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_C_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_C_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_C_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52">MPU_RASR_C_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.C Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01206">1206</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52"/><section>
    <title>MPU_RASR_C_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_C_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_C_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_C_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>MPU RASR: ATTRS.C Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00585">585</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52"/><section>
    <title>MPU_RASR_C_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_C_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_C_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_C_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>MPU RASR: ATTRS.C Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01222">1222</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52"/><section>
    <title>MPU_RASR_C_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_C_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_C_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_C_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>MPU RASR: ATTRS.C Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01280">1280</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52"/><section>
    <title>MPU_RASR_C_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_C_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_C_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_C_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>MPU RASR: ATTRS.C Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01507">1507</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52"/><section>
    <title>MPU_RASR_C_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_C_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_C_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_C_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>MPU RASR: ATTRS.C Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00599">599</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52"/><section>
    <title>MPU_RASR_C_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_C_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_C_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_C_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>MPU RASR: ATTRS.C Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01205">1205</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf6c4850fc33a5f13a42cf25dbce72646"/><section>
    <title>MPU_RASR_ENABLE_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ENABLE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_ENABLE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ENABLE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd">MPU_RASR_ENABLE_Pos</link>*/)</computeroutput></para>
<para>MPU RASR: Region enable bit Disable Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00598">598</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf6c4850fc33a5f13a42cf25dbce72646"/><section>
    <title>MPU_RASR_ENABLE_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ENABLE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_ENABLE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ENABLE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd">MPU_RASR_ENABLE_Pos</link>*/)</computeroutput></para>
<para>MPU RASR: Region enable bit Disable Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01235">1235</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf6c4850fc33a5f13a42cf25dbce72646"/><section>
    <title>MPU_RASR_ENABLE_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ENABLE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_ENABLE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ENABLE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd">MPU_RASR_ENABLE_Pos</link>*/)</computeroutput></para>
<para>MPU RASR: Region enable bit Disable Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01293">1293</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf6c4850fc33a5f13a42cf25dbce72646"/><section>
    <title>MPU_RASR_ENABLE_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ENABLE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_ENABLE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ENABLE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd">MPU_RASR_ENABLE_Pos</link>*/)</computeroutput></para>
<para>MPU RASR: Region enable bit Disable Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01520">1520</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf6c4850fc33a5f13a42cf25dbce72646"/><section>
    <title>MPU_RASR_ENABLE_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ENABLE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_ENABLE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ENABLE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd">MPU_RASR_ENABLE_Pos</link>*/)</computeroutput></para>
<para>MPU RASR: Region enable bit Disable Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00612">612</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf6c4850fc33a5f13a42cf25dbce72646"/><section>
    <title>MPU_RASR_ENABLE_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ENABLE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_ENABLE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ENABLE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd">MPU_RASR_ENABLE_Pos</link>*/)</computeroutput></para>
<para>MPU RASR: Region enable bit Disable Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01218">1218</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd"/><section>
    <title>MPU_RASR_ENABLE_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ENABLE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_ENABLE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ENABLE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RASR: Region enable bit Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00597">597</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd"/><section>
    <title>MPU_RASR_ENABLE_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ENABLE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_ENABLE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ENABLE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RASR: Region enable bit Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01234">1234</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd"/><section>
    <title>MPU_RASR_ENABLE_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ENABLE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_ENABLE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ENABLE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RASR: Region enable bit Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01292">1292</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd"/><section>
    <title>MPU_RASR_ENABLE_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ENABLE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_ENABLE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ENABLE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RASR: Region enable bit Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01519">1519</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd"/><section>
    <title>MPU_RASR_ENABLE_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ENABLE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_ENABLE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ENABLE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RASR: Region enable bit Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00611">611</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd"/><section>
    <title>MPU_RASR_ENABLE_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ENABLE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_ENABLE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ENABLE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RASR: Region enable bit Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01217">1217</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga872c0922578c2e74304886579e9a2361"/><section>
    <title>MPU_RASR_S_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_S_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_S_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_S_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c">MPU_RASR_S_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.S Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00583">583</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga872c0922578c2e74304886579e9a2361"/><section>
    <title>MPU_RASR_S_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_S_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_S_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_S_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c">MPU_RASR_S_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.S Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01220">1220</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga872c0922578c2e74304886579e9a2361"/><section>
    <title>MPU_RASR_S_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_S_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_S_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_S_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c">MPU_RASR_S_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.S Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01278">1278</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga872c0922578c2e74304886579e9a2361"/><section>
    <title>MPU_RASR_S_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_S_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_S_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_S_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c">MPU_RASR_S_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.S Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01505">1505</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga872c0922578c2e74304886579e9a2361"/><section>
    <title>MPU_RASR_S_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_S_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_S_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_S_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c">MPU_RASR_S_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.S Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00597">597</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga872c0922578c2e74304886579e9a2361"/><section>
    <title>MPU_RASR_S_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_S_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_S_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_S_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c">MPU_RASR_S_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.S Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01203">1203</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c"/><section>
    <title>MPU_RASR_S_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_S_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_S_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_S_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>MPU RASR: ATTRS.S Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00582">582</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c"/><section>
    <title>MPU_RASR_S_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_S_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_S_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_S_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>MPU RASR: ATTRS.S Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01219">1219</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c"/><section>
    <title>MPU_RASR_S_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_S_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_S_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_S_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>MPU RASR: ATTRS.S Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01277">1277</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c"/><section>
    <title>MPU_RASR_S_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_S_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_S_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_S_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>MPU RASR: ATTRS.S Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01504">1504</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c"/><section>
    <title>MPU_RASR_S_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_S_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_S_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_S_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>MPU RASR: ATTRS.S Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00596">596</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c"/><section>
    <title>MPU_RASR_S_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_S_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_S_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_S_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>MPU RASR: ATTRS.S Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01202">1202</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga222e237e51f20d0e8a8c249295e77298"/><section>
    <title>MPU_RASR_SIZE_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SIZE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_SIZE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SIZE_Msk&#160;&#160;&#160;(0x1FUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710">MPU_RASR_SIZE_Pos</link>)</computeroutput></para>
<para>MPU RASR: Region Size Field Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00595">595</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga222e237e51f20d0e8a8c249295e77298"/><section>
    <title>MPU_RASR_SIZE_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SIZE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_SIZE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SIZE_Msk&#160;&#160;&#160;(0x1FUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710">MPU_RASR_SIZE_Pos</link>)</computeroutput></para>
<para>MPU RASR: Region Size Field Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01232">1232</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga222e237e51f20d0e8a8c249295e77298"/><section>
    <title>MPU_RASR_SIZE_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SIZE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_SIZE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SIZE_Msk&#160;&#160;&#160;(0x1FUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710">MPU_RASR_SIZE_Pos</link>)</computeroutput></para>
<para>MPU RASR: Region Size Field Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01290">1290</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga222e237e51f20d0e8a8c249295e77298"/><section>
    <title>MPU_RASR_SIZE_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SIZE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_SIZE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SIZE_Msk&#160;&#160;&#160;(0x1FUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710">MPU_RASR_SIZE_Pos</link>)</computeroutput></para>
<para>MPU RASR: Region Size Field Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01517">1517</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga222e237e51f20d0e8a8c249295e77298"/><section>
    <title>MPU_RASR_SIZE_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SIZE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_SIZE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SIZE_Msk&#160;&#160;&#160;(0x1FUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710">MPU_RASR_SIZE_Pos</link>)</computeroutput></para>
<para>MPU RASR: Region Size Field Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00609">609</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga222e237e51f20d0e8a8c249295e77298"/><section>
    <title>MPU_RASR_SIZE_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SIZE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_SIZE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SIZE_Msk&#160;&#160;&#160;(0x1FUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710">MPU_RASR_SIZE_Pos</link>)</computeroutput></para>
<para>MPU RASR: Region Size Field Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01215">1215</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710"/><section>
    <title>MPU_RASR_SIZE_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SIZE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_SIZE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SIZE_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU RASR: Region Size Field Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00594">594</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710"/><section>
    <title>MPU_RASR_SIZE_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SIZE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_SIZE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SIZE_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU RASR: Region Size Field Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01231">1231</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710"/><section>
    <title>MPU_RASR_SIZE_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SIZE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_SIZE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SIZE_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU RASR: Region Size Field Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01289">1289</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710"/><section>
    <title>MPU_RASR_SIZE_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SIZE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_SIZE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SIZE_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU RASR: Region Size Field Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01516">1516</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710"/><section>
    <title>MPU_RASR_SIZE_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SIZE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_SIZE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SIZE_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU RASR: Region Size Field Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00608">608</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710"/><section>
    <title>MPU_RASR_SIZE_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SIZE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_SIZE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SIZE_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU RASR: Region Size Field Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01214">1214</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4046ede234a191e3a0efb9a3174bca05"/><section>
    <title>MPU_RASR_SRD_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SRD_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_SRD_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SRD_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf">MPU_RASR_SRD_Pos</link>)</computeroutput></para>
<para>MPU RASR: Sub-Region Disable Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00592">592</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4046ede234a191e3a0efb9a3174bca05"/><section>
    <title>MPU_RASR_SRD_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SRD_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_SRD_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SRD_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf">MPU_RASR_SRD_Pos</link>)</computeroutput></para>
<para>MPU RASR: Sub-Region Disable Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01229">1229</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4046ede234a191e3a0efb9a3174bca05"/><section>
    <title>MPU_RASR_SRD_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SRD_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_SRD_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SRD_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf">MPU_RASR_SRD_Pos</link>)</computeroutput></para>
<para>MPU RASR: Sub-Region Disable Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01287">1287</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4046ede234a191e3a0efb9a3174bca05"/><section>
    <title>MPU_RASR_SRD_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SRD_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_SRD_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SRD_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf">MPU_RASR_SRD_Pos</link>)</computeroutput></para>
<para>MPU RASR: Sub-Region Disable Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01514">1514</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4046ede234a191e3a0efb9a3174bca05"/><section>
    <title>MPU_RASR_SRD_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SRD_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_SRD_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SRD_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf">MPU_RASR_SRD_Pos</link>)</computeroutput></para>
<para>MPU RASR: Sub-Region Disable Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00606">606</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4046ede234a191e3a0efb9a3174bca05"/><section>
    <title>MPU_RASR_SRD_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SRD_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_SRD_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SRD_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf">MPU_RASR_SRD_Pos</link>)</computeroutput></para>
<para>MPU RASR: Sub-Region Disable Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01212">1212</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf"/><section>
    <title>MPU_RASR_SRD_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SRD_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_SRD_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SRD_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU RASR: Sub-Region Disable Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00591">591</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf"/><section>
    <title>MPU_RASR_SRD_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SRD_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_SRD_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SRD_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU RASR: Sub-Region Disable Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01228">1228</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf"/><section>
    <title>MPU_RASR_SRD_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SRD_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_SRD_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SRD_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU RASR: Sub-Region Disable Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01286">1286</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf"/><section>
    <title>MPU_RASR_SRD_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SRD_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_SRD_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SRD_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU RASR: Sub-Region Disable Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01513">1513</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf"/><section>
    <title>MPU_RASR_SRD_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SRD_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_SRD_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SRD_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU RASR: Sub-Region Disable Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00605">605</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf"/><section>
    <title>MPU_RASR_SRD_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SRD_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_SRD_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SRD_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU RASR: Sub-Region Disable Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01211">1211</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga94f4b4a368986c1955b92743046a1f4e"/><section>
    <title>MPU_RASR_TEX_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_TEX_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_TEX_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_TEX_Msk&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631">MPU_RASR_TEX_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.TEX Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00580">580</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga94f4b4a368986c1955b92743046a1f4e"/><section>
    <title>MPU_RASR_TEX_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_TEX_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_TEX_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_TEX_Msk&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631">MPU_RASR_TEX_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.TEX Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01217">1217</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga94f4b4a368986c1955b92743046a1f4e"/><section>
    <title>MPU_RASR_TEX_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_TEX_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_TEX_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_TEX_Msk&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631">MPU_RASR_TEX_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.TEX Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01275">1275</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga94f4b4a368986c1955b92743046a1f4e"/><section>
    <title>MPU_RASR_TEX_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_TEX_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_TEX_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_TEX_Msk&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631">MPU_RASR_TEX_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.TEX Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01502">1502</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga94f4b4a368986c1955b92743046a1f4e"/><section>
    <title>MPU_RASR_TEX_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_TEX_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_TEX_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_TEX_Msk&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631">MPU_RASR_TEX_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.TEX Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00594">594</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga94f4b4a368986c1955b92743046a1f4e"/><section>
    <title>MPU_RASR_TEX_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_TEX_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_TEX_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_TEX_Msk&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631">MPU_RASR_TEX_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.TEX Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01200">1200</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631"/><section>
    <title>MPU_RASR_TEX_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_TEX_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_TEX_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_TEX_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>MPU RASR: ATTRS.TEX Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00579">579</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631"/><section>
    <title>MPU_RASR_TEX_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_TEX_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_TEX_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_TEX_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>MPU RASR: ATTRS.TEX Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01216">1216</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631"/><section>
    <title>MPU_RASR_TEX_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_TEX_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_TEX_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_TEX_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>MPU RASR: ATTRS.TEX Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01274">1274</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631"/><section>
    <title>MPU_RASR_TEX_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_TEX_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_TEX_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_TEX_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>MPU RASR: ATTRS.TEX Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01501">1501</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631"/><section>
    <title>MPU_RASR_TEX_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_TEX_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_TEX_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_TEX_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>MPU RASR: ATTRS.TEX Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00593">593</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631"/><section>
    <title>MPU_RASR_TEX_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_TEX_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_TEX_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_TEX_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>MPU RASR: ATTRS.TEX Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01199">1199</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4f8afc5cc7fca2ada211f8b09c76802e"/><section>
    <title>MPU_RASR_XN_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_XN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_XN_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_XN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b">MPU_RASR_XN_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.XN Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00574">574</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4f8afc5cc7fca2ada211f8b09c76802e"/><section>
    <title>MPU_RASR_XN_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_XN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_XN_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_XN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b">MPU_RASR_XN_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.XN Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01211">1211</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4f8afc5cc7fca2ada211f8b09c76802e"/><section>
    <title>MPU_RASR_XN_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_XN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_XN_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_XN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b">MPU_RASR_XN_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.XN Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01269">1269</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4f8afc5cc7fca2ada211f8b09c76802e"/><section>
    <title>MPU_RASR_XN_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_XN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_XN_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_XN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b">MPU_RASR_XN_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.XN Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01496">1496</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4f8afc5cc7fca2ada211f8b09c76802e"/><section>
    <title>MPU_RASR_XN_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_XN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_XN_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_XN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b">MPU_RASR_XN_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.XN Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00588">588</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4f8afc5cc7fca2ada211f8b09c76802e"/><section>
    <title>MPU_RASR_XN_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_XN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_XN_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_XN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b">MPU_RASR_XN_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.XN Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01194">1194</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b"/><section>
    <title>MPU_RASR_XN_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_XN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_XN_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_XN_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>MPU RASR: ATTRS.XN Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00573">573</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b"/><section>
    <title>MPU_RASR_XN_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_XN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_XN_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_XN_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>MPU RASR: ATTRS.XN Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01210">1210</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b"/><section>
    <title>MPU_RASR_XN_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_XN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_XN_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_XN_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>MPU RASR: ATTRS.XN Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01268">1268</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b"/><section>
    <title>MPU_RASR_XN_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_XN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_XN_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_XN_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>MPU RASR: ATTRS.XN Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01495">1495</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b"/><section>
    <title>MPU_RASR_XN_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_XN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_XN_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_XN_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>MPU RASR: ATTRS.XN Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00587">587</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b"/><section>
    <title>MPU_RASR_XN_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_XN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RASR_XN_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_XN_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>MPU RASR: ATTRS.XN Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01193">1193</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga33905dca89aa5b5bb9aa9518094b8b80"/><section>
    <title>MPU_RBAR_ADDR_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_ADDR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RBAR_ADDR_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_ADDR_Msk&#160;&#160;&#160;(0xFFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd">MPU_RBAR_ADDR_Pos</link>)</computeroutput></para>
<para>MPU RBAR: ADDR Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00561">561</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga33905dca89aa5b5bb9aa9518094b8b80"/><section>
    <title>MPU_RBAR_ADDR_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_ADDR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RBAR_ADDR_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_ADDR_Msk&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd">MPU_RBAR_ADDR_Pos</link>)</computeroutput></para>
<para>MPU RBAR: ADDR Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01198">1198</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga33905dca89aa5b5bb9aa9518094b8b80"/><section>
    <title>MPU_RBAR_ADDR_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_ADDR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RBAR_ADDR_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_ADDR_Msk&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd">MPU_RBAR_ADDR_Pos</link>)</computeroutput></para>
<para>MPU RBAR: ADDR Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01256">1256</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga33905dca89aa5b5bb9aa9518094b8b80"/><section>
    <title>MPU_RBAR_ADDR_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_ADDR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RBAR_ADDR_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_ADDR_Msk&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd">MPU_RBAR_ADDR_Pos</link>)</computeroutput></para>
<para>MPU RBAR: ADDR Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01483">1483</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga33905dca89aa5b5bb9aa9518094b8b80"/><section>
    <title>MPU_RBAR_ADDR_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_ADDR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RBAR_ADDR_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_ADDR_Msk&#160;&#160;&#160;(0xFFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd">MPU_RBAR_ADDR_Pos</link>)</computeroutput></para>
<para>MPU RBAR: ADDR Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00575">575</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga33905dca89aa5b5bb9aa9518094b8b80"/><section>
    <title>MPU_RBAR_ADDR_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_ADDR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RBAR_ADDR_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_ADDR_Msk&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd">MPU_RBAR_ADDR_Pos</link>)</computeroutput></para>
<para>MPU RBAR: ADDR Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01181">1181</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd"/><section>
    <title>MPU_RBAR_ADDR_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_ADDR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RBAR_ADDR_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_ADDR_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU RBAR: ADDR Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00560">560</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd"/><section>
    <title>MPU_RBAR_ADDR_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_ADDR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RBAR_ADDR_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_ADDR_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>MPU RBAR: ADDR Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01197">1197</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd"/><section>
    <title>MPU_RBAR_ADDR_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_ADDR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RBAR_ADDR_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_ADDR_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>MPU RBAR: ADDR Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01255">1255</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd"/><section>
    <title>MPU_RBAR_ADDR_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_ADDR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RBAR_ADDR_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_ADDR_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>MPU RBAR: ADDR Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01482">1482</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd"/><section>
    <title>MPU_RBAR_ADDR_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_ADDR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RBAR_ADDR_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_ADDR_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU RBAR: ADDR Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00574">574</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd"/><section>
    <title>MPU_RBAR_ADDR_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_ADDR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RBAR_ADDR_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_ADDR_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>MPU RBAR: ADDR Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01180">1180</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac896033cb8ecfe045d9bada07c0311d7"/><section>
    <title>MPU_RBAR_REGION_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_REGION_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RBAR_REGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_REGION_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133">MPU_RBAR_REGION_Pos</link>*/)</computeroutput></para>
<para>MPU RBAR: REGION Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00567">567</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac896033cb8ecfe045d9bada07c0311d7"/><section>
    <title>MPU_RBAR_REGION_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_REGION_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RBAR_REGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_REGION_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133">MPU_RBAR_REGION_Pos</link>*/)</computeroutput></para>
<para>MPU RBAR: REGION Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01204">1204</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac896033cb8ecfe045d9bada07c0311d7"/><section>
    <title>MPU_RBAR_REGION_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_REGION_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RBAR_REGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_REGION_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133">MPU_RBAR_REGION_Pos</link>*/)</computeroutput></para>
<para>MPU RBAR: REGION Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01262">1262</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac896033cb8ecfe045d9bada07c0311d7"/><section>
    <title>MPU_RBAR_REGION_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_REGION_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RBAR_REGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_REGION_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133">MPU_RBAR_REGION_Pos</link>*/)</computeroutput></para>
<para>MPU RBAR: REGION Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01489">1489</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac896033cb8ecfe045d9bada07c0311d7"/><section>
    <title>MPU_RBAR_REGION_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_REGION_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RBAR_REGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_REGION_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133">MPU_RBAR_REGION_Pos</link>*/)</computeroutput></para>
<para>MPU RBAR: REGION Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00581">581</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac896033cb8ecfe045d9bada07c0311d7"/><section>
    <title>MPU_RBAR_REGION_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_REGION_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RBAR_REGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_REGION_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133">MPU_RBAR_REGION_Pos</link>*/)</computeroutput></para>
<para>MPU RBAR: REGION Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01187">1187</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133"/><section>
    <title>MPU_RBAR_REGION_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_REGION_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RBAR_REGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_REGION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RBAR: REGION Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00566">566</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133"/><section>
    <title>MPU_RBAR_REGION_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_REGION_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RBAR_REGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_REGION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RBAR: REGION Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01203">1203</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133"/><section>
    <title>MPU_RBAR_REGION_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_REGION_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RBAR_REGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_REGION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RBAR: REGION Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01261">1261</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133"/><section>
    <title>MPU_RBAR_REGION_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_REGION_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RBAR_REGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_REGION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RBAR: REGION Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01488">1488</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133"/><section>
    <title>MPU_RBAR_REGION_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_REGION_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RBAR_REGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_REGION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RBAR: REGION Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00580">580</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133"/><section>
    <title>MPU_RBAR_REGION_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_REGION_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RBAR_REGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_REGION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RBAR: REGION Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01186">1186</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf7787465931ee4dbe5f51091f187e790"/><section>
    <title>MPU_RBAR_VALID_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_VALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RBAR_VALID_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_VALID_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81">MPU_RBAR_VALID_Pos</link>)</computeroutput></para>
<para>MPU RBAR: VALID Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00564">564</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf7787465931ee4dbe5f51091f187e790"/><section>
    <title>MPU_RBAR_VALID_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_VALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RBAR_VALID_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_VALID_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81">MPU_RBAR_VALID_Pos</link>)</computeroutput></para>
<para>MPU RBAR: VALID Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01201">1201</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf7787465931ee4dbe5f51091f187e790"/><section>
    <title>MPU_RBAR_VALID_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_VALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RBAR_VALID_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_VALID_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81">MPU_RBAR_VALID_Pos</link>)</computeroutput></para>
<para>MPU RBAR: VALID Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01259">1259</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf7787465931ee4dbe5f51091f187e790"/><section>
    <title>MPU_RBAR_VALID_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_VALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RBAR_VALID_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_VALID_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81">MPU_RBAR_VALID_Pos</link>)</computeroutput></para>
<para>MPU RBAR: VALID Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01486">1486</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf7787465931ee4dbe5f51091f187e790"/><section>
    <title>MPU_RBAR_VALID_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_VALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RBAR_VALID_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_VALID_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81">MPU_RBAR_VALID_Pos</link>)</computeroutput></para>
<para>MPU RBAR: VALID Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00578">578</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf7787465931ee4dbe5f51091f187e790"/><section>
    <title>MPU_RBAR_VALID_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_VALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RBAR_VALID_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_VALID_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81">MPU_RBAR_VALID_Pos</link>)</computeroutput></para>
<para>MPU RBAR: VALID Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01184">1184</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81"/><section>
    <title>MPU_RBAR_VALID_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_VALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RBAR_VALID_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_VALID_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MPU RBAR: VALID Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00563">563</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81"/><section>
    <title>MPU_RBAR_VALID_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_VALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RBAR_VALID_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_VALID_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MPU RBAR: VALID Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01200">1200</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81"/><section>
    <title>MPU_RBAR_VALID_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_VALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RBAR_VALID_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_VALID_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MPU RBAR: VALID Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01258">1258</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81"/><section>
    <title>MPU_RBAR_VALID_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_VALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RBAR_VALID_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_VALID_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MPU RBAR: VALID Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01485">1485</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81"/><section>
    <title>MPU_RBAR_VALID_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_VALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RBAR_VALID_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_VALID_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MPU RBAR: VALID Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00577">577</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81"/><section>
    <title>MPU_RBAR_VALID_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_VALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RBAR_VALID_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_VALID_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MPU RBAR: VALID Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01183">1183</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab31b0f2fa24e12ce7a64c7c81f5322a9"/><section>
    <title>MPU_RLAR_PXN_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>MPU_RLAR_PXN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RLAR_PXN_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_PXN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaca1d815a8a6a6c3f4a466a5bccca86b4">MPU_RLAR_PXN_Pos</link>)</computeroutput></para>
<para>MPU RLAR: PXN Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02347">2347</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab31b0f2fa24e12ce7a64c7c81f5322a9"/><section>
    <title>MPU_RLAR_PXN_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>MPU_RLAR_PXN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RLAR_PXN_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_PXN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaca1d815a8a6a6c3f4a466a5bccca86b4">MPU_RLAR_PXN_Pos</link>)</computeroutput></para>
<para>MPU RLAR: PXN Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02843">2843</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab31b0f2fa24e12ce7a64c7c81f5322a9"/><section>
    <title>MPU_RLAR_PXN_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>MPU_RLAR_PXN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RLAR_PXN_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_PXN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaca1d815a8a6a6c3f4a466a5bccca86b4">MPU_RLAR_PXN_Pos</link>)</computeroutput></para>
<para>MPU RLAR: PXN Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02748">2748</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaca1d815a8a6a6c3f4a466a5bccca86b4"/><section>
    <title>MPU_RLAR_PXN_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>MPU_RLAR_PXN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RLAR_PXN_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_PXN_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MPU RLAR: PXN Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02346">2346</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaca1d815a8a6a6c3f4a466a5bccca86b4"/><section>
    <title>MPU_RLAR_PXN_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>MPU_RLAR_PXN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RLAR_PXN_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_PXN_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MPU RLAR: PXN Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02842">2842</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaca1d815a8a6a6c3f4a466a5bccca86b4"/><section>
    <title>MPU_RLAR_PXN_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>MPU_RLAR_PXN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>MPU_RLAR_PXN_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_PXN_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MPU RLAR: PXN Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02747">2747</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga16eddad39fe4038df233f134fad4103e"/><section>
    <title>PRCCFGINF<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>PRCCFGINF</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>PRCCFGINF</secondary></indexterm>
<para><computeroutput>#define PRCCFGINF&#160;&#160;&#160;((<link linkend="_struct_prc_cfg_inf___type">PrcCfgInf_Type</link> *)     <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a76fe8ec2ce6cad19127f0408cbb620">PRCCFGINF_BASE</link>   )</computeroutput></para>
<para>Processor Configuration Information configuration struct </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03618">3618</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga16eddad39fe4038df233f134fad4103e"/><section>
    <title>PRCCFGINF<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>PRCCFGINF</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>PRCCFGINF</secondary></indexterm>
<para><computeroutput>#define PRCCFGINF&#160;&#160;&#160;((<link linkend="_struct_prc_cfg_inf___type">PrcCfgInf_Type</link> *)     <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a76fe8ec2ce6cad19127f0408cbb620">PRCCFGINF_BASE</link>   )</computeroutput></para>
<para>Processor Configuration Information configuration struct </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03522">3522</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3a76fe8ec2ce6cad19127f0408cbb620"/><section>
    <title>PRCCFGINF_BASE<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>PRCCFGINF_BASE</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>PRCCFGINF_BASE</secondary></indexterm>
<para><computeroutput>#define PRCCFGINF_BASE&#160;&#160;&#160;(0xE001E700UL)</computeroutput></para>
<para>Processor Configuration Information Base Address </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03597">3597</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3a76fe8ec2ce6cad19127f0408cbb620"/><section>
    <title>PRCCFGINF_BASE<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>PRCCFGINF_BASE</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>PRCCFGINF_BASE</secondary></indexterm>
<para><computeroutput>#define PRCCFGINF_BASE&#160;&#160;&#160;(0xE001E700UL)</computeroutput></para>
<para>Processor Configuration Information Base Address </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03502">3502</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf1384d75e3f81227c50a85eccd4286a7"/><section>
    <title>PWRMODCTL<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>PWRMODCTL</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>PWRMODCTL</secondary></indexterm>
<para><computeroutput>#define PWRMODCTL&#160;&#160;&#160;((<link linkend="_struct_pwr_mod_ctl___type">PwrModCtl_Type</link> *)     <link linkend="_group___c_m_s_i_s___s_c_b_1gaa025ed8ad96eb6fe9b49544f2416e8a4">PWRMODCTL_BASE</link>   )</computeroutput></para>
<para>Power Mode Control configuration struct </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03616">3616</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf1384d75e3f81227c50a85eccd4286a7"/><section>
    <title>PWRMODCTL<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>PWRMODCTL</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>PWRMODCTL</secondary></indexterm>
<para><computeroutput>#define PWRMODCTL&#160;&#160;&#160;((<link linkend="_struct_pwr_mod_ctl___type">PwrModCtl_Type</link> *)     <link linkend="_group___c_m_s_i_s___s_c_b_1gaa025ed8ad96eb6fe9b49544f2416e8a4">PWRMODCTL_BASE</link>   )</computeroutput></para>
<para>Power Mode Control configuration struct </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03520">3520</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa025ed8ad96eb6fe9b49544f2416e8a4"/><section>
    <title>PWRMODCTL_BASE<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>PWRMODCTL_BASE</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>PWRMODCTL_BASE</secondary></indexterm>
<para><computeroutput>#define PWRMODCTL_BASE&#160;&#160;&#160;(0xE001E300UL)</computeroutput></para>
<para>Power Mode Control Base Address </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03595">3595</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa025ed8ad96eb6fe9b49544f2416e8a4"/><section>
    <title>PWRMODCTL_BASE<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>PWRMODCTL_BASE</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>PWRMODCTL_BASE</secondary></indexterm>
<para><computeroutput>#define PWRMODCTL_BASE&#160;&#160;&#160;(0xE001E300UL)</computeroutput></para>
<para>Power Mode Control Base Address </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03500">3500</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga03132d38641251a0c1ec3a31353bd77d"/><section>
    <title>PWRMODCTL_CPDLPSTATE_CLPSTATE_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>PWRMODCTL_CPDLPSTATE_CLPSTATE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>PWRMODCTL_CPDLPSTATE_CLPSTATE_Msk</secondary></indexterm>
<para><computeroutput>#define PWRMODCTL_CPDLPSTATE_CLPSTATE_Msk&#160;&#160;&#160;(0x3UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga9f5a40e807a5e97c59b708303ed4ad3b">PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos</link>*/)</computeroutput></para>
<para>PWRMODCTL CPDLPSTATE: CLPSTATE Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01551">1551</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga03132d38641251a0c1ec3a31353bd77d"/><section>
    <title>PWRMODCTL_CPDLPSTATE_CLPSTATE_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>PWRMODCTL_CPDLPSTATE_CLPSTATE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>PWRMODCTL_CPDLPSTATE_CLPSTATE_Msk</secondary></indexterm>
<para><computeroutput>#define PWRMODCTL_CPDLPSTATE_CLPSTATE_Msk&#160;&#160;&#160;(0x3UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga9f5a40e807a5e97c59b708303ed4ad3b">PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos</link>*/)</computeroutput></para>
<para>PWRMODCTL CPDLPSTATE: CLPSTATE Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01538">1538</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9f5a40e807a5e97c59b708303ed4ad3b"/><section>
    <title>PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos</secondary></indexterm>
<para><computeroutput>#define PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>PWRMODCTL CPDLPSTATE: CLPSTATE Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01550">1550</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9f5a40e807a5e97c59b708303ed4ad3b"/><section>
    <title>PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos</secondary></indexterm>
<para><computeroutput>#define PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>PWRMODCTL CPDLPSTATE: CLPSTATE Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01537">1537</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga313251d3745f99ddb6e6d0e322462c38"/><section>
    <title>PWRMODCTL_CPDLPSTATE_ELPSTATE_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>PWRMODCTL_CPDLPSTATE_ELPSTATE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>PWRMODCTL_CPDLPSTATE_ELPSTATE_Msk</secondary></indexterm>
<para><computeroutput>#define PWRMODCTL_CPDLPSTATE_ELPSTATE_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab34a4844667438defcca4204314da917">PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos</link>)</computeroutput></para>
<para>PWRMODCTL CPDLPSTATE: ELPSTATE Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01548">1548</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga313251d3745f99ddb6e6d0e322462c38"/><section>
    <title>PWRMODCTL_CPDLPSTATE_ELPSTATE_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>PWRMODCTL_CPDLPSTATE_ELPSTATE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>PWRMODCTL_CPDLPSTATE_ELPSTATE_Msk</secondary></indexterm>
<para><computeroutput>#define PWRMODCTL_CPDLPSTATE_ELPSTATE_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab34a4844667438defcca4204314da917">PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos</link>)</computeroutput></para>
<para>PWRMODCTL CPDLPSTATE: ELPSTATE Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01535">1535</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab34a4844667438defcca4204314da917"/><section>
    <title>PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos</secondary></indexterm>
<para><computeroutput>#define PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>PWRMODCTL CPDLPSTATE: ELPSTATE Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01547">1547</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab34a4844667438defcca4204314da917"/><section>
    <title>PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos</secondary></indexterm>
<para><computeroutput>#define PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>PWRMODCTL CPDLPSTATE: ELPSTATE Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01534">1534</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac9351bfce6ac5a3aa5714c8f8fb52ac8"/><section>
    <title>PWRMODCTL_CPDLPSTATE_RLPSTATE_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>PWRMODCTL_CPDLPSTATE_RLPSTATE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>PWRMODCTL_CPDLPSTATE_RLPSTATE_Msk</secondary></indexterm>
<para><computeroutput>#define PWRMODCTL_CPDLPSTATE_RLPSTATE_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaaa2a6127f13eccaf67e2fbd93c87a539">PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos</link>)</computeroutput></para>
<para>PWRMODCTL CPDLPSTATE: RLPSTATE Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01545">1545</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac9351bfce6ac5a3aa5714c8f8fb52ac8"/><section>
    <title>PWRMODCTL_CPDLPSTATE_RLPSTATE_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>PWRMODCTL_CPDLPSTATE_RLPSTATE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>PWRMODCTL_CPDLPSTATE_RLPSTATE_Msk</secondary></indexterm>
<para><computeroutput>#define PWRMODCTL_CPDLPSTATE_RLPSTATE_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaaa2a6127f13eccaf67e2fbd93c87a539">PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos</link>)</computeroutput></para>
<para>PWRMODCTL CPDLPSTATE: RLPSTATE Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01532">1532</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaaa2a6127f13eccaf67e2fbd93c87a539"/><section>
    <title>PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos</secondary></indexterm>
<para><computeroutput>#define PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>PWRMODCTL CPDLPSTATE: RLPSTATE Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01544">1544</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaaa2a6127f13eccaf67e2fbd93c87a539"/><section>
    <title>PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos</secondary></indexterm>
<para><computeroutput>#define PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>PWRMODCTL CPDLPSTATE: RLPSTATE Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01531">1531</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab46e82a703aa4929517c80932a8204b7"/><section>
    <title>PWRMODCTL_DPDLPSTATE_DLPSTATE_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>PWRMODCTL_DPDLPSTATE_DLPSTATE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>PWRMODCTL_DPDLPSTATE_DLPSTATE_Msk</secondary></indexterm>
<para><computeroutput>#define PWRMODCTL_DPDLPSTATE_DLPSTATE_Msk&#160;&#160;&#160;(0x3UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga106aec0d201afa658ba9b333230a2f62">PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos</link>*/)</computeroutput></para>
<para>PWRMODCTL DPDLPSTATE: DLPSTATE Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01555">1555</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab46e82a703aa4929517c80932a8204b7"/><section>
    <title>PWRMODCTL_DPDLPSTATE_DLPSTATE_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>PWRMODCTL_DPDLPSTATE_DLPSTATE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>PWRMODCTL_DPDLPSTATE_DLPSTATE_Msk</secondary></indexterm>
<para><computeroutput>#define PWRMODCTL_DPDLPSTATE_DLPSTATE_Msk&#160;&#160;&#160;(0x3UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga106aec0d201afa658ba9b333230a2f62">PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos</link>*/)</computeroutput></para>
<para>PWRMODCTL DPDLPSTATE: DLPSTATE Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01542">1542</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga106aec0d201afa658ba9b333230a2f62"/><section>
    <title>PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos</secondary></indexterm>
<para><computeroutput>#define PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>PWRMODCTL DPDLPSTATE: DLPSTATE Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01554">1554</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga106aec0d201afa658ba9b333230a2f62"/><section>
    <title>PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos</secondary></indexterm>
<para><computeroutput>#define PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>PWRMODCTL DPDLPSTATE: DLPSTATE Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01541">1541</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabfc67aa93bca5ddd4b0f0a47b372383e"/><section>
    <title>SCB_ABFSR_AHBP_Msk</title>
<indexterm><primary>SCB_ABFSR_AHBP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ABFSR_AHBP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ABFSR_AHBP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga5c97d4cc05972dc80963e74eb2332841">SCB_ABFSR_AHBP_Pos</link>)</computeroutput></para>
<para>SCB ABFSR: AHBP Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00909">909</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5c97d4cc05972dc80963e74eb2332841"/><section>
    <title>SCB_ABFSR_AHBP_Pos</title>
<indexterm><primary>SCB_ABFSR_AHBP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ABFSR_AHBP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ABFSR_AHBP_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB ABFSR: AHBP Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00908">908</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac24348e5ec8392f4a076c7ba690aae48"/><section>
    <title>SCB_ABFSR_AXIM_Msk</title>
<indexterm><primary>SCB_ABFSR_AXIM_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ABFSR_AXIM_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ABFSR_AXIM_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga48c7a6de20e2823c0dc74d78c5ef7992">SCB_ABFSR_AXIM_Pos</link>)</computeroutput></para>
<para>SCB ABFSR: AXIM Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00906">906</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga48c7a6de20e2823c0dc74d78c5ef7992"/><section>
    <title>SCB_ABFSR_AXIM_Pos</title>
<indexterm><primary>SCB_ABFSR_AXIM_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ABFSR_AXIM_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ABFSR_AXIM_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB ABFSR: AXIM Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00905">905</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga91783597f0721644a1ab1919755bb6ee"/><section>
    <title>SCB_ABFSR_AXIMTYPE_Msk</title>
<indexterm><primary>SCB_ABFSR_AXIMTYPE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ABFSR_AXIMTYPE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ABFSR_AXIMTYPE_Msk&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad89888a5399f2a229270d6dc9a8eaa85">SCB_ABFSR_AXIMTYPE_Pos</link>)</computeroutput></para>
<para>SCB ABFSR: AXIMTYPE Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00900">900</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad89888a5399f2a229270d6dc9a8eaa85"/><section>
    <title>SCB_ABFSR_AXIMTYPE_Pos</title>
<indexterm><primary>SCB_ABFSR_AXIMTYPE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ABFSR_AXIMTYPE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ABFSR_AXIMTYPE_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB ABFSR: AXIMTYPE Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00899">899</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0f48b9b3b5e79c83383ff9506a75f423"/><section>
    <title>SCB_ABFSR_DTCM_Msk</title>
<indexterm><primary>SCB_ABFSR_DTCM_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ABFSR_DTCM_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ABFSR_DTCM_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga46e22bfb92f4344807714dfa987b7cf3">SCB_ABFSR_DTCM_Pos</link>)</computeroutput></para>
<para>SCB ABFSR: DTCM Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00912">912</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga46e22bfb92f4344807714dfa987b7cf3"/><section>
    <title>SCB_ABFSR_DTCM_Pos</title>
<indexterm><primary>SCB_ABFSR_DTCM_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ABFSR_DTCM_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ABFSR_DTCM_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB ABFSR: DTCM Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00911">911</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac7bbc98af76d3de2713a0eb0c6c2e613"/><section>
    <title>SCB_ABFSR_EPPB_Msk</title>
<indexterm><primary>SCB_ABFSR_EPPB_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ABFSR_EPPB_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ABFSR_EPPB_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2d943581f93e2425e0a22a0d45b9f0a6">SCB_ABFSR_EPPB_Pos</link>)</computeroutput></para>
<para>SCB ABFSR: EPPB Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00903">903</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2d943581f93e2425e0a22a0d45b9f0a6"/><section>
    <title>SCB_ABFSR_EPPB_Pos</title>
<indexterm><primary>SCB_ABFSR_EPPB_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ABFSR_EPPB_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ABFSR_EPPB_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB ABFSR: EPPB Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00902">902</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa8cd31cf3adbe7445c733c0a0a4779da"/><section>
    <title>SCB_ABFSR_ITCM_Msk</title>
<indexterm><primary>SCB_ABFSR_ITCM_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ABFSR_ITCM_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ABFSR_ITCM_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf7c22a977aed73cd51317c25286e81c6">SCB_ABFSR_ITCM_Pos</link>*/)</computeroutput></para>
<para>SCB ABFSR: ITCM Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00915">915</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf7c22a977aed73cd51317c25286e81c6"/><section>
    <title>SCB_ABFSR_ITCM_Pos</title>
<indexterm><primary>SCB_ABFSR_ITCM_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ABFSR_ITCM_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ABFSR_ITCM_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB ABFSR: ITCM Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00914">914</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga770da9a88e66adb62645f625b0a095cb"/><section>
    <title>SCB_AHBPCR_EN_Msk</title>
<indexterm><primary>SCB_AHBPCR_EN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AHBPCR_EN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AHBPCR_EN_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1048eb341b71c712a1a8aedf4eedffe0">SCB_AHBPCR_EN_Pos</link>*/)</computeroutput></para>
<para>SCB AHBPCR: EN Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00873">873</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1048eb341b71c712a1a8aedf4eedffe0"/><section>
    <title>SCB_AHBPCR_EN_Pos</title>
<indexterm><primary>SCB_AHBPCR_EN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AHBPCR_EN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AHBPCR_EN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB AHBPCR: EN Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00872">872</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9a22251ee32265508a9aa7bcff3e317a"/><section>
    <title>SCB_AHBPCR_SZ_Msk</title>
<indexterm><primary>SCB_AHBPCR_SZ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AHBPCR_SZ_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AHBPCR_SZ_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0f5d024d0d233713c33c5ba1a936d8d2">SCB_AHBPCR_SZ_Pos</link>)</computeroutput></para>
<para>SCB AHBPCR: SZ Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00870">870</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0f5d024d0d233713c33c5ba1a936d8d2"/><section>
    <title>SCB_AHBPCR_SZ_Pos</title>
<indexterm><primary>SCB_AHBPCR_SZ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AHBPCR_SZ_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AHBPCR_SZ_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB AHBPCR: SZ Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00869">869</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab2aa81692dfec47f8b69a3f425ca1022"/><section>
    <title>SCB_AHBSCR_CTL_Msk</title>
<indexterm><primary>SCB_AHBSCR_CTL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AHBSCR_CTL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AHBSCR_CTL_Msk&#160;&#160;&#160;(3UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gabfdcfa4029b1249d45a649ff37c04d65">SCB_AHBSCR_CTL_Pos</link>*/)</computeroutput></para>
<para>SCB AHBSCR: CTL Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00896">896</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabfdcfa4029b1249d45a649ff37c04d65"/><section>
    <title>SCB_AHBSCR_CTL_Pos</title>
<indexterm><primary>SCB_AHBSCR_CTL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AHBSCR_CTL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AHBSCR_CTL_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB AHBSCR: CTL Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00895">895</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabb766ac9d99ea8272387b6946e80ce43"/><section>
    <title>SCB_AHBSCR_INITCOUNT_Msk</title>
<indexterm><primary>SCB_AHBSCR_INITCOUNT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AHBSCR_INITCOUNT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AHBSCR_INITCOUNT_Msk&#160;&#160;&#160;(0x1FUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga47f55c7d1b161535caff50e7a35dc734">SCB_AHBSCR_INITCOUNT_Pos</link>)</computeroutput></para>
<para>SCB AHBSCR: INITCOUNT Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00890">890</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga47f55c7d1b161535caff50e7a35dc734"/><section>
    <title>SCB_AHBSCR_INITCOUNT_Pos</title>
<indexterm><primary>SCB_AHBSCR_INITCOUNT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AHBSCR_INITCOUNT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AHBSCR_INITCOUNT_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>SCB AHBSCR: INITCOUNT Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00889">889</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab5303ca99ab56df4b6cd6298dc0e1c32"/><section>
    <title>SCB_AHBSCR_TPRI_Msk</title>
<indexterm><primary>SCB_AHBSCR_TPRI_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AHBSCR_TPRI_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AHBSCR_TPRI_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gabf98193e45e8bcb57caa28e8dc6df199">SCB_AHBSCR_TPRI_Pos</link>)</computeroutput></para>
<para>SCB AHBSCR: TPRI Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00893">893</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabf98193e45e8bcb57caa28e8dc6df199"/><section>
    <title>SCB_AHBSCR_TPRI_Pos</title>
<indexterm><primary>SCB_AHBSCR_TPRI_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AHBSCR_TPRI_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AHBSCR_TPRI_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB AHBSCR: TPRI Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00892">892</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabc24019f3b54b8d2acd23016b2e0c7b9"/><section>
    <title>SCB_AIRCR_BFHFNMINS_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_BFHFNMINS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_BFHFNMINS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_BFHFNMINS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga94e2fc10be4f6065dcb5a7276b40d933">SCB_AIRCR_BFHFNMINS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: BFHFNMINS Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00636">636</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabc24019f3b54b8d2acd23016b2e0c7b9"/><section>
    <title>SCB_AIRCR_BFHFNMINS_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_BFHFNMINS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_BFHFNMINS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_BFHFNMINS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga94e2fc10be4f6065dcb5a7276b40d933">SCB_AIRCR_BFHFNMINS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: BFHFNMINS Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00476">476</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabc24019f3b54b8d2acd23016b2e0c7b9"/><section>
    <title>SCB_AIRCR_BFHFNMINS_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_BFHFNMINS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_BFHFNMINS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_BFHFNMINS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga94e2fc10be4f6065dcb5a7276b40d933">SCB_AIRCR_BFHFNMINS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: BFHFNMINS Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00628">628</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabc24019f3b54b8d2acd23016b2e0c7b9"/><section>
    <title>SCB_AIRCR_BFHFNMINS_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_BFHFNMINS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_BFHFNMINS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_BFHFNMINS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga94e2fc10be4f6065dcb5a7276b40d933">SCB_AIRCR_BFHFNMINS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: BFHFNMINS Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00476">476</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabc24019f3b54b8d2acd23016b2e0c7b9"/><section>
    <title>SCB_AIRCR_BFHFNMINS_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_BFHFNMINS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_BFHFNMINS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_BFHFNMINS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga94e2fc10be4f6065dcb5a7276b40d933">SCB_AIRCR_BFHFNMINS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: BFHFNMINS Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00628">628</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabc24019f3b54b8d2acd23016b2e0c7b9"/><section>
    <title>SCB_AIRCR_BFHFNMINS_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_BFHFNMINS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_BFHFNMINS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_BFHFNMINS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga94e2fc10be4f6065dcb5a7276b40d933">SCB_AIRCR_BFHFNMINS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: BFHFNMINS Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00628">628</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabc24019f3b54b8d2acd23016b2e0c7b9"/><section>
    <title>SCB_AIRCR_BFHFNMINS_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_BFHFNMINS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_BFHFNMINS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_BFHFNMINS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga94e2fc10be4f6065dcb5a7276b40d933">SCB_AIRCR_BFHFNMINS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: BFHFNMINS Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00638">638</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabc24019f3b54b8d2acd23016b2e0c7b9"/><section>
    <title>SCB_AIRCR_BFHFNMINS_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_BFHFNMINS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_BFHFNMINS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_BFHFNMINS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga94e2fc10be4f6065dcb5a7276b40d933">SCB_AIRCR_BFHFNMINS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: BFHFNMINS Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00655">655</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabc24019f3b54b8d2acd23016b2e0c7b9"/><section>
    <title>SCB_AIRCR_BFHFNMINS_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_BFHFNMINS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_BFHFNMINS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_BFHFNMINS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga94e2fc10be4f6065dcb5a7276b40d933">SCB_AIRCR_BFHFNMINS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: BFHFNMINS Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00641">641</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga94e2fc10be4f6065dcb5a7276b40d933"/><section>
    <title>SCB_AIRCR_BFHFNMINS_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_BFHFNMINS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_BFHFNMINS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_BFHFNMINS_Pos&#160;&#160;&#160;13U</computeroutput></para>
<para>SCB AIRCR: BFHFNMINS Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00635">635</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga94e2fc10be4f6065dcb5a7276b40d933"/><section>
    <title>SCB_AIRCR_BFHFNMINS_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_BFHFNMINS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_BFHFNMINS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_BFHFNMINS_Pos&#160;&#160;&#160;13U</computeroutput></para>
<para>SCB AIRCR: BFHFNMINS Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00475">475</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga94e2fc10be4f6065dcb5a7276b40d933"/><section>
    <title>SCB_AIRCR_BFHFNMINS_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_BFHFNMINS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_BFHFNMINS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_BFHFNMINS_Pos&#160;&#160;&#160;13U</computeroutput></para>
<para>SCB AIRCR: BFHFNMINS Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00627">627</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga94e2fc10be4f6065dcb5a7276b40d933"/><section>
    <title>SCB_AIRCR_BFHFNMINS_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_BFHFNMINS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_BFHFNMINS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_BFHFNMINS_Pos&#160;&#160;&#160;13U</computeroutput></para>
<para>SCB AIRCR: BFHFNMINS Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00475">475</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga94e2fc10be4f6065dcb5a7276b40d933"/><section>
    <title>SCB_AIRCR_BFHFNMINS_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_BFHFNMINS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_BFHFNMINS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_BFHFNMINS_Pos&#160;&#160;&#160;13U</computeroutput></para>
<para>SCB AIRCR: BFHFNMINS Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00627">627</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga94e2fc10be4f6065dcb5a7276b40d933"/><section>
    <title>SCB_AIRCR_BFHFNMINS_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_BFHFNMINS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_BFHFNMINS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_BFHFNMINS_Pos&#160;&#160;&#160;13U</computeroutput></para>
<para>SCB AIRCR: BFHFNMINS Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00627">627</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga94e2fc10be4f6065dcb5a7276b40d933"/><section>
    <title>SCB_AIRCR_BFHFNMINS_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_BFHFNMINS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_BFHFNMINS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_BFHFNMINS_Pos&#160;&#160;&#160;13U</computeroutput></para>
<para>SCB AIRCR: BFHFNMINS Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00637">637</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga94e2fc10be4f6065dcb5a7276b40d933"/><section>
    <title>SCB_AIRCR_BFHFNMINS_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_BFHFNMINS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_BFHFNMINS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_BFHFNMINS_Pos&#160;&#160;&#160;13U</computeroutput></para>
<para>SCB AIRCR: BFHFNMINS Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00654">654</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga94e2fc10be4f6065dcb5a7276b40d933"/><section>
    <title>SCB_AIRCR_BFHFNMINS_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_BFHFNMINS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_BFHFNMINS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_BFHFNMINS_Pos&#160;&#160;&#160;13U</computeroutput></para>
<para>SCB AIRCR: BFHFNMINS Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00640">640</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga74e0741f99371f4554feda7b8a4381ef"/><section>
    <title>SCB_AIRCR_DIT_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_DIT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_DIT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_DIT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gadd9be8b12c0b264859e8713fd12bafe6">SCB_AIRCR_DIT_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: Data Independent Timing Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00645">645</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga74e0741f99371f4554feda7b8a4381ef"/><section>
    <title>SCB_AIRCR_DIT_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_DIT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_DIT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_DIT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gadd9be8b12c0b264859e8713fd12bafe6">SCB_AIRCR_DIT_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: Data Independent Timing Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00647">647</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga74e0741f99371f4554feda7b8a4381ef"/><section>
    <title>SCB_AIRCR_DIT_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_DIT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_DIT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_DIT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gadd9be8b12c0b264859e8713fd12bafe6">SCB_AIRCR_DIT_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: Data Independent Timing Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00664">664</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gadd9be8b12c0b264859e8713fd12bafe6"/><section>
    <title>SCB_AIRCR_DIT_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_DIT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_DIT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_DIT_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB AIRCR: Data Independent Timing Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00644">644</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gadd9be8b12c0b264859e8713fd12bafe6"/><section>
    <title>SCB_AIRCR_DIT_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_DIT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_DIT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_DIT_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB AIRCR: Data Independent Timing Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00646">646</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gadd9be8b12c0b264859e8713fd12bafe6"/><section>
    <title>SCB_AIRCR_DIT_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_DIT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_DIT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_DIT_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB AIRCR: Data Independent Timing Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00663">663</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2f571f93d3d4a6eac9a3040756d3d951"/><section>
    <title>SCB_AIRCR_ENDIANESS_Msk<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00630">630</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2f571f93d3d4a6eac9a3040756d3d951"/><section>
    <title>SCB_AIRCR_ENDIANESS_Msk<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00470">470</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2f571f93d3d4a6eac9a3040756d3d951"/><section>
    <title>SCB_AIRCR_ENDIANESS_Msk<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00622">622</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2f571f93d3d4a6eac9a3040756d3d951"/><section>
    <title>SCB_AIRCR_ENDIANESS_Msk<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00406">406</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2f571f93d3d4a6eac9a3040756d3d951"/><section>
    <title>SCB_AIRCR_ENDIANESS_Msk<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00430">430</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2f571f93d3d4a6eac9a3040756d3d951"/><section>
    <title>SCB_AIRCR_ENDIANESS_Msk<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Mask </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00406">406</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2f571f93d3d4a6eac9a3040756d3d951"/><section>
    <title>SCB_AIRCR_ENDIANESS_Msk<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00470">470</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2f571f93d3d4a6eac9a3040756d3d951"/><section>
    <title>SCB_AIRCR_ENDIANESS_Msk<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00471">471</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2f571f93d3d4a6eac9a3040756d3d951"/><section>
    <title>SCB_AIRCR_ENDIANESS_Msk<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00622">622</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2f571f93d3d4a6eac9a3040756d3d951"/><section>
    <title>SCB_AIRCR_ENDIANESS_Msk<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00622">622</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2f571f93d3d4a6eac9a3040756d3d951"/><section>
    <title>SCB_AIRCR_ENDIANESS_Msk<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00529">529</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2f571f93d3d4a6eac9a3040756d3d951"/><section>
    <title>SCB_AIRCR_ENDIANESS_Msk<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00632">632</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2f571f93d3d4a6eac9a3040756d3d951"/><section>
    <title>SCB_AIRCR_ENDIANESS_Msk<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00574">574</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2f571f93d3d4a6eac9a3040756d3d951"/><section>
    <title>SCB_AIRCR_ENDIANESS_Msk<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00649">649</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2f571f93d3d4a6eac9a3040756d3d951"/><section>
    <title>SCB_AIRCR_ENDIANESS_Msk<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00423">423</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2f571f93d3d4a6eac9a3040756d3d951"/><section>
    <title>SCB_AIRCR_ENDIANESS_Msk<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00468">468</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2f571f93d3d4a6eac9a3040756d3d951"/><section>
    <title>SCB_AIRCR_ENDIANESS_Msk<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00635">635</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923"/><section>
    <title>SCB_AIRCR_ENDIANESS_Pos<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Pos&#160;&#160;&#160;15U</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00629">629</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923"/><section>
    <title>SCB_AIRCR_ENDIANESS_Pos<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Pos&#160;&#160;&#160;15U</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00469">469</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923"/><section>
    <title>SCB_AIRCR_ENDIANESS_Pos<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Pos&#160;&#160;&#160;15U</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00621">621</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923"/><section>
    <title>SCB_AIRCR_ENDIANESS_Pos<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Pos&#160;&#160;&#160;15U</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00405">405</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923"/><section>
    <title>SCB_AIRCR_ENDIANESS_Pos<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Pos&#160;&#160;&#160;15U</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00429">429</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923"/><section>
    <title>SCB_AIRCR_ENDIANESS_Pos<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Pos&#160;&#160;&#160;15U</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Position </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00405">405</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923"/><section>
    <title>SCB_AIRCR_ENDIANESS_Pos<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Pos&#160;&#160;&#160;15U</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00469">469</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923"/><section>
    <title>SCB_AIRCR_ENDIANESS_Pos<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Pos&#160;&#160;&#160;15U</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00470">470</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923"/><section>
    <title>SCB_AIRCR_ENDIANESS_Pos<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Pos&#160;&#160;&#160;15U</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00621">621</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923"/><section>
    <title>SCB_AIRCR_ENDIANESS_Pos<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Pos&#160;&#160;&#160;15U</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00621">621</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923"/><section>
    <title>SCB_AIRCR_ENDIANESS_Pos<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Pos&#160;&#160;&#160;15U</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00528">528</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923"/><section>
    <title>SCB_AIRCR_ENDIANESS_Pos<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Pos&#160;&#160;&#160;15U</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00631">631</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923"/><section>
    <title>SCB_AIRCR_ENDIANESS_Pos<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Pos&#160;&#160;&#160;15U</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00573">573</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923"/><section>
    <title>SCB_AIRCR_ENDIANESS_Pos<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Pos&#160;&#160;&#160;15U</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00648">648</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923"/><section>
    <title>SCB_AIRCR_ENDIANESS_Pos<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Pos&#160;&#160;&#160;15U</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00422">422</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923"/><section>
    <title>SCB_AIRCR_ENDIANESS_Pos<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Pos&#160;&#160;&#160;15U</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00467">467</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad31dec98fbc0d33ace63cb1f1a927923"/><section>
    <title>SCB_AIRCR_ENDIANESS_Pos<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Pos&#160;&#160;&#160;15U</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00634">634</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga92fef652e1d5da0679ccadad217dd85e"/><section>
    <title>SCB_AIRCR_IESB_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_IESB_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_IESB_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_IESB_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga84754da90a4a7e5c8604ace6271b09de">SCB_AIRCR_IESB_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: Implicit ESB Enable Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00642">642</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga92fef652e1d5da0679ccadad217dd85e"/><section>
    <title>SCB_AIRCR_IESB_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_IESB_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_IESB_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_IESB_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga84754da90a4a7e5c8604ace6271b09de">SCB_AIRCR_IESB_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: Implicit ESB Enable Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00644">644</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga92fef652e1d5da0679ccadad217dd85e"/><section>
    <title>SCB_AIRCR_IESB_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_IESB_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_IESB_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_IESB_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga84754da90a4a7e5c8604ace6271b09de">SCB_AIRCR_IESB_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: Implicit ESB Enable Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00661">661</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga84754da90a4a7e5c8604ace6271b09de"/><section>
    <title>SCB_AIRCR_IESB_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_IESB_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_IESB_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_IESB_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB AIRCR: Implicit ESB Enable Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00641">641</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga84754da90a4a7e5c8604ace6271b09de"/><section>
    <title>SCB_AIRCR_IESB_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_IESB_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_IESB_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_IESB_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB AIRCR: Implicit ESB Enable Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00643">643</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga84754da90a4a7e5c8604ace6271b09de"/><section>
    <title>SCB_AIRCR_IESB_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_IESB_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_IESB_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_IESB_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB AIRCR: Implicit ESB Enable Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00660">660</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8be60fff03f48d0d345868060dc6dae7"/><section>
    <title>SCB_AIRCR_PRIGROUP_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIGROUP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIGROUP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIGROUP_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: PRIGROUP Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00639">639</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8be60fff03f48d0d345868060dc6dae7"/><section>
    <title>SCB_AIRCR_PRIGROUP_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIGROUP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIGROUP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIGROUP_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: PRIGROUP Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00631">631</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8be60fff03f48d0d345868060dc6dae7"/><section>
    <title>SCB_AIRCR_PRIGROUP_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIGROUP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIGROUP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIGROUP_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: PRIGROUP Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00474">474</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8be60fff03f48d0d345868060dc6dae7"/><section>
    <title>SCB_AIRCR_PRIGROUP_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIGROUP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIGROUP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIGROUP_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: PRIGROUP Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00631">631</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8be60fff03f48d0d345868060dc6dae7"/><section>
    <title>SCB_AIRCR_PRIGROUP_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIGROUP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIGROUP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIGROUP_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: PRIGROUP Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00631">631</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8be60fff03f48d0d345868060dc6dae7"/><section>
    <title>SCB_AIRCR_PRIGROUP_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIGROUP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIGROUP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIGROUP_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: PRIGROUP Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00532">532</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8be60fff03f48d0d345868060dc6dae7"/><section>
    <title>SCB_AIRCR_PRIGROUP_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIGROUP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIGROUP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIGROUP_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: PRIGROUP Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00641">641</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8be60fff03f48d0d345868060dc6dae7"/><section>
    <title>SCB_AIRCR_PRIGROUP_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIGROUP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIGROUP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIGROUP_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: PRIGROUP Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00577">577</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8be60fff03f48d0d345868060dc6dae7"/><section>
    <title>SCB_AIRCR_PRIGROUP_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIGROUP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIGROUP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIGROUP_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: PRIGROUP Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00658">658</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8be60fff03f48d0d345868060dc6dae7"/><section>
    <title>SCB_AIRCR_PRIGROUP_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIGROUP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIGROUP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIGROUP_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: PRIGROUP Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00471">471</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8be60fff03f48d0d345868060dc6dae7"/><section>
    <title>SCB_AIRCR_PRIGROUP_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIGROUP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIGROUP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIGROUP_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: PRIGROUP Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00644">644</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8"/><section>
    <title>SCB_AIRCR_PRIGROUP_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIGROUP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIGROUP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIGROUP_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB AIRCR: PRIGROUP Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00638">638</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8"/><section>
    <title>SCB_AIRCR_PRIGROUP_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIGROUP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIGROUP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIGROUP_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB AIRCR: PRIGROUP Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00630">630</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8"/><section>
    <title>SCB_AIRCR_PRIGROUP_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIGROUP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIGROUP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIGROUP_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB AIRCR: PRIGROUP Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00473">473</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8"/><section>
    <title>SCB_AIRCR_PRIGROUP_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIGROUP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIGROUP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIGROUP_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB AIRCR: PRIGROUP Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00630">630</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8"/><section>
    <title>SCB_AIRCR_PRIGROUP_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIGROUP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIGROUP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIGROUP_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB AIRCR: PRIGROUP Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00630">630</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8"/><section>
    <title>SCB_AIRCR_PRIGROUP_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIGROUP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIGROUP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIGROUP_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB AIRCR: PRIGROUP Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00531">531</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8"/><section>
    <title>SCB_AIRCR_PRIGROUP_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIGROUP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIGROUP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIGROUP_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB AIRCR: PRIGROUP Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00640">640</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8"/><section>
    <title>SCB_AIRCR_PRIGROUP_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIGROUP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIGROUP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIGROUP_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB AIRCR: PRIGROUP Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00576">576</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8"/><section>
    <title>SCB_AIRCR_PRIGROUP_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIGROUP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIGROUP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIGROUP_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB AIRCR: PRIGROUP Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00657">657</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8"/><section>
    <title>SCB_AIRCR_PRIGROUP_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIGROUP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIGROUP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIGROUP_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB AIRCR: PRIGROUP Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00470">470</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaca155deccdeca0f2c76b8100d24196c8"/><section>
    <title>SCB_AIRCR_PRIGROUP_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIGROUP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIGROUP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIGROUP_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB AIRCR: PRIGROUP Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00643">643</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0032bb51f38e103fc34c2a57e59ada6f"/><section>
    <title>SCB_AIRCR_PRIS_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2590e227eedb35a41044d8fb7feb9037">SCB_AIRCR_PRIS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: PRIS Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00633">633</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0032bb51f38e103fc34c2a57e59ada6f"/><section>
    <title>SCB_AIRCR_PRIS_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2590e227eedb35a41044d8fb7feb9037">SCB_AIRCR_PRIS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: PRIS Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00473">473</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0032bb51f38e103fc34c2a57e59ada6f"/><section>
    <title>SCB_AIRCR_PRIS_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2590e227eedb35a41044d8fb7feb9037">SCB_AIRCR_PRIS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: PRIS Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00625">625</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0032bb51f38e103fc34c2a57e59ada6f"/><section>
    <title>SCB_AIRCR_PRIS_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2590e227eedb35a41044d8fb7feb9037">SCB_AIRCR_PRIS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: PRIS Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00473">473</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0032bb51f38e103fc34c2a57e59ada6f"/><section>
    <title>SCB_AIRCR_PRIS_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2590e227eedb35a41044d8fb7feb9037">SCB_AIRCR_PRIS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: PRIS Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00625">625</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0032bb51f38e103fc34c2a57e59ada6f"/><section>
    <title>SCB_AIRCR_PRIS_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2590e227eedb35a41044d8fb7feb9037">SCB_AIRCR_PRIS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: PRIS Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00625">625</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0032bb51f38e103fc34c2a57e59ada6f"/><section>
    <title>SCB_AIRCR_PRIS_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2590e227eedb35a41044d8fb7feb9037">SCB_AIRCR_PRIS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: PRIS Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00635">635</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0032bb51f38e103fc34c2a57e59ada6f"/><section>
    <title>SCB_AIRCR_PRIS_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2590e227eedb35a41044d8fb7feb9037">SCB_AIRCR_PRIS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: PRIS Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00652">652</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0032bb51f38e103fc34c2a57e59ada6f"/><section>
    <title>SCB_AIRCR_PRIS_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2590e227eedb35a41044d8fb7feb9037">SCB_AIRCR_PRIS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: PRIS Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00638">638</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2590e227eedb35a41044d8fb7feb9037"/><section>
    <title>SCB_AIRCR_PRIS_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIS_Pos&#160;&#160;&#160;14U</computeroutput></para>
<para>SCB AIRCR: PRIS Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00632">632</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2590e227eedb35a41044d8fb7feb9037"/><section>
    <title>SCB_AIRCR_PRIS_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIS_Pos&#160;&#160;&#160;14U</computeroutput></para>
<para>SCB AIRCR: PRIS Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00472">472</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2590e227eedb35a41044d8fb7feb9037"/><section>
    <title>SCB_AIRCR_PRIS_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIS_Pos&#160;&#160;&#160;14U</computeroutput></para>
<para>SCB AIRCR: PRIS Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00624">624</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2590e227eedb35a41044d8fb7feb9037"/><section>
    <title>SCB_AIRCR_PRIS_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIS_Pos&#160;&#160;&#160;14U</computeroutput></para>
<para>SCB AIRCR: PRIS Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00472">472</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2590e227eedb35a41044d8fb7feb9037"/><section>
    <title>SCB_AIRCR_PRIS_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIS_Pos&#160;&#160;&#160;14U</computeroutput></para>
<para>SCB AIRCR: PRIS Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00624">624</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2590e227eedb35a41044d8fb7feb9037"/><section>
    <title>SCB_AIRCR_PRIS_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIS_Pos&#160;&#160;&#160;14U</computeroutput></para>
<para>SCB AIRCR: PRIS Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00624">624</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2590e227eedb35a41044d8fb7feb9037"/><section>
    <title>SCB_AIRCR_PRIS_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIS_Pos&#160;&#160;&#160;14U</computeroutput></para>
<para>SCB AIRCR: PRIS Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00634">634</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2590e227eedb35a41044d8fb7feb9037"/><section>
    <title>SCB_AIRCR_PRIS_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIS_Pos&#160;&#160;&#160;14U</computeroutput></para>
<para>SCB AIRCR: PRIS Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00651">651</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2590e227eedb35a41044d8fb7feb9037"/><section>
    <title>SCB_AIRCR_PRIS_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIS_Pos&#160;&#160;&#160;14U</computeroutput></para>
<para>SCB AIRCR: PRIS Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00637">637</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaae1181119559a5bd36e62afa373fa720"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Msk<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00651">651</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaae1181119559a5bd36e62afa373fa720"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Msk<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00482">482</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaae1181119559a5bd36e62afa373fa720"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Msk<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00637">637</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaae1181119559a5bd36e62afa373fa720"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Msk<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00409">409</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaae1181119559a5bd36e62afa373fa720"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Msk<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00433">433</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaae1181119559a5bd36e62afa373fa720"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Msk<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Mask </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00409">409</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaae1181119559a5bd36e62afa373fa720"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Msk<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00482">482</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaae1181119559a5bd36e62afa373fa720"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Msk<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00477">477</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaae1181119559a5bd36e62afa373fa720"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Msk<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00637">637</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaae1181119559a5bd36e62afa373fa720"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Msk<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00637">637</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaae1181119559a5bd36e62afa373fa720"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Msk<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00535">535</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaae1181119559a5bd36e62afa373fa720"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Msk<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00653">653</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaae1181119559a5bd36e62afa373fa720"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Msk<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00580">580</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaae1181119559a5bd36e62afa373fa720"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Msk<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00670">670</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaae1181119559a5bd36e62afa373fa720"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Msk<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00426">426</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaae1181119559a5bd36e62afa373fa720"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Msk<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00474">474</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaae1181119559a5bd36e62afa373fa720"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Msk<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00650">650</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Pos<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00650">650</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Pos<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00481">481</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Pos<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00636">636</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Pos<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00408">408</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Pos<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00432">432</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Pos<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Position </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00408">408</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Pos<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00481">481</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Pos<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00476">476</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Pos<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00636">636</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Pos<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00636">636</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Pos<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00534">534</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Pos<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00652">652</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Pos<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00579">579</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Pos<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00669">669</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Pos<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00425">425</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Pos<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00473">473</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaffb2737eca1eac0fc1c282a76a40953c"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Pos<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00649">649</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf4b7fe06aaa2e87cdaf25a720dd282a1"/><section>
    <title>SCB_AIRCR_SYSRESETREQS_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7e6b3da07caee0726c5aab97ecebc2a5">SCB_AIRCR_SYSRESETREQS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQS Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00648">648</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf4b7fe06aaa2e87cdaf25a720dd282a1"/><section>
    <title>SCB_AIRCR_SYSRESETREQS_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7e6b3da07caee0726c5aab97ecebc2a5">SCB_AIRCR_SYSRESETREQS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQS Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00479">479</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf4b7fe06aaa2e87cdaf25a720dd282a1"/><section>
    <title>SCB_AIRCR_SYSRESETREQS_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7e6b3da07caee0726c5aab97ecebc2a5">SCB_AIRCR_SYSRESETREQS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQS Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00634">634</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf4b7fe06aaa2e87cdaf25a720dd282a1"/><section>
    <title>SCB_AIRCR_SYSRESETREQS_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7e6b3da07caee0726c5aab97ecebc2a5">SCB_AIRCR_SYSRESETREQS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQS Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00479">479</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf4b7fe06aaa2e87cdaf25a720dd282a1"/><section>
    <title>SCB_AIRCR_SYSRESETREQS_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7e6b3da07caee0726c5aab97ecebc2a5">SCB_AIRCR_SYSRESETREQS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQS Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00634">634</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf4b7fe06aaa2e87cdaf25a720dd282a1"/><section>
    <title>SCB_AIRCR_SYSRESETREQS_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7e6b3da07caee0726c5aab97ecebc2a5">SCB_AIRCR_SYSRESETREQS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQS Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00634">634</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf4b7fe06aaa2e87cdaf25a720dd282a1"/><section>
    <title>SCB_AIRCR_SYSRESETREQS_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7e6b3da07caee0726c5aab97ecebc2a5">SCB_AIRCR_SYSRESETREQS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQS Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00650">650</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf4b7fe06aaa2e87cdaf25a720dd282a1"/><section>
    <title>SCB_AIRCR_SYSRESETREQS_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7e6b3da07caee0726c5aab97ecebc2a5">SCB_AIRCR_SYSRESETREQS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQS Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00667">667</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf4b7fe06aaa2e87cdaf25a720dd282a1"/><section>
    <title>SCB_AIRCR_SYSRESETREQS_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7e6b3da07caee0726c5aab97ecebc2a5">SCB_AIRCR_SYSRESETREQS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQS Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00647">647</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7e6b3da07caee0726c5aab97ecebc2a5"/><section>
    <title>SCB_AIRCR_SYSRESETREQS_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQS_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQS Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00647">647</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7e6b3da07caee0726c5aab97ecebc2a5"/><section>
    <title>SCB_AIRCR_SYSRESETREQS_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQS_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQS Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00478">478</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7e6b3da07caee0726c5aab97ecebc2a5"/><section>
    <title>SCB_AIRCR_SYSRESETREQS_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQS_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQS Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00633">633</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7e6b3da07caee0726c5aab97ecebc2a5"/><section>
    <title>SCB_AIRCR_SYSRESETREQS_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQS_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQS Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00478">478</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7e6b3da07caee0726c5aab97ecebc2a5"/><section>
    <title>SCB_AIRCR_SYSRESETREQS_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQS_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQS Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00633">633</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7e6b3da07caee0726c5aab97ecebc2a5"/><section>
    <title>SCB_AIRCR_SYSRESETREQS_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQS_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQS Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00633">633</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7e6b3da07caee0726c5aab97ecebc2a5"/><section>
    <title>SCB_AIRCR_SYSRESETREQS_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQS_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQS Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00649">649</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7e6b3da07caee0726c5aab97ecebc2a5"/><section>
    <title>SCB_AIRCR_SYSRESETREQS_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQS_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQS Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00666">666</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7e6b3da07caee0726c5aab97ecebc2a5"/><section>
    <title>SCB_AIRCR_SYSRESETREQS_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQS_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQS Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00646">646</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga212c5ab1c1c82c807d30d2307aa8d218"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Msk<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00654">654</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga212c5ab1c1c82c807d30d2307aa8d218"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Msk<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00485">485</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga212c5ab1c1c82c807d30d2307aa8d218"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Msk<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00640">640</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga212c5ab1c1c82c807d30d2307aa8d218"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Msk<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00412">412</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga212c5ab1c1c82c807d30d2307aa8d218"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Msk<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00436">436</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga212c5ab1c1c82c807d30d2307aa8d218"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Msk<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00412">412</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga212c5ab1c1c82c807d30d2307aa8d218"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Msk<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00485">485</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga212c5ab1c1c82c807d30d2307aa8d218"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Msk<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00480">480</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga212c5ab1c1c82c807d30d2307aa8d218"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Msk<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00640">640</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga212c5ab1c1c82c807d30d2307aa8d218"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Msk<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00640">640</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga212c5ab1c1c82c807d30d2307aa8d218"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Msk<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00538">538</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga212c5ab1c1c82c807d30d2307aa8d218"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Msk<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00656">656</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga212c5ab1c1c82c807d30d2307aa8d218"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Msk<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00583">583</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga212c5ab1c1c82c807d30d2307aa8d218"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Msk<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00673">673</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga212c5ab1c1c82c807d30d2307aa8d218"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Msk<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00429">429</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga212c5ab1c1c82c807d30d2307aa8d218"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Msk<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00477">477</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga212c5ab1c1c82c807d30d2307aa8d218"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Msk<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00653">653</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Pos<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00653">653</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Pos<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00484">484</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Pos<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00639">639</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Pos<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00411">411</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Pos<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00435">435</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Pos<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Position </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00411">411</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Pos<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00484">484</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Pos<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00479">479</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Pos<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00639">639</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Pos<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00639">639</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Pos<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00537">537</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Pos<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00655">655</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Pos<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00582">582</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Pos<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00672">672</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Pos<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00428">428</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Pos<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00476">476</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa30a12e892bb696e61626d71359a9029"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Pos<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00652">652</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga90c7cf0c490e7ae55f9503a7fda1dd22"/><section>
    <title>SCB_AIRCR_VECTKEY_Msk<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEY Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00624">624</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga90c7cf0c490e7ae55f9503a7fda1dd22"/><section>
    <title>SCB_AIRCR_VECTKEY_Msk<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEY Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00464">464</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga90c7cf0c490e7ae55f9503a7fda1dd22"/><section>
    <title>SCB_AIRCR_VECTKEY_Msk<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEY Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00616">616</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga90c7cf0c490e7ae55f9503a7fda1dd22"/><section>
    <title>SCB_AIRCR_VECTKEY_Msk<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEY Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00400">400</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga90c7cf0c490e7ae55f9503a7fda1dd22"/><section>
    <title>SCB_AIRCR_VECTKEY_Msk<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEY Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00424">424</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga90c7cf0c490e7ae55f9503a7fda1dd22"/><section>
    <title>SCB_AIRCR_VECTKEY_Msk<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEY Mask </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00400">400</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga90c7cf0c490e7ae55f9503a7fda1dd22"/><section>
    <title>SCB_AIRCR_VECTKEY_Msk<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEY Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00464">464</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga90c7cf0c490e7ae55f9503a7fda1dd22"/><section>
    <title>SCB_AIRCR_VECTKEY_Msk<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEY Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00465">465</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga90c7cf0c490e7ae55f9503a7fda1dd22"/><section>
    <title>SCB_AIRCR_VECTKEY_Msk<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEY Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00616">616</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga90c7cf0c490e7ae55f9503a7fda1dd22"/><section>
    <title>SCB_AIRCR_VECTKEY_Msk<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEY Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00616">616</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga90c7cf0c490e7ae55f9503a7fda1dd22"/><section>
    <title>SCB_AIRCR_VECTKEY_Msk<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEY Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00523">523</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga90c7cf0c490e7ae55f9503a7fda1dd22"/><section>
    <title>SCB_AIRCR_VECTKEY_Msk<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEY Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00626">626</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga90c7cf0c490e7ae55f9503a7fda1dd22"/><section>
    <title>SCB_AIRCR_VECTKEY_Msk<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEY Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00568">568</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga90c7cf0c490e7ae55f9503a7fda1dd22"/><section>
    <title>SCB_AIRCR_VECTKEY_Msk<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEY Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00643">643</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga90c7cf0c490e7ae55f9503a7fda1dd22"/><section>
    <title>SCB_AIRCR_VECTKEY_Msk<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEY Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00417">417</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga90c7cf0c490e7ae55f9503a7fda1dd22"/><section>
    <title>SCB_AIRCR_VECTKEY_Msk<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEY Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00462">462</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga90c7cf0c490e7ae55f9503a7fda1dd22"/><section>
    <title>SCB_AIRCR_VECTKEY_Msk<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEY Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00629">629</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640"/><section>
    <title>SCB_AIRCR_VECTKEY_Pos<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB AIRCR: VECTKEY Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00623">623</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640"/><section>
    <title>SCB_AIRCR_VECTKEY_Pos<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB AIRCR: VECTKEY Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00463">463</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640"/><section>
    <title>SCB_AIRCR_VECTKEY_Pos<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB AIRCR: VECTKEY Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00615">615</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640"/><section>
    <title>SCB_AIRCR_VECTKEY_Pos<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB AIRCR: VECTKEY Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00399">399</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640"/><section>
    <title>SCB_AIRCR_VECTKEY_Pos<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB AIRCR: VECTKEY Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00423">423</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640"/><section>
    <title>SCB_AIRCR_VECTKEY_Pos<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB AIRCR: VECTKEY Position </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00399">399</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640"/><section>
    <title>SCB_AIRCR_VECTKEY_Pos<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB AIRCR: VECTKEY Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00463">463</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640"/><section>
    <title>SCB_AIRCR_VECTKEY_Pos<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB AIRCR: VECTKEY Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00464">464</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640"/><section>
    <title>SCB_AIRCR_VECTKEY_Pos<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB AIRCR: VECTKEY Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00615">615</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640"/><section>
    <title>SCB_AIRCR_VECTKEY_Pos<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB AIRCR: VECTKEY Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00615">615</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640"/><section>
    <title>SCB_AIRCR_VECTKEY_Pos<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB AIRCR: VECTKEY Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00522">522</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640"/><section>
    <title>SCB_AIRCR_VECTKEY_Pos<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB AIRCR: VECTKEY Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00625">625</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640"/><section>
    <title>SCB_AIRCR_VECTKEY_Pos<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB AIRCR: VECTKEY Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00567">567</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640"/><section>
    <title>SCB_AIRCR_VECTKEY_Pos<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB AIRCR: VECTKEY Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00642">642</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640"/><section>
    <title>SCB_AIRCR_VECTKEY_Pos<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB AIRCR: VECTKEY Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00416">416</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640"/><section>
    <title>SCB_AIRCR_VECTKEY_Pos<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB AIRCR: VECTKEY Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00461">461</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaaa27c0ba600bf82c3da08c748845b640"/><section>
    <title>SCB_AIRCR_VECTKEY_Pos<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB AIRCR: VECTKEY Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00628">628</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabacedaefeefc73d666bbe59ece904493"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Msk<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00627">627</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabacedaefeefc73d666bbe59ece904493"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Msk<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00467">467</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabacedaefeefc73d666bbe59ece904493"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Msk<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00619">619</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabacedaefeefc73d666bbe59ece904493"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Msk<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00403">403</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabacedaefeefc73d666bbe59ece904493"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Msk<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00427">427</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabacedaefeefc73d666bbe59ece904493"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Msk<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Mask </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00403">403</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabacedaefeefc73d666bbe59ece904493"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Msk<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00467">467</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabacedaefeefc73d666bbe59ece904493"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Msk<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00468">468</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabacedaefeefc73d666bbe59ece904493"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Msk<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00619">619</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabacedaefeefc73d666bbe59ece904493"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Msk<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00619">619</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabacedaefeefc73d666bbe59ece904493"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Msk<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00526">526</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabacedaefeefc73d666bbe59ece904493"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Msk<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00629">629</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabacedaefeefc73d666bbe59ece904493"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Msk<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00571">571</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabacedaefeefc73d666bbe59ece904493"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Msk<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00646">646</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabacedaefeefc73d666bbe59ece904493"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Msk<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00420">420</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabacedaefeefc73d666bbe59ece904493"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Msk<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00465">465</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabacedaefeefc73d666bbe59ece904493"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Msk<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00632">632</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Pos<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00626">626</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Pos<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00466">466</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Pos<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00618">618</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Pos<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00402">402</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Pos<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00426">426</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Pos<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Position </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00402">402</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Pos<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00466">466</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Pos<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00467">467</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Pos<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00618">618</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Pos<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00618">618</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Pos<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00525">525</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Pos<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00628">628</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Pos<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00570">570</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Pos<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00645">645</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Pos<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00419">419</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Pos<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00464">464</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec404750ff5ca07f499a3c06b62051ef"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Pos<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00631">631</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3006e31968bb9725e7b4ee0784d99f7f"/><section>
    <title>SCB_AIRCR_VECTRESET_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTRESET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTRESET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTRESET_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0d483d9569cd9d1b46ec0d171b1f18d8">SCB_AIRCR_VECTRESET_Pos</link>*/)</computeroutput></para>
<para>SCB AIRCR: VECTRESET Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00483">483</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3006e31968bb9725e7b4ee0784d99f7f"/><section>
    <title>SCB_AIRCR_VECTRESET_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTRESET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTRESET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTRESET_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0d483d9569cd9d1b46ec0d171b1f18d8">SCB_AIRCR_VECTRESET_Pos</link>*/)</computeroutput></para>
<para>SCB AIRCR: VECTRESET Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00541">541</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3006e31968bb9725e7b4ee0784d99f7f"/><section>
    <title>SCB_AIRCR_VECTRESET_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTRESET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTRESET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTRESET_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0d483d9569cd9d1b46ec0d171b1f18d8">SCB_AIRCR_VECTRESET_Pos</link>*/)</computeroutput></para>
<para>SCB AIRCR: VECTRESET Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00586">586</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3006e31968bb9725e7b4ee0784d99f7f"/><section>
    <title>SCB_AIRCR_VECTRESET_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTRESET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTRESET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTRESET_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0d483d9569cd9d1b46ec0d171b1f18d8">SCB_AIRCR_VECTRESET_Pos</link>*/)</computeroutput></para>
<para>SCB AIRCR: VECTRESET Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00480">480</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0d483d9569cd9d1b46ec0d171b1f18d8"/><section>
    <title>SCB_AIRCR_VECTRESET_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTRESET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTRESET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTRESET_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB AIRCR: VECTRESET Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00482">482</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0d483d9569cd9d1b46ec0d171b1f18d8"/><section>
    <title>SCB_AIRCR_VECTRESET_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTRESET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTRESET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTRESET_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB AIRCR: VECTRESET Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00540">540</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0d483d9569cd9d1b46ec0d171b1f18d8"/><section>
    <title>SCB_AIRCR_VECTRESET_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTRESET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTRESET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTRESET_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB AIRCR: VECTRESET Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00585">585</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0d483d9569cd9d1b46ec0d171b1f18d8"/><section>
    <title>SCB_AIRCR_VECTRESET_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTRESET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTRESET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTRESET_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB AIRCR: VECTRESET Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00479">479</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad55effad531910b1c332fef7fdf7dc4a"/><section>
    <title>SCB_CACR_DCACTIVE_Msk</title>
<indexterm><primary>SCB_CACR_DCACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CACR_DCACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CACR_DCACTIVE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9f1abd30b202418a920255dcd1d87d5f">SCB_CACR_FORCEWT_Pos</link>)</computeroutput></para>
<para>SCB CACR: DCACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00980">980</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabf3deec5556c914e92dcccbfe636c78c"/><section>
    <title>SCB_CACR_DCACTIVE_Pos</title>
<indexterm><primary>SCB_CACR_DCACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CACR_DCACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CACR_DCACTIVE_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>SCB CACR: DCACTIVE Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00979">979</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga96c37f1b9b96d53c712ad39d943b2a18"/><section>
    <title>SCB_CACR_DCCLEAN_Msk</title>
<indexterm><primary>SCB_CACR_DCCLEAN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CACR_DCCLEAN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CACR_DCCLEAN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9f1abd30b202418a920255dcd1d87d5f">SCB_CACR_FORCEWT_Pos</link>)</computeroutput></para>
<para>SCB CACR: DCCLEAN Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00974">974</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga536465ee0c0967ba72d2f8017447260e"/><section>
    <title>SCB_CACR_DCCLEAN_Pos</title>
<indexterm><primary>SCB_CACR_DCCLEAN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CACR_DCCLEAN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CACR_DCCLEAN_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CACR: DCCLEAN Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00973">973</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab8caa7ab6b6573c738a88895c3c4115e"/><section>
    <title>SCB_CACR_ECCDIS_Msk</title>
<indexterm><primary>SCB_CACR_ECCDIS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CACR_ECCDIS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CACR_ECCDIS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga74163122214e13feadf27986a4f4ea3a">SCB_CACR_ECCDIS_Pos</link>)</computeroutput></para>
<para>SCB CACR: ECCDIS Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00883">883</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga74163122214e13feadf27986a4f4ea3a"/><section>
    <title>SCB_CACR_ECCDIS_Pos</title>
<indexterm><primary>SCB_CACR_ECCDIS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CACR_ECCDIS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CACR_ECCDIS_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB CACR: ECCDIS Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00882">882</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7456a0b93710e8b9fa2b94c946e96c5c"/><section>
    <title>SCB_CACR_ECCEN_Msk</title>
<indexterm><primary>SCB_CACR_ECCEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CACR_ECCEN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CACR_ECCEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga76ce5adcbed2d2d8d425214a1e5d0579">SCB_CACR_ECCEN_Pos</link>)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000556">Deprecated</link> 
<para>SCB CACR: ECCEN Mask </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00880">880</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga76ce5adcbed2d2d8d425214a1e5d0579"/><section>
    <title>SCB_CACR_ECCEN_Pos</title>
<indexterm><primary>SCB_CACR_ECCEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CACR_ECCEN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CACR_ECCEN_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000555">Deprecated</link> 
<para>SCB CACR: ECCEN Position </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00879">879</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0fd9cfb1ef8f44e3edc66fd52309fa7f"/><section>
    <title>SCB_CACR_FORCEWT_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_CACR_FORCEWT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CACR_FORCEWT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CACR_FORCEWT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9f1abd30b202418a920255dcd1d87d5f">SCB_CACR_FORCEWT_Pos</link>)</computeroutput></para>
<para>SCB CACR: FORCEWT Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00877">877</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0fd9cfb1ef8f44e3edc66fd52309fa7f"/><section>
    <title>SCB_CACR_FORCEWT_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_CACR_FORCEWT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CACR_FORCEWT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CACR_FORCEWT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9f1abd30b202418a920255dcd1d87d5f">SCB_CACR_FORCEWT_Pos</link>)</computeroutput></para>
<para>SCB CACR: FORCEWT Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00983">983</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9f1abd30b202418a920255dcd1d87d5f"/><section>
    <title>SCB_CACR_FORCEWT_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_CACR_FORCEWT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CACR_FORCEWT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CACR_FORCEWT_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB CACR: FORCEWT Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00876">876</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9f1abd30b202418a920255dcd1d87d5f"/><section>
    <title>SCB_CACR_FORCEWT_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_CACR_FORCEWT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CACR_FORCEWT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CACR_FORCEWT_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB CACR: FORCEWT Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00982">982</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf0c8a4deab9da8b2932cda12fb7b24b3"/><section>
    <title>SCB_CACR_ICACTIVE_Msk</title>
<indexterm><primary>SCB_CACR_ICACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CACR_ICACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CACR_ICACTIVE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9f1abd30b202418a920255dcd1d87d5f">SCB_CACR_FORCEWT_Pos</link>)</computeroutput></para>
<para>SCB CACR: ICACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00977">977</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2e8bf4207a27ce40f3163c2bf091d13c"/><section>
    <title>SCB_CACR_ICACTIVE_Pos</title>
<indexterm><primary>SCB_CACR_ICACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CACR_ICACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CACR_ICACTIVE_Pos&#160;&#160;&#160;13U</computeroutput></para>
<para>SCB CACR: ICACTIVE Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00976">976</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga00625442f92069da7604a420bafdbd23"/><section>
    <title>SCB_CACR_SIWT_Msk</title>
<indexterm><primary>SCB_CACR_SIWT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CACR_SIWT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CACR_SIWT_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gafda198ad429d0a5c865e75d42afa12a2">SCB_CACR_SIWT_Pos</link>*/)</computeroutput></para>
<para>SCB CACR: SIWT Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00886">886</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafda198ad429d0a5c865e75d42afa12a2"/><section>
    <title>SCB_CACR_SIWT_Pos</title>
<indexterm><primary>SCB_CACR_SIWT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CACR_SIWT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CACR_SIWT_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CACR: SIWT Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00885">885</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga89a28cc31cfc7d52d9d7a8fcc69c7eac"/><section>
    <title>SCB_CCR_BFHFNMIGN_Msk<computeroutput>[1/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_BFHFNMIGN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BFHFNMIGN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BFHFNMIGN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>)</computeroutput></para>
<para>SCB CCR: BFHFNMIGN Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00689">689</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga89a28cc31cfc7d52d9d7a8fcc69c7eac"/><section>
    <title>SCB_CCR_BFHFNMIGN_Msk<computeroutput>[2/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_BFHFNMIGN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BFHFNMIGN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BFHFNMIGN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>)</computeroutput></para>
<para>SCB CCR: BFHFNMIGN Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00514">514</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga89a28cc31cfc7d52d9d7a8fcc69c7eac"/><section>
    <title>SCB_CCR_BFHFNMIGN_Msk<computeroutput>[3/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_BFHFNMIGN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BFHFNMIGN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BFHFNMIGN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>)</computeroutput></para>
<para>SCB CCR: BFHFNMIGN Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00669">669</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga89a28cc31cfc7d52d9d7a8fcc69c7eac"/><section>
    <title>SCB_CCR_BFHFNMIGN_Msk<computeroutput>[4/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_BFHFNMIGN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BFHFNMIGN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BFHFNMIGN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>)</computeroutput></para>
<para>SCB CCR: BFHFNMIGN Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00514">514</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga89a28cc31cfc7d52d9d7a8fcc69c7eac"/><section>
    <title>SCB_CCR_BFHFNMIGN_Msk<computeroutput>[5/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_BFHFNMIGN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BFHFNMIGN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BFHFNMIGN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>)</computeroutput></para>
<para>SCB CCR: BFHFNMIGN Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00500">500</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga89a28cc31cfc7d52d9d7a8fcc69c7eac"/><section>
    <title>SCB_CCR_BFHFNMIGN_Msk<computeroutput>[6/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_BFHFNMIGN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BFHFNMIGN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BFHFNMIGN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>)</computeroutput></para>
<para>SCB CCR: BFHFNMIGN Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00669">669</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga89a28cc31cfc7d52d9d7a8fcc69c7eac"/><section>
    <title>SCB_CCR_BFHFNMIGN_Msk<computeroutput>[7/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_BFHFNMIGN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BFHFNMIGN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BFHFNMIGN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>)</computeroutput></para>
<para>SCB CCR: BFHFNMIGN Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00669">669</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga89a28cc31cfc7d52d9d7a8fcc69c7eac"/><section>
    <title>SCB_CCR_BFHFNMIGN_Msk<computeroutput>[8/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_BFHFNMIGN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BFHFNMIGN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BFHFNMIGN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>)</computeroutput></para>
<para>SCB CCR: BFHFNMIGN Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00558">558</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga89a28cc31cfc7d52d9d7a8fcc69c7eac"/><section>
    <title>SCB_CCR_BFHFNMIGN_Msk<computeroutput>[9/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_BFHFNMIGN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BFHFNMIGN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BFHFNMIGN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>)</computeroutput></para>
<para>SCB CCR: BFHFNMIGN Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00691">691</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga89a28cc31cfc7d52d9d7a8fcc69c7eac"/><section>
    <title>SCB_CCR_BFHFNMIGN_Msk<computeroutput>[10/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_BFHFNMIGN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BFHFNMIGN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BFHFNMIGN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>)</computeroutput></para>
<para>SCB CCR: BFHFNMIGN Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00612">612</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga89a28cc31cfc7d52d9d7a8fcc69c7eac"/><section>
    <title>SCB_CCR_BFHFNMIGN_Msk<computeroutput>[11/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_BFHFNMIGN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BFHFNMIGN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BFHFNMIGN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>)</computeroutput></para>
<para>SCB CCR: BFHFNMIGN Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00708">708</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga89a28cc31cfc7d52d9d7a8fcc69c7eac"/><section>
    <title>SCB_CCR_BFHFNMIGN_Msk<computeroutput>[12/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_BFHFNMIGN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BFHFNMIGN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BFHFNMIGN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>)</computeroutput></para>
<para>SCB CCR: BFHFNMIGN Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00497">497</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga89a28cc31cfc7d52d9d7a8fcc69c7eac"/><section>
    <title>SCB_CCR_BFHFNMIGN_Msk<computeroutput>[13/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_BFHFNMIGN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BFHFNMIGN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BFHFNMIGN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>)</computeroutput></para>
<para>SCB CCR: BFHFNMIGN Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00682">682</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf"/><section>
    <title>SCB_CCR_BFHFNMIGN_Pos<computeroutput>[1/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_BFHFNMIGN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BFHFNMIGN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BFHFNMIGN_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB CCR: BFHFNMIGN Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00688">688</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf"/><section>
    <title>SCB_CCR_BFHFNMIGN_Pos<computeroutput>[2/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_BFHFNMIGN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BFHFNMIGN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BFHFNMIGN_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB CCR: BFHFNMIGN Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00513">513</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf"/><section>
    <title>SCB_CCR_BFHFNMIGN_Pos<computeroutput>[3/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_BFHFNMIGN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BFHFNMIGN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BFHFNMIGN_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB CCR: BFHFNMIGN Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00668">668</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf"/><section>
    <title>SCB_CCR_BFHFNMIGN_Pos<computeroutput>[4/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_BFHFNMIGN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BFHFNMIGN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BFHFNMIGN_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB CCR: BFHFNMIGN Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00513">513</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf"/><section>
    <title>SCB_CCR_BFHFNMIGN_Pos<computeroutput>[5/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_BFHFNMIGN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BFHFNMIGN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BFHFNMIGN_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB CCR: BFHFNMIGN Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00499">499</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf"/><section>
    <title>SCB_CCR_BFHFNMIGN_Pos<computeroutput>[6/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_BFHFNMIGN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BFHFNMIGN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BFHFNMIGN_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB CCR: BFHFNMIGN Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00668">668</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf"/><section>
    <title>SCB_CCR_BFHFNMIGN_Pos<computeroutput>[7/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_BFHFNMIGN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BFHFNMIGN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BFHFNMIGN_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB CCR: BFHFNMIGN Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00668">668</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf"/><section>
    <title>SCB_CCR_BFHFNMIGN_Pos<computeroutput>[8/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_BFHFNMIGN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BFHFNMIGN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BFHFNMIGN_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB CCR: BFHFNMIGN Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00557">557</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf"/><section>
    <title>SCB_CCR_BFHFNMIGN_Pos<computeroutput>[9/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_BFHFNMIGN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BFHFNMIGN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BFHFNMIGN_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB CCR: BFHFNMIGN Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00690">690</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf"/><section>
    <title>SCB_CCR_BFHFNMIGN_Pos<computeroutput>[10/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_BFHFNMIGN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BFHFNMIGN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BFHFNMIGN_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB CCR: BFHFNMIGN Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00611">611</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf"/><section>
    <title>SCB_CCR_BFHFNMIGN_Pos<computeroutput>[11/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_BFHFNMIGN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BFHFNMIGN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BFHFNMIGN_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB CCR: BFHFNMIGN Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00707">707</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf"/><section>
    <title>SCB_CCR_BFHFNMIGN_Pos<computeroutput>[12/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_BFHFNMIGN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BFHFNMIGN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BFHFNMIGN_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB CCR: BFHFNMIGN Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00496">496</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4010a4f9e2a745af1b58abe1f791ebbf"/><section>
    <title>SCB_CCR_BFHFNMIGN_Pos<computeroutput>[13/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_BFHFNMIGN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BFHFNMIGN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BFHFNMIGN_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB CCR: BFHFNMIGN Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00681">681</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7fac248cabee94546aa9530d27217772"/><section>
    <title>SCB_CCR_BP_Msk<computeroutput>[1/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_BP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe">SCB_CCR_BP_Pos</link>)</computeroutput></para>
<para>SCB CCR: BP Mask</para>

<para>SCB CCR: Branch prediction enable bit Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00677">677</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7fac248cabee94546aa9530d27217772"/><section>
    <title>SCB_CCR_BP_Msk<computeroutput>[2/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_BP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe">SCB_CCR_BP_Pos</link>)</computeroutput></para>
<para>SCB CCR: BP Mask</para>

<para>SCB CCR: Branch prediction enable bit Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00502">502</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7fac248cabee94546aa9530d27217772"/><section>
    <title>SCB_CCR_BP_Msk<computeroutput>[3/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_BP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe">SCB_CCR_BP_Pos</link>)</computeroutput></para>
<para>SCB CCR: BP Mask</para>

<para>SCB CCR: Branch prediction enable bit Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00657">657</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7fac248cabee94546aa9530d27217772"/><section>
    <title>SCB_CCR_BP_Msk<computeroutput>[4/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_BP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe">SCB_CCR_BP_Pos</link>)</computeroutput></para>
<para>SCB CCR: BP Mask</para>

<para>SCB CCR: Branch prediction enable bit Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00502">502</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7fac248cabee94546aa9530d27217772"/><section>
    <title>SCB_CCR_BP_Msk<computeroutput>[5/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_BP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe">SCB_CCR_BP_Pos</link>)</computeroutput></para>
<para>SCB CCR: BP Mask</para>

<para>SCB CCR: Branch prediction enable bit Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00657">657</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7fac248cabee94546aa9530d27217772"/><section>
    <title>SCB_CCR_BP_Msk<computeroutput>[6/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_BP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe">SCB_CCR_BP_Pos</link>)</computeroutput></para>
<para>SCB CCR: BP Mask</para>

<para>SCB CCR: Branch prediction enable bit Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00657">657</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7fac248cabee94546aa9530d27217772"/><section>
    <title>SCB_CCR_BP_Msk<computeroutput>[7/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_BP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe">SCB_CCR_BP_Pos</link>)</computeroutput></para>
<para>SCB CCR: BP Mask</para>

<para>SCB CCR: Branch prediction enable bit Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00679">679</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7fac248cabee94546aa9530d27217772"/><section>
    <title>SCB_CCR_BP_Msk<computeroutput>[8/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_BP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe">SCB_CCR_BP_Pos</link>)</computeroutput></para>
<para>SCB CCR: Branch prediction enable bit Mask</para>

<para>SCB CCR: BP Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00600">600</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7fac248cabee94546aa9530d27217772"/><section>
    <title>SCB_CCR_BP_Msk<computeroutput>[9/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_BP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe">SCB_CCR_BP_Pos</link>)</computeroutput></para>
<para>SCB CCR: BP Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00696">696</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7fac248cabee94546aa9530d27217772"/><section>
    <title>SCB_CCR_BP_Msk<computeroutput>[10/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_BP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe">SCB_CCR_BP_Pos</link>)</computeroutput></para>
<para>SCB CCR: BP Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00670">670</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe"/><section>
    <title>SCB_CCR_BP_Pos<computeroutput>[1/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_BP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BP_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>SCB CCR: BP Position</para>

<para>SCB CCR: Branch prediction enable bit Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00676">676</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe"/><section>
    <title>SCB_CCR_BP_Pos<computeroutput>[2/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_BP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BP_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>SCB CCR: BP Position</para>

<para>SCB CCR: Branch prediction enable bit Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00501">501</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe"/><section>
    <title>SCB_CCR_BP_Pos<computeroutput>[3/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_BP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BP_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>SCB CCR: BP Position</para>

<para>SCB CCR: Branch prediction enable bit Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00656">656</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe"/><section>
    <title>SCB_CCR_BP_Pos<computeroutput>[4/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_BP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BP_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>SCB CCR: BP Position</para>

<para>SCB CCR: Branch prediction enable bit Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00501">501</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe"/><section>
    <title>SCB_CCR_BP_Pos<computeroutput>[5/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_BP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BP_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>SCB CCR: BP Position</para>

<para>SCB CCR: Branch prediction enable bit Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00656">656</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe"/><section>
    <title>SCB_CCR_BP_Pos<computeroutput>[6/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_BP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BP_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>SCB CCR: BP Position</para>

<para>SCB CCR: Branch prediction enable bit Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00656">656</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe"/><section>
    <title>SCB_CCR_BP_Pos<computeroutput>[7/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_BP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BP_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>SCB CCR: BP Position</para>

<para>SCB CCR: Branch prediction enable bit Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00678">678</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe"/><section>
    <title>SCB_CCR_BP_Pos<computeroutput>[8/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_BP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BP_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>SCB CCR: Branch prediction enable bit Position</para>

<para>SCB CCR: BP Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00599">599</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe"/><section>
    <title>SCB_CCR_BP_Pos<computeroutput>[9/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_BP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BP_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>SCB CCR: BP Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00695">695</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2a729c850e865d602bbf25852c7d44fe"/><section>
    <title>SCB_CCR_BP_Pos<computeroutput>[10/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_BP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BP_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>SCB CCR: BP Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00669">669</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga57b3909dff40a9c28ec50991e4202678"/><section>
    <title>SCB_CCR_DC_Msk<computeroutput>[1/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_DC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DC_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b">SCB_CCR_DC_Pos</link>)</computeroutput></para>
<para>SCB CCR: DC Mask</para>

<para>SCB CCR: Cache enable bit Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00683">683</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga57b3909dff40a9c28ec50991e4202678"/><section>
    <title>SCB_CCR_DC_Msk<computeroutput>[2/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_DC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DC_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b">SCB_CCR_DC_Pos</link>)</computeroutput></para>
<para>SCB CCR: DC Mask</para>

<para>SCB CCR: Cache enable bit Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00508">508</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga57b3909dff40a9c28ec50991e4202678"/><section>
    <title>SCB_CCR_DC_Msk<computeroutput>[3/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_DC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DC_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b">SCB_CCR_DC_Pos</link>)</computeroutput></para>
<para>SCB CCR: DC Mask</para>

<para>SCB CCR: Cache enable bit Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00663">663</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga57b3909dff40a9c28ec50991e4202678"/><section>
    <title>SCB_CCR_DC_Msk<computeroutput>[4/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_DC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DC_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b">SCB_CCR_DC_Pos</link>)</computeroutput></para>
<para>SCB CCR: DC Mask</para>

<para>SCB CCR: Cache enable bit Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00508">508</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga57b3909dff40a9c28ec50991e4202678"/><section>
    <title>SCB_CCR_DC_Msk<computeroutput>[5/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_DC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DC_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b">SCB_CCR_DC_Pos</link>)</computeroutput></para>
<para>SCB CCR: DC Mask</para>

<para>SCB CCR: Cache enable bit Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00663">663</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga57b3909dff40a9c28ec50991e4202678"/><section>
    <title>SCB_CCR_DC_Msk<computeroutput>[6/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_DC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DC_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b">SCB_CCR_DC_Pos</link>)</computeroutput></para>
<para>SCB CCR: DC Mask</para>

<para>SCB CCR: Cache enable bit Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00663">663</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga57b3909dff40a9c28ec50991e4202678"/><section>
    <title>SCB_CCR_DC_Msk<computeroutput>[7/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_DC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DC_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b">SCB_CCR_DC_Pos</link>)</computeroutput></para>
<para>SCB CCR: DC Mask</para>

<para>SCB CCR: Cache enable bit Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00685">685</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga57b3909dff40a9c28ec50991e4202678"/><section>
    <title>SCB_CCR_DC_Msk<computeroutput>[8/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_DC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DC_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b">SCB_CCR_DC_Pos</link>)</computeroutput></para>
<para>SCB CCR: Cache enable bit Mask</para>

<para>SCB CCR: DC Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00606">606</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga57b3909dff40a9c28ec50991e4202678"/><section>
    <title>SCB_CCR_DC_Msk<computeroutput>[9/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_DC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DC_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b">SCB_CCR_DC_Pos</link>)</computeroutput></para>
<para>SCB CCR: DC Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00702">702</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga57b3909dff40a9c28ec50991e4202678"/><section>
    <title>SCB_CCR_DC_Msk<computeroutput>[10/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_DC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DC_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b">SCB_CCR_DC_Pos</link>)</computeroutput></para>
<para>SCB CCR: DC Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00676">676</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b"/><section>
    <title>SCB_CCR_DC_Pos<computeroutput>[1/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_DC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DC_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CCR: DC Position</para>

<para>SCB CCR: Cache enable bit Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00682">682</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b"/><section>
    <title>SCB_CCR_DC_Pos<computeroutput>[2/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_DC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DC_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CCR: DC Position</para>

<para>SCB CCR: Cache enable bit Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00507">507</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b"/><section>
    <title>SCB_CCR_DC_Pos<computeroutput>[3/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_DC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DC_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CCR: DC Position</para>

<para>SCB CCR: Cache enable bit Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00662">662</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b"/><section>
    <title>SCB_CCR_DC_Pos<computeroutput>[4/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_DC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DC_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CCR: DC Position</para>

<para>SCB CCR: Cache enable bit Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00507">507</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b"/><section>
    <title>SCB_CCR_DC_Pos<computeroutput>[5/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_DC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DC_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CCR: DC Position</para>

<para>SCB CCR: Cache enable bit Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00662">662</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b"/><section>
    <title>SCB_CCR_DC_Pos<computeroutput>[6/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_DC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DC_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CCR: DC Position</para>

<para>SCB CCR: Cache enable bit Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00662">662</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b"/><section>
    <title>SCB_CCR_DC_Pos<computeroutput>[7/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_DC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DC_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CCR: DC Position</para>

<para>SCB CCR: Cache enable bit Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00684">684</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b"/><section>
    <title>SCB_CCR_DC_Pos<computeroutput>[8/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_DC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DC_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CCR: Cache enable bit Position</para>

<para>SCB CCR: DC Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00605">605</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b"/><section>
    <title>SCB_CCR_DC_Pos<computeroutput>[9/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_DC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DC_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CCR: DC Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00701">701</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa1896a99252649cfb96139b56ba87d9b"/><section>
    <title>SCB_CCR_DC_Pos<computeroutput>[10/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_DC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DC_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CCR: DC Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00675">675</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabb9aeac71b3abd8586d0297070f61dcb"/><section>
    <title>SCB_CCR_DIV_0_TRP_Msk<computeroutput>[1/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_DIV_0_TRP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DIV_0_TRP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DIV_0_TRP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>)</computeroutput></para>
<para>SCB CCR: DIV_0_TRP Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00692">692</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabb9aeac71b3abd8586d0297070f61dcb"/><section>
    <title>SCB_CCR_DIV_0_TRP_Msk<computeroutput>[2/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_DIV_0_TRP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DIV_0_TRP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DIV_0_TRP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>)</computeroutput></para>
<para>SCB CCR: DIV_0_TRP Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00517">517</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabb9aeac71b3abd8586d0297070f61dcb"/><section>
    <title>SCB_CCR_DIV_0_TRP_Msk<computeroutput>[3/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_DIV_0_TRP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DIV_0_TRP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DIV_0_TRP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>)</computeroutput></para>
<para>SCB CCR: DIV_0_TRP Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00672">672</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabb9aeac71b3abd8586d0297070f61dcb"/><section>
    <title>SCB_CCR_DIV_0_TRP_Msk<computeroutput>[4/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_DIV_0_TRP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DIV_0_TRP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DIV_0_TRP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>)</computeroutput></para>
<para>SCB CCR: DIV_0_TRP Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00517">517</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabb9aeac71b3abd8586d0297070f61dcb"/><section>
    <title>SCB_CCR_DIV_0_TRP_Msk<computeroutput>[5/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_DIV_0_TRP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DIV_0_TRP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DIV_0_TRP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>)</computeroutput></para>
<para>SCB CCR: DIV_0_TRP Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00503">503</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabb9aeac71b3abd8586d0297070f61dcb"/><section>
    <title>SCB_CCR_DIV_0_TRP_Msk<computeroutput>[6/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_DIV_0_TRP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DIV_0_TRP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DIV_0_TRP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>)</computeroutput></para>
<para>SCB CCR: DIV_0_TRP Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00672">672</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabb9aeac71b3abd8586d0297070f61dcb"/><section>
    <title>SCB_CCR_DIV_0_TRP_Msk<computeroutput>[7/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_DIV_0_TRP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DIV_0_TRP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DIV_0_TRP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>)</computeroutput></para>
<para>SCB CCR: DIV_0_TRP Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00672">672</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabb9aeac71b3abd8586d0297070f61dcb"/><section>
    <title>SCB_CCR_DIV_0_TRP_Msk<computeroutput>[8/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_DIV_0_TRP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DIV_0_TRP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DIV_0_TRP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>)</computeroutput></para>
<para>SCB CCR: DIV_0_TRP Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00561">561</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabb9aeac71b3abd8586d0297070f61dcb"/><section>
    <title>SCB_CCR_DIV_0_TRP_Msk<computeroutput>[9/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_DIV_0_TRP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DIV_0_TRP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DIV_0_TRP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>)</computeroutput></para>
<para>SCB CCR: DIV_0_TRP Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00694">694</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabb9aeac71b3abd8586d0297070f61dcb"/><section>
    <title>SCB_CCR_DIV_0_TRP_Msk<computeroutput>[10/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_DIV_0_TRP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DIV_0_TRP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DIV_0_TRP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>)</computeroutput></para>
<para>SCB CCR: DIV_0_TRP Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00615">615</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabb9aeac71b3abd8586d0297070f61dcb"/><section>
    <title>SCB_CCR_DIV_0_TRP_Msk<computeroutput>[11/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_DIV_0_TRP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DIV_0_TRP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DIV_0_TRP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>)</computeroutput></para>
<para>SCB CCR: DIV_0_TRP Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00711">711</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabb9aeac71b3abd8586d0297070f61dcb"/><section>
    <title>SCB_CCR_DIV_0_TRP_Msk<computeroutput>[12/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_DIV_0_TRP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DIV_0_TRP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DIV_0_TRP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>)</computeroutput></para>
<para>SCB CCR: DIV_0_TRP Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00500">500</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabb9aeac71b3abd8586d0297070f61dcb"/><section>
    <title>SCB_CCR_DIV_0_TRP_Msk<computeroutput>[13/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_DIV_0_TRP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DIV_0_TRP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DIV_0_TRP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>)</computeroutput></para>
<para>SCB CCR: DIV_0_TRP Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00685">685</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba"/><section>
    <title>SCB_CCR_DIV_0_TRP_Pos<computeroutput>[1/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_DIV_0_TRP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DIV_0_TRP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DIV_0_TRP_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB CCR: DIV_0_TRP Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00691">691</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba"/><section>
    <title>SCB_CCR_DIV_0_TRP_Pos<computeroutput>[2/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_DIV_0_TRP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DIV_0_TRP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DIV_0_TRP_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB CCR: DIV_0_TRP Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00516">516</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba"/><section>
    <title>SCB_CCR_DIV_0_TRP_Pos<computeroutput>[3/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_DIV_0_TRP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DIV_0_TRP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DIV_0_TRP_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB CCR: DIV_0_TRP Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00671">671</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba"/><section>
    <title>SCB_CCR_DIV_0_TRP_Pos<computeroutput>[4/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_DIV_0_TRP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DIV_0_TRP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DIV_0_TRP_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB CCR: DIV_0_TRP Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00516">516</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba"/><section>
    <title>SCB_CCR_DIV_0_TRP_Pos<computeroutput>[5/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_DIV_0_TRP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DIV_0_TRP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DIV_0_TRP_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB CCR: DIV_0_TRP Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00502">502</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba"/><section>
    <title>SCB_CCR_DIV_0_TRP_Pos<computeroutput>[6/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_DIV_0_TRP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DIV_0_TRP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DIV_0_TRP_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB CCR: DIV_0_TRP Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00671">671</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba"/><section>
    <title>SCB_CCR_DIV_0_TRP_Pos<computeroutput>[7/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_DIV_0_TRP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DIV_0_TRP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DIV_0_TRP_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB CCR: DIV_0_TRP Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00671">671</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba"/><section>
    <title>SCB_CCR_DIV_0_TRP_Pos<computeroutput>[8/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_DIV_0_TRP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DIV_0_TRP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DIV_0_TRP_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB CCR: DIV_0_TRP Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00560">560</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba"/><section>
    <title>SCB_CCR_DIV_0_TRP_Pos<computeroutput>[9/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_DIV_0_TRP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DIV_0_TRP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DIV_0_TRP_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB CCR: DIV_0_TRP Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00693">693</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba"/><section>
    <title>SCB_CCR_DIV_0_TRP_Pos<computeroutput>[10/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_DIV_0_TRP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DIV_0_TRP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DIV_0_TRP_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB CCR: DIV_0_TRP Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00614">614</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba"/><section>
    <title>SCB_CCR_DIV_0_TRP_Pos<computeroutput>[11/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_DIV_0_TRP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DIV_0_TRP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DIV_0_TRP_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB CCR: DIV_0_TRP Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00710">710</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba"/><section>
    <title>SCB_CCR_DIV_0_TRP_Pos<computeroutput>[12/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_DIV_0_TRP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DIV_0_TRP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DIV_0_TRP_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB CCR: DIV_0_TRP Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00499">499</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8d512998bb8cd9333fb7627ddf59bba"/><section>
    <title>SCB_CCR_DIV_0_TRP_Pos<computeroutput>[13/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_DIV_0_TRP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DIV_0_TRP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DIV_0_TRP_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB CCR: DIV_0_TRP Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00684">684</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf2ff8f5957edac919e28b536aa6c0a59"/><section>
    <title>SCB_CCR_IC_Msk<computeroutput>[1/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_IC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_IC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_IC_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448">SCB_CCR_IC_Pos</link>)</computeroutput></para>
<para>SCB CCR: IC Mask</para>

<para>SCB CCR: Instruction cache enable bit Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00680">680</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf2ff8f5957edac919e28b536aa6c0a59"/><section>
    <title>SCB_CCR_IC_Msk<computeroutput>[2/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_IC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_IC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_IC_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448">SCB_CCR_IC_Pos</link>)</computeroutput></para>
<para>SCB CCR: IC Mask</para>

<para>SCB CCR: Instruction cache enable bit Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00505">505</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf2ff8f5957edac919e28b536aa6c0a59"/><section>
    <title>SCB_CCR_IC_Msk<computeroutput>[3/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_IC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_IC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_IC_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448">SCB_CCR_IC_Pos</link>)</computeroutput></para>
<para>SCB CCR: IC Mask</para>

<para>SCB CCR: Instruction cache enable bit Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00660">660</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf2ff8f5957edac919e28b536aa6c0a59"/><section>
    <title>SCB_CCR_IC_Msk<computeroutput>[4/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_IC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_IC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_IC_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448">SCB_CCR_IC_Pos</link>)</computeroutput></para>
<para>SCB CCR: IC Mask</para>

<para>SCB CCR: Instruction cache enable bit Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00505">505</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf2ff8f5957edac919e28b536aa6c0a59"/><section>
    <title>SCB_CCR_IC_Msk<computeroutput>[5/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_IC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_IC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_IC_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448">SCB_CCR_IC_Pos</link>)</computeroutput></para>
<para>SCB CCR: IC Mask</para>

<para>SCB CCR: Instruction cache enable bit Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00660">660</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf2ff8f5957edac919e28b536aa6c0a59"/><section>
    <title>SCB_CCR_IC_Msk<computeroutput>[6/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_IC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_IC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_IC_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448">SCB_CCR_IC_Pos</link>)</computeroutput></para>
<para>SCB CCR: IC Mask</para>

<para>SCB CCR: Instruction cache enable bit Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00660">660</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf2ff8f5957edac919e28b536aa6c0a59"/><section>
    <title>SCB_CCR_IC_Msk<computeroutput>[7/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_IC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_IC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_IC_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448">SCB_CCR_IC_Pos</link>)</computeroutput></para>
<para>SCB CCR: IC Mask</para>

<para>SCB CCR: Instruction cache enable bit Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00682">682</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf2ff8f5957edac919e28b536aa6c0a59"/><section>
    <title>SCB_CCR_IC_Msk<computeroutput>[8/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_IC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_IC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_IC_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448">SCB_CCR_IC_Pos</link>)</computeroutput></para>
<para>SCB CCR: Instruction cache enable bit Mask</para>

<para>SCB CCR: IC Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00603">603</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf2ff8f5957edac919e28b536aa6c0a59"/><section>
    <title>SCB_CCR_IC_Msk<computeroutput>[9/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_IC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_IC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_IC_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448">SCB_CCR_IC_Pos</link>)</computeroutput></para>
<para>SCB CCR: IC Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00699">699</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf2ff8f5957edac919e28b536aa6c0a59"/><section>
    <title>SCB_CCR_IC_Msk<computeroutput>[10/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_IC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_IC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_IC_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448">SCB_CCR_IC_Pos</link>)</computeroutput></para>
<para>SCB CCR: IC Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00673">673</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448"/><section>
    <title>SCB_CCR_IC_Pos<computeroutput>[1/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_IC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_IC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_IC_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>SCB CCR: IC Position</para>

<para>SCB CCR: Instruction cache enable bit Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00679">679</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448"/><section>
    <title>SCB_CCR_IC_Pos<computeroutput>[2/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_IC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_IC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_IC_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>SCB CCR: IC Position</para>

<para>SCB CCR: Instruction cache enable bit Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00504">504</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448"/><section>
    <title>SCB_CCR_IC_Pos<computeroutput>[3/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_IC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_IC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_IC_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>SCB CCR: IC Position</para>

<para>SCB CCR: Instruction cache enable bit Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00659">659</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448"/><section>
    <title>SCB_CCR_IC_Pos<computeroutput>[4/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_IC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_IC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_IC_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>SCB CCR: IC Position</para>

<para>SCB CCR: Instruction cache enable bit Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00504">504</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448"/><section>
    <title>SCB_CCR_IC_Pos<computeroutput>[5/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_IC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_IC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_IC_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>SCB CCR: IC Position</para>

<para>SCB CCR: Instruction cache enable bit Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00659">659</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448"/><section>
    <title>SCB_CCR_IC_Pos<computeroutput>[6/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_IC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_IC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_IC_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>SCB CCR: IC Position</para>

<para>SCB CCR: Instruction cache enable bit Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00659">659</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448"/><section>
    <title>SCB_CCR_IC_Pos<computeroutput>[7/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_IC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_IC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_IC_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>SCB CCR: IC Position</para>

<para>SCB CCR: Instruction cache enable bit Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00681">681</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448"/><section>
    <title>SCB_CCR_IC_Pos<computeroutput>[8/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_IC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_IC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_IC_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>SCB CCR: Instruction cache enable bit Position</para>

<para>SCB CCR: IC Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00602">602</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448"/><section>
    <title>SCB_CCR_IC_Pos<computeroutput>[9/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_IC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_IC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_IC_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>SCB CCR: IC Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00698">698</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga33f0f2a0818b2570f3e00b7e79501448"/><section>
    <title>SCB_CCR_IC_Pos<computeroutput>[10/10]</computeroutput></title>
<indexterm><primary>SCB_CCR_IC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_IC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_IC_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>SCB CCR: IC Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00672">672</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabfe28c25e5fb5df72084e58314d4fbfe"/><section>
    <title>SCB_CCR_LOB_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>SCB_CCR_LOB_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_LOB_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_LOB_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0103506032572948b378975636d9199e">SCB_CCR_LOB_Pos</link>)</computeroutput></para>
<para>SCB CCR: LOB Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00674">674</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabfe28c25e5fb5df72084e58314d4fbfe"/><section>
    <title>SCB_CCR_LOB_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>SCB_CCR_LOB_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_LOB_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_LOB_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0103506032572948b378975636d9199e">SCB_CCR_LOB_Pos</link>)</computeroutput></para>
<para>SCB CCR: LOB Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00676">676</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabfe28c25e5fb5df72084e58314d4fbfe"/><section>
    <title>SCB_CCR_LOB_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>SCB_CCR_LOB_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_LOB_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_LOB_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0103506032572948b378975636d9199e">SCB_CCR_LOB_Pos</link>)</computeroutput></para>
<para>SCB CCR: LOB Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00693">693</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0103506032572948b378975636d9199e"/><section>
    <title>SCB_CCR_LOB_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>SCB_CCR_LOB_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_LOB_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_LOB_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>SCB CCR: LOB Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00673">673</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0103506032572948b378975636d9199e"/><section>
    <title>SCB_CCR_LOB_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>SCB_CCR_LOB_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_LOB_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_LOB_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>SCB CCR: LOB Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00675">675</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0103506032572948b378975636d9199e"/><section>
    <title>SCB_CCR_LOB_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>SCB_CCR_LOB_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_LOB_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_LOB_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>SCB CCR: LOB Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00692">692</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafe0f6be81b35d72d0736a0a1e3b4fbb3"/><section>
    <title>SCB_CCR_NONBASETHRDENA_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_CCR_NONBASETHRDENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_NONBASETHRDENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_NONBASETHRDENA_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab4615f7deb07386350365b10240a3c83">SCB_CCR_NONBASETHRDENA_Pos</link>*/)</computeroutput></para>
<para>SCB CCR: NONBASETHRDENA Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00512">512</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafe0f6be81b35d72d0736a0a1e3b4fbb3"/><section>
    <title>SCB_CCR_NONBASETHRDENA_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_CCR_NONBASETHRDENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_NONBASETHRDENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_NONBASETHRDENA_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab4615f7deb07386350365b10240a3c83">SCB_CCR_NONBASETHRDENA_Pos</link>*/)</computeroutput></para>
<para>SCB CCR: NONBASETHRDENA Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00570">570</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafe0f6be81b35d72d0736a0a1e3b4fbb3"/><section>
    <title>SCB_CCR_NONBASETHRDENA_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_CCR_NONBASETHRDENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_NONBASETHRDENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_NONBASETHRDENA_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab4615f7deb07386350365b10240a3c83">SCB_CCR_NONBASETHRDENA_Pos</link>*/)</computeroutput></para>
<para>SCB CCR: NONBASETHRDENA Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00624">624</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafe0f6be81b35d72d0736a0a1e3b4fbb3"/><section>
    <title>SCB_CCR_NONBASETHRDENA_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_CCR_NONBASETHRDENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_NONBASETHRDENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_NONBASETHRDENA_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab4615f7deb07386350365b10240a3c83">SCB_CCR_NONBASETHRDENA_Pos</link>*/)</computeroutput></para>
<para>SCB CCR: NONBASETHRDENA Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00509">509</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab4615f7deb07386350365b10240a3c83"/><section>
    <title>SCB_CCR_NONBASETHRDENA_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_CCR_NONBASETHRDENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_NONBASETHRDENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_NONBASETHRDENA_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CCR: NONBASETHRDENA Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00511">511</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab4615f7deb07386350365b10240a3c83"/><section>
    <title>SCB_CCR_NONBASETHRDENA_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_CCR_NONBASETHRDENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_NONBASETHRDENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_NONBASETHRDENA_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CCR: NONBASETHRDENA Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00569">569</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab4615f7deb07386350365b10240a3c83"/><section>
    <title>SCB_CCR_NONBASETHRDENA_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_CCR_NONBASETHRDENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_NONBASETHRDENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_NONBASETHRDENA_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CCR: NONBASETHRDENA Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00623">623</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab4615f7deb07386350365b10240a3c83"/><section>
    <title>SCB_CCR_NONBASETHRDENA_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_CCR_NONBASETHRDENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_NONBASETHRDENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_NONBASETHRDENA_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CCR: NONBASETHRDENA Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00508">508</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga33cf22d3d46af158a03aad25ddea1bcb"/><section>
    <title>SCB_CCR_STKALIGN_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKALIGN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKALIGN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKALIGN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86">SCB_CCR_STKALIGN_Pos</link>)</computeroutput></para>
<para>SCB CCR: STKALIGN Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00426">426</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga33cf22d3d46af158a03aad25ddea1bcb"/><section>
    <title>SCB_CCR_STKALIGN_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKALIGN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKALIGN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKALIGN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86">SCB_CCR_STKALIGN_Pos</link>)</computeroutput></para>
<para>SCB CCR: STKALIGN Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00450">450</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga33cf22d3d46af158a03aad25ddea1bcb"/><section>
    <title>SCB_CCR_STKALIGN_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKALIGN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKALIGN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKALIGN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86">SCB_CCR_STKALIGN_Pos</link>)</computeroutput></para>
<para>SCB CCR: STKALIGN Mask </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00426">426</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga33cf22d3d46af158a03aad25ddea1bcb"/><section>
    <title>SCB_CCR_STKALIGN_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKALIGN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKALIGN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKALIGN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86">SCB_CCR_STKALIGN_Pos</link>)</computeroutput></para>
<para>SCB CCR: STKALIGN Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00497">497</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga33cf22d3d46af158a03aad25ddea1bcb"/><section>
    <title>SCB_CCR_STKALIGN_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKALIGN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKALIGN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKALIGN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86">SCB_CCR_STKALIGN_Pos</link>)</computeroutput></para>
<para>SCB CCR: STKALIGN Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00555">555</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga33cf22d3d46af158a03aad25ddea1bcb"/><section>
    <title>SCB_CCR_STKALIGN_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKALIGN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKALIGN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKALIGN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86">SCB_CCR_STKALIGN_Pos</link>)</computeroutput></para>
<para>SCB CCR: STKALIGN Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00609">609</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga33cf22d3d46af158a03aad25ddea1bcb"/><section>
    <title>SCB_CCR_STKALIGN_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKALIGN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKALIGN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKALIGN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86">SCB_CCR_STKALIGN_Pos</link>)</computeroutput></para>
<para>SCB CCR: STKALIGN Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00443">443</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga33cf22d3d46af158a03aad25ddea1bcb"/><section>
    <title>SCB_CCR_STKALIGN_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKALIGN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKALIGN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKALIGN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86">SCB_CCR_STKALIGN_Pos</link>)</computeroutput></para>
<para>SCB CCR: STKALIGN Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00494">494</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86"/><section>
    <title>SCB_CCR_STKALIGN_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKALIGN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKALIGN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKALIGN_Pos&#160;&#160;&#160;9U</computeroutput></para>
<para>SCB CCR: STKALIGN Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00425">425</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86"/><section>
    <title>SCB_CCR_STKALIGN_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKALIGN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKALIGN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKALIGN_Pos&#160;&#160;&#160;9U</computeroutput></para>
<para>SCB CCR: STKALIGN Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00449">449</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86"/><section>
    <title>SCB_CCR_STKALIGN_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKALIGN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKALIGN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKALIGN_Pos&#160;&#160;&#160;9U</computeroutput></para>
<para>SCB CCR: STKALIGN Position </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00425">425</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86"/><section>
    <title>SCB_CCR_STKALIGN_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKALIGN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKALIGN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKALIGN_Pos&#160;&#160;&#160;9U</computeroutput></para>
<para>SCB CCR: STKALIGN Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00496">496</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86"/><section>
    <title>SCB_CCR_STKALIGN_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKALIGN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKALIGN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKALIGN_Pos&#160;&#160;&#160;9U</computeroutput></para>
<para>SCB CCR: STKALIGN Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00554">554</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86"/><section>
    <title>SCB_CCR_STKALIGN_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKALIGN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKALIGN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKALIGN_Pos&#160;&#160;&#160;9U</computeroutput></para>
<para>SCB CCR: STKALIGN Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00608">608</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86"/><section>
    <title>SCB_CCR_STKALIGN_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKALIGN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKALIGN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKALIGN_Pos&#160;&#160;&#160;9U</computeroutput></para>
<para>SCB CCR: STKALIGN Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00442">442</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86"/><section>
    <title>SCB_CCR_STKALIGN_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKALIGN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKALIGN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKALIGN_Pos&#160;&#160;&#160;9U</computeroutput></para>
<para>SCB CCR: STKALIGN Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00493">493</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf7004d71376738038e912def01c31fe8"/><section>
    <title>SCB_CCR_STKOFHFNMIGN_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKOFHFNMIGN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKOFHFNMIGN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKOFHFNMIGN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98372e0d55ce8573350ce36c500e0555">SCB_CCR_STKOFHFNMIGN_Pos</link>)</computeroutput></para>
<para>SCB CCR: STKOFHFNMIGN Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00686">686</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf7004d71376738038e912def01c31fe8"/><section>
    <title>SCB_CCR_STKOFHFNMIGN_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKOFHFNMIGN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKOFHFNMIGN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKOFHFNMIGN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98372e0d55ce8573350ce36c500e0555">SCB_CCR_STKOFHFNMIGN_Pos</link>)</computeroutput></para>
<para>SCB CCR: STKOFHFNMIGN Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00511">511</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf7004d71376738038e912def01c31fe8"/><section>
    <title>SCB_CCR_STKOFHFNMIGN_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKOFHFNMIGN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKOFHFNMIGN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKOFHFNMIGN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98372e0d55ce8573350ce36c500e0555">SCB_CCR_STKOFHFNMIGN_Pos</link>)</computeroutput></para>
<para>SCB CCR: STKOFHFNMIGN Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00666">666</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf7004d71376738038e912def01c31fe8"/><section>
    <title>SCB_CCR_STKOFHFNMIGN_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKOFHFNMIGN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKOFHFNMIGN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKOFHFNMIGN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98372e0d55ce8573350ce36c500e0555">SCB_CCR_STKOFHFNMIGN_Pos</link>)</computeroutput></para>
<para>SCB CCR: STKOFHFNMIGN Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00511">511</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf7004d71376738038e912def01c31fe8"/><section>
    <title>SCB_CCR_STKOFHFNMIGN_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKOFHFNMIGN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKOFHFNMIGN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKOFHFNMIGN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98372e0d55ce8573350ce36c500e0555">SCB_CCR_STKOFHFNMIGN_Pos</link>)</computeroutput></para>
<para>SCB CCR: STKOFHFNMIGN Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00666">666</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf7004d71376738038e912def01c31fe8"/><section>
    <title>SCB_CCR_STKOFHFNMIGN_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKOFHFNMIGN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKOFHFNMIGN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKOFHFNMIGN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98372e0d55ce8573350ce36c500e0555">SCB_CCR_STKOFHFNMIGN_Pos</link>)</computeroutput></para>
<para>SCB CCR: STKOFHFNMIGN Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00666">666</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf7004d71376738038e912def01c31fe8"/><section>
    <title>SCB_CCR_STKOFHFNMIGN_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKOFHFNMIGN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKOFHFNMIGN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKOFHFNMIGN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98372e0d55ce8573350ce36c500e0555">SCB_CCR_STKOFHFNMIGN_Pos</link>)</computeroutput></para>
<para>SCB CCR: STKOFHFNMIGN Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00688">688</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf7004d71376738038e912def01c31fe8"/><section>
    <title>SCB_CCR_STKOFHFNMIGN_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKOFHFNMIGN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKOFHFNMIGN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKOFHFNMIGN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98372e0d55ce8573350ce36c500e0555">SCB_CCR_STKOFHFNMIGN_Pos</link>)</computeroutput></para>
<para>SCB CCR: STKOFHFNMIGN Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00705">705</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf7004d71376738038e912def01c31fe8"/><section>
    <title>SCB_CCR_STKOFHFNMIGN_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKOFHFNMIGN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKOFHFNMIGN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKOFHFNMIGN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga98372e0d55ce8573350ce36c500e0555">SCB_CCR_STKOFHFNMIGN_Pos</link>)</computeroutput></para>
<para>SCB CCR: STKOFHFNMIGN Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00679">679</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga98372e0d55ce8573350ce36c500e0555"/><section>
    <title>SCB_CCR_STKOFHFNMIGN_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKOFHFNMIGN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKOFHFNMIGN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKOFHFNMIGN_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>SCB CCR: STKOFHFNMIGN Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00685">685</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga98372e0d55ce8573350ce36c500e0555"/><section>
    <title>SCB_CCR_STKOFHFNMIGN_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKOFHFNMIGN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKOFHFNMIGN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKOFHFNMIGN_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>SCB CCR: STKOFHFNMIGN Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00510">510</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga98372e0d55ce8573350ce36c500e0555"/><section>
    <title>SCB_CCR_STKOFHFNMIGN_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKOFHFNMIGN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKOFHFNMIGN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKOFHFNMIGN_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>SCB CCR: STKOFHFNMIGN Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00665">665</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga98372e0d55ce8573350ce36c500e0555"/><section>
    <title>SCB_CCR_STKOFHFNMIGN_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKOFHFNMIGN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKOFHFNMIGN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKOFHFNMIGN_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>SCB CCR: STKOFHFNMIGN Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00510">510</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga98372e0d55ce8573350ce36c500e0555"/><section>
    <title>SCB_CCR_STKOFHFNMIGN_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKOFHFNMIGN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKOFHFNMIGN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKOFHFNMIGN_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>SCB CCR: STKOFHFNMIGN Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00665">665</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga98372e0d55ce8573350ce36c500e0555"/><section>
    <title>SCB_CCR_STKOFHFNMIGN_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKOFHFNMIGN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKOFHFNMIGN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKOFHFNMIGN_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>SCB CCR: STKOFHFNMIGN Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00665">665</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga98372e0d55ce8573350ce36c500e0555"/><section>
    <title>SCB_CCR_STKOFHFNMIGN_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKOFHFNMIGN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKOFHFNMIGN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKOFHFNMIGN_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>SCB CCR: STKOFHFNMIGN Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00687">687</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga98372e0d55ce8573350ce36c500e0555"/><section>
    <title>SCB_CCR_STKOFHFNMIGN_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKOFHFNMIGN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKOFHFNMIGN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKOFHFNMIGN_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>SCB CCR: STKOFHFNMIGN Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00704">704</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga98372e0d55ce8573350ce36c500e0555"/><section>
    <title>SCB_CCR_STKOFHFNMIGN_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKOFHFNMIGN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKOFHFNMIGN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKOFHFNMIGN_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>SCB CCR: STKOFHFNMIGN Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00678">678</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga564d3bebb6e58ef96d1591fbc44dc647"/><section>
    <title>SCB_CCR_TRD_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>SCB_CCR_TRD_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_TRD_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_TRD_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad845c675fcf09a120c14bbc356cfe1ad">SCB_CCR_TRD_Pos</link>)</computeroutput></para>
<para>SCB CCR: TRD Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00671">671</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga564d3bebb6e58ef96d1591fbc44dc647"/><section>
    <title>SCB_CCR_TRD_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>SCB_CCR_TRD_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_TRD_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_TRD_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad845c675fcf09a120c14bbc356cfe1ad">SCB_CCR_TRD_Pos</link>)</computeroutput></para>
<para>SCB CCR: TRD Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00673">673</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga564d3bebb6e58ef96d1591fbc44dc647"/><section>
    <title>SCB_CCR_TRD_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>SCB_CCR_TRD_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_TRD_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_TRD_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad845c675fcf09a120c14bbc356cfe1ad">SCB_CCR_TRD_Pos</link>)</computeroutput></para>
<para>SCB CCR: TRD Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00690">690</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad845c675fcf09a120c14bbc356cfe1ad"/><section>
    <title>SCB_CCR_TRD_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>SCB_CCR_TRD_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_TRD_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_TRD_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>SCB CCR: TRD Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00670">670</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad845c675fcf09a120c14bbc356cfe1ad"/><section>
    <title>SCB_CCR_TRD_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>SCB_CCR_TRD_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_TRD_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_TRD_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>SCB CCR: TRD Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00672">672</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad845c675fcf09a120c14bbc356cfe1ad"/><section>
    <title>SCB_CCR_TRD_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>SCB_CCR_TRD_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_TRD_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_TRD_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>SCB CCR: TRD Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00689">689</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga68c96ad594af70c007923979085c99e0"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Msk<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00695">695</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga68c96ad594af70c007923979085c99e0"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Msk<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00520">520</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga68c96ad594af70c007923979085c99e0"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Msk<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00675">675</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga68c96ad594af70c007923979085c99e0"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Msk<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00429">429</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga68c96ad594af70c007923979085c99e0"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Msk<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00453">453</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga68c96ad594af70c007923979085c99e0"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Msk<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Mask </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00429">429</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga68c96ad594af70c007923979085c99e0"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Msk<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00520">520</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga68c96ad594af70c007923979085c99e0"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Msk<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00506">506</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga68c96ad594af70c007923979085c99e0"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Msk<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00675">675</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga68c96ad594af70c007923979085c99e0"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Msk<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00675">675</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga68c96ad594af70c007923979085c99e0"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Msk<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00564">564</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga68c96ad594af70c007923979085c99e0"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Msk<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00697">697</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga68c96ad594af70c007923979085c99e0"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Msk<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00618">618</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga68c96ad594af70c007923979085c99e0"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Msk<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00714">714</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga68c96ad594af70c007923979085c99e0"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Msk<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00446">446</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga68c96ad594af70c007923979085c99e0"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Msk<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00503">503</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga68c96ad594af70c007923979085c99e0"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Msk<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00688">688</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Pos<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00694">694</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Pos<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00519">519</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Pos<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00674">674</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Pos<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00428">428</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Pos<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00452">452</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Pos<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Position </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00428">428</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Pos<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00519">519</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Pos<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00505">505</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Pos<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00674">674</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Pos<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00674">674</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Pos<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00563">563</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Pos<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00696">696</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Pos<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00617">617</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Pos<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00713">713</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Pos<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00445">445</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Pos<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00502">502</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac4e4928b864ea10fc24dbbc57d976229"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Pos<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00687">687</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4cf59b6343ca962c80e1885710da90aa"/><section>
    <title>SCB_CCR_USERSETMPEND_Msk<computeroutput>[1/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_USERSETMPEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_USERSETMPEND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_USERSETMPEND_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>)</computeroutput></para>
<para>SCB CCR: USERSETMPEND Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00698">698</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4cf59b6343ca962c80e1885710da90aa"/><section>
    <title>SCB_CCR_USERSETMPEND_Msk<computeroutput>[2/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_USERSETMPEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_USERSETMPEND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_USERSETMPEND_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>)</computeroutput></para>
<para>SCB CCR: USERSETMPEND Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00523">523</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4cf59b6343ca962c80e1885710da90aa"/><section>
    <title>SCB_CCR_USERSETMPEND_Msk<computeroutput>[3/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_USERSETMPEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_USERSETMPEND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_USERSETMPEND_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>)</computeroutput></para>
<para>SCB CCR: USERSETMPEND Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00678">678</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4cf59b6343ca962c80e1885710da90aa"/><section>
    <title>SCB_CCR_USERSETMPEND_Msk<computeroutput>[4/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_USERSETMPEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_USERSETMPEND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_USERSETMPEND_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>)</computeroutput></para>
<para>SCB CCR: USERSETMPEND Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00523">523</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4cf59b6343ca962c80e1885710da90aa"/><section>
    <title>SCB_CCR_USERSETMPEND_Msk<computeroutput>[5/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_USERSETMPEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_USERSETMPEND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_USERSETMPEND_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>)</computeroutput></para>
<para>SCB CCR: USERSETMPEND Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00509">509</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4cf59b6343ca962c80e1885710da90aa"/><section>
    <title>SCB_CCR_USERSETMPEND_Msk<computeroutput>[6/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_USERSETMPEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_USERSETMPEND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_USERSETMPEND_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>)</computeroutput></para>
<para>SCB CCR: USERSETMPEND Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00678">678</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4cf59b6343ca962c80e1885710da90aa"/><section>
    <title>SCB_CCR_USERSETMPEND_Msk<computeroutput>[7/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_USERSETMPEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_USERSETMPEND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_USERSETMPEND_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>)</computeroutput></para>
<para>SCB CCR: USERSETMPEND Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00678">678</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4cf59b6343ca962c80e1885710da90aa"/><section>
    <title>SCB_CCR_USERSETMPEND_Msk<computeroutput>[8/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_USERSETMPEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_USERSETMPEND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_USERSETMPEND_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>)</computeroutput></para>
<para>SCB CCR: USERSETMPEND Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00567">567</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4cf59b6343ca962c80e1885710da90aa"/><section>
    <title>SCB_CCR_USERSETMPEND_Msk<computeroutput>[9/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_USERSETMPEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_USERSETMPEND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_USERSETMPEND_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>)</computeroutput></para>
<para>SCB CCR: USERSETMPEND Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00700">700</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4cf59b6343ca962c80e1885710da90aa"/><section>
    <title>SCB_CCR_USERSETMPEND_Msk<computeroutput>[10/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_USERSETMPEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_USERSETMPEND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_USERSETMPEND_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>)</computeroutput></para>
<para>SCB CCR: USERSETMPEND Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00621">621</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4cf59b6343ca962c80e1885710da90aa"/><section>
    <title>SCB_CCR_USERSETMPEND_Msk<computeroutput>[11/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_USERSETMPEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_USERSETMPEND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_USERSETMPEND_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>)</computeroutput></para>
<para>SCB CCR: USERSETMPEND Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00717">717</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4cf59b6343ca962c80e1885710da90aa"/><section>
    <title>SCB_CCR_USERSETMPEND_Msk<computeroutput>[12/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_USERSETMPEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_USERSETMPEND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_USERSETMPEND_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>)</computeroutput></para>
<para>SCB CCR: USERSETMPEND Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00506">506</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4cf59b6343ca962c80e1885710da90aa"/><section>
    <title>SCB_CCR_USERSETMPEND_Msk<computeroutput>[13/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_USERSETMPEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_USERSETMPEND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_USERSETMPEND_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>)</computeroutput></para>
<para>SCB CCR: USERSETMPEND Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00691">691</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e"/><section>
    <title>SCB_CCR_USERSETMPEND_Pos<computeroutput>[1/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_USERSETMPEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_USERSETMPEND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_USERSETMPEND_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB CCR: USERSETMPEND Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00697">697</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e"/><section>
    <title>SCB_CCR_USERSETMPEND_Pos<computeroutput>[2/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_USERSETMPEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_USERSETMPEND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_USERSETMPEND_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB CCR: USERSETMPEND Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00522">522</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e"/><section>
    <title>SCB_CCR_USERSETMPEND_Pos<computeroutput>[3/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_USERSETMPEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_USERSETMPEND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_USERSETMPEND_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB CCR: USERSETMPEND Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00677">677</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e"/><section>
    <title>SCB_CCR_USERSETMPEND_Pos<computeroutput>[4/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_USERSETMPEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_USERSETMPEND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_USERSETMPEND_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB CCR: USERSETMPEND Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00522">522</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e"/><section>
    <title>SCB_CCR_USERSETMPEND_Pos<computeroutput>[5/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_USERSETMPEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_USERSETMPEND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_USERSETMPEND_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB CCR: USERSETMPEND Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00508">508</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e"/><section>
    <title>SCB_CCR_USERSETMPEND_Pos<computeroutput>[6/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_USERSETMPEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_USERSETMPEND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_USERSETMPEND_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB CCR: USERSETMPEND Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00677">677</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e"/><section>
    <title>SCB_CCR_USERSETMPEND_Pos<computeroutput>[7/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_USERSETMPEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_USERSETMPEND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_USERSETMPEND_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB CCR: USERSETMPEND Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00677">677</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e"/><section>
    <title>SCB_CCR_USERSETMPEND_Pos<computeroutput>[8/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_USERSETMPEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_USERSETMPEND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_USERSETMPEND_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB CCR: USERSETMPEND Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00566">566</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e"/><section>
    <title>SCB_CCR_USERSETMPEND_Pos<computeroutput>[9/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_USERSETMPEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_USERSETMPEND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_USERSETMPEND_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB CCR: USERSETMPEND Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00699">699</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e"/><section>
    <title>SCB_CCR_USERSETMPEND_Pos<computeroutput>[10/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_USERSETMPEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_USERSETMPEND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_USERSETMPEND_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB CCR: USERSETMPEND Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00620">620</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e"/><section>
    <title>SCB_CCR_USERSETMPEND_Pos<computeroutput>[11/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_USERSETMPEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_USERSETMPEND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_USERSETMPEND_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB CCR: USERSETMPEND Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00716">716</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e"/><section>
    <title>SCB_CCR_USERSETMPEND_Pos<computeroutput>[12/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_USERSETMPEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_USERSETMPEND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_USERSETMPEND_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB CCR: USERSETMPEND Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00505">505</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga789e41f45f59a8cd455fd59fa7652e5e"/><section>
    <title>SCB_CCR_USERSETMPEND_Pos<computeroutput>[13/13]</computeroutput></title>
<indexterm><primary>SCB_CCR_USERSETMPEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_USERSETMPEND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_USERSETMPEND_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB CCR: USERSETMPEND Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00690">690</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae093c4c635dad43845967512fa87173a"/><section>
    <title>SCB_CCSIDR_ASSOCIATIVITY_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_ASSOCIATIVITY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_ASSOCIATIVITY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_ASSOCIATIVITY_Msk&#160;&#160;&#160;(0x3FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae67f2f83976b819fb3039fc35cfef0fb">SCB_CCSIDR_ASSOCIATIVITY_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: Associativity Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00941">941</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae093c4c635dad43845967512fa87173a"/><section>
    <title>SCB_CCSIDR_ASSOCIATIVITY_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_ASSOCIATIVITY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_ASSOCIATIVITY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_ASSOCIATIVITY_Msk&#160;&#160;&#160;(0x3FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae67f2f83976b819fb3039fc35cfef0fb">SCB_CCSIDR_ASSOCIATIVITY_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: Associativity Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00890">890</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae093c4c635dad43845967512fa87173a"/><section>
    <title>SCB_CCSIDR_ASSOCIATIVITY_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_ASSOCIATIVITY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_ASSOCIATIVITY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_ASSOCIATIVITY_Msk&#160;&#160;&#160;(0x3FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae67f2f83976b819fb3039fc35cfef0fb">SCB_CCSIDR_ASSOCIATIVITY_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: Associativity Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00890">890</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae093c4c635dad43845967512fa87173a"/><section>
    <title>SCB_CCSIDR_ASSOCIATIVITY_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_ASSOCIATIVITY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_ASSOCIATIVITY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_ASSOCIATIVITY_Msk&#160;&#160;&#160;(0x3FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae67f2f83976b819fb3039fc35cfef0fb">SCB_CCSIDR_ASSOCIATIVITY_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: Associativity Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00890">890</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae093c4c635dad43845967512fa87173a"/><section>
    <title>SCB_CCSIDR_ASSOCIATIVITY_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_ASSOCIATIVITY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_ASSOCIATIVITY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_ASSOCIATIVITY_Msk&#160;&#160;&#160;(0x3FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae67f2f83976b819fb3039fc35cfef0fb">SCB_CCSIDR_ASSOCIATIVITY_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: Associativity Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00943">943</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae093c4c635dad43845967512fa87173a"/><section>
    <title>SCB_CCSIDR_ASSOCIATIVITY_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_ASSOCIATIVITY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_ASSOCIATIVITY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_ASSOCIATIVITY_Msk&#160;&#160;&#160;(0x3FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae67f2f83976b819fb3039fc35cfef0fb">SCB_CCSIDR_ASSOCIATIVITY_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: Associativity Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00805">805</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae093c4c635dad43845967512fa87173a"/><section>
    <title>SCB_CCSIDR_ASSOCIATIVITY_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_ASSOCIATIVITY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_ASSOCIATIVITY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_ASSOCIATIVITY_Msk&#160;&#160;&#160;(0x3FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae67f2f83976b819fb3039fc35cfef0fb">SCB_CCSIDR_ASSOCIATIVITY_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: Associativity Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00960">960</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae093c4c635dad43845967512fa87173a"/><section>
    <title>SCB_CCSIDR_ASSOCIATIVITY_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_ASSOCIATIVITY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_ASSOCIATIVITY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_ASSOCIATIVITY_Msk&#160;&#160;&#160;(0x3FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae67f2f83976b819fb3039fc35cfef0fb">SCB_CCSIDR_ASSOCIATIVITY_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: Associativity Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00911">911</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae67f2f83976b819fb3039fc35cfef0fb"/><section>
    <title>SCB_CCSIDR_ASSOCIATIVITY_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_ASSOCIATIVITY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_ASSOCIATIVITY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_ASSOCIATIVITY_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB CCSIDR: Associativity Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00940">940</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae67f2f83976b819fb3039fc35cfef0fb"/><section>
    <title>SCB_CCSIDR_ASSOCIATIVITY_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_ASSOCIATIVITY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_ASSOCIATIVITY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_ASSOCIATIVITY_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB CCSIDR: Associativity Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00889">889</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae67f2f83976b819fb3039fc35cfef0fb"/><section>
    <title>SCB_CCSIDR_ASSOCIATIVITY_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_ASSOCIATIVITY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_ASSOCIATIVITY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_ASSOCIATIVITY_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB CCSIDR: Associativity Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00889">889</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae67f2f83976b819fb3039fc35cfef0fb"/><section>
    <title>SCB_CCSIDR_ASSOCIATIVITY_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_ASSOCIATIVITY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_ASSOCIATIVITY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_ASSOCIATIVITY_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB CCSIDR: Associativity Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00889">889</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae67f2f83976b819fb3039fc35cfef0fb"/><section>
    <title>SCB_CCSIDR_ASSOCIATIVITY_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_ASSOCIATIVITY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_ASSOCIATIVITY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_ASSOCIATIVITY_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB CCSIDR: Associativity Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00942">942</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae67f2f83976b819fb3039fc35cfef0fb"/><section>
    <title>SCB_CCSIDR_ASSOCIATIVITY_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_ASSOCIATIVITY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_ASSOCIATIVITY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_ASSOCIATIVITY_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB CCSIDR: Associativity Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00804">804</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae67f2f83976b819fb3039fc35cfef0fb"/><section>
    <title>SCB_CCSIDR_ASSOCIATIVITY_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_ASSOCIATIVITY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_ASSOCIATIVITY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_ASSOCIATIVITY_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB CCSIDR: Associativity Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00959">959</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae67f2f83976b819fb3039fc35cfef0fb"/><section>
    <title>SCB_CCSIDR_ASSOCIATIVITY_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_ASSOCIATIVITY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_ASSOCIATIVITY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_ASSOCIATIVITY_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB CCSIDR: Associativity Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00910">910</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga07b3bdffe4c289b9c19c70cf698499da"/><section>
    <title>SCB_CCSIDR_LINESIZE_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_LINESIZE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_LINESIZE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_LINESIZE_Msk&#160;&#160;&#160;(7UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750388e1509b36d35568a68a7a1e1ff7">SCB_CCSIDR_LINESIZE_Pos</link>*/)</computeroutput></para>
<para>SCB CCSIDR: LineSize Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00944">944</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga07b3bdffe4c289b9c19c70cf698499da"/><section>
    <title>SCB_CCSIDR_LINESIZE_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_LINESIZE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_LINESIZE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_LINESIZE_Msk&#160;&#160;&#160;(7UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750388e1509b36d35568a68a7a1e1ff7">SCB_CCSIDR_LINESIZE_Pos</link>*/)</computeroutput></para>
<para>SCB CCSIDR: LineSize Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00893">893</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga07b3bdffe4c289b9c19c70cf698499da"/><section>
    <title>SCB_CCSIDR_LINESIZE_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_LINESIZE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_LINESIZE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_LINESIZE_Msk&#160;&#160;&#160;(7UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750388e1509b36d35568a68a7a1e1ff7">SCB_CCSIDR_LINESIZE_Pos</link>*/)</computeroutput></para>
<para>SCB CCSIDR: LineSize Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00893">893</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga07b3bdffe4c289b9c19c70cf698499da"/><section>
    <title>SCB_CCSIDR_LINESIZE_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_LINESIZE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_LINESIZE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_LINESIZE_Msk&#160;&#160;&#160;(7UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750388e1509b36d35568a68a7a1e1ff7">SCB_CCSIDR_LINESIZE_Pos</link>*/)</computeroutput></para>
<para>SCB CCSIDR: LineSize Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00893">893</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga07b3bdffe4c289b9c19c70cf698499da"/><section>
    <title>SCB_CCSIDR_LINESIZE_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_LINESIZE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_LINESIZE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_LINESIZE_Msk&#160;&#160;&#160;(7UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750388e1509b36d35568a68a7a1e1ff7">SCB_CCSIDR_LINESIZE_Pos</link>*/)</computeroutput></para>
<para>SCB CCSIDR: LineSize Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00946">946</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga07b3bdffe4c289b9c19c70cf698499da"/><section>
    <title>SCB_CCSIDR_LINESIZE_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_LINESIZE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_LINESIZE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_LINESIZE_Msk&#160;&#160;&#160;(7UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750388e1509b36d35568a68a7a1e1ff7">SCB_CCSIDR_LINESIZE_Pos</link>*/)</computeroutput></para>
<para>SCB CCSIDR: LineSize Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00808">808</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga07b3bdffe4c289b9c19c70cf698499da"/><section>
    <title>SCB_CCSIDR_LINESIZE_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_LINESIZE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_LINESIZE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_LINESIZE_Msk&#160;&#160;&#160;(7UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750388e1509b36d35568a68a7a1e1ff7">SCB_CCSIDR_LINESIZE_Pos</link>*/)</computeroutput></para>
<para>SCB CCSIDR: LineSize Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00963">963</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga07b3bdffe4c289b9c19c70cf698499da"/><section>
    <title>SCB_CCSIDR_LINESIZE_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_LINESIZE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_LINESIZE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_LINESIZE_Msk&#160;&#160;&#160;(7UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750388e1509b36d35568a68a7a1e1ff7">SCB_CCSIDR_LINESIZE_Pos</link>*/)</computeroutput></para>
<para>SCB CCSIDR: LineSize Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00914">914</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga750388e1509b36d35568a68a7a1e1ff7"/><section>
    <title>SCB_CCSIDR_LINESIZE_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_LINESIZE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_LINESIZE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_LINESIZE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CCSIDR: LineSize Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00943">943</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga750388e1509b36d35568a68a7a1e1ff7"/><section>
    <title>SCB_CCSIDR_LINESIZE_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_LINESIZE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_LINESIZE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_LINESIZE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CCSIDR: LineSize Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00892">892</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga750388e1509b36d35568a68a7a1e1ff7"/><section>
    <title>SCB_CCSIDR_LINESIZE_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_LINESIZE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_LINESIZE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_LINESIZE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CCSIDR: LineSize Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00892">892</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga750388e1509b36d35568a68a7a1e1ff7"/><section>
    <title>SCB_CCSIDR_LINESIZE_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_LINESIZE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_LINESIZE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_LINESIZE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CCSIDR: LineSize Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00892">892</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga750388e1509b36d35568a68a7a1e1ff7"/><section>
    <title>SCB_CCSIDR_LINESIZE_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_LINESIZE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_LINESIZE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_LINESIZE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CCSIDR: LineSize Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00945">945</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga750388e1509b36d35568a68a7a1e1ff7"/><section>
    <title>SCB_CCSIDR_LINESIZE_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_LINESIZE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_LINESIZE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_LINESIZE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CCSIDR: LineSize Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00807">807</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga750388e1509b36d35568a68a7a1e1ff7"/><section>
    <title>SCB_CCSIDR_LINESIZE_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_LINESIZE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_LINESIZE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_LINESIZE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CCSIDR: LineSize Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00962">962</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga750388e1509b36d35568a68a7a1e1ff7"/><section>
    <title>SCB_CCSIDR_LINESIZE_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_LINESIZE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_LINESIZE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_LINESIZE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CCSIDR: LineSize Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00913">913</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga47d1f01185d7a039334031008386c5a8"/><section>
    <title>SCB_CCSIDR_NUMSETS_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_NUMSETS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_NUMSETS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_NUMSETS_Msk&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1028d2c238f74d2aa021f53ffbe8d7ab">SCB_CCSIDR_NUMSETS_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: NumSets Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00938">938</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga47d1f01185d7a039334031008386c5a8"/><section>
    <title>SCB_CCSIDR_NUMSETS_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_NUMSETS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_NUMSETS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_NUMSETS_Msk&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1028d2c238f74d2aa021f53ffbe8d7ab">SCB_CCSIDR_NUMSETS_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: NumSets Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00887">887</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga47d1f01185d7a039334031008386c5a8"/><section>
    <title>SCB_CCSIDR_NUMSETS_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_NUMSETS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_NUMSETS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_NUMSETS_Msk&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1028d2c238f74d2aa021f53ffbe8d7ab">SCB_CCSIDR_NUMSETS_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: NumSets Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00887">887</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga47d1f01185d7a039334031008386c5a8"/><section>
    <title>SCB_CCSIDR_NUMSETS_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_NUMSETS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_NUMSETS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_NUMSETS_Msk&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1028d2c238f74d2aa021f53ffbe8d7ab">SCB_CCSIDR_NUMSETS_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: NumSets Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00887">887</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga47d1f01185d7a039334031008386c5a8"/><section>
    <title>SCB_CCSIDR_NUMSETS_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_NUMSETS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_NUMSETS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_NUMSETS_Msk&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1028d2c238f74d2aa021f53ffbe8d7ab">SCB_CCSIDR_NUMSETS_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: NumSets Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00940">940</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga47d1f01185d7a039334031008386c5a8"/><section>
    <title>SCB_CCSIDR_NUMSETS_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_NUMSETS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_NUMSETS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_NUMSETS_Msk&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1028d2c238f74d2aa021f53ffbe8d7ab">SCB_CCSIDR_NUMSETS_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: NumSets Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00802">802</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga47d1f01185d7a039334031008386c5a8"/><section>
    <title>SCB_CCSIDR_NUMSETS_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_NUMSETS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_NUMSETS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_NUMSETS_Msk&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1028d2c238f74d2aa021f53ffbe8d7ab">SCB_CCSIDR_NUMSETS_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: NumSets Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00957">957</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga47d1f01185d7a039334031008386c5a8"/><section>
    <title>SCB_CCSIDR_NUMSETS_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_NUMSETS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_NUMSETS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_NUMSETS_Msk&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1028d2c238f74d2aa021f53ffbe8d7ab">SCB_CCSIDR_NUMSETS_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: NumSets Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00908">908</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1028d2c238f74d2aa021f53ffbe8d7ab"/><section>
    <title>SCB_CCSIDR_NUMSETS_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_NUMSETS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_NUMSETS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_NUMSETS_Pos&#160;&#160;&#160;13U</computeroutput></para>
<para>SCB CCSIDR: NumSets Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00937">937</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1028d2c238f74d2aa021f53ffbe8d7ab"/><section>
    <title>SCB_CCSIDR_NUMSETS_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_NUMSETS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_NUMSETS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_NUMSETS_Pos&#160;&#160;&#160;13U</computeroutput></para>
<para>SCB CCSIDR: NumSets Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00886">886</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1028d2c238f74d2aa021f53ffbe8d7ab"/><section>
    <title>SCB_CCSIDR_NUMSETS_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_NUMSETS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_NUMSETS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_NUMSETS_Pos&#160;&#160;&#160;13U</computeroutput></para>
<para>SCB CCSIDR: NumSets Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00886">886</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1028d2c238f74d2aa021f53ffbe8d7ab"/><section>
    <title>SCB_CCSIDR_NUMSETS_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_NUMSETS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_NUMSETS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_NUMSETS_Pos&#160;&#160;&#160;13U</computeroutput></para>
<para>SCB CCSIDR: NumSets Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00886">886</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1028d2c238f74d2aa021f53ffbe8d7ab"/><section>
    <title>SCB_CCSIDR_NUMSETS_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_NUMSETS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_NUMSETS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_NUMSETS_Pos&#160;&#160;&#160;13U</computeroutput></para>
<para>SCB CCSIDR: NumSets Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00939">939</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1028d2c238f74d2aa021f53ffbe8d7ab"/><section>
    <title>SCB_CCSIDR_NUMSETS_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_NUMSETS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_NUMSETS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_NUMSETS_Pos&#160;&#160;&#160;13U</computeroutput></para>
<para>SCB CCSIDR: NumSets Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00801">801</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1028d2c238f74d2aa021f53ffbe8d7ab"/><section>
    <title>SCB_CCSIDR_NUMSETS_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_NUMSETS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_NUMSETS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_NUMSETS_Pos&#160;&#160;&#160;13U</computeroutput></para>
<para>SCB CCSIDR: NumSets Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00956">956</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1028d2c238f74d2aa021f53ffbe8d7ab"/><section>
    <title>SCB_CCSIDR_NUMSETS_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_NUMSETS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_NUMSETS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_NUMSETS_Pos&#160;&#160;&#160;13U</computeroutput></para>
<para>SCB CCSIDR: NumSets Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00907">907</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa77f28cbf94b44c1114a66e05cc43255"/><section>
    <title>SCB_CCSIDR_RA_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_RA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_RA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_RA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga379743eea011cede0032ecb7812b51e1">SCB_CCSIDR_RA_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: RA Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00932">932</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa77f28cbf94b44c1114a66e05cc43255"/><section>
    <title>SCB_CCSIDR_RA_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_RA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_RA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_RA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga379743eea011cede0032ecb7812b51e1">SCB_CCSIDR_RA_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: RA Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00881">881</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa77f28cbf94b44c1114a66e05cc43255"/><section>
    <title>SCB_CCSIDR_RA_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_RA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_RA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_RA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga379743eea011cede0032ecb7812b51e1">SCB_CCSIDR_RA_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: RA Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00881">881</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa77f28cbf94b44c1114a66e05cc43255"/><section>
    <title>SCB_CCSIDR_RA_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_RA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_RA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_RA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga379743eea011cede0032ecb7812b51e1">SCB_CCSIDR_RA_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: RA Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00881">881</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa77f28cbf94b44c1114a66e05cc43255"/><section>
    <title>SCB_CCSIDR_RA_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_RA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_RA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_RA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga379743eea011cede0032ecb7812b51e1">SCB_CCSIDR_RA_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: RA Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00934">934</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa77f28cbf94b44c1114a66e05cc43255"/><section>
    <title>SCB_CCSIDR_RA_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_RA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_RA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_RA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga379743eea011cede0032ecb7812b51e1">SCB_CCSIDR_RA_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: RA Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00796">796</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa77f28cbf94b44c1114a66e05cc43255"/><section>
    <title>SCB_CCSIDR_RA_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_RA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_RA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_RA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga379743eea011cede0032ecb7812b51e1">SCB_CCSIDR_RA_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: RA Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00951">951</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa77f28cbf94b44c1114a66e05cc43255"/><section>
    <title>SCB_CCSIDR_RA_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_RA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_RA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_RA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga379743eea011cede0032ecb7812b51e1">SCB_CCSIDR_RA_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: RA Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00902">902</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga379743eea011cede0032ecb7812b51e1"/><section>
    <title>SCB_CCSIDR_RA_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_RA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_RA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_RA_Pos&#160;&#160;&#160;29U</computeroutput></para>
<para>SCB CCSIDR: RA Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00931">931</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga379743eea011cede0032ecb7812b51e1"/><section>
    <title>SCB_CCSIDR_RA_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_RA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_RA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_RA_Pos&#160;&#160;&#160;29U</computeroutput></para>
<para>SCB CCSIDR: RA Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00880">880</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga379743eea011cede0032ecb7812b51e1"/><section>
    <title>SCB_CCSIDR_RA_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_RA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_RA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_RA_Pos&#160;&#160;&#160;29U</computeroutput></para>
<para>SCB CCSIDR: RA Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00880">880</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga379743eea011cede0032ecb7812b51e1"/><section>
    <title>SCB_CCSIDR_RA_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_RA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_RA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_RA_Pos&#160;&#160;&#160;29U</computeroutput></para>
<para>SCB CCSIDR: RA Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00880">880</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga379743eea011cede0032ecb7812b51e1"/><section>
    <title>SCB_CCSIDR_RA_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_RA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_RA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_RA_Pos&#160;&#160;&#160;29U</computeroutput></para>
<para>SCB CCSIDR: RA Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00933">933</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga379743eea011cede0032ecb7812b51e1"/><section>
    <title>SCB_CCSIDR_RA_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_RA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_RA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_RA_Pos&#160;&#160;&#160;29U</computeroutput></para>
<para>SCB CCSIDR: RA Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00795">795</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga379743eea011cede0032ecb7812b51e1"/><section>
    <title>SCB_CCSIDR_RA_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_RA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_RA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_RA_Pos&#160;&#160;&#160;29U</computeroutput></para>
<para>SCB CCSIDR: RA Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00950">950</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga379743eea011cede0032ecb7812b51e1"/><section>
    <title>SCB_CCSIDR_RA_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_RA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_RA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_RA_Pos&#160;&#160;&#160;29U</computeroutput></para>
<para>SCB CCSIDR: RA Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00901">901</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga519ebde5ad64be2098f586bddbc8e898"/><section>
    <title>SCB_CCSIDR_WA_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gade432ae0a64858e92fa35c2983fb47a4">SCB_CCSIDR_WA_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: WA Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00935">935</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga519ebde5ad64be2098f586bddbc8e898"/><section>
    <title>SCB_CCSIDR_WA_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gade432ae0a64858e92fa35c2983fb47a4">SCB_CCSIDR_WA_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: WA Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00884">884</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga519ebde5ad64be2098f586bddbc8e898"/><section>
    <title>SCB_CCSIDR_WA_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gade432ae0a64858e92fa35c2983fb47a4">SCB_CCSIDR_WA_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: WA Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00884">884</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga519ebde5ad64be2098f586bddbc8e898"/><section>
    <title>SCB_CCSIDR_WA_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gade432ae0a64858e92fa35c2983fb47a4">SCB_CCSIDR_WA_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: WA Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00884">884</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga519ebde5ad64be2098f586bddbc8e898"/><section>
    <title>SCB_CCSIDR_WA_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gade432ae0a64858e92fa35c2983fb47a4">SCB_CCSIDR_WA_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: WA Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00937">937</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga519ebde5ad64be2098f586bddbc8e898"/><section>
    <title>SCB_CCSIDR_WA_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gade432ae0a64858e92fa35c2983fb47a4">SCB_CCSIDR_WA_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: WA Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00799">799</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga519ebde5ad64be2098f586bddbc8e898"/><section>
    <title>SCB_CCSIDR_WA_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gade432ae0a64858e92fa35c2983fb47a4">SCB_CCSIDR_WA_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: WA Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00954">954</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga519ebde5ad64be2098f586bddbc8e898"/><section>
    <title>SCB_CCSIDR_WA_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gade432ae0a64858e92fa35c2983fb47a4">SCB_CCSIDR_WA_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: WA Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00905">905</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gade432ae0a64858e92fa35c2983fb47a4"/><section>
    <title>SCB_CCSIDR_WA_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WA_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>SCB CCSIDR: WA Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00934">934</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gade432ae0a64858e92fa35c2983fb47a4"/><section>
    <title>SCB_CCSIDR_WA_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WA_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>SCB CCSIDR: WA Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00883">883</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gade432ae0a64858e92fa35c2983fb47a4"/><section>
    <title>SCB_CCSIDR_WA_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WA_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>SCB CCSIDR: WA Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00883">883</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gade432ae0a64858e92fa35c2983fb47a4"/><section>
    <title>SCB_CCSIDR_WA_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WA_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>SCB CCSIDR: WA Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00883">883</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gade432ae0a64858e92fa35c2983fb47a4"/><section>
    <title>SCB_CCSIDR_WA_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WA_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>SCB CCSIDR: WA Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00936">936</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gade432ae0a64858e92fa35c2983fb47a4"/><section>
    <title>SCB_CCSIDR_WA_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WA_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>SCB CCSIDR: WA Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00798">798</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gade432ae0a64858e92fa35c2983fb47a4"/><section>
    <title>SCB_CCSIDR_WA_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WA_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>SCB CCSIDR: WA Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00953">953</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gade432ae0a64858e92fa35c2983fb47a4"/><section>
    <title>SCB_CCSIDR_WA_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WA_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>SCB CCSIDR: WA Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00904">904</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa9c0516faf8b9c7ab4151823c48f39b6"/><section>
    <title>SCB_CCSIDR_WB_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WB_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WB_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WB_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a32c31034cf30f6fe4dfaa9d0d6a6af">SCB_CCSIDR_WB_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: WB Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00929">929</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa9c0516faf8b9c7ab4151823c48f39b6"/><section>
    <title>SCB_CCSIDR_WB_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WB_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WB_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WB_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a32c31034cf30f6fe4dfaa9d0d6a6af">SCB_CCSIDR_WB_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: WB Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00878">878</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa9c0516faf8b9c7ab4151823c48f39b6"/><section>
    <title>SCB_CCSIDR_WB_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WB_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WB_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WB_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a32c31034cf30f6fe4dfaa9d0d6a6af">SCB_CCSIDR_WB_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: WB Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00878">878</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa9c0516faf8b9c7ab4151823c48f39b6"/><section>
    <title>SCB_CCSIDR_WB_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WB_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WB_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WB_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a32c31034cf30f6fe4dfaa9d0d6a6af">SCB_CCSIDR_WB_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: WB Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00878">878</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa9c0516faf8b9c7ab4151823c48f39b6"/><section>
    <title>SCB_CCSIDR_WB_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WB_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WB_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WB_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a32c31034cf30f6fe4dfaa9d0d6a6af">SCB_CCSIDR_WB_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: WB Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00931">931</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa9c0516faf8b9c7ab4151823c48f39b6"/><section>
    <title>SCB_CCSIDR_WB_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WB_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WB_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WB_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a32c31034cf30f6fe4dfaa9d0d6a6af">SCB_CCSIDR_WB_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: WB Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00793">793</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa9c0516faf8b9c7ab4151823c48f39b6"/><section>
    <title>SCB_CCSIDR_WB_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WB_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WB_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WB_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a32c31034cf30f6fe4dfaa9d0d6a6af">SCB_CCSIDR_WB_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: WB Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00948">948</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa9c0516faf8b9c7ab4151823c48f39b6"/><section>
    <title>SCB_CCSIDR_WB_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WB_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WB_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WB_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4a32c31034cf30f6fe4dfaa9d0d6a6af">SCB_CCSIDR_WB_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: WB Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00899">899</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4a32c31034cf30f6fe4dfaa9d0d6a6af"/><section>
    <title>SCB_CCSIDR_WB_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WB_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WB_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WB_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB CCSIDR: WB Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00928">928</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4a32c31034cf30f6fe4dfaa9d0d6a6af"/><section>
    <title>SCB_CCSIDR_WB_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WB_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WB_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WB_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB CCSIDR: WB Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00877">877</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4a32c31034cf30f6fe4dfaa9d0d6a6af"/><section>
    <title>SCB_CCSIDR_WB_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WB_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WB_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WB_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB CCSIDR: WB Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00877">877</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4a32c31034cf30f6fe4dfaa9d0d6a6af"/><section>
    <title>SCB_CCSIDR_WB_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WB_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WB_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WB_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB CCSIDR: WB Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00877">877</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4a32c31034cf30f6fe4dfaa9d0d6a6af"/><section>
    <title>SCB_CCSIDR_WB_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WB_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WB_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WB_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB CCSIDR: WB Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00930">930</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4a32c31034cf30f6fe4dfaa9d0d6a6af"/><section>
    <title>SCB_CCSIDR_WB_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WB_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WB_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WB_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB CCSIDR: WB Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00792">792</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4a32c31034cf30f6fe4dfaa9d0d6a6af"/><section>
    <title>SCB_CCSIDR_WB_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WB_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WB_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WB_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB CCSIDR: WB Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00947">947</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4a32c31034cf30f6fe4dfaa9d0d6a6af"/><section>
    <title>SCB_CCSIDR_WB_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WB_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WB_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WB_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB CCSIDR: WB Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00898">898</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9089551a75985fa7cf051062ed2d62b9"/><section>
    <title>SCB_CCSIDR_WT_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4eaf5ef29d920023de2cf53b25d0d56c">SCB_CCSIDR_WT_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: WT Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00926">926</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9089551a75985fa7cf051062ed2d62b9"/><section>
    <title>SCB_CCSIDR_WT_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4eaf5ef29d920023de2cf53b25d0d56c">SCB_CCSIDR_WT_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: WT Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00875">875</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9089551a75985fa7cf051062ed2d62b9"/><section>
    <title>SCB_CCSIDR_WT_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4eaf5ef29d920023de2cf53b25d0d56c">SCB_CCSIDR_WT_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: WT Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00875">875</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9089551a75985fa7cf051062ed2d62b9"/><section>
    <title>SCB_CCSIDR_WT_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4eaf5ef29d920023de2cf53b25d0d56c">SCB_CCSIDR_WT_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: WT Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00875">875</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9089551a75985fa7cf051062ed2d62b9"/><section>
    <title>SCB_CCSIDR_WT_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4eaf5ef29d920023de2cf53b25d0d56c">SCB_CCSIDR_WT_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: WT Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00928">928</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9089551a75985fa7cf051062ed2d62b9"/><section>
    <title>SCB_CCSIDR_WT_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4eaf5ef29d920023de2cf53b25d0d56c">SCB_CCSIDR_WT_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: WT Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00790">790</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9089551a75985fa7cf051062ed2d62b9"/><section>
    <title>SCB_CCSIDR_WT_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4eaf5ef29d920023de2cf53b25d0d56c">SCB_CCSIDR_WT_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: WT Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00945">945</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9089551a75985fa7cf051062ed2d62b9"/><section>
    <title>SCB_CCSIDR_WT_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4eaf5ef29d920023de2cf53b25d0d56c">SCB_CCSIDR_WT_Pos</link>)</computeroutput></para>
<para>SCB CCSIDR: WT Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00896">896</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4eaf5ef29d920023de2cf53b25d0d56c"/><section>
    <title>SCB_CCSIDR_WT_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WT_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>SCB CCSIDR: WT Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00925">925</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4eaf5ef29d920023de2cf53b25d0d56c"/><section>
    <title>SCB_CCSIDR_WT_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WT_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>SCB CCSIDR: WT Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00874">874</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4eaf5ef29d920023de2cf53b25d0d56c"/><section>
    <title>SCB_CCSIDR_WT_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WT_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>SCB CCSIDR: WT Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00874">874</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4eaf5ef29d920023de2cf53b25d0d56c"/><section>
    <title>SCB_CCSIDR_WT_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WT_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>SCB CCSIDR: WT Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00874">874</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4eaf5ef29d920023de2cf53b25d0d56c"/><section>
    <title>SCB_CCSIDR_WT_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WT_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>SCB CCSIDR: WT Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00927">927</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4eaf5ef29d920023de2cf53b25d0d56c"/><section>
    <title>SCB_CCSIDR_WT_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WT_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>SCB CCSIDR: WT Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00789">789</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4eaf5ef29d920023de2cf53b25d0d56c"/><section>
    <title>SCB_CCSIDR_WT_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WT_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>SCB CCSIDR: WT Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00944">944</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4eaf5ef29d920023de2cf53b25d0d56c"/><section>
    <title>SCB_CCSIDR_WT_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_CCSIDR_WT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCSIDR_WT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCSIDR_WT_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>SCB CCSIDR: WT Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00895">895</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga56dd2218996bebbf2a38180ae6f9fcf7"/><section>
    <title>SCB_CFSR_BFARVALID_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BFARVALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BFARVALID_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BFARVALID_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb">SCB_CFSR_BFARVALID_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): BFARVALID Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00792">792</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga56dd2218996bebbf2a38180ae6f9fcf7"/><section>
    <title>SCB_CFSR_BFARVALID_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BFARVALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BFARVALID_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BFARVALID_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb">SCB_CFSR_BFARVALID_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): BFARVALID Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00772">772</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga56dd2218996bebbf2a38180ae6f9fcf7"/><section>
    <title>SCB_CFSR_BFARVALID_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BFARVALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BFARVALID_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BFARVALID_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb">SCB_CFSR_BFARVALID_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): BFARVALID Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00585">585</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga56dd2218996bebbf2a38180ae6f9fcf7"/><section>
    <title>SCB_CFSR_BFARVALID_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BFARVALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BFARVALID_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BFARVALID_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb">SCB_CFSR_BFARVALID_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): BFARVALID Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00772">772</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga56dd2218996bebbf2a38180ae6f9fcf7"/><section>
    <title>SCB_CFSR_BFARVALID_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BFARVALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BFARVALID_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BFARVALID_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb">SCB_CFSR_BFARVALID_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): BFARVALID Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00772">772</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga56dd2218996bebbf2a38180ae6f9fcf7"/><section>
    <title>SCB_CFSR_BFARVALID_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BFARVALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BFARVALID_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BFARVALID_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb">SCB_CFSR_BFARVALID_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): BFARVALID Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00646">646</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga56dd2218996bebbf2a38180ae6f9fcf7"/><section>
    <title>SCB_CFSR_BFARVALID_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BFARVALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BFARVALID_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BFARVALID_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb">SCB_CFSR_BFARVALID_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): BFARVALID Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00794">794</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga56dd2218996bebbf2a38180ae6f9fcf7"/><section>
    <title>SCB_CFSR_BFARVALID_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BFARVALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BFARVALID_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BFARVALID_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb">SCB_CFSR_BFARVALID_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): BFARVALID Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00700">700</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga56dd2218996bebbf2a38180ae6f9fcf7"/><section>
    <title>SCB_CFSR_BFARVALID_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BFARVALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BFARVALID_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BFARVALID_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb">SCB_CFSR_BFARVALID_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): BFARVALID Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00811">811</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga56dd2218996bebbf2a38180ae6f9fcf7"/><section>
    <title>SCB_CFSR_BFARVALID_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BFARVALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BFARVALID_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BFARVALID_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb">SCB_CFSR_BFARVALID_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): BFARVALID Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00582">582</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga56dd2218996bebbf2a38180ae6f9fcf7"/><section>
    <title>SCB_CFSR_BFARVALID_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BFARVALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BFARVALID_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BFARVALID_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb">SCB_CFSR_BFARVALID_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): BFARVALID Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00785">785</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb"/><section>
    <title>SCB_CFSR_BFARVALID_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BFARVALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BFARVALID_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BFARVALID_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 7U)</computeroutput></para>
<para>SCB CFSR (BFSR): BFARVALID Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00791">791</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb"/><section>
    <title>SCB_CFSR_BFARVALID_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BFARVALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BFARVALID_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BFARVALID_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 7U)</computeroutput></para>
<para>SCB CFSR (BFSR): BFARVALID Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00771">771</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb"/><section>
    <title>SCB_CFSR_BFARVALID_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BFARVALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BFARVALID_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BFARVALID_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 7U)</computeroutput></para>
<para>SCB CFSR (BFSR): BFARVALID Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00584">584</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb"/><section>
    <title>SCB_CFSR_BFARVALID_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BFARVALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BFARVALID_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BFARVALID_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 7U)</computeroutput></para>
<para>SCB CFSR (BFSR): BFARVALID Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00771">771</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb"/><section>
    <title>SCB_CFSR_BFARVALID_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BFARVALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BFARVALID_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BFARVALID_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 7U)</computeroutput></para>
<para>SCB CFSR (BFSR): BFARVALID Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00771">771</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb"/><section>
    <title>SCB_CFSR_BFARVALID_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BFARVALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BFARVALID_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BFARVALID_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 7U)</computeroutput></para>
<para>SCB CFSR (BFSR): BFARVALID Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00645">645</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb"/><section>
    <title>SCB_CFSR_BFARVALID_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BFARVALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BFARVALID_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BFARVALID_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 7U)</computeroutput></para>
<para>SCB CFSR (BFSR): BFARVALID Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00793">793</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb"/><section>
    <title>SCB_CFSR_BFARVALID_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BFARVALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BFARVALID_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BFARVALID_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 7U)</computeroutput></para>
<para>SCB CFSR (BFSR): BFARVALID Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00699">699</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb"/><section>
    <title>SCB_CFSR_BFARVALID_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BFARVALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BFARVALID_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BFARVALID_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 7U)</computeroutput></para>
<para>SCB CFSR (BFSR): BFARVALID Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00810">810</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb"/><section>
    <title>SCB_CFSR_BFARVALID_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BFARVALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BFARVALID_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BFARVALID_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 7U)</computeroutput></para>
<para>SCB CFSR (BFSR): BFARVALID Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00581">581</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1cdff62f1f5730c14c809fef9009bfbb"/><section>
    <title>SCB_CFSR_BFARVALID_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BFARVALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BFARVALID_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BFARVALID_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 7U)</computeroutput></para>
<para>SCB CFSR (BFSR): BFARVALID Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00784">784</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga26dc1ddfdc37a6b92597a6f7e498c1d6"/><section>
    <title>SCB_CFSR_BUSFAULTSR_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BUSFAULTSR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BUSFAULTSR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BUSFAULTSR_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link>)</computeroutput></para>
<para>SCB CFSR: Bus Fault Status Register Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00766">766</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga26dc1ddfdc37a6b92597a6f7e498c1d6"/><section>
    <title>SCB_CFSR_BUSFAULTSR_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BUSFAULTSR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BUSFAULTSR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BUSFAULTSR_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link>)</computeroutput></para>
<para>SCB CFSR: Bus Fault Status Register Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00746">746</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga26dc1ddfdc37a6b92597a6f7e498c1d6"/><section>
    <title>SCB_CFSR_BUSFAULTSR_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BUSFAULTSR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BUSFAULTSR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BUSFAULTSR_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link>)</computeroutput></para>
<para>SCB CFSR: Bus Fault Status Register Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00562">562</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga26dc1ddfdc37a6b92597a6f7e498c1d6"/><section>
    <title>SCB_CFSR_BUSFAULTSR_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BUSFAULTSR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BUSFAULTSR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BUSFAULTSR_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link>)</computeroutput></para>
<para>SCB CFSR: Bus Fault Status Register Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00746">746</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga26dc1ddfdc37a6b92597a6f7e498c1d6"/><section>
    <title>SCB_CFSR_BUSFAULTSR_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BUSFAULTSR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BUSFAULTSR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BUSFAULTSR_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link>)</computeroutput></para>
<para>SCB CFSR: Bus Fault Status Register Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00746">746</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga26dc1ddfdc37a6b92597a6f7e498c1d6"/><section>
    <title>SCB_CFSR_BUSFAULTSR_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BUSFAULTSR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BUSFAULTSR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BUSFAULTSR_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link>)</computeroutput></para>
<para>SCB CFSR: Bus Fault Status Register Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00620">620</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga26dc1ddfdc37a6b92597a6f7e498c1d6"/><section>
    <title>SCB_CFSR_BUSFAULTSR_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BUSFAULTSR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BUSFAULTSR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BUSFAULTSR_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link>)</computeroutput></para>
<para>SCB CFSR: Bus Fault Status Register Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00768">768</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga26dc1ddfdc37a6b92597a6f7e498c1d6"/><section>
    <title>SCB_CFSR_BUSFAULTSR_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BUSFAULTSR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BUSFAULTSR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BUSFAULTSR_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link>)</computeroutput></para>
<para>SCB CFSR: Bus Fault Status Register Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00674">674</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga26dc1ddfdc37a6b92597a6f7e498c1d6"/><section>
    <title>SCB_CFSR_BUSFAULTSR_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BUSFAULTSR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BUSFAULTSR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BUSFAULTSR_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link>)</computeroutput></para>
<para>SCB CFSR: Bus Fault Status Register Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00785">785</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga26dc1ddfdc37a6b92597a6f7e498c1d6"/><section>
    <title>SCB_CFSR_BUSFAULTSR_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BUSFAULTSR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BUSFAULTSR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BUSFAULTSR_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link>)</computeroutput></para>
<para>SCB CFSR: Bus Fault Status Register Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00559">559</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga26dc1ddfdc37a6b92597a6f7e498c1d6"/><section>
    <title>SCB_CFSR_BUSFAULTSR_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BUSFAULTSR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BUSFAULTSR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BUSFAULTSR_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link>)</computeroutput></para>
<para>SCB CFSR: Bus Fault Status Register Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00759">759</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a"/><section>
    <title>SCB_CFSR_BUSFAULTSR_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BUSFAULTSR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BUSFAULTSR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BUSFAULTSR_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB CFSR: Bus Fault Status Register Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00765">765</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a"/><section>
    <title>SCB_CFSR_BUSFAULTSR_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BUSFAULTSR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BUSFAULTSR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BUSFAULTSR_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB CFSR: Bus Fault Status Register Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00745">745</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a"/><section>
    <title>SCB_CFSR_BUSFAULTSR_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BUSFAULTSR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BUSFAULTSR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BUSFAULTSR_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB CFSR: Bus Fault Status Register Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00561">561</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a"/><section>
    <title>SCB_CFSR_BUSFAULTSR_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BUSFAULTSR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BUSFAULTSR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BUSFAULTSR_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB CFSR: Bus Fault Status Register Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00745">745</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a"/><section>
    <title>SCB_CFSR_BUSFAULTSR_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BUSFAULTSR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BUSFAULTSR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BUSFAULTSR_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB CFSR: Bus Fault Status Register Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00745">745</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a"/><section>
    <title>SCB_CFSR_BUSFAULTSR_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BUSFAULTSR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BUSFAULTSR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BUSFAULTSR_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB CFSR: Bus Fault Status Register Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00619">619</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a"/><section>
    <title>SCB_CFSR_BUSFAULTSR_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BUSFAULTSR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BUSFAULTSR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BUSFAULTSR_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB CFSR: Bus Fault Status Register Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00767">767</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a"/><section>
    <title>SCB_CFSR_BUSFAULTSR_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BUSFAULTSR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BUSFAULTSR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BUSFAULTSR_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB CFSR: Bus Fault Status Register Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00673">673</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a"/><section>
    <title>SCB_CFSR_BUSFAULTSR_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BUSFAULTSR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BUSFAULTSR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BUSFAULTSR_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB CFSR: Bus Fault Status Register Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00784">784</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a"/><section>
    <title>SCB_CFSR_BUSFAULTSR_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BUSFAULTSR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BUSFAULTSR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BUSFAULTSR_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB CFSR: Bus Fault Status Register Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00558">558</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a"/><section>
    <title>SCB_CFSR_BUSFAULTSR_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BUSFAULTSR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BUSFAULTSR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BUSFAULTSR_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB CFSR: Bus Fault Status Register Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00758">758</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd585d5b620c175f80dd99aecbe42bcf"/><section>
    <title>SCB_CFSR_DACCVIOL_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DACCVIOL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DACCVIOL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DACCVIOL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725">SCB_CFSR_DACCVIOL_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): DACCVIOL Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00785">785</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd585d5b620c175f80dd99aecbe42bcf"/><section>
    <title>SCB_CFSR_DACCVIOL_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DACCVIOL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DACCVIOL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DACCVIOL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725">SCB_CFSR_DACCVIOL_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): DACCVIOL Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00765">765</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd585d5b620c175f80dd99aecbe42bcf"/><section>
    <title>SCB_CFSR_DACCVIOL_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DACCVIOL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DACCVIOL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DACCVIOL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725">SCB_CFSR_DACCVIOL_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): DACCVIOL Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00578">578</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd585d5b620c175f80dd99aecbe42bcf"/><section>
    <title>SCB_CFSR_DACCVIOL_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DACCVIOL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DACCVIOL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DACCVIOL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725">SCB_CFSR_DACCVIOL_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): DACCVIOL Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00765">765</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd585d5b620c175f80dd99aecbe42bcf"/><section>
    <title>SCB_CFSR_DACCVIOL_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DACCVIOL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DACCVIOL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DACCVIOL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725">SCB_CFSR_DACCVIOL_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): DACCVIOL Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00765">765</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd585d5b620c175f80dd99aecbe42bcf"/><section>
    <title>SCB_CFSR_DACCVIOL_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DACCVIOL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DACCVIOL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DACCVIOL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725">SCB_CFSR_DACCVIOL_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): DACCVIOL Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00639">639</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd585d5b620c175f80dd99aecbe42bcf"/><section>
    <title>SCB_CFSR_DACCVIOL_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DACCVIOL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DACCVIOL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DACCVIOL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725">SCB_CFSR_DACCVIOL_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): DACCVIOL Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00787">787</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd585d5b620c175f80dd99aecbe42bcf"/><section>
    <title>SCB_CFSR_DACCVIOL_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DACCVIOL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DACCVIOL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DACCVIOL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725">SCB_CFSR_DACCVIOL_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): DACCVIOL Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00693">693</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd585d5b620c175f80dd99aecbe42bcf"/><section>
    <title>SCB_CFSR_DACCVIOL_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DACCVIOL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DACCVIOL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DACCVIOL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725">SCB_CFSR_DACCVIOL_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): DACCVIOL Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00804">804</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd585d5b620c175f80dd99aecbe42bcf"/><section>
    <title>SCB_CFSR_DACCVIOL_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DACCVIOL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DACCVIOL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DACCVIOL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725">SCB_CFSR_DACCVIOL_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): DACCVIOL Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00575">575</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd585d5b620c175f80dd99aecbe42bcf"/><section>
    <title>SCB_CFSR_DACCVIOL_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DACCVIOL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DACCVIOL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DACCVIOL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725">SCB_CFSR_DACCVIOL_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): DACCVIOL Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00778">778</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725"/><section>
    <title>SCB_CFSR_DACCVIOL_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DACCVIOL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DACCVIOL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DACCVIOL_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 1U)</computeroutput></para>
<para>SCB CFSR (MMFSR): DACCVIOL Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00784">784</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725"/><section>
    <title>SCB_CFSR_DACCVIOL_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DACCVIOL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DACCVIOL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DACCVIOL_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 1U)</computeroutput></para>
<para>SCB CFSR (MMFSR): DACCVIOL Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00764">764</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725"/><section>
    <title>SCB_CFSR_DACCVIOL_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DACCVIOL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DACCVIOL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DACCVIOL_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 1U)</computeroutput></para>
<para>SCB CFSR (MMFSR): DACCVIOL Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00577">577</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725"/><section>
    <title>SCB_CFSR_DACCVIOL_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DACCVIOL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DACCVIOL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DACCVIOL_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 1U)</computeroutput></para>
<para>SCB CFSR (MMFSR): DACCVIOL Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00764">764</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725"/><section>
    <title>SCB_CFSR_DACCVIOL_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DACCVIOL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DACCVIOL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DACCVIOL_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 1U)</computeroutput></para>
<para>SCB CFSR (MMFSR): DACCVIOL Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00764">764</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725"/><section>
    <title>SCB_CFSR_DACCVIOL_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DACCVIOL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DACCVIOL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DACCVIOL_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 1U)</computeroutput></para>
<para>SCB CFSR (MMFSR): DACCVIOL Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00638">638</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725"/><section>
    <title>SCB_CFSR_DACCVIOL_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DACCVIOL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DACCVIOL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DACCVIOL_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 1U)</computeroutput></para>
<para>SCB CFSR (MMFSR): DACCVIOL Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00786">786</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725"/><section>
    <title>SCB_CFSR_DACCVIOL_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DACCVIOL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DACCVIOL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DACCVIOL_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 1U)</computeroutput></para>
<para>SCB CFSR (MMFSR): DACCVIOL Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00692">692</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725"/><section>
    <title>SCB_CFSR_DACCVIOL_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DACCVIOL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DACCVIOL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DACCVIOL_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 1U)</computeroutput></para>
<para>SCB CFSR (MMFSR): DACCVIOL Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00803">803</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725"/><section>
    <title>SCB_CFSR_DACCVIOL_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DACCVIOL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DACCVIOL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DACCVIOL_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 1U)</computeroutput></para>
<para>SCB CFSR (MMFSR): DACCVIOL Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00574">574</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa9c22daf6e72e64259673b55ae095725"/><section>
    <title>SCB_CFSR_DACCVIOL_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DACCVIOL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DACCVIOL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DACCVIOL_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 1U)</computeroutput></para>
<para>SCB CFSR (MMFSR): DACCVIOL Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00777">777</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9d91a0850b4962ad1335b2eadac6777e"/><section>
    <title>SCB_CFSR_DIVBYZERO_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DIVBYZERO_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DIVBYZERO_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DIVBYZERO_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc">SCB_CFSR_DIVBYZERO_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): DIVBYZERO Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00814">814</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9d91a0850b4962ad1335b2eadac6777e"/><section>
    <title>SCB_CFSR_DIVBYZERO_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DIVBYZERO_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DIVBYZERO_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DIVBYZERO_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc">SCB_CFSR_DIVBYZERO_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): DIVBYZERO Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00794">794</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9d91a0850b4962ad1335b2eadac6777e"/><section>
    <title>SCB_CFSR_DIVBYZERO_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DIVBYZERO_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DIVBYZERO_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DIVBYZERO_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc">SCB_CFSR_DIVBYZERO_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): DIVBYZERO Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00604">604</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9d91a0850b4962ad1335b2eadac6777e"/><section>
    <title>SCB_CFSR_DIVBYZERO_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DIVBYZERO_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DIVBYZERO_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DIVBYZERO_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc">SCB_CFSR_DIVBYZERO_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): DIVBYZERO Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00794">794</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9d91a0850b4962ad1335b2eadac6777e"/><section>
    <title>SCB_CFSR_DIVBYZERO_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DIVBYZERO_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DIVBYZERO_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DIVBYZERO_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc">SCB_CFSR_DIVBYZERO_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): DIVBYZERO Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00794">794</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9d91a0850b4962ad1335b2eadac6777e"/><section>
    <title>SCB_CFSR_DIVBYZERO_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DIVBYZERO_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DIVBYZERO_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DIVBYZERO_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc">SCB_CFSR_DIVBYZERO_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): DIVBYZERO Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00668">668</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9d91a0850b4962ad1335b2eadac6777e"/><section>
    <title>SCB_CFSR_DIVBYZERO_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DIVBYZERO_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DIVBYZERO_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DIVBYZERO_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc">SCB_CFSR_DIVBYZERO_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): DIVBYZERO Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00816">816</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9d91a0850b4962ad1335b2eadac6777e"/><section>
    <title>SCB_CFSR_DIVBYZERO_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DIVBYZERO_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DIVBYZERO_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DIVBYZERO_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc">SCB_CFSR_DIVBYZERO_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): DIVBYZERO Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00722">722</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9d91a0850b4962ad1335b2eadac6777e"/><section>
    <title>SCB_CFSR_DIVBYZERO_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DIVBYZERO_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DIVBYZERO_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DIVBYZERO_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc">SCB_CFSR_DIVBYZERO_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): DIVBYZERO Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00833">833</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9d91a0850b4962ad1335b2eadac6777e"/><section>
    <title>SCB_CFSR_DIVBYZERO_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DIVBYZERO_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DIVBYZERO_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DIVBYZERO_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc">SCB_CFSR_DIVBYZERO_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): DIVBYZERO Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00601">601</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9d91a0850b4962ad1335b2eadac6777e"/><section>
    <title>SCB_CFSR_DIVBYZERO_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DIVBYZERO_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DIVBYZERO_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DIVBYZERO_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc">SCB_CFSR_DIVBYZERO_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): DIVBYZERO Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00807">807</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc"/><section>
    <title>SCB_CFSR_DIVBYZERO_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DIVBYZERO_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DIVBYZERO_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DIVBYZERO_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 9U)</computeroutput></para>
<para>SCB CFSR (UFSR): DIVBYZERO Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00813">813</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc"/><section>
    <title>SCB_CFSR_DIVBYZERO_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DIVBYZERO_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DIVBYZERO_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DIVBYZERO_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 9U)</computeroutput></para>
<para>SCB CFSR (UFSR): DIVBYZERO Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00793">793</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc"/><section>
    <title>SCB_CFSR_DIVBYZERO_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DIVBYZERO_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DIVBYZERO_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DIVBYZERO_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 9U)</computeroutput></para>
<para>SCB CFSR (UFSR): DIVBYZERO Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00603">603</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc"/><section>
    <title>SCB_CFSR_DIVBYZERO_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DIVBYZERO_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DIVBYZERO_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DIVBYZERO_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 9U)</computeroutput></para>
<para>SCB CFSR (UFSR): DIVBYZERO Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00793">793</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc"/><section>
    <title>SCB_CFSR_DIVBYZERO_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DIVBYZERO_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DIVBYZERO_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DIVBYZERO_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 9U)</computeroutput></para>
<para>SCB CFSR (UFSR): DIVBYZERO Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00793">793</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc"/><section>
    <title>SCB_CFSR_DIVBYZERO_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DIVBYZERO_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DIVBYZERO_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DIVBYZERO_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 9U)</computeroutput></para>
<para>SCB CFSR (UFSR): DIVBYZERO Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00667">667</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc"/><section>
    <title>SCB_CFSR_DIVBYZERO_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DIVBYZERO_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DIVBYZERO_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DIVBYZERO_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 9U)</computeroutput></para>
<para>SCB CFSR (UFSR): DIVBYZERO Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00815">815</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc"/><section>
    <title>SCB_CFSR_DIVBYZERO_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DIVBYZERO_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DIVBYZERO_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DIVBYZERO_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 9U)</computeroutput></para>
<para>SCB CFSR (UFSR): DIVBYZERO Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00721">721</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc"/><section>
    <title>SCB_CFSR_DIVBYZERO_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DIVBYZERO_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DIVBYZERO_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DIVBYZERO_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 9U)</computeroutput></para>
<para>SCB CFSR (UFSR): DIVBYZERO Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00832">832</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc"/><section>
    <title>SCB_CFSR_DIVBYZERO_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DIVBYZERO_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DIVBYZERO_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DIVBYZERO_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 9U)</computeroutput></para>
<para>SCB CFSR (UFSR): DIVBYZERO Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00600">600</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa8fc61d57be3e94db000367f521aa1fc"/><section>
    <title>SCB_CFSR_DIVBYZERO_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_DIVBYZERO_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_DIVBYZERO_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_DIVBYZERO_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 9U)</computeroutput></para>
<para>SCB CFSR (UFSR): DIVBYZERO Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00806">806</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac0a8e6525cd6c610f05d99640b40e6b7"/><section>
    <title>SCB_CFSR_IACCVIOL_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IACCVIOL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IACCVIOL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IACCVIOL_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5">SCB_CFSR_IACCVIOL_Pos</link>*/)</computeroutput></para>
<para>SCB CFSR (MMFSR): IACCVIOL Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00788">788</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac0a8e6525cd6c610f05d99640b40e6b7"/><section>
    <title>SCB_CFSR_IACCVIOL_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IACCVIOL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IACCVIOL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IACCVIOL_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5">SCB_CFSR_IACCVIOL_Pos</link>*/)</computeroutput></para>
<para>SCB CFSR (MMFSR): IACCVIOL Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00768">768</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac0a8e6525cd6c610f05d99640b40e6b7"/><section>
    <title>SCB_CFSR_IACCVIOL_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IACCVIOL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IACCVIOL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IACCVIOL_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5">SCB_CFSR_IACCVIOL_Pos</link>*/)</computeroutput></para>
<para>SCB CFSR (MMFSR): IACCVIOL Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00581">581</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac0a8e6525cd6c610f05d99640b40e6b7"/><section>
    <title>SCB_CFSR_IACCVIOL_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IACCVIOL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IACCVIOL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IACCVIOL_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5">SCB_CFSR_IACCVIOL_Pos</link>*/)</computeroutput></para>
<para>SCB CFSR (MMFSR): IACCVIOL Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00768">768</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac0a8e6525cd6c610f05d99640b40e6b7"/><section>
    <title>SCB_CFSR_IACCVIOL_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IACCVIOL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IACCVIOL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IACCVIOL_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5">SCB_CFSR_IACCVIOL_Pos</link>*/)</computeroutput></para>
<para>SCB CFSR (MMFSR): IACCVIOL Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00768">768</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac0a8e6525cd6c610f05d99640b40e6b7"/><section>
    <title>SCB_CFSR_IACCVIOL_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IACCVIOL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IACCVIOL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IACCVIOL_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5">SCB_CFSR_IACCVIOL_Pos</link>*/)</computeroutput></para>
<para>SCB CFSR (MMFSR): IACCVIOL Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00642">642</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac0a8e6525cd6c610f05d99640b40e6b7"/><section>
    <title>SCB_CFSR_IACCVIOL_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IACCVIOL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IACCVIOL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IACCVIOL_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5">SCB_CFSR_IACCVIOL_Pos</link>*/)</computeroutput></para>
<para>SCB CFSR (MMFSR): IACCVIOL Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00790">790</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac0a8e6525cd6c610f05d99640b40e6b7"/><section>
    <title>SCB_CFSR_IACCVIOL_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IACCVIOL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IACCVIOL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IACCVIOL_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5">SCB_CFSR_IACCVIOL_Pos</link>*/)</computeroutput></para>
<para>SCB CFSR (MMFSR): IACCVIOL Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00696">696</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac0a8e6525cd6c610f05d99640b40e6b7"/><section>
    <title>SCB_CFSR_IACCVIOL_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IACCVIOL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IACCVIOL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IACCVIOL_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5">SCB_CFSR_IACCVIOL_Pos</link>*/)</computeroutput></para>
<para>SCB CFSR (MMFSR): IACCVIOL Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00807">807</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac0a8e6525cd6c610f05d99640b40e6b7"/><section>
    <title>SCB_CFSR_IACCVIOL_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IACCVIOL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IACCVIOL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IACCVIOL_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5">SCB_CFSR_IACCVIOL_Pos</link>*/)</computeroutput></para>
<para>SCB CFSR (MMFSR): IACCVIOL Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00578">578</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac0a8e6525cd6c610f05d99640b40e6b7"/><section>
    <title>SCB_CFSR_IACCVIOL_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IACCVIOL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IACCVIOL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IACCVIOL_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5">SCB_CFSR_IACCVIOL_Pos</link>*/)</computeroutput></para>
<para>SCB CFSR (MMFSR): IACCVIOL Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00781">781</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5"/><section>
    <title>SCB_CFSR_IACCVIOL_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IACCVIOL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IACCVIOL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IACCVIOL_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 0U)</computeroutput></para>
<para>SCB CFSR (MMFSR): IACCVIOL Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00787">787</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5"/><section>
    <title>SCB_CFSR_IACCVIOL_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IACCVIOL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IACCVIOL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IACCVIOL_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 0U)</computeroutput></para>
<para>SCB CFSR (MMFSR): IACCVIOL Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00767">767</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5"/><section>
    <title>SCB_CFSR_IACCVIOL_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IACCVIOL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IACCVIOL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IACCVIOL_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 0U)</computeroutput></para>
<para>SCB CFSR (MMFSR): IACCVIOL Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00580">580</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5"/><section>
    <title>SCB_CFSR_IACCVIOL_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IACCVIOL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IACCVIOL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IACCVIOL_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 0U)</computeroutput></para>
<para>SCB CFSR (MMFSR): IACCVIOL Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00767">767</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5"/><section>
    <title>SCB_CFSR_IACCVIOL_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IACCVIOL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IACCVIOL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IACCVIOL_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 0U)</computeroutput></para>
<para>SCB CFSR (MMFSR): IACCVIOL Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00767">767</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5"/><section>
    <title>SCB_CFSR_IACCVIOL_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IACCVIOL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IACCVIOL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IACCVIOL_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 0U)</computeroutput></para>
<para>SCB CFSR (MMFSR): IACCVIOL Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00641">641</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5"/><section>
    <title>SCB_CFSR_IACCVIOL_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IACCVIOL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IACCVIOL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IACCVIOL_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 0U)</computeroutput></para>
<para>SCB CFSR (MMFSR): IACCVIOL Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00789">789</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5"/><section>
    <title>SCB_CFSR_IACCVIOL_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IACCVIOL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IACCVIOL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IACCVIOL_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 0U)</computeroutput></para>
<para>SCB CFSR (MMFSR): IACCVIOL Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00695">695</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5"/><section>
    <title>SCB_CFSR_IACCVIOL_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IACCVIOL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IACCVIOL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IACCVIOL_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 0U)</computeroutput></para>
<para>SCB CFSR (MMFSR): IACCVIOL Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00806">806</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5"/><section>
    <title>SCB_CFSR_IACCVIOL_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IACCVIOL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IACCVIOL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IACCVIOL_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 0U)</computeroutput></para>
<para>SCB CFSR (MMFSR): IACCVIOL Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00577">577</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga964f0465dfaca775e31db26e50f395d5"/><section>
    <title>SCB_CFSR_IACCVIOL_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IACCVIOL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IACCVIOL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IACCVIOL_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 0U)</computeroutput></para>
<para>SCB CFSR (MMFSR): IACCVIOL Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00780">780</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2a0907c95aabc4b9d77c3e28d14a717f"/><section>
    <title>SCB_CFSR_IBUSERR_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IBUSERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IBUSERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IBUSERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4">SCB_CFSR_IBUSERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): IBUSERR Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00810">810</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2a0907c95aabc4b9d77c3e28d14a717f"/><section>
    <title>SCB_CFSR_IBUSERR_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IBUSERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IBUSERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IBUSERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4">SCB_CFSR_IBUSERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): IBUSERR Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00790">790</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2a0907c95aabc4b9d77c3e28d14a717f"/><section>
    <title>SCB_CFSR_IBUSERR_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IBUSERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IBUSERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IBUSERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4">SCB_CFSR_IBUSERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): IBUSERR Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00600">600</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2a0907c95aabc4b9d77c3e28d14a717f"/><section>
    <title>SCB_CFSR_IBUSERR_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IBUSERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IBUSERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IBUSERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4">SCB_CFSR_IBUSERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): IBUSERR Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00790">790</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2a0907c95aabc4b9d77c3e28d14a717f"/><section>
    <title>SCB_CFSR_IBUSERR_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IBUSERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IBUSERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IBUSERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4">SCB_CFSR_IBUSERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): IBUSERR Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00790">790</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2a0907c95aabc4b9d77c3e28d14a717f"/><section>
    <title>SCB_CFSR_IBUSERR_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IBUSERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IBUSERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IBUSERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4">SCB_CFSR_IBUSERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): IBUSERR Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00664">664</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2a0907c95aabc4b9d77c3e28d14a717f"/><section>
    <title>SCB_CFSR_IBUSERR_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IBUSERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IBUSERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IBUSERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4">SCB_CFSR_IBUSERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): IBUSERR Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00812">812</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2a0907c95aabc4b9d77c3e28d14a717f"/><section>
    <title>SCB_CFSR_IBUSERR_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IBUSERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IBUSERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IBUSERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4">SCB_CFSR_IBUSERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): IBUSERR Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00718">718</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2a0907c95aabc4b9d77c3e28d14a717f"/><section>
    <title>SCB_CFSR_IBUSERR_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IBUSERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IBUSERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IBUSERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4">SCB_CFSR_IBUSERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): IBUSERR Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00829">829</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2a0907c95aabc4b9d77c3e28d14a717f"/><section>
    <title>SCB_CFSR_IBUSERR_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IBUSERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IBUSERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IBUSERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4">SCB_CFSR_IBUSERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): IBUSERR Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00597">597</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2a0907c95aabc4b9d77c3e28d14a717f"/><section>
    <title>SCB_CFSR_IBUSERR_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IBUSERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IBUSERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IBUSERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4">SCB_CFSR_IBUSERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): IBUSERR Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00803">803</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4"/><section>
    <title>SCB_CFSR_IBUSERR_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IBUSERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IBUSERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IBUSERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 0U)</computeroutput></para>
<para>SCB CFSR (BFSR): IBUSERR Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00809">809</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4"/><section>
    <title>SCB_CFSR_IBUSERR_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IBUSERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IBUSERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IBUSERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 0U)</computeroutput></para>
<para>SCB CFSR (BFSR): IBUSERR Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00789">789</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4"/><section>
    <title>SCB_CFSR_IBUSERR_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IBUSERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IBUSERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IBUSERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 0U)</computeroutput></para>
<para>SCB CFSR (BFSR): IBUSERR Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00599">599</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4"/><section>
    <title>SCB_CFSR_IBUSERR_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IBUSERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IBUSERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IBUSERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 0U)</computeroutput></para>
<para>SCB CFSR (BFSR): IBUSERR Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00789">789</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4"/><section>
    <title>SCB_CFSR_IBUSERR_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IBUSERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IBUSERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IBUSERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 0U)</computeroutput></para>
<para>SCB CFSR (BFSR): IBUSERR Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00789">789</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4"/><section>
    <title>SCB_CFSR_IBUSERR_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IBUSERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IBUSERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IBUSERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 0U)</computeroutput></para>
<para>SCB CFSR (BFSR): IBUSERR Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00663">663</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4"/><section>
    <title>SCB_CFSR_IBUSERR_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IBUSERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IBUSERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IBUSERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 0U)</computeroutput></para>
<para>SCB CFSR (BFSR): IBUSERR Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00811">811</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4"/><section>
    <title>SCB_CFSR_IBUSERR_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IBUSERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IBUSERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IBUSERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 0U)</computeroutput></para>
<para>SCB CFSR (BFSR): IBUSERR Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00717">717</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4"/><section>
    <title>SCB_CFSR_IBUSERR_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IBUSERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IBUSERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IBUSERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 0U)</computeroutput></para>
<para>SCB CFSR (BFSR): IBUSERR Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00828">828</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4"/><section>
    <title>SCB_CFSR_IBUSERR_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IBUSERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IBUSERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IBUSERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 0U)</computeroutput></para>
<para>SCB CFSR (BFSR): IBUSERR Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00596">596</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad01f4e7c1daa67e2ca8eb4411fd80df4"/><section>
    <title>SCB_CFSR_IBUSERR_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IBUSERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IBUSERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IBUSERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 0U)</computeroutput></para>
<para>SCB CFSR (BFSR): IBUSERR Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00802">802</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6e6b3b643e1c2e14c96f10b42d59fc64"/><section>
    <title>SCB_CFSR_IMPRECISERR_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IMPRECISERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IMPRECISERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IMPRECISERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5">SCB_CFSR_IMPRECISERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): IMPRECISERR Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00804">804</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6e6b3b643e1c2e14c96f10b42d59fc64"/><section>
    <title>SCB_CFSR_IMPRECISERR_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IMPRECISERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IMPRECISERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IMPRECISERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5">SCB_CFSR_IMPRECISERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): IMPRECISERR Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00784">784</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6e6b3b643e1c2e14c96f10b42d59fc64"/><section>
    <title>SCB_CFSR_IMPRECISERR_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IMPRECISERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IMPRECISERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IMPRECISERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5">SCB_CFSR_IMPRECISERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): IMPRECISERR Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00594">594</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6e6b3b643e1c2e14c96f10b42d59fc64"/><section>
    <title>SCB_CFSR_IMPRECISERR_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IMPRECISERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IMPRECISERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IMPRECISERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5">SCB_CFSR_IMPRECISERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): IMPRECISERR Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00784">784</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6e6b3b643e1c2e14c96f10b42d59fc64"/><section>
    <title>SCB_CFSR_IMPRECISERR_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IMPRECISERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IMPRECISERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IMPRECISERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5">SCB_CFSR_IMPRECISERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): IMPRECISERR Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00784">784</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6e6b3b643e1c2e14c96f10b42d59fc64"/><section>
    <title>SCB_CFSR_IMPRECISERR_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IMPRECISERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IMPRECISERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IMPRECISERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5">SCB_CFSR_IMPRECISERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): IMPRECISERR Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00658">658</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6e6b3b643e1c2e14c96f10b42d59fc64"/><section>
    <title>SCB_CFSR_IMPRECISERR_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IMPRECISERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IMPRECISERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IMPRECISERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5">SCB_CFSR_IMPRECISERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): IMPRECISERR Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00806">806</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6e6b3b643e1c2e14c96f10b42d59fc64"/><section>
    <title>SCB_CFSR_IMPRECISERR_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IMPRECISERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IMPRECISERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IMPRECISERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5">SCB_CFSR_IMPRECISERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): IMPRECISERR Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00712">712</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6e6b3b643e1c2e14c96f10b42d59fc64"/><section>
    <title>SCB_CFSR_IMPRECISERR_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IMPRECISERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IMPRECISERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IMPRECISERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5">SCB_CFSR_IMPRECISERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): IMPRECISERR Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00823">823</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6e6b3b643e1c2e14c96f10b42d59fc64"/><section>
    <title>SCB_CFSR_IMPRECISERR_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IMPRECISERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IMPRECISERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IMPRECISERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5">SCB_CFSR_IMPRECISERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): IMPRECISERR Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00591">591</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6e6b3b643e1c2e14c96f10b42d59fc64"/><section>
    <title>SCB_CFSR_IMPRECISERR_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IMPRECISERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IMPRECISERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IMPRECISERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5">SCB_CFSR_IMPRECISERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): IMPRECISERR Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00797">797</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5"/><section>
    <title>SCB_CFSR_IMPRECISERR_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IMPRECISERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IMPRECISERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IMPRECISERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 2U)</computeroutput></para>
<para>SCB CFSR (BFSR): IMPRECISERR Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00803">803</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5"/><section>
    <title>SCB_CFSR_IMPRECISERR_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IMPRECISERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IMPRECISERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IMPRECISERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 2U)</computeroutput></para>
<para>SCB CFSR (BFSR): IMPRECISERR Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00783">783</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5"/><section>
    <title>SCB_CFSR_IMPRECISERR_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IMPRECISERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IMPRECISERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IMPRECISERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 2U)</computeroutput></para>
<para>SCB CFSR (BFSR): IMPRECISERR Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00593">593</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5"/><section>
    <title>SCB_CFSR_IMPRECISERR_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IMPRECISERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IMPRECISERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IMPRECISERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 2U)</computeroutput></para>
<para>SCB CFSR (BFSR): IMPRECISERR Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00783">783</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5"/><section>
    <title>SCB_CFSR_IMPRECISERR_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IMPRECISERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IMPRECISERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IMPRECISERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 2U)</computeroutput></para>
<para>SCB CFSR (BFSR): IMPRECISERR Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00783">783</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5"/><section>
    <title>SCB_CFSR_IMPRECISERR_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IMPRECISERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IMPRECISERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IMPRECISERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 2U)</computeroutput></para>
<para>SCB CFSR (BFSR): IMPRECISERR Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00657">657</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5"/><section>
    <title>SCB_CFSR_IMPRECISERR_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IMPRECISERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IMPRECISERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IMPRECISERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 2U)</computeroutput></para>
<para>SCB CFSR (BFSR): IMPRECISERR Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00805">805</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5"/><section>
    <title>SCB_CFSR_IMPRECISERR_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IMPRECISERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IMPRECISERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IMPRECISERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 2U)</computeroutput></para>
<para>SCB CFSR (BFSR): IMPRECISERR Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00711">711</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5"/><section>
    <title>SCB_CFSR_IMPRECISERR_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IMPRECISERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IMPRECISERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IMPRECISERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 2U)</computeroutput></para>
<para>SCB CFSR (BFSR): IMPRECISERR Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00822">822</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5"/><section>
    <title>SCB_CFSR_IMPRECISERR_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IMPRECISERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IMPRECISERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IMPRECISERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 2U)</computeroutput></para>
<para>SCB CFSR (BFSR): IMPRECISERR Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00590">590</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec426f59eb8d75acd48b32953ac154f5"/><section>
    <title>SCB_CFSR_IMPRECISERR_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_IMPRECISERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_IMPRECISERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_IMPRECISERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 2U)</computeroutput></para>
<para>SCB CFSR (BFSR): IMPRECISERR Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00796">796</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafd7f0192bfedbde5d313fe7e637f55f1"/><section>
    <title>SCB_CFSR_INVPC_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVPC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVPC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVPC_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2">SCB_CFSR_INVPC_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): INVPC Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00826">826</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafd7f0192bfedbde5d313fe7e637f55f1"/><section>
    <title>SCB_CFSR_INVPC_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVPC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVPC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVPC_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2">SCB_CFSR_INVPC_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): INVPC Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00806">806</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafd7f0192bfedbde5d313fe7e637f55f1"/><section>
    <title>SCB_CFSR_INVPC_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVPC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVPC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVPC_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2">SCB_CFSR_INVPC_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): INVPC Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00613">613</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafd7f0192bfedbde5d313fe7e637f55f1"/><section>
    <title>SCB_CFSR_INVPC_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVPC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVPC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVPC_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2">SCB_CFSR_INVPC_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): INVPC Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00806">806</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafd7f0192bfedbde5d313fe7e637f55f1"/><section>
    <title>SCB_CFSR_INVPC_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVPC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVPC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVPC_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2">SCB_CFSR_INVPC_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): INVPC Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00806">806</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafd7f0192bfedbde5d313fe7e637f55f1"/><section>
    <title>SCB_CFSR_INVPC_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVPC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVPC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVPC_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2">SCB_CFSR_INVPC_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): INVPC Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00677">677</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafd7f0192bfedbde5d313fe7e637f55f1"/><section>
    <title>SCB_CFSR_INVPC_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVPC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVPC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVPC_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2">SCB_CFSR_INVPC_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): INVPC Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00828">828</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafd7f0192bfedbde5d313fe7e637f55f1"/><section>
    <title>SCB_CFSR_INVPC_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVPC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVPC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVPC_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2">SCB_CFSR_INVPC_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): INVPC Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00731">731</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafd7f0192bfedbde5d313fe7e637f55f1"/><section>
    <title>SCB_CFSR_INVPC_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVPC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVPC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVPC_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2">SCB_CFSR_INVPC_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): INVPC Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00845">845</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafd7f0192bfedbde5d313fe7e637f55f1"/><section>
    <title>SCB_CFSR_INVPC_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVPC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVPC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVPC_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2">SCB_CFSR_INVPC_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): INVPC Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00610">610</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafd7f0192bfedbde5d313fe7e637f55f1"/><section>
    <title>SCB_CFSR_INVPC_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVPC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVPC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVPC_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2">SCB_CFSR_INVPC_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): INVPC Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00819">819</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2"/><section>
    <title>SCB_CFSR_INVPC_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVPC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVPC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVPC_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 2U)</computeroutput></para>
<para>SCB CFSR (UFSR): INVPC Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00825">825</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2"/><section>
    <title>SCB_CFSR_INVPC_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVPC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVPC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVPC_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 2U)</computeroutput></para>
<para>SCB CFSR (UFSR): INVPC Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00805">805</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2"/><section>
    <title>SCB_CFSR_INVPC_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVPC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVPC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVPC_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 2U)</computeroutput></para>
<para>SCB CFSR (UFSR): INVPC Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00612">612</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2"/><section>
    <title>SCB_CFSR_INVPC_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVPC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVPC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVPC_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 2U)</computeroutput></para>
<para>SCB CFSR (UFSR): INVPC Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00805">805</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2"/><section>
    <title>SCB_CFSR_INVPC_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVPC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVPC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVPC_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 2U)</computeroutput></para>
<para>SCB CFSR (UFSR): INVPC Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00805">805</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2"/><section>
    <title>SCB_CFSR_INVPC_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVPC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVPC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVPC_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 2U)</computeroutput></para>
<para>SCB CFSR (UFSR): INVPC Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00676">676</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2"/><section>
    <title>SCB_CFSR_INVPC_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVPC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVPC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVPC_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 2U)</computeroutput></para>
<para>SCB CFSR (UFSR): INVPC Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00827">827</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2"/><section>
    <title>SCB_CFSR_INVPC_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVPC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVPC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVPC_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 2U)</computeroutput></para>
<para>SCB CFSR (UFSR): INVPC Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00730">730</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2"/><section>
    <title>SCB_CFSR_INVPC_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVPC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVPC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVPC_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 2U)</computeroutput></para>
<para>SCB CFSR (UFSR): INVPC Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00844">844</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2"/><section>
    <title>SCB_CFSR_INVPC_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVPC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVPC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVPC_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 2U)</computeroutput></para>
<para>SCB CFSR (UFSR): INVPC Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00609">609</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga526d3cebe0e96962941e5e3a729307c2"/><section>
    <title>SCB_CFSR_INVPC_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVPC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVPC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVPC_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 2U)</computeroutput></para>
<para>SCB CFSR (UFSR): INVPC Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00818">818</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8088a459ac3900a43a54f5cd4252484d"/><section>
    <title>SCB_CFSR_INVSTATE_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVSTATE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVSTATE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVSTATE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a">SCB_CFSR_INVSTATE_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): INVSTATE Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00829">829</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8088a459ac3900a43a54f5cd4252484d"/><section>
    <title>SCB_CFSR_INVSTATE_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVSTATE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVSTATE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVSTATE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a">SCB_CFSR_INVSTATE_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): INVSTATE Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00809">809</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8088a459ac3900a43a54f5cd4252484d"/><section>
    <title>SCB_CFSR_INVSTATE_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVSTATE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVSTATE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVSTATE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a">SCB_CFSR_INVSTATE_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): INVSTATE Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00616">616</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8088a459ac3900a43a54f5cd4252484d"/><section>
    <title>SCB_CFSR_INVSTATE_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVSTATE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVSTATE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVSTATE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a">SCB_CFSR_INVSTATE_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): INVSTATE Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00809">809</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8088a459ac3900a43a54f5cd4252484d"/><section>
    <title>SCB_CFSR_INVSTATE_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVSTATE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVSTATE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVSTATE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a">SCB_CFSR_INVSTATE_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): INVSTATE Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00809">809</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8088a459ac3900a43a54f5cd4252484d"/><section>
    <title>SCB_CFSR_INVSTATE_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVSTATE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVSTATE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVSTATE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a">SCB_CFSR_INVSTATE_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): INVSTATE Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00680">680</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8088a459ac3900a43a54f5cd4252484d"/><section>
    <title>SCB_CFSR_INVSTATE_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVSTATE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVSTATE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVSTATE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a">SCB_CFSR_INVSTATE_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): INVSTATE Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00831">831</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8088a459ac3900a43a54f5cd4252484d"/><section>
    <title>SCB_CFSR_INVSTATE_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVSTATE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVSTATE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVSTATE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a">SCB_CFSR_INVSTATE_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): INVSTATE Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00734">734</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8088a459ac3900a43a54f5cd4252484d"/><section>
    <title>SCB_CFSR_INVSTATE_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVSTATE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVSTATE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVSTATE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a">SCB_CFSR_INVSTATE_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): INVSTATE Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00848">848</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8088a459ac3900a43a54f5cd4252484d"/><section>
    <title>SCB_CFSR_INVSTATE_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVSTATE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVSTATE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVSTATE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a">SCB_CFSR_INVSTATE_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): INVSTATE Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00613">613</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8088a459ac3900a43a54f5cd4252484d"/><section>
    <title>SCB_CFSR_INVSTATE_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVSTATE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVSTATE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVSTATE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a">SCB_CFSR_INVSTATE_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): INVSTATE Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00822">822</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a"/><section>
    <title>SCB_CFSR_INVSTATE_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVSTATE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVSTATE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVSTATE_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 1U)</computeroutput></para>
<para>SCB CFSR (UFSR): INVSTATE Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00828">828</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a"/><section>
    <title>SCB_CFSR_INVSTATE_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVSTATE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVSTATE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVSTATE_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 1U)</computeroutput></para>
<para>SCB CFSR (UFSR): INVSTATE Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00808">808</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a"/><section>
    <title>SCB_CFSR_INVSTATE_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVSTATE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVSTATE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVSTATE_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 1U)</computeroutput></para>
<para>SCB CFSR (UFSR): INVSTATE Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00615">615</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a"/><section>
    <title>SCB_CFSR_INVSTATE_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVSTATE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVSTATE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVSTATE_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 1U)</computeroutput></para>
<para>SCB CFSR (UFSR): INVSTATE Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00808">808</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a"/><section>
    <title>SCB_CFSR_INVSTATE_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVSTATE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVSTATE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVSTATE_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 1U)</computeroutput></para>
<para>SCB CFSR (UFSR): INVSTATE Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00808">808</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a"/><section>
    <title>SCB_CFSR_INVSTATE_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVSTATE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVSTATE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVSTATE_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 1U)</computeroutput></para>
<para>SCB CFSR (UFSR): INVSTATE Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00679">679</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a"/><section>
    <title>SCB_CFSR_INVSTATE_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVSTATE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVSTATE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVSTATE_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 1U)</computeroutput></para>
<para>SCB CFSR (UFSR): INVSTATE Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00830">830</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a"/><section>
    <title>SCB_CFSR_INVSTATE_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVSTATE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVSTATE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVSTATE_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 1U)</computeroutput></para>
<para>SCB CFSR (UFSR): INVSTATE Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00733">733</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a"/><section>
    <title>SCB_CFSR_INVSTATE_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVSTATE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVSTATE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVSTATE_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 1U)</computeroutput></para>
<para>SCB CFSR (UFSR): INVSTATE Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00847">847</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a"/><section>
    <title>SCB_CFSR_INVSTATE_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVSTATE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVSTATE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVSTATE_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 1U)</computeroutput></para>
<para>SCB CFSR (UFSR): INVSTATE Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00612">612</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga85ecc14a387d790129e9a3fb1312407a"/><section>
    <title>SCB_CFSR_INVSTATE_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_INVSTATE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_INVSTATE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_INVSTATE_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 1U)</computeroutput></para>
<para>SCB CFSR (UFSR): INVSTATE Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00821">821</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8af8c68915f63358325fb4ebc5d7acc1"/><section>
    <title>SCB_CFSR_LSPERR_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>SCB_CFSR_LSPERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_LSPERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_LSPERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9b4a695a4f8d14a17be613423ef30e1">SCB_CFSR_LSPERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): LSPERR Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00795">795</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8af8c68915f63358325fb4ebc5d7acc1"/><section>
    <title>SCB_CFSR_LSPERR_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>SCB_CFSR_LSPERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_LSPERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_LSPERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9b4a695a4f8d14a17be613423ef30e1">SCB_CFSR_LSPERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): LSPERR Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00775">775</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8af8c68915f63358325fb4ebc5d7acc1"/><section>
    <title>SCB_CFSR_LSPERR_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>SCB_CFSR_LSPERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_LSPERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_LSPERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9b4a695a4f8d14a17be613423ef30e1">SCB_CFSR_LSPERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): LSPERR Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00775">775</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8af8c68915f63358325fb4ebc5d7acc1"/><section>
    <title>SCB_CFSR_LSPERR_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>SCB_CFSR_LSPERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_LSPERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_LSPERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9b4a695a4f8d14a17be613423ef30e1">SCB_CFSR_LSPERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): LSPERR Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00775">775</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8af8c68915f63358325fb4ebc5d7acc1"/><section>
    <title>SCB_CFSR_LSPERR_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>SCB_CFSR_LSPERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_LSPERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_LSPERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9b4a695a4f8d14a17be613423ef30e1">SCB_CFSR_LSPERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): LSPERR Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00649">649</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8af8c68915f63358325fb4ebc5d7acc1"/><section>
    <title>SCB_CFSR_LSPERR_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>SCB_CFSR_LSPERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_LSPERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_LSPERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9b4a695a4f8d14a17be613423ef30e1">SCB_CFSR_LSPERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): LSPERR Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00797">797</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8af8c68915f63358325fb4ebc5d7acc1"/><section>
    <title>SCB_CFSR_LSPERR_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>SCB_CFSR_LSPERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_LSPERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_LSPERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9b4a695a4f8d14a17be613423ef30e1">SCB_CFSR_LSPERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): LSPERR Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00703">703</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8af8c68915f63358325fb4ebc5d7acc1"/><section>
    <title>SCB_CFSR_LSPERR_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>SCB_CFSR_LSPERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_LSPERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_LSPERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9b4a695a4f8d14a17be613423ef30e1">SCB_CFSR_LSPERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): LSPERR Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00814">814</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8af8c68915f63358325fb4ebc5d7acc1"/><section>
    <title>SCB_CFSR_LSPERR_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>SCB_CFSR_LSPERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_LSPERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_LSPERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9b4a695a4f8d14a17be613423ef30e1">SCB_CFSR_LSPERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): LSPERR Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00788">788</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf9b4a695a4f8d14a17be613423ef30e1"/><section>
    <title>SCB_CFSR_LSPERR_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>SCB_CFSR_LSPERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_LSPERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_LSPERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 5U)</computeroutput></para>
<para>SCB CFSR (BFSR): LSPERR Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00794">794</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf9b4a695a4f8d14a17be613423ef30e1"/><section>
    <title>SCB_CFSR_LSPERR_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>SCB_CFSR_LSPERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_LSPERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_LSPERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 5U)</computeroutput></para>
<para>SCB CFSR (BFSR): LSPERR Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00774">774</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf9b4a695a4f8d14a17be613423ef30e1"/><section>
    <title>SCB_CFSR_LSPERR_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>SCB_CFSR_LSPERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_LSPERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_LSPERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 5U)</computeroutput></para>
<para>SCB CFSR (BFSR): LSPERR Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00774">774</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf9b4a695a4f8d14a17be613423ef30e1"/><section>
    <title>SCB_CFSR_LSPERR_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>SCB_CFSR_LSPERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_LSPERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_LSPERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 5U)</computeroutput></para>
<para>SCB CFSR (BFSR): LSPERR Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00774">774</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf9b4a695a4f8d14a17be613423ef30e1"/><section>
    <title>SCB_CFSR_LSPERR_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>SCB_CFSR_LSPERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_LSPERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_LSPERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 5U)</computeroutput></para>
<para>SCB CFSR (BFSR): LSPERR Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00648">648</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf9b4a695a4f8d14a17be613423ef30e1"/><section>
    <title>SCB_CFSR_LSPERR_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>SCB_CFSR_LSPERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_LSPERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_LSPERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 5U)</computeroutput></para>
<para>SCB CFSR (BFSR): LSPERR Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00796">796</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf9b4a695a4f8d14a17be613423ef30e1"/><section>
    <title>SCB_CFSR_LSPERR_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>SCB_CFSR_LSPERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_LSPERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_LSPERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 5U)</computeroutput></para>
<para>SCB CFSR (BFSR): LSPERR Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00702">702</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf9b4a695a4f8d14a17be613423ef30e1"/><section>
    <title>SCB_CFSR_LSPERR_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>SCB_CFSR_LSPERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_LSPERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_LSPERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 5U)</computeroutput></para>
<para>SCB CFSR (BFSR): LSPERR Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00813">813</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf9b4a695a4f8d14a17be613423ef30e1"/><section>
    <title>SCB_CFSR_LSPERR_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>SCB_CFSR_LSPERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_LSPERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_LSPERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 5U)</computeroutput></para>
<para>SCB CFSR (BFSR): LSPERR Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00787">787</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad46716159a3808c9e7da22067d6bec98"/><section>
    <title>SCB_CFSR_MEMFAULTSR_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MEMFAULTSR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MEMFAULTSR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MEMFAULTSR_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link>*/)</computeroutput></para>
<para>SCB CFSR: Memory Manage Fault Status Register Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00769">769</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad46716159a3808c9e7da22067d6bec98"/><section>
    <title>SCB_CFSR_MEMFAULTSR_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MEMFAULTSR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MEMFAULTSR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MEMFAULTSR_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link>*/)</computeroutput></para>
<para>SCB CFSR: Memory Manage Fault Status Register Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00749">749</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad46716159a3808c9e7da22067d6bec98"/><section>
    <title>SCB_CFSR_MEMFAULTSR_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MEMFAULTSR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MEMFAULTSR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MEMFAULTSR_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link>*/)</computeroutput></para>
<para>SCB CFSR: Memory Manage Fault Status Register Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00565">565</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad46716159a3808c9e7da22067d6bec98"/><section>
    <title>SCB_CFSR_MEMFAULTSR_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MEMFAULTSR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MEMFAULTSR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MEMFAULTSR_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link>*/)</computeroutput></para>
<para>SCB CFSR: Memory Manage Fault Status Register Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00749">749</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad46716159a3808c9e7da22067d6bec98"/><section>
    <title>SCB_CFSR_MEMFAULTSR_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MEMFAULTSR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MEMFAULTSR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MEMFAULTSR_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link>*/)</computeroutput></para>
<para>SCB CFSR: Memory Manage Fault Status Register Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00749">749</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad46716159a3808c9e7da22067d6bec98"/><section>
    <title>SCB_CFSR_MEMFAULTSR_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MEMFAULTSR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MEMFAULTSR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MEMFAULTSR_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link>*/)</computeroutput></para>
<para>SCB CFSR: Memory Manage Fault Status Register Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00623">623</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad46716159a3808c9e7da22067d6bec98"/><section>
    <title>SCB_CFSR_MEMFAULTSR_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MEMFAULTSR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MEMFAULTSR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MEMFAULTSR_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link>*/)</computeroutput></para>
<para>SCB CFSR: Memory Manage Fault Status Register Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00771">771</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad46716159a3808c9e7da22067d6bec98"/><section>
    <title>SCB_CFSR_MEMFAULTSR_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MEMFAULTSR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MEMFAULTSR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MEMFAULTSR_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link>*/)</computeroutput></para>
<para>SCB CFSR: Memory Manage Fault Status Register Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00677">677</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad46716159a3808c9e7da22067d6bec98"/><section>
    <title>SCB_CFSR_MEMFAULTSR_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MEMFAULTSR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MEMFAULTSR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MEMFAULTSR_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link>*/)</computeroutput></para>
<para>SCB CFSR: Memory Manage Fault Status Register Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00788">788</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad46716159a3808c9e7da22067d6bec98"/><section>
    <title>SCB_CFSR_MEMFAULTSR_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MEMFAULTSR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MEMFAULTSR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MEMFAULTSR_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link>*/)</computeroutput></para>
<para>SCB CFSR: Memory Manage Fault Status Register Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00562">562</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad46716159a3808c9e7da22067d6bec98"/><section>
    <title>SCB_CFSR_MEMFAULTSR_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MEMFAULTSR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MEMFAULTSR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MEMFAULTSR_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link>*/)</computeroutput></para>
<para>SCB CFSR: Memory Manage Fault Status Register Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00762">762</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e"/><section>
    <title>SCB_CFSR_MEMFAULTSR_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MEMFAULTSR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MEMFAULTSR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MEMFAULTSR_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CFSR: Memory Manage Fault Status Register Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00768">768</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e"/><section>
    <title>SCB_CFSR_MEMFAULTSR_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MEMFAULTSR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MEMFAULTSR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MEMFAULTSR_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CFSR: Memory Manage Fault Status Register Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00748">748</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e"/><section>
    <title>SCB_CFSR_MEMFAULTSR_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MEMFAULTSR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MEMFAULTSR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MEMFAULTSR_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CFSR: Memory Manage Fault Status Register Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00564">564</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e"/><section>
    <title>SCB_CFSR_MEMFAULTSR_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MEMFAULTSR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MEMFAULTSR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MEMFAULTSR_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CFSR: Memory Manage Fault Status Register Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00748">748</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e"/><section>
    <title>SCB_CFSR_MEMFAULTSR_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MEMFAULTSR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MEMFAULTSR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MEMFAULTSR_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CFSR: Memory Manage Fault Status Register Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00748">748</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e"/><section>
    <title>SCB_CFSR_MEMFAULTSR_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MEMFAULTSR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MEMFAULTSR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MEMFAULTSR_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CFSR: Memory Manage Fault Status Register Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00622">622</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e"/><section>
    <title>SCB_CFSR_MEMFAULTSR_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MEMFAULTSR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MEMFAULTSR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MEMFAULTSR_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CFSR: Memory Manage Fault Status Register Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00770">770</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e"/><section>
    <title>SCB_CFSR_MEMFAULTSR_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MEMFAULTSR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MEMFAULTSR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MEMFAULTSR_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CFSR: Memory Manage Fault Status Register Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00676">676</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e"/><section>
    <title>SCB_CFSR_MEMFAULTSR_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MEMFAULTSR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MEMFAULTSR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MEMFAULTSR_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CFSR: Memory Manage Fault Status Register Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00787">787</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e"/><section>
    <title>SCB_CFSR_MEMFAULTSR_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MEMFAULTSR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MEMFAULTSR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MEMFAULTSR_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CFSR: Memory Manage Fault Status Register Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00561">561</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e"/><section>
    <title>SCB_CFSR_MEMFAULTSR_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MEMFAULTSR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MEMFAULTSR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MEMFAULTSR_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CFSR: Memory Manage Fault Status Register Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00761">761</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac0602ef4ef443ef6ccb1f24d6886661a"/><section>
    <title>SCB_CFSR_MLSPERR_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MLSPERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MLSPERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MLSPERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1390a486a538d1bb8e9661b678e88e39">SCB_CFSR_MLSPERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MLSPERR Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00776">776</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac0602ef4ef443ef6ccb1f24d6886661a"/><section>
    <title>SCB_CFSR_MLSPERR_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MLSPERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MLSPERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MLSPERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1390a486a538d1bb8e9661b678e88e39">SCB_CFSR_MLSPERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MLSPERR Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00756">756</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac0602ef4ef443ef6ccb1f24d6886661a"/><section>
    <title>SCB_CFSR_MLSPERR_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MLSPERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MLSPERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MLSPERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1390a486a538d1bb8e9661b678e88e39">SCB_CFSR_MLSPERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MLSPERR Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00756">756</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac0602ef4ef443ef6ccb1f24d6886661a"/><section>
    <title>SCB_CFSR_MLSPERR_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MLSPERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MLSPERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MLSPERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1390a486a538d1bb8e9661b678e88e39">SCB_CFSR_MLSPERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MLSPERR Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00756">756</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac0602ef4ef443ef6ccb1f24d6886661a"/><section>
    <title>SCB_CFSR_MLSPERR_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MLSPERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MLSPERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MLSPERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1390a486a538d1bb8e9661b678e88e39">SCB_CFSR_MLSPERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MLSPERR Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00630">630</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac0602ef4ef443ef6ccb1f24d6886661a"/><section>
    <title>SCB_CFSR_MLSPERR_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MLSPERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MLSPERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MLSPERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1390a486a538d1bb8e9661b678e88e39">SCB_CFSR_MLSPERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MLSPERR Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00778">778</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac0602ef4ef443ef6ccb1f24d6886661a"/><section>
    <title>SCB_CFSR_MLSPERR_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MLSPERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MLSPERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MLSPERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1390a486a538d1bb8e9661b678e88e39">SCB_CFSR_MLSPERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MLSPERR Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00684">684</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac0602ef4ef443ef6ccb1f24d6886661a"/><section>
    <title>SCB_CFSR_MLSPERR_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MLSPERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MLSPERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MLSPERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1390a486a538d1bb8e9661b678e88e39">SCB_CFSR_MLSPERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MLSPERR Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00795">795</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac0602ef4ef443ef6ccb1f24d6886661a"/><section>
    <title>SCB_CFSR_MLSPERR_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MLSPERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MLSPERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MLSPERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1390a486a538d1bb8e9661b678e88e39">SCB_CFSR_MLSPERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MLSPERR Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00769">769</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1390a486a538d1bb8e9661b678e88e39"/><section>
    <title>SCB_CFSR_MLSPERR_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MLSPERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MLSPERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MLSPERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 5U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MLSPERR Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00775">775</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1390a486a538d1bb8e9661b678e88e39"/><section>
    <title>SCB_CFSR_MLSPERR_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MLSPERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MLSPERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MLSPERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 5U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MLSPERR Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00755">755</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1390a486a538d1bb8e9661b678e88e39"/><section>
    <title>SCB_CFSR_MLSPERR_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MLSPERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MLSPERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MLSPERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 5U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MLSPERR Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00755">755</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1390a486a538d1bb8e9661b678e88e39"/><section>
    <title>SCB_CFSR_MLSPERR_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MLSPERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MLSPERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MLSPERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 5U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MLSPERR Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00755">755</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1390a486a538d1bb8e9661b678e88e39"/><section>
    <title>SCB_CFSR_MLSPERR_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MLSPERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MLSPERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MLSPERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 5U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MLSPERR Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00629">629</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1390a486a538d1bb8e9661b678e88e39"/><section>
    <title>SCB_CFSR_MLSPERR_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MLSPERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MLSPERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MLSPERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 5U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MLSPERR Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00777">777</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1390a486a538d1bb8e9661b678e88e39"/><section>
    <title>SCB_CFSR_MLSPERR_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MLSPERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MLSPERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MLSPERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 5U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MLSPERR Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00683">683</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1390a486a538d1bb8e9661b678e88e39"/><section>
    <title>SCB_CFSR_MLSPERR_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MLSPERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MLSPERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MLSPERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 5U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MLSPERR Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00794">794</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1390a486a538d1bb8e9661b678e88e39"/><section>
    <title>SCB_CFSR_MLSPERR_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MLSPERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MLSPERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MLSPERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 5U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MLSPERR Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00768">768</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga33f17b24b05b0405de908ce185bef5c3"/><section>
    <title>SCB_CFSR_MMARVALID_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MMARVALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MMARVALID_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MMARVALID_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165">SCB_CFSR_MMARVALID_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MMARVALID Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00773">773</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga33f17b24b05b0405de908ce185bef5c3"/><section>
    <title>SCB_CFSR_MMARVALID_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MMARVALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MMARVALID_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MMARVALID_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165">SCB_CFSR_MMARVALID_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MMARVALID Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00753">753</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga33f17b24b05b0405de908ce185bef5c3"/><section>
    <title>SCB_CFSR_MMARVALID_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MMARVALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MMARVALID_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MMARVALID_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165">SCB_CFSR_MMARVALID_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MMARVALID Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00569">569</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga33f17b24b05b0405de908ce185bef5c3"/><section>
    <title>SCB_CFSR_MMARVALID_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MMARVALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MMARVALID_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MMARVALID_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165">SCB_CFSR_MMARVALID_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MMARVALID Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00753">753</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga33f17b24b05b0405de908ce185bef5c3"/><section>
    <title>SCB_CFSR_MMARVALID_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MMARVALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MMARVALID_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MMARVALID_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165">SCB_CFSR_MMARVALID_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MMARVALID Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00753">753</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga33f17b24b05b0405de908ce185bef5c3"/><section>
    <title>SCB_CFSR_MMARVALID_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MMARVALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MMARVALID_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MMARVALID_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165">SCB_CFSR_MMARVALID_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MMARVALID Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00627">627</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga33f17b24b05b0405de908ce185bef5c3"/><section>
    <title>SCB_CFSR_MMARVALID_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MMARVALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MMARVALID_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MMARVALID_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165">SCB_CFSR_MMARVALID_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MMARVALID Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00775">775</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga33f17b24b05b0405de908ce185bef5c3"/><section>
    <title>SCB_CFSR_MMARVALID_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MMARVALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MMARVALID_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MMARVALID_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165">SCB_CFSR_MMARVALID_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MMARVALID Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00681">681</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga33f17b24b05b0405de908ce185bef5c3"/><section>
    <title>SCB_CFSR_MMARVALID_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MMARVALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MMARVALID_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MMARVALID_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165">SCB_CFSR_MMARVALID_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MMARVALID Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00792">792</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga33f17b24b05b0405de908ce185bef5c3"/><section>
    <title>SCB_CFSR_MMARVALID_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MMARVALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MMARVALID_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MMARVALID_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165">SCB_CFSR_MMARVALID_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MMARVALID Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00566">566</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga33f17b24b05b0405de908ce185bef5c3"/><section>
    <title>SCB_CFSR_MMARVALID_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MMARVALID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MMARVALID_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MMARVALID_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165">SCB_CFSR_MMARVALID_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MMARVALID Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00766">766</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165"/><section>
    <title>SCB_CFSR_MMARVALID_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MMARVALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MMARVALID_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MMARVALID_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 7U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MMARVALID Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00772">772</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165"/><section>
    <title>SCB_CFSR_MMARVALID_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MMARVALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MMARVALID_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MMARVALID_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 7U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MMARVALID Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00752">752</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165"/><section>
    <title>SCB_CFSR_MMARVALID_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MMARVALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MMARVALID_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MMARVALID_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 7U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MMARVALID Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00568">568</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165"/><section>
    <title>SCB_CFSR_MMARVALID_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MMARVALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MMARVALID_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MMARVALID_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 7U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MMARVALID Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00752">752</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165"/><section>
    <title>SCB_CFSR_MMARVALID_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MMARVALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MMARVALID_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MMARVALID_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 7U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MMARVALID Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00752">752</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165"/><section>
    <title>SCB_CFSR_MMARVALID_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MMARVALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MMARVALID_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MMARVALID_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 7U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MMARVALID Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00626">626</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165"/><section>
    <title>SCB_CFSR_MMARVALID_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MMARVALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MMARVALID_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MMARVALID_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 7U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MMARVALID Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00774">774</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165"/><section>
    <title>SCB_CFSR_MMARVALID_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MMARVALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MMARVALID_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MMARVALID_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 7U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MMARVALID Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00680">680</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165"/><section>
    <title>SCB_CFSR_MMARVALID_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MMARVALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MMARVALID_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MMARVALID_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 7U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MMARVALID Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00791">791</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165"/><section>
    <title>SCB_CFSR_MMARVALID_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MMARVALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MMARVALID_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MMARVALID_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 7U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MMARVALID Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00565">565</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf9a595a3a8e0171473d486b490669165"/><section>
    <title>SCB_CFSR_MMARVALID_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MMARVALID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MMARVALID_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MMARVALID_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 7U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MMARVALID Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00765">765</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga30331822fa13db8ee288173cfbcbbf72"/><section>
    <title>SCB_CFSR_MSTKERR_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MSTKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MSTKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MSTKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62">SCB_CFSR_MSTKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MSTKERR Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00779">779</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga30331822fa13db8ee288173cfbcbbf72"/><section>
    <title>SCB_CFSR_MSTKERR_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MSTKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MSTKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MSTKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62">SCB_CFSR_MSTKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MSTKERR Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00759">759</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga30331822fa13db8ee288173cfbcbbf72"/><section>
    <title>SCB_CFSR_MSTKERR_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MSTKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MSTKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MSTKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62">SCB_CFSR_MSTKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MSTKERR Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00572">572</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga30331822fa13db8ee288173cfbcbbf72"/><section>
    <title>SCB_CFSR_MSTKERR_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MSTKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MSTKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MSTKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62">SCB_CFSR_MSTKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MSTKERR Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00759">759</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga30331822fa13db8ee288173cfbcbbf72"/><section>
    <title>SCB_CFSR_MSTKERR_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MSTKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MSTKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MSTKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62">SCB_CFSR_MSTKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MSTKERR Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00759">759</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga30331822fa13db8ee288173cfbcbbf72"/><section>
    <title>SCB_CFSR_MSTKERR_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MSTKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MSTKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MSTKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62">SCB_CFSR_MSTKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MSTKERR Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00633">633</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga30331822fa13db8ee288173cfbcbbf72"/><section>
    <title>SCB_CFSR_MSTKERR_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MSTKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MSTKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MSTKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62">SCB_CFSR_MSTKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MSTKERR Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00781">781</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga30331822fa13db8ee288173cfbcbbf72"/><section>
    <title>SCB_CFSR_MSTKERR_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MSTKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MSTKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MSTKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62">SCB_CFSR_MSTKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MSTKERR Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00687">687</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga30331822fa13db8ee288173cfbcbbf72"/><section>
    <title>SCB_CFSR_MSTKERR_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MSTKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MSTKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MSTKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62">SCB_CFSR_MSTKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MSTKERR Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00798">798</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga30331822fa13db8ee288173cfbcbbf72"/><section>
    <title>SCB_CFSR_MSTKERR_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MSTKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MSTKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MSTKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62">SCB_CFSR_MSTKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MSTKERR Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00569">569</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga30331822fa13db8ee288173cfbcbbf72"/><section>
    <title>SCB_CFSR_MSTKERR_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MSTKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MSTKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MSTKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62">SCB_CFSR_MSTKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MSTKERR Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00772">772</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62"/><section>
    <title>SCB_CFSR_MSTKERR_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MSTKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MSTKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MSTKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 4U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MSTKERR Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00778">778</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62"/><section>
    <title>SCB_CFSR_MSTKERR_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MSTKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MSTKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MSTKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 4U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MSTKERR Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00758">758</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62"/><section>
    <title>SCB_CFSR_MSTKERR_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MSTKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MSTKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MSTKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 4U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MSTKERR Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00571">571</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62"/><section>
    <title>SCB_CFSR_MSTKERR_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MSTKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MSTKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MSTKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 4U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MSTKERR Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00758">758</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62"/><section>
    <title>SCB_CFSR_MSTKERR_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MSTKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MSTKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MSTKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 4U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MSTKERR Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00758">758</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62"/><section>
    <title>SCB_CFSR_MSTKERR_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MSTKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MSTKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MSTKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 4U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MSTKERR Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00632">632</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62"/><section>
    <title>SCB_CFSR_MSTKERR_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MSTKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MSTKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MSTKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 4U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MSTKERR Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00780">780</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62"/><section>
    <title>SCB_CFSR_MSTKERR_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MSTKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MSTKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MSTKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 4U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MSTKERR Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00686">686</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62"/><section>
    <title>SCB_CFSR_MSTKERR_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MSTKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MSTKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MSTKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 4U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MSTKERR Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00797">797</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62"/><section>
    <title>SCB_CFSR_MSTKERR_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MSTKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MSTKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MSTKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 4U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MSTKERR Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00568">568</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga76517c60f54396e7cf075876e8af7a62"/><section>
    <title>SCB_CFSR_MSTKERR_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MSTKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MSTKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MSTKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 4U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MSTKERR Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00771">771</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2d77850270c5ca96e63e456315609876"/><section>
    <title>SCB_CFSR_MUNSTKERR_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MUNSTKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MUNSTKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MUNSTKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d">SCB_CFSR_MUNSTKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MUNSTKERR Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00782">782</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2d77850270c5ca96e63e456315609876"/><section>
    <title>SCB_CFSR_MUNSTKERR_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MUNSTKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MUNSTKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MUNSTKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d">SCB_CFSR_MUNSTKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MUNSTKERR Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00762">762</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2d77850270c5ca96e63e456315609876"/><section>
    <title>SCB_CFSR_MUNSTKERR_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MUNSTKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MUNSTKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MUNSTKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d">SCB_CFSR_MUNSTKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MUNSTKERR Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00575">575</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2d77850270c5ca96e63e456315609876"/><section>
    <title>SCB_CFSR_MUNSTKERR_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MUNSTKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MUNSTKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MUNSTKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d">SCB_CFSR_MUNSTKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MUNSTKERR Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00762">762</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2d77850270c5ca96e63e456315609876"/><section>
    <title>SCB_CFSR_MUNSTKERR_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MUNSTKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MUNSTKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MUNSTKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d">SCB_CFSR_MUNSTKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MUNSTKERR Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00762">762</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2d77850270c5ca96e63e456315609876"/><section>
    <title>SCB_CFSR_MUNSTKERR_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MUNSTKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MUNSTKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MUNSTKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d">SCB_CFSR_MUNSTKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MUNSTKERR Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00636">636</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2d77850270c5ca96e63e456315609876"/><section>
    <title>SCB_CFSR_MUNSTKERR_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MUNSTKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MUNSTKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MUNSTKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d">SCB_CFSR_MUNSTKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MUNSTKERR Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00784">784</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2d77850270c5ca96e63e456315609876"/><section>
    <title>SCB_CFSR_MUNSTKERR_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MUNSTKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MUNSTKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MUNSTKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d">SCB_CFSR_MUNSTKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MUNSTKERR Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00690">690</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2d77850270c5ca96e63e456315609876"/><section>
    <title>SCB_CFSR_MUNSTKERR_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MUNSTKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MUNSTKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MUNSTKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d">SCB_CFSR_MUNSTKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MUNSTKERR Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00801">801</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2d77850270c5ca96e63e456315609876"/><section>
    <title>SCB_CFSR_MUNSTKERR_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MUNSTKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MUNSTKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MUNSTKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d">SCB_CFSR_MUNSTKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MUNSTKERR Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00572">572</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2d77850270c5ca96e63e456315609876"/><section>
    <title>SCB_CFSR_MUNSTKERR_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MUNSTKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MUNSTKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MUNSTKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d">SCB_CFSR_MUNSTKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (MMFSR): MUNSTKERR Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00775">775</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d"/><section>
    <title>SCB_CFSR_MUNSTKERR_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MUNSTKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MUNSTKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MUNSTKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 3U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MUNSTKERR Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00781">781</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d"/><section>
    <title>SCB_CFSR_MUNSTKERR_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MUNSTKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MUNSTKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MUNSTKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 3U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MUNSTKERR Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00761">761</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d"/><section>
    <title>SCB_CFSR_MUNSTKERR_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MUNSTKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MUNSTKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MUNSTKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 3U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MUNSTKERR Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00574">574</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d"/><section>
    <title>SCB_CFSR_MUNSTKERR_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MUNSTKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MUNSTKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MUNSTKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 3U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MUNSTKERR Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00761">761</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d"/><section>
    <title>SCB_CFSR_MUNSTKERR_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MUNSTKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MUNSTKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MUNSTKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 3U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MUNSTKERR Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00761">761</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d"/><section>
    <title>SCB_CFSR_MUNSTKERR_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MUNSTKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MUNSTKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MUNSTKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 3U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MUNSTKERR Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00635">635</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d"/><section>
    <title>SCB_CFSR_MUNSTKERR_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MUNSTKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MUNSTKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MUNSTKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 3U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MUNSTKERR Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00783">783</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d"/><section>
    <title>SCB_CFSR_MUNSTKERR_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MUNSTKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MUNSTKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MUNSTKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 3U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MUNSTKERR Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00689">689</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d"/><section>
    <title>SCB_CFSR_MUNSTKERR_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MUNSTKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MUNSTKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MUNSTKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 3U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MUNSTKERR Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00800">800</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d"/><section>
    <title>SCB_CFSR_MUNSTKERR_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MUNSTKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MUNSTKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MUNSTKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 3U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MUNSTKERR Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00571">571</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9e5bd9bcd654e271a3e78c5c0a39444d"/><section>
    <title>SCB_CFSR_MUNSTKERR_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MUNSTKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MUNSTKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MUNSTKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link> + 3U)</computeroutput></para>
<para>SCB CFSR (MMFSR): MUNSTKERR Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00774">774</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6cbafe22a9550ca20427cd7e2f2bed7f"/><section>
    <title>SCB_CFSR_NOCP_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_NOCP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_NOCP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_NOCP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754">SCB_CFSR_NOCP_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): NOCP Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00823">823</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6cbafe22a9550ca20427cd7e2f2bed7f"/><section>
    <title>SCB_CFSR_NOCP_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_NOCP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_NOCP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_NOCP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754">SCB_CFSR_NOCP_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): NOCP Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00803">803</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6cbafe22a9550ca20427cd7e2f2bed7f"/><section>
    <title>SCB_CFSR_NOCP_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_NOCP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_NOCP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_NOCP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754">SCB_CFSR_NOCP_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): NOCP Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00610">610</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6cbafe22a9550ca20427cd7e2f2bed7f"/><section>
    <title>SCB_CFSR_NOCP_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_NOCP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_NOCP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_NOCP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754">SCB_CFSR_NOCP_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): NOCP Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00803">803</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6cbafe22a9550ca20427cd7e2f2bed7f"/><section>
    <title>SCB_CFSR_NOCP_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_NOCP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_NOCP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_NOCP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754">SCB_CFSR_NOCP_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): NOCP Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00803">803</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6cbafe22a9550ca20427cd7e2f2bed7f"/><section>
    <title>SCB_CFSR_NOCP_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_NOCP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_NOCP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_NOCP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754">SCB_CFSR_NOCP_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): NOCP Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00674">674</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6cbafe22a9550ca20427cd7e2f2bed7f"/><section>
    <title>SCB_CFSR_NOCP_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_NOCP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_NOCP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_NOCP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754">SCB_CFSR_NOCP_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): NOCP Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00825">825</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6cbafe22a9550ca20427cd7e2f2bed7f"/><section>
    <title>SCB_CFSR_NOCP_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_NOCP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_NOCP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_NOCP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754">SCB_CFSR_NOCP_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): NOCP Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00728">728</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6cbafe22a9550ca20427cd7e2f2bed7f"/><section>
    <title>SCB_CFSR_NOCP_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_NOCP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_NOCP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_NOCP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754">SCB_CFSR_NOCP_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): NOCP Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00842">842</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6cbafe22a9550ca20427cd7e2f2bed7f"/><section>
    <title>SCB_CFSR_NOCP_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_NOCP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_NOCP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_NOCP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754">SCB_CFSR_NOCP_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): NOCP Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00607">607</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6cbafe22a9550ca20427cd7e2f2bed7f"/><section>
    <title>SCB_CFSR_NOCP_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_NOCP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_NOCP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_NOCP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754">SCB_CFSR_NOCP_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): NOCP Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00816">816</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754"/><section>
    <title>SCB_CFSR_NOCP_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_NOCP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_NOCP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_NOCP_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 3U)</computeroutput></para>
<para>SCB CFSR (UFSR): NOCP Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00822">822</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754"/><section>
    <title>SCB_CFSR_NOCP_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_NOCP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_NOCP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_NOCP_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 3U)</computeroutput></para>
<para>SCB CFSR (UFSR): NOCP Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00802">802</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754"/><section>
    <title>SCB_CFSR_NOCP_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_NOCP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_NOCP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_NOCP_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 3U)</computeroutput></para>
<para>SCB CFSR (UFSR): NOCP Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00609">609</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754"/><section>
    <title>SCB_CFSR_NOCP_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_NOCP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_NOCP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_NOCP_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 3U)</computeroutput></para>
<para>SCB CFSR (UFSR): NOCP Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00802">802</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754"/><section>
    <title>SCB_CFSR_NOCP_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_NOCP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_NOCP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_NOCP_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 3U)</computeroutput></para>
<para>SCB CFSR (UFSR): NOCP Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00802">802</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754"/><section>
    <title>SCB_CFSR_NOCP_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_NOCP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_NOCP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_NOCP_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 3U)</computeroutput></para>
<para>SCB CFSR (UFSR): NOCP Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00673">673</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754"/><section>
    <title>SCB_CFSR_NOCP_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_NOCP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_NOCP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_NOCP_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 3U)</computeroutput></para>
<para>SCB CFSR (UFSR): NOCP Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00824">824</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754"/><section>
    <title>SCB_CFSR_NOCP_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_NOCP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_NOCP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_NOCP_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 3U)</computeroutput></para>
<para>SCB CFSR (UFSR): NOCP Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00727">727</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754"/><section>
    <title>SCB_CFSR_NOCP_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_NOCP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_NOCP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_NOCP_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 3U)</computeroutput></para>
<para>SCB CFSR (UFSR): NOCP Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00841">841</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754"/><section>
    <title>SCB_CFSR_NOCP_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_NOCP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_NOCP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_NOCP_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 3U)</computeroutput></para>
<para>SCB CFSR (UFSR): NOCP Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00606">606</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga769b841a38d4e7b8c5e7e74cf0455754"/><section>
    <title>SCB_CFSR_NOCP_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_NOCP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_NOCP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_NOCP_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 3U)</computeroutput></para>
<para>SCB CFSR (UFSR): NOCP Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00815">815</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad8fc0d1f80364470e52d3dcf941f38cc"/><section>
    <title>SCB_CFSR_PRECISERR_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_PRECISERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_PRECISERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_PRECISERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0">SCB_CFSR_PRECISERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): PRECISERR Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00807">807</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad8fc0d1f80364470e52d3dcf941f38cc"/><section>
    <title>SCB_CFSR_PRECISERR_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_PRECISERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_PRECISERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_PRECISERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0">SCB_CFSR_PRECISERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): PRECISERR Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00787">787</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad8fc0d1f80364470e52d3dcf941f38cc"/><section>
    <title>SCB_CFSR_PRECISERR_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_PRECISERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_PRECISERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_PRECISERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0">SCB_CFSR_PRECISERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): PRECISERR Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00597">597</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad8fc0d1f80364470e52d3dcf941f38cc"/><section>
    <title>SCB_CFSR_PRECISERR_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_PRECISERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_PRECISERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_PRECISERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0">SCB_CFSR_PRECISERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): PRECISERR Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00787">787</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad8fc0d1f80364470e52d3dcf941f38cc"/><section>
    <title>SCB_CFSR_PRECISERR_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_PRECISERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_PRECISERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_PRECISERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0">SCB_CFSR_PRECISERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): PRECISERR Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00787">787</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad8fc0d1f80364470e52d3dcf941f38cc"/><section>
    <title>SCB_CFSR_PRECISERR_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_PRECISERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_PRECISERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_PRECISERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0">SCB_CFSR_PRECISERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): PRECISERR Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00661">661</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad8fc0d1f80364470e52d3dcf941f38cc"/><section>
    <title>SCB_CFSR_PRECISERR_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_PRECISERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_PRECISERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_PRECISERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0">SCB_CFSR_PRECISERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): PRECISERR Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00809">809</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad8fc0d1f80364470e52d3dcf941f38cc"/><section>
    <title>SCB_CFSR_PRECISERR_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_PRECISERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_PRECISERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_PRECISERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0">SCB_CFSR_PRECISERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): PRECISERR Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00715">715</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad8fc0d1f80364470e52d3dcf941f38cc"/><section>
    <title>SCB_CFSR_PRECISERR_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_PRECISERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_PRECISERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_PRECISERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0">SCB_CFSR_PRECISERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): PRECISERR Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00826">826</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad8fc0d1f80364470e52d3dcf941f38cc"/><section>
    <title>SCB_CFSR_PRECISERR_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_PRECISERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_PRECISERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_PRECISERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0">SCB_CFSR_PRECISERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): PRECISERR Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00594">594</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad8fc0d1f80364470e52d3dcf941f38cc"/><section>
    <title>SCB_CFSR_PRECISERR_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_PRECISERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_PRECISERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_PRECISERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0">SCB_CFSR_PRECISERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): PRECISERR Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00800">800</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0"/><section>
    <title>SCB_CFSR_PRECISERR_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_PRECISERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_PRECISERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_PRECISERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 1U)</computeroutput></para>
<para>SCB CFSR (BFSR): PRECISERR Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00806">806</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0"/><section>
    <title>SCB_CFSR_PRECISERR_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_PRECISERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_PRECISERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_PRECISERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 1U)</computeroutput></para>
<para>SCB CFSR (BFSR): PRECISERR Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00786">786</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0"/><section>
    <title>SCB_CFSR_PRECISERR_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_PRECISERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_PRECISERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_PRECISERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 1U)</computeroutput></para>
<para>SCB CFSR (BFSR): PRECISERR Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00596">596</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0"/><section>
    <title>SCB_CFSR_PRECISERR_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_PRECISERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_PRECISERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_PRECISERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 1U)</computeroutput></para>
<para>SCB CFSR (BFSR): PRECISERR Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00786">786</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0"/><section>
    <title>SCB_CFSR_PRECISERR_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_PRECISERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_PRECISERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_PRECISERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 1U)</computeroutput></para>
<para>SCB CFSR (BFSR): PRECISERR Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00786">786</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0"/><section>
    <title>SCB_CFSR_PRECISERR_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_PRECISERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_PRECISERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_PRECISERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 1U)</computeroutput></para>
<para>SCB CFSR (BFSR): PRECISERR Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00660">660</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0"/><section>
    <title>SCB_CFSR_PRECISERR_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_PRECISERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_PRECISERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_PRECISERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 1U)</computeroutput></para>
<para>SCB CFSR (BFSR): PRECISERR Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00808">808</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0"/><section>
    <title>SCB_CFSR_PRECISERR_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_PRECISERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_PRECISERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_PRECISERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 1U)</computeroutput></para>
<para>SCB CFSR (BFSR): PRECISERR Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00714">714</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0"/><section>
    <title>SCB_CFSR_PRECISERR_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_PRECISERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_PRECISERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_PRECISERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 1U)</computeroutput></para>
<para>SCB CFSR (BFSR): PRECISERR Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00825">825</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0"/><section>
    <title>SCB_CFSR_PRECISERR_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_PRECISERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_PRECISERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_PRECISERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 1U)</computeroutput></para>
<para>SCB CFSR (BFSR): PRECISERR Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00593">593</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf4744e87d7f6eddbff803977901d6ad0"/><section>
    <title>SCB_CFSR_PRECISERR_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_PRECISERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_PRECISERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_PRECISERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 1U)</computeroutput></para>
<para>SCB CFSR (BFSR): PRECISERR Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00799">799</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga77076fdfa5941327d4d8f0cb99653872"/><section>
    <title>SCB_CFSR_STKERR_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_STKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_STKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_STKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f">SCB_CFSR_STKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): STKERR Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00798">798</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga77076fdfa5941327d4d8f0cb99653872"/><section>
    <title>SCB_CFSR_STKERR_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_STKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_STKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_STKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f">SCB_CFSR_STKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): STKERR Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00778">778</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga77076fdfa5941327d4d8f0cb99653872"/><section>
    <title>SCB_CFSR_STKERR_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_STKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_STKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_STKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f">SCB_CFSR_STKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): STKERR Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00588">588</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga77076fdfa5941327d4d8f0cb99653872"/><section>
    <title>SCB_CFSR_STKERR_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_STKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_STKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_STKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f">SCB_CFSR_STKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): STKERR Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00778">778</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga77076fdfa5941327d4d8f0cb99653872"/><section>
    <title>SCB_CFSR_STKERR_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_STKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_STKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_STKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f">SCB_CFSR_STKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): STKERR Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00778">778</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga77076fdfa5941327d4d8f0cb99653872"/><section>
    <title>SCB_CFSR_STKERR_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_STKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_STKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_STKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f">SCB_CFSR_STKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): STKERR Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00652">652</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga77076fdfa5941327d4d8f0cb99653872"/><section>
    <title>SCB_CFSR_STKERR_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_STKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_STKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_STKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f">SCB_CFSR_STKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): STKERR Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00800">800</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga77076fdfa5941327d4d8f0cb99653872"/><section>
    <title>SCB_CFSR_STKERR_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_STKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_STKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_STKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f">SCB_CFSR_STKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): STKERR Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00706">706</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga77076fdfa5941327d4d8f0cb99653872"/><section>
    <title>SCB_CFSR_STKERR_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_STKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_STKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_STKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f">SCB_CFSR_STKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): STKERR Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00817">817</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga77076fdfa5941327d4d8f0cb99653872"/><section>
    <title>SCB_CFSR_STKERR_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_STKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_STKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_STKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f">SCB_CFSR_STKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): STKERR Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00585">585</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga77076fdfa5941327d4d8f0cb99653872"/><section>
    <title>SCB_CFSR_STKERR_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_STKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_STKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_STKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f">SCB_CFSR_STKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): STKERR Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00791">791</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f"/><section>
    <title>SCB_CFSR_STKERR_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_STKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_STKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_STKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 4U)</computeroutput></para>
<para>SCB CFSR (BFSR): STKERR Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00797">797</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f"/><section>
    <title>SCB_CFSR_STKERR_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_STKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_STKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_STKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 4U)</computeroutput></para>
<para>SCB CFSR (BFSR): STKERR Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00777">777</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f"/><section>
    <title>SCB_CFSR_STKERR_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_STKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_STKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_STKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 4U)</computeroutput></para>
<para>SCB CFSR (BFSR): STKERR Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00587">587</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f"/><section>
    <title>SCB_CFSR_STKERR_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_STKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_STKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_STKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 4U)</computeroutput></para>
<para>SCB CFSR (BFSR): STKERR Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00777">777</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f"/><section>
    <title>SCB_CFSR_STKERR_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_STKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_STKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_STKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 4U)</computeroutput></para>
<para>SCB CFSR (BFSR): STKERR Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00777">777</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f"/><section>
    <title>SCB_CFSR_STKERR_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_STKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_STKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_STKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 4U)</computeroutput></para>
<para>SCB CFSR (BFSR): STKERR Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00651">651</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f"/><section>
    <title>SCB_CFSR_STKERR_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_STKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_STKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_STKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 4U)</computeroutput></para>
<para>SCB CFSR (BFSR): STKERR Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00799">799</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f"/><section>
    <title>SCB_CFSR_STKERR_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_STKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_STKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_STKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 4U)</computeroutput></para>
<para>SCB CFSR (BFSR): STKERR Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00705">705</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f"/><section>
    <title>SCB_CFSR_STKERR_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_STKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_STKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_STKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 4U)</computeroutput></para>
<para>SCB CFSR (BFSR): STKERR Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00816">816</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f"/><section>
    <title>SCB_CFSR_STKERR_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_STKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_STKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_STKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 4U)</computeroutput></para>
<para>SCB CFSR (BFSR): STKERR Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00584">584</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga62a8fe875fb6cc28e0e36ddf27d81a8f"/><section>
    <title>SCB_CFSR_STKERR_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_STKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_STKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_STKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 4U)</computeroutput></para>
<para>SCB CFSR (BFSR): STKERR Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00790">790</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae0b3bb3653d904169486e2d4efe4c566"/><section>
    <title>SCB_CFSR_STKOF_Msk<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>SCB_CFSR_STKOF_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_STKOF_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_STKOF_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d4221dbc3b9ec07aa5eb66d3497d7f">SCB_CFSR_STKOF_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): STKOF Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00820">820</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae0b3bb3653d904169486e2d4efe4c566"/><section>
    <title>SCB_CFSR_STKOF_Msk<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>SCB_CFSR_STKOF_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_STKOF_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_STKOF_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d4221dbc3b9ec07aa5eb66d3497d7f">SCB_CFSR_STKOF_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): STKOF Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00800">800</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae0b3bb3653d904169486e2d4efe4c566"/><section>
    <title>SCB_CFSR_STKOF_Msk<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>SCB_CFSR_STKOF_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_STKOF_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_STKOF_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d4221dbc3b9ec07aa5eb66d3497d7f">SCB_CFSR_STKOF_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): STKOF Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00800">800</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae0b3bb3653d904169486e2d4efe4c566"/><section>
    <title>SCB_CFSR_STKOF_Msk<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>SCB_CFSR_STKOF_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_STKOF_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_STKOF_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d4221dbc3b9ec07aa5eb66d3497d7f">SCB_CFSR_STKOF_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): STKOF Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00800">800</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae0b3bb3653d904169486e2d4efe4c566"/><section>
    <title>SCB_CFSR_STKOF_Msk<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>SCB_CFSR_STKOF_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_STKOF_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_STKOF_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d4221dbc3b9ec07aa5eb66d3497d7f">SCB_CFSR_STKOF_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): STKOF Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00822">822</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae0b3bb3653d904169486e2d4efe4c566"/><section>
    <title>SCB_CFSR_STKOF_Msk<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>SCB_CFSR_STKOF_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_STKOF_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_STKOF_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d4221dbc3b9ec07aa5eb66d3497d7f">SCB_CFSR_STKOF_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): STKOF Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00839">839</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae0b3bb3653d904169486e2d4efe4c566"/><section>
    <title>SCB_CFSR_STKOF_Msk<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>SCB_CFSR_STKOF_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_STKOF_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_STKOF_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga35d4221dbc3b9ec07aa5eb66d3497d7f">SCB_CFSR_STKOF_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): STKOF Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00813">813</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga35d4221dbc3b9ec07aa5eb66d3497d7f"/><section>
    <title>SCB_CFSR_STKOF_Pos<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>SCB_CFSR_STKOF_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_STKOF_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_STKOF_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 4U)</computeroutput></para>
<para>SCB CFSR (UFSR): STKOF Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00819">819</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga35d4221dbc3b9ec07aa5eb66d3497d7f"/><section>
    <title>SCB_CFSR_STKOF_Pos<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>SCB_CFSR_STKOF_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_STKOF_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_STKOF_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 4U)</computeroutput></para>
<para>SCB CFSR (UFSR): STKOF Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00799">799</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga35d4221dbc3b9ec07aa5eb66d3497d7f"/><section>
    <title>SCB_CFSR_STKOF_Pos<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>SCB_CFSR_STKOF_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_STKOF_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_STKOF_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 4U)</computeroutput></para>
<para>SCB CFSR (UFSR): STKOF Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00799">799</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga35d4221dbc3b9ec07aa5eb66d3497d7f"/><section>
    <title>SCB_CFSR_STKOF_Pos<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>SCB_CFSR_STKOF_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_STKOF_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_STKOF_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 4U)</computeroutput></para>
<para>SCB CFSR (UFSR): STKOF Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00799">799</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga35d4221dbc3b9ec07aa5eb66d3497d7f"/><section>
    <title>SCB_CFSR_STKOF_Pos<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>SCB_CFSR_STKOF_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_STKOF_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_STKOF_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 4U)</computeroutput></para>
<para>SCB CFSR (UFSR): STKOF Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00821">821</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga35d4221dbc3b9ec07aa5eb66d3497d7f"/><section>
    <title>SCB_CFSR_STKOF_Pos<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>SCB_CFSR_STKOF_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_STKOF_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_STKOF_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 4U)</computeroutput></para>
<para>SCB CFSR (UFSR): STKOF Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00838">838</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga35d4221dbc3b9ec07aa5eb66d3497d7f"/><section>
    <title>SCB_CFSR_STKOF_Pos<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>SCB_CFSR_STKOF_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_STKOF_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_STKOF_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 4U)</computeroutput></para>
<para>SCB CFSR (UFSR): STKOF Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00812">812</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac7d2aa508a08a2cab97aa8683c87d125"/><section>
    <title>SCB_CFSR_UNALIGNED_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNALIGNED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNALIGNED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNALIGNED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690">SCB_CFSR_UNALIGNED_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): UNALIGNED Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00817">817</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac7d2aa508a08a2cab97aa8683c87d125"/><section>
    <title>SCB_CFSR_UNALIGNED_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNALIGNED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNALIGNED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNALIGNED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690">SCB_CFSR_UNALIGNED_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): UNALIGNED Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00797">797</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac7d2aa508a08a2cab97aa8683c87d125"/><section>
    <title>SCB_CFSR_UNALIGNED_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNALIGNED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNALIGNED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNALIGNED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690">SCB_CFSR_UNALIGNED_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): UNALIGNED Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00607">607</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac7d2aa508a08a2cab97aa8683c87d125"/><section>
    <title>SCB_CFSR_UNALIGNED_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNALIGNED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNALIGNED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNALIGNED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690">SCB_CFSR_UNALIGNED_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): UNALIGNED Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00797">797</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac7d2aa508a08a2cab97aa8683c87d125"/><section>
    <title>SCB_CFSR_UNALIGNED_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNALIGNED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNALIGNED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNALIGNED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690">SCB_CFSR_UNALIGNED_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): UNALIGNED Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00797">797</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac7d2aa508a08a2cab97aa8683c87d125"/><section>
    <title>SCB_CFSR_UNALIGNED_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNALIGNED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNALIGNED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNALIGNED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690">SCB_CFSR_UNALIGNED_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): UNALIGNED Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00671">671</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac7d2aa508a08a2cab97aa8683c87d125"/><section>
    <title>SCB_CFSR_UNALIGNED_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNALIGNED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNALIGNED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNALIGNED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690">SCB_CFSR_UNALIGNED_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): UNALIGNED Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00819">819</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac7d2aa508a08a2cab97aa8683c87d125"/><section>
    <title>SCB_CFSR_UNALIGNED_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNALIGNED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNALIGNED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNALIGNED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690">SCB_CFSR_UNALIGNED_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): UNALIGNED Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00725">725</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac7d2aa508a08a2cab97aa8683c87d125"/><section>
    <title>SCB_CFSR_UNALIGNED_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNALIGNED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNALIGNED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNALIGNED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690">SCB_CFSR_UNALIGNED_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): UNALIGNED Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00836">836</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac7d2aa508a08a2cab97aa8683c87d125"/><section>
    <title>SCB_CFSR_UNALIGNED_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNALIGNED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNALIGNED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNALIGNED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690">SCB_CFSR_UNALIGNED_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): UNALIGNED Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00604">604</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac7d2aa508a08a2cab97aa8683c87d125"/><section>
    <title>SCB_CFSR_UNALIGNED_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNALIGNED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNALIGNED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNALIGNED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690">SCB_CFSR_UNALIGNED_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): UNALIGNED Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00810">810</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690"/><section>
    <title>SCB_CFSR_UNALIGNED_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNALIGNED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNALIGNED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNALIGNED_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 8U)</computeroutput></para>
<para>SCB CFSR (UFSR): UNALIGNED Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00816">816</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690"/><section>
    <title>SCB_CFSR_UNALIGNED_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNALIGNED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNALIGNED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNALIGNED_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 8U)</computeroutput></para>
<para>SCB CFSR (UFSR): UNALIGNED Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00796">796</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690"/><section>
    <title>SCB_CFSR_UNALIGNED_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNALIGNED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNALIGNED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNALIGNED_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 8U)</computeroutput></para>
<para>SCB CFSR (UFSR): UNALIGNED Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00606">606</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690"/><section>
    <title>SCB_CFSR_UNALIGNED_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNALIGNED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNALIGNED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNALIGNED_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 8U)</computeroutput></para>
<para>SCB CFSR (UFSR): UNALIGNED Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00796">796</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690"/><section>
    <title>SCB_CFSR_UNALIGNED_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNALIGNED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNALIGNED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNALIGNED_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 8U)</computeroutput></para>
<para>SCB CFSR (UFSR): UNALIGNED Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00796">796</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690"/><section>
    <title>SCB_CFSR_UNALIGNED_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNALIGNED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNALIGNED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNALIGNED_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 8U)</computeroutput></para>
<para>SCB CFSR (UFSR): UNALIGNED Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00670">670</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690"/><section>
    <title>SCB_CFSR_UNALIGNED_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNALIGNED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNALIGNED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNALIGNED_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 8U)</computeroutput></para>
<para>SCB CFSR (UFSR): UNALIGNED Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00818">818</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690"/><section>
    <title>SCB_CFSR_UNALIGNED_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNALIGNED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNALIGNED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNALIGNED_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 8U)</computeroutput></para>
<para>SCB CFSR (UFSR): UNALIGNED Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00724">724</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690"/><section>
    <title>SCB_CFSR_UNALIGNED_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNALIGNED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNALIGNED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNALIGNED_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 8U)</computeroutput></para>
<para>SCB CFSR (UFSR): UNALIGNED Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00835">835</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690"/><section>
    <title>SCB_CFSR_UNALIGNED_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNALIGNED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNALIGNED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNALIGNED_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 8U)</computeroutput></para>
<para>SCB CFSR (UFSR): UNALIGNED Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00603">603</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8836da99a7e569d7a5a79ab4eaa85690"/><section>
    <title>SCB_CFSR_UNALIGNED_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNALIGNED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNALIGNED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNALIGNED_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 8U)</computeroutput></para>
<para>SCB CFSR (UFSR): UNALIGNED Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00809">809</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga96e201c8da2bd76df35e184f31b89f1e"/><section>
    <title>SCB_CFSR_UNDEFINSTR_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNDEFINSTR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNDEFINSTR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNDEFINSTR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d">SCB_CFSR_UNDEFINSTR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): UNDEFINSTR Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00832">832</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga96e201c8da2bd76df35e184f31b89f1e"/><section>
    <title>SCB_CFSR_UNDEFINSTR_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNDEFINSTR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNDEFINSTR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNDEFINSTR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d">SCB_CFSR_UNDEFINSTR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): UNDEFINSTR Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00812">812</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga96e201c8da2bd76df35e184f31b89f1e"/><section>
    <title>SCB_CFSR_UNDEFINSTR_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNDEFINSTR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNDEFINSTR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNDEFINSTR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d">SCB_CFSR_UNDEFINSTR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): UNDEFINSTR Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00619">619</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga96e201c8da2bd76df35e184f31b89f1e"/><section>
    <title>SCB_CFSR_UNDEFINSTR_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNDEFINSTR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNDEFINSTR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNDEFINSTR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d">SCB_CFSR_UNDEFINSTR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): UNDEFINSTR Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00812">812</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga96e201c8da2bd76df35e184f31b89f1e"/><section>
    <title>SCB_CFSR_UNDEFINSTR_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNDEFINSTR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNDEFINSTR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNDEFINSTR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d">SCB_CFSR_UNDEFINSTR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): UNDEFINSTR Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00812">812</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga96e201c8da2bd76df35e184f31b89f1e"/><section>
    <title>SCB_CFSR_UNDEFINSTR_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNDEFINSTR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNDEFINSTR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNDEFINSTR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d">SCB_CFSR_UNDEFINSTR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): UNDEFINSTR Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00683">683</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga96e201c8da2bd76df35e184f31b89f1e"/><section>
    <title>SCB_CFSR_UNDEFINSTR_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNDEFINSTR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNDEFINSTR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNDEFINSTR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d">SCB_CFSR_UNDEFINSTR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): UNDEFINSTR Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00834">834</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga96e201c8da2bd76df35e184f31b89f1e"/><section>
    <title>SCB_CFSR_UNDEFINSTR_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNDEFINSTR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNDEFINSTR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNDEFINSTR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d">SCB_CFSR_UNDEFINSTR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): UNDEFINSTR Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00737">737</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga96e201c8da2bd76df35e184f31b89f1e"/><section>
    <title>SCB_CFSR_UNDEFINSTR_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNDEFINSTR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNDEFINSTR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNDEFINSTR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d">SCB_CFSR_UNDEFINSTR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): UNDEFINSTR Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00851">851</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga96e201c8da2bd76df35e184f31b89f1e"/><section>
    <title>SCB_CFSR_UNDEFINSTR_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNDEFINSTR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNDEFINSTR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNDEFINSTR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d">SCB_CFSR_UNDEFINSTR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): UNDEFINSTR Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00616">616</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga96e201c8da2bd76df35e184f31b89f1e"/><section>
    <title>SCB_CFSR_UNDEFINSTR_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNDEFINSTR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNDEFINSTR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNDEFINSTR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d">SCB_CFSR_UNDEFINSTR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (UFSR): UNDEFINSTR Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00825">825</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d"/><section>
    <title>SCB_CFSR_UNDEFINSTR_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNDEFINSTR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNDEFINSTR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNDEFINSTR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 0U)</computeroutput></para>
<para>SCB CFSR (UFSR): UNDEFINSTR Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00831">831</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d"/><section>
    <title>SCB_CFSR_UNDEFINSTR_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNDEFINSTR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNDEFINSTR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNDEFINSTR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 0U)</computeroutput></para>
<para>SCB CFSR (UFSR): UNDEFINSTR Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00811">811</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d"/><section>
    <title>SCB_CFSR_UNDEFINSTR_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNDEFINSTR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNDEFINSTR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNDEFINSTR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 0U)</computeroutput></para>
<para>SCB CFSR (UFSR): UNDEFINSTR Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00618">618</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d"/><section>
    <title>SCB_CFSR_UNDEFINSTR_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNDEFINSTR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNDEFINSTR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNDEFINSTR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 0U)</computeroutput></para>
<para>SCB CFSR (UFSR): UNDEFINSTR Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00811">811</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d"/><section>
    <title>SCB_CFSR_UNDEFINSTR_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNDEFINSTR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNDEFINSTR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNDEFINSTR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 0U)</computeroutput></para>
<para>SCB CFSR (UFSR): UNDEFINSTR Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00811">811</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d"/><section>
    <title>SCB_CFSR_UNDEFINSTR_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNDEFINSTR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNDEFINSTR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNDEFINSTR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 0U)</computeroutput></para>
<para>SCB CFSR (UFSR): UNDEFINSTR Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00682">682</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d"/><section>
    <title>SCB_CFSR_UNDEFINSTR_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNDEFINSTR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNDEFINSTR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNDEFINSTR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 0U)</computeroutput></para>
<para>SCB CFSR (UFSR): UNDEFINSTR Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00833">833</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d"/><section>
    <title>SCB_CFSR_UNDEFINSTR_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNDEFINSTR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNDEFINSTR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNDEFINSTR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 0U)</computeroutput></para>
<para>SCB CFSR (UFSR): UNDEFINSTR Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00736">736</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d"/><section>
    <title>SCB_CFSR_UNDEFINSTR_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNDEFINSTR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNDEFINSTR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNDEFINSTR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 0U)</computeroutput></para>
<para>SCB CFSR (UFSR): UNDEFINSTR Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00850">850</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d"/><section>
    <title>SCB_CFSR_UNDEFINSTR_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNDEFINSTR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNDEFINSTR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNDEFINSTR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 0U)</computeroutput></para>
<para>SCB CFSR (UFSR): UNDEFINSTR Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00615">615</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga28219a6a1ae6b6118ffd1682c362c63d"/><section>
    <title>SCB_CFSR_UNDEFINSTR_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNDEFINSTR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNDEFINSTR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNDEFINSTR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link> + 0U)</computeroutput></para>
<para>SCB CFSR (UFSR): UNDEFINSTR Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00824">824</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2dfce5c289681884651f92377d09380e"/><section>
    <title>SCB_CFSR_UNSTKERR_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNSTKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNSTKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNSTKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8">SCB_CFSR_UNSTKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): UNSTKERR Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00801">801</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2dfce5c289681884651f92377d09380e"/><section>
    <title>SCB_CFSR_UNSTKERR_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNSTKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNSTKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNSTKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8">SCB_CFSR_UNSTKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): UNSTKERR Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00781">781</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2dfce5c289681884651f92377d09380e"/><section>
    <title>SCB_CFSR_UNSTKERR_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNSTKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNSTKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNSTKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8">SCB_CFSR_UNSTKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): UNSTKERR Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00591">591</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2dfce5c289681884651f92377d09380e"/><section>
    <title>SCB_CFSR_UNSTKERR_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNSTKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNSTKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNSTKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8">SCB_CFSR_UNSTKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): UNSTKERR Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00781">781</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2dfce5c289681884651f92377d09380e"/><section>
    <title>SCB_CFSR_UNSTKERR_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNSTKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNSTKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNSTKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8">SCB_CFSR_UNSTKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): UNSTKERR Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00781">781</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2dfce5c289681884651f92377d09380e"/><section>
    <title>SCB_CFSR_UNSTKERR_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNSTKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNSTKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNSTKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8">SCB_CFSR_UNSTKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): UNSTKERR Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00655">655</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2dfce5c289681884651f92377d09380e"/><section>
    <title>SCB_CFSR_UNSTKERR_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNSTKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNSTKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNSTKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8">SCB_CFSR_UNSTKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): UNSTKERR Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00803">803</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2dfce5c289681884651f92377d09380e"/><section>
    <title>SCB_CFSR_UNSTKERR_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNSTKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNSTKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNSTKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8">SCB_CFSR_UNSTKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): UNSTKERR Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00709">709</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2dfce5c289681884651f92377d09380e"/><section>
    <title>SCB_CFSR_UNSTKERR_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNSTKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNSTKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNSTKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8">SCB_CFSR_UNSTKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): UNSTKERR Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00820">820</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2dfce5c289681884651f92377d09380e"/><section>
    <title>SCB_CFSR_UNSTKERR_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNSTKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNSTKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNSTKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8">SCB_CFSR_UNSTKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): UNSTKERR Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00588">588</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2dfce5c289681884651f92377d09380e"/><section>
    <title>SCB_CFSR_UNSTKERR_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNSTKERR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNSTKERR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNSTKERR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8">SCB_CFSR_UNSTKERR_Pos</link>)</computeroutput></para>
<para>SCB CFSR (BFSR): UNSTKERR Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00794">794</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8"/><section>
    <title>SCB_CFSR_UNSTKERR_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNSTKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNSTKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNSTKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 3U)</computeroutput></para>
<para>SCB CFSR (BFSR): UNSTKERR Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00800">800</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8"/><section>
    <title>SCB_CFSR_UNSTKERR_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNSTKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNSTKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNSTKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 3U)</computeroutput></para>
<para>SCB CFSR (BFSR): UNSTKERR Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00780">780</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8"/><section>
    <title>SCB_CFSR_UNSTKERR_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNSTKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNSTKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNSTKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 3U)</computeroutput></para>
<para>SCB CFSR (BFSR): UNSTKERR Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00590">590</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8"/><section>
    <title>SCB_CFSR_UNSTKERR_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNSTKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNSTKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNSTKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 3U)</computeroutput></para>
<para>SCB CFSR (BFSR): UNSTKERR Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00780">780</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8"/><section>
    <title>SCB_CFSR_UNSTKERR_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNSTKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNSTKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNSTKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 3U)</computeroutput></para>
<para>SCB CFSR (BFSR): UNSTKERR Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00780">780</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8"/><section>
    <title>SCB_CFSR_UNSTKERR_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNSTKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNSTKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNSTKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 3U)</computeroutput></para>
<para>SCB CFSR (BFSR): UNSTKERR Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00654">654</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8"/><section>
    <title>SCB_CFSR_UNSTKERR_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNSTKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNSTKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNSTKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 3U)</computeroutput></para>
<para>SCB CFSR (BFSR): UNSTKERR Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00802">802</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8"/><section>
    <title>SCB_CFSR_UNSTKERR_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNSTKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNSTKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNSTKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 3U)</computeroutput></para>
<para>SCB CFSR (BFSR): UNSTKERR Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00708">708</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8"/><section>
    <title>SCB_CFSR_UNSTKERR_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNSTKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNSTKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNSTKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 3U)</computeroutput></para>
<para>SCB CFSR (BFSR): UNSTKERR Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00819">819</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8"/><section>
    <title>SCB_CFSR_UNSTKERR_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNSTKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNSTKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNSTKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 3U)</computeroutput></para>
<para>SCB CFSR (BFSR): UNSTKERR Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00587">587</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7f70b590d3d8f11145e4ff20f7c9f3e8"/><section>
    <title>SCB_CFSR_UNSTKERR_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_UNSTKERR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_UNSTKERR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_UNSTKERR_Pos&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link> + 3U)</computeroutput></para>
<para>SCB CFSR (BFSR): UNSTKERR Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00793">793</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga565807b1a3f31891f1f967d0fa30d03f"/><section>
    <title>SCB_CFSR_USGFAULTSR_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_USGFAULTSR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_USGFAULTSR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_USGFAULTSR_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link>)</computeroutput></para>
<para>SCB CFSR: Usage Fault Status Register Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00763">763</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga565807b1a3f31891f1f967d0fa30d03f"/><section>
    <title>SCB_CFSR_USGFAULTSR_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_USGFAULTSR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_USGFAULTSR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_USGFAULTSR_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link>)</computeroutput></para>
<para>SCB CFSR: Usage Fault Status Register Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00743">743</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga565807b1a3f31891f1f967d0fa30d03f"/><section>
    <title>SCB_CFSR_USGFAULTSR_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_USGFAULTSR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_USGFAULTSR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_USGFAULTSR_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link>)</computeroutput></para>
<para>SCB CFSR: Usage Fault Status Register Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00559">559</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga565807b1a3f31891f1f967d0fa30d03f"/><section>
    <title>SCB_CFSR_USGFAULTSR_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_USGFAULTSR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_USGFAULTSR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_USGFAULTSR_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link>)</computeroutput></para>
<para>SCB CFSR: Usage Fault Status Register Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00743">743</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga565807b1a3f31891f1f967d0fa30d03f"/><section>
    <title>SCB_CFSR_USGFAULTSR_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_USGFAULTSR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_USGFAULTSR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_USGFAULTSR_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link>)</computeroutput></para>
<para>SCB CFSR: Usage Fault Status Register Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00743">743</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga565807b1a3f31891f1f967d0fa30d03f"/><section>
    <title>SCB_CFSR_USGFAULTSR_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_USGFAULTSR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_USGFAULTSR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_USGFAULTSR_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link>)</computeroutput></para>
<para>SCB CFSR: Usage Fault Status Register Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00617">617</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga565807b1a3f31891f1f967d0fa30d03f"/><section>
    <title>SCB_CFSR_USGFAULTSR_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_USGFAULTSR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_USGFAULTSR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_USGFAULTSR_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link>)</computeroutput></para>
<para>SCB CFSR: Usage Fault Status Register Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00765">765</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga565807b1a3f31891f1f967d0fa30d03f"/><section>
    <title>SCB_CFSR_USGFAULTSR_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_USGFAULTSR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_USGFAULTSR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_USGFAULTSR_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link>)</computeroutput></para>
<para>SCB CFSR: Usage Fault Status Register Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00671">671</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga565807b1a3f31891f1f967d0fa30d03f"/><section>
    <title>SCB_CFSR_USGFAULTSR_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_USGFAULTSR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_USGFAULTSR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_USGFAULTSR_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link>)</computeroutput></para>
<para>SCB CFSR: Usage Fault Status Register Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00782">782</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga565807b1a3f31891f1f967d0fa30d03f"/><section>
    <title>SCB_CFSR_USGFAULTSR_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_USGFAULTSR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_USGFAULTSR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_USGFAULTSR_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link>)</computeroutput></para>
<para>SCB CFSR: Usage Fault Status Register Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00556">556</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga565807b1a3f31891f1f967d0fa30d03f"/><section>
    <title>SCB_CFSR_USGFAULTSR_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_USGFAULTSR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_USGFAULTSR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_USGFAULTSR_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link>)</computeroutput></para>
<para>SCB CFSR: Usage Fault Status Register Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00756">756</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879"/><section>
    <title>SCB_CFSR_USGFAULTSR_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_USGFAULTSR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_USGFAULTSR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_USGFAULTSR_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CFSR: Usage Fault Status Register Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00762">762</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879"/><section>
    <title>SCB_CFSR_USGFAULTSR_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_USGFAULTSR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_USGFAULTSR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_USGFAULTSR_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CFSR: Usage Fault Status Register Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00742">742</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879"/><section>
    <title>SCB_CFSR_USGFAULTSR_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_USGFAULTSR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_USGFAULTSR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_USGFAULTSR_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CFSR: Usage Fault Status Register Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00558">558</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879"/><section>
    <title>SCB_CFSR_USGFAULTSR_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_USGFAULTSR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_USGFAULTSR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_USGFAULTSR_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CFSR: Usage Fault Status Register Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00742">742</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879"/><section>
    <title>SCB_CFSR_USGFAULTSR_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_USGFAULTSR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_USGFAULTSR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_USGFAULTSR_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CFSR: Usage Fault Status Register Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00742">742</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879"/><section>
    <title>SCB_CFSR_USGFAULTSR_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_USGFAULTSR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_USGFAULTSR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_USGFAULTSR_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CFSR: Usage Fault Status Register Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00616">616</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879"/><section>
    <title>SCB_CFSR_USGFAULTSR_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_USGFAULTSR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_USGFAULTSR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_USGFAULTSR_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CFSR: Usage Fault Status Register Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00764">764</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879"/><section>
    <title>SCB_CFSR_USGFAULTSR_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_USGFAULTSR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_USGFAULTSR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_USGFAULTSR_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CFSR: Usage Fault Status Register Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00670">670</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879"/><section>
    <title>SCB_CFSR_USGFAULTSR_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_USGFAULTSR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_USGFAULTSR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_USGFAULTSR_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CFSR: Usage Fault Status Register Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00781">781</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879"/><section>
    <title>SCB_CFSR_USGFAULTSR_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_USGFAULTSR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_USGFAULTSR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_USGFAULTSR_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CFSR: Usage Fault Status Register Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00555">555</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8e4197b295c8560e68e2d71285c7879"/><section>
    <title>SCB_CFSR_USGFAULTSR_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_CFSR_USGFAULTSR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_USGFAULTSR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_USGFAULTSR_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CFSR: Usage Fault Status Register Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00755">755</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadde41ba2d52b5b28faf8ec5027db20b9"/><section>
    <title>SCB_CLIDR_DC_Msk</title>
<indexterm><primary>SCB_CLIDR_DC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CLIDR_DC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CLIDR_DC_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga02451e9ee09fb6ef67c746334c0f6fcb">SCB_CLIDR_DC_Pos</link>)</computeroutput></para>
<para>SCB CLIDR: DC Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00874">874</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga02451e9ee09fb6ef67c746334c0f6fcb"/><section>
    <title>SCB_CLIDR_DC_Pos</title>
<indexterm><primary>SCB_CLIDR_DC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CLIDR_DC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CLIDR_DC_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB CLIDR: DC Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00873">873</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa52693aa5d6cd06265a59cebe575aee0"/><section>
    <title>SCB_CLIDR_IC_Msk</title>
<indexterm><primary>SCB_CLIDR_IC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CLIDR_IC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CLIDR_IC_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2e208fd40e0d3ecae2b5b79a9037caeb">SCB_CLIDR_IC_Pos</link>)</computeroutput></para>
<para>SCB CLIDR: IC Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00871">871</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2e208fd40e0d3ecae2b5b79a9037caeb"/><section>
    <title>SCB_CLIDR_IC_Pos</title>
<indexterm><primary>SCB_CLIDR_IC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CLIDR_IC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CLIDR_IC_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CLIDR: IC Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00870">870</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3accaa1c94b1d7b920a48ffa1b47443b"/><section>
    <title>SCB_CLIDR_LOC_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_CLIDR_LOC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CLIDR_LOC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CLIDR_LOC_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad723f01984bb639c77acc9529fa35ea8">SCB_CLIDR_LOC_Pos</link>)</computeroutput></para>
<para>SCB CLIDR: LoC Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00906">906</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3accaa1c94b1d7b920a48ffa1b47443b"/><section>
    <title>SCB_CLIDR_LOC_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_CLIDR_LOC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CLIDR_LOC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CLIDR_LOC_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad723f01984bb639c77acc9529fa35ea8">SCB_CLIDR_LOC_Pos</link>)</computeroutput></para>
<para>SCB CLIDR: LoC Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00855">855</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3accaa1c94b1d7b920a48ffa1b47443b"/><section>
    <title>SCB_CLIDR_LOC_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_CLIDR_LOC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CLIDR_LOC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CLIDR_LOC_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad723f01984bb639c77acc9529fa35ea8">SCB_CLIDR_LOC_Pos</link>)</computeroutput></para>
<para>SCB CLIDR: LoC Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00855">855</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3accaa1c94b1d7b920a48ffa1b47443b"/><section>
    <title>SCB_CLIDR_LOC_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_CLIDR_LOC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CLIDR_LOC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CLIDR_LOC_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad723f01984bb639c77acc9529fa35ea8">SCB_CLIDR_LOC_Pos</link>)</computeroutput></para>
<para>SCB CLIDR: LoC Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00855">855</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3accaa1c94b1d7b920a48ffa1b47443b"/><section>
    <title>SCB_CLIDR_LOC_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_CLIDR_LOC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CLIDR_LOC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CLIDR_LOC_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad723f01984bb639c77acc9529fa35ea8">SCB_CLIDR_LOC_Pos</link>)</computeroutput></para>
<para>SCB CLIDR: LoC Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00908">908</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3accaa1c94b1d7b920a48ffa1b47443b"/><section>
    <title>SCB_CLIDR_LOC_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_CLIDR_LOC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CLIDR_LOC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CLIDR_LOC_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad723f01984bb639c77acc9529fa35ea8">SCB_CLIDR_LOC_Pos</link>)</computeroutput></para>
<para>SCB CLIDR: LoC Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00770">770</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3accaa1c94b1d7b920a48ffa1b47443b"/><section>
    <title>SCB_CLIDR_LOC_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_CLIDR_LOC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CLIDR_LOC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CLIDR_LOC_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad723f01984bb639c77acc9529fa35ea8">SCB_CLIDR_LOC_Pos</link>)</computeroutput></para>
<para>SCB CLIDR: LoC Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00925">925</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3accaa1c94b1d7b920a48ffa1b47443b"/><section>
    <title>SCB_CLIDR_LOC_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_CLIDR_LOC_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CLIDR_LOC_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CLIDR_LOC_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad723f01984bb639c77acc9529fa35ea8">SCB_CLIDR_LOC_Pos</link>)</computeroutput></para>
<para>SCB CLIDR: LoC Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00868">868</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad723f01984bb639c77acc9529fa35ea8"/><section>
    <title>SCB_CLIDR_LOC_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_CLIDR_LOC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CLIDR_LOC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CLIDR_LOC_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB CLIDR: LoC Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00905">905</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad723f01984bb639c77acc9529fa35ea8"/><section>
    <title>SCB_CLIDR_LOC_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_CLIDR_LOC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CLIDR_LOC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CLIDR_LOC_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB CLIDR: LoC Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00854">854</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad723f01984bb639c77acc9529fa35ea8"/><section>
    <title>SCB_CLIDR_LOC_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_CLIDR_LOC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CLIDR_LOC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CLIDR_LOC_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB CLIDR: LoC Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00854">854</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad723f01984bb639c77acc9529fa35ea8"/><section>
    <title>SCB_CLIDR_LOC_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_CLIDR_LOC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CLIDR_LOC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CLIDR_LOC_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB CLIDR: LoC Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00854">854</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad723f01984bb639c77acc9529fa35ea8"/><section>
    <title>SCB_CLIDR_LOC_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_CLIDR_LOC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CLIDR_LOC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CLIDR_LOC_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB CLIDR: LoC Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00907">907</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad723f01984bb639c77acc9529fa35ea8"/><section>
    <title>SCB_CLIDR_LOC_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_CLIDR_LOC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CLIDR_LOC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CLIDR_LOC_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB CLIDR: LoC Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00769">769</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad723f01984bb639c77acc9529fa35ea8"/><section>
    <title>SCB_CLIDR_LOC_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_CLIDR_LOC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CLIDR_LOC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CLIDR_LOC_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB CLIDR: LoC Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00924">924</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad723f01984bb639c77acc9529fa35ea8"/><section>
    <title>SCB_CLIDR_LOC_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_CLIDR_LOC_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CLIDR_LOC_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CLIDR_LOC_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB CLIDR: LoC Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00867">867</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4a2124def29e03f85d8ab6b455f5a174"/><section>
    <title>SCB_CLIDR_LOUU_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_CLIDR_LOUU_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CLIDR_LOUU_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CLIDR_LOUU_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga384f04641b96d74495e023cca27ed72f">SCB_CLIDR_LOUU_Pos</link>)</computeroutput></para>
<para>SCB CLIDR: LoUU Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00903">903</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4a2124def29e03f85d8ab6b455f5a174"/><section>
    <title>SCB_CLIDR_LOUU_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_CLIDR_LOUU_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CLIDR_LOUU_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CLIDR_LOUU_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga384f04641b96d74495e023cca27ed72f">SCB_CLIDR_LOUU_Pos</link>)</computeroutput></para>
<para>SCB CLIDR: LoUU Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00852">852</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4a2124def29e03f85d8ab6b455f5a174"/><section>
    <title>SCB_CLIDR_LOUU_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_CLIDR_LOUU_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CLIDR_LOUU_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CLIDR_LOUU_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga384f04641b96d74495e023cca27ed72f">SCB_CLIDR_LOUU_Pos</link>)</computeroutput></para>
<para>SCB CLIDR: LoUU Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00852">852</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4a2124def29e03f85d8ab6b455f5a174"/><section>
    <title>SCB_CLIDR_LOUU_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_CLIDR_LOUU_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CLIDR_LOUU_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CLIDR_LOUU_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga384f04641b96d74495e023cca27ed72f">SCB_CLIDR_LOUU_Pos</link>)</computeroutput></para>
<para>SCB CLIDR: LoUU Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00852">852</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4a2124def29e03f85d8ab6b455f5a174"/><section>
    <title>SCB_CLIDR_LOUU_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_CLIDR_LOUU_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CLIDR_LOUU_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CLIDR_LOUU_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga384f04641b96d74495e023cca27ed72f">SCB_CLIDR_LOUU_Pos</link>)</computeroutput></para>
<para>SCB CLIDR: LoUU Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00905">905</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4a2124def29e03f85d8ab6b455f5a174"/><section>
    <title>SCB_CLIDR_LOUU_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_CLIDR_LOUU_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CLIDR_LOUU_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CLIDR_LOUU_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga384f04641b96d74495e023cca27ed72f">SCB_CLIDR_LOUU_Pos</link>)</computeroutput></para>
<para>SCB CLIDR: LoUU Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00767">767</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4a2124def29e03f85d8ab6b455f5a174"/><section>
    <title>SCB_CLIDR_LOUU_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_CLIDR_LOUU_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CLIDR_LOUU_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CLIDR_LOUU_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga384f04641b96d74495e023cca27ed72f">SCB_CLIDR_LOUU_Pos</link>)</computeroutput></para>
<para>SCB CLIDR: LoUU Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00922">922</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4a2124def29e03f85d8ab6b455f5a174"/><section>
    <title>SCB_CLIDR_LOUU_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_CLIDR_LOUU_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CLIDR_LOUU_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CLIDR_LOUU_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga384f04641b96d74495e023cca27ed72f">SCB_CLIDR_LOUU_Pos</link>)</computeroutput></para>
<para>SCB CLIDR: LoUU Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00865">865</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga384f04641b96d74495e023cca27ed72f"/><section>
    <title>SCB_CLIDR_LOUU_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_CLIDR_LOUU_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CLIDR_LOUU_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CLIDR_LOUU_Pos&#160;&#160;&#160;27U</computeroutput></para>
<para>SCB CLIDR: LoUU Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00902">902</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga384f04641b96d74495e023cca27ed72f"/><section>
    <title>SCB_CLIDR_LOUU_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_CLIDR_LOUU_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CLIDR_LOUU_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CLIDR_LOUU_Pos&#160;&#160;&#160;27U</computeroutput></para>
<para>SCB CLIDR: LoUU Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00851">851</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga384f04641b96d74495e023cca27ed72f"/><section>
    <title>SCB_CLIDR_LOUU_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_CLIDR_LOUU_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CLIDR_LOUU_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CLIDR_LOUU_Pos&#160;&#160;&#160;27U</computeroutput></para>
<para>SCB CLIDR: LoUU Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00851">851</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga384f04641b96d74495e023cca27ed72f"/><section>
    <title>SCB_CLIDR_LOUU_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_CLIDR_LOUU_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CLIDR_LOUU_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CLIDR_LOUU_Pos&#160;&#160;&#160;27U</computeroutput></para>
<para>SCB CLIDR: LoUU Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00851">851</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga384f04641b96d74495e023cca27ed72f"/><section>
    <title>SCB_CLIDR_LOUU_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_CLIDR_LOUU_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CLIDR_LOUU_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CLIDR_LOUU_Pos&#160;&#160;&#160;27U</computeroutput></para>
<para>SCB CLIDR: LoUU Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00904">904</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga384f04641b96d74495e023cca27ed72f"/><section>
    <title>SCB_CLIDR_LOUU_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_CLIDR_LOUU_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CLIDR_LOUU_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CLIDR_LOUU_Pos&#160;&#160;&#160;27U</computeroutput></para>
<para>SCB CLIDR: LoUU Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00766">766</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga384f04641b96d74495e023cca27ed72f"/><section>
    <title>SCB_CLIDR_LOUU_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_CLIDR_LOUU_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CLIDR_LOUU_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CLIDR_LOUU_Pos&#160;&#160;&#160;27U</computeroutput></para>
<para>SCB CLIDR: LoUU Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00921">921</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga384f04641b96d74495e023cca27ed72f"/><section>
    <title>SCB_CLIDR_LOUU_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_CLIDR_LOUU_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CLIDR_LOUU_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CLIDR_LOUU_Pos&#160;&#160;&#160;27U</computeroutput></para>
<para>SCB CLIDR: LoUU Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00864">864</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafae4a1f27a927338ae9dc51a0e146213"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Msk<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00570">570</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafae4a1f27a927338ae9dc51a0e146213"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Msk<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00408">408</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafae4a1f27a927338ae9dc51a0e146213"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Msk<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00562">562</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafae4a1f27a927338ae9dc51a0e146213"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Msk<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00362">362</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafae4a1f27a927338ae9dc51a0e146213"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Msk<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00380">380</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafae4a1f27a927338ae9dc51a0e146213"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Msk<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Mask </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00362">362</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafae4a1f27a927338ae9dc51a0e146213"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Msk<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00408">408</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafae4a1f27a927338ae9dc51a0e146213"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Msk<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00412">412</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafae4a1f27a927338ae9dc51a0e146213"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Msk<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00562">562</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafae4a1f27a927338ae9dc51a0e146213"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Msk<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00562">562</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafae4a1f27a927338ae9dc51a0e146213"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Msk<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00478">478</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafae4a1f27a927338ae9dc51a0e146213"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Msk<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00572">572</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafae4a1f27a927338ae9dc51a0e146213"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Msk<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00523">523</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafae4a1f27a927338ae9dc51a0e146213"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Msk<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00589">589</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafae4a1f27a927338ae9dc51a0e146213"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Msk<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00375">375</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafae4a1f27a927338ae9dc51a0e146213"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Msk<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00414">414</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafae4a1f27a927338ae9dc51a0e146213"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Msk<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00575">575</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Pos<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00569">569</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Pos<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00407">407</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Pos<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00561">561</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Pos<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00361">361</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Pos<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00379">379</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Pos<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Position </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00361">361</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Pos<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00407">407</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Pos<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00411">411</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Pos<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00561">561</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Pos<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00561">561</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Pos<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00477">477</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Pos<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00571">571</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Pos<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00522">522</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Pos<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00588">588</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Pos<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00374">374</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Pos<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00413">413</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf8b3236b08fb8e840efb682645fb0e98"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Pos<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00574">574</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0932b31faafd47656a03ced75a31d99b"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Msk<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00564">564</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0932b31faafd47656a03ced75a31d99b"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Msk<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00402">402</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0932b31faafd47656a03ced75a31d99b"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Msk<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00556">556</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0932b31faafd47656a03ced75a31d99b"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Msk<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00356">356</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0932b31faafd47656a03ced75a31d99b"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Msk<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00374">374</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0932b31faafd47656a03ced75a31d99b"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Msk<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Mask </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00356">356</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0932b31faafd47656a03ced75a31d99b"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Msk<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00402">402</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0932b31faafd47656a03ced75a31d99b"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Msk<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00406">406</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0932b31faafd47656a03ced75a31d99b"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Msk<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00556">556</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0932b31faafd47656a03ced75a31d99b"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Msk<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00556">556</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0932b31faafd47656a03ced75a31d99b"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Msk<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00472">472</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0932b31faafd47656a03ced75a31d99b"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Msk<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00566">566</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0932b31faafd47656a03ced75a31d99b"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Msk<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00517">517</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0932b31faafd47656a03ced75a31d99b"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Msk<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00583">583</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0932b31faafd47656a03ced75a31d99b"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Msk<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00369">369</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0932b31faafd47656a03ced75a31d99b"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Msk<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00408">408</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0932b31faafd47656a03ced75a31d99b"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Msk<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00569">569</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Pos<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00563">563</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Pos<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00401">401</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Pos<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00555">555</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Pos<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00355">355</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Pos<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00373">373</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Pos<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Position </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00355">355</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Pos<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00401">401</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Pos<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00405">405</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Pos<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00555">555</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Pos<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00555">555</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Pos<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00471">471</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Pos<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00565">565</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Pos<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00516">516</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Pos<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00582">582</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Pos<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00368">368</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Pos<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00407">407</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga58686b88f94f789d4e6f429fe1ff58cf"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Pos<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00568">568</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga98e581423ca016680c238c469aba546d"/><section>
    <title>SCB_CPUID_PARTNO_Msk<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Msk&#160;&#160;&#160;(0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</computeroutput></para>
<para>SCB CPUID: PARTNO Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00573">573</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga98e581423ca016680c238c469aba546d"/><section>
    <title>SCB_CPUID_PARTNO_Msk<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Msk&#160;&#160;&#160;(0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</computeroutput></para>
<para>SCB CPUID: PARTNO Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00411">411</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga98e581423ca016680c238c469aba546d"/><section>
    <title>SCB_CPUID_PARTNO_Msk<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Msk&#160;&#160;&#160;(0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</computeroutput></para>
<para>SCB CPUID: PARTNO Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00565">565</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga98e581423ca016680c238c469aba546d"/><section>
    <title>SCB_CPUID_PARTNO_Msk<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Msk&#160;&#160;&#160;(0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</computeroutput></para>
<para>SCB CPUID: PARTNO Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00365">365</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga98e581423ca016680c238c469aba546d"/><section>
    <title>SCB_CPUID_PARTNO_Msk<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Msk&#160;&#160;&#160;(0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</computeroutput></para>
<para>SCB CPUID: PARTNO Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00383">383</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga98e581423ca016680c238c469aba546d"/><section>
    <title>SCB_CPUID_PARTNO_Msk<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Msk&#160;&#160;&#160;(0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</computeroutput></para>
<para>SCB CPUID: PARTNO Mask </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00365">365</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga98e581423ca016680c238c469aba546d"/><section>
    <title>SCB_CPUID_PARTNO_Msk<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Msk&#160;&#160;&#160;(0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</computeroutput></para>
<para>SCB CPUID: PARTNO Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00411">411</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga98e581423ca016680c238c469aba546d"/><section>
    <title>SCB_CPUID_PARTNO_Msk<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Msk&#160;&#160;&#160;(0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</computeroutput></para>
<para>SCB CPUID: PARTNO Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00415">415</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga98e581423ca016680c238c469aba546d"/><section>
    <title>SCB_CPUID_PARTNO_Msk<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Msk&#160;&#160;&#160;(0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</computeroutput></para>
<para>SCB CPUID: PARTNO Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00565">565</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga98e581423ca016680c238c469aba546d"/><section>
    <title>SCB_CPUID_PARTNO_Msk<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Msk&#160;&#160;&#160;(0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</computeroutput></para>
<para>SCB CPUID: PARTNO Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00565">565</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga98e581423ca016680c238c469aba546d"/><section>
    <title>SCB_CPUID_PARTNO_Msk<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Msk&#160;&#160;&#160;(0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</computeroutput></para>
<para>SCB CPUID: PARTNO Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00481">481</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga98e581423ca016680c238c469aba546d"/><section>
    <title>SCB_CPUID_PARTNO_Msk<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Msk&#160;&#160;&#160;(0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</computeroutput></para>
<para>SCB CPUID: PARTNO Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00575">575</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga98e581423ca016680c238c469aba546d"/><section>
    <title>SCB_CPUID_PARTNO_Msk<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Msk&#160;&#160;&#160;(0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</computeroutput></para>
<para>SCB CPUID: PARTNO Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00526">526</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga98e581423ca016680c238c469aba546d"/><section>
    <title>SCB_CPUID_PARTNO_Msk<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Msk&#160;&#160;&#160;(0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</computeroutput></para>
<para>SCB CPUID: PARTNO Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00592">592</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga98e581423ca016680c238c469aba546d"/><section>
    <title>SCB_CPUID_PARTNO_Msk<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Msk&#160;&#160;&#160;(0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</computeroutput></para>
<para>SCB CPUID: PARTNO Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00378">378</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga98e581423ca016680c238c469aba546d"/><section>
    <title>SCB_CPUID_PARTNO_Msk<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Msk&#160;&#160;&#160;(0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</computeroutput></para>
<para>SCB CPUID: PARTNO Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00417">417</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga98e581423ca016680c238c469aba546d"/><section>
    <title>SCB_CPUID_PARTNO_Msk<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Msk&#160;&#160;&#160;(0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</computeroutput></para>
<para>SCB CPUID: PARTNO Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00578">578</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac"/><section>
    <title>SCB_CPUID_PARTNO_Pos<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB CPUID: PARTNO Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00572">572</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac"/><section>
    <title>SCB_CPUID_PARTNO_Pos<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB CPUID: PARTNO Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00410">410</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac"/><section>
    <title>SCB_CPUID_PARTNO_Pos<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB CPUID: PARTNO Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00564">564</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac"/><section>
    <title>SCB_CPUID_PARTNO_Pos<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB CPUID: PARTNO Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00364">364</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac"/><section>
    <title>SCB_CPUID_PARTNO_Pos<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB CPUID: PARTNO Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00382">382</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac"/><section>
    <title>SCB_CPUID_PARTNO_Pos<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB CPUID: PARTNO Position </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00364">364</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac"/><section>
    <title>SCB_CPUID_PARTNO_Pos<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB CPUID: PARTNO Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00410">410</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac"/><section>
    <title>SCB_CPUID_PARTNO_Pos<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB CPUID: PARTNO Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00414">414</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac"/><section>
    <title>SCB_CPUID_PARTNO_Pos<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB CPUID: PARTNO Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00564">564</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac"/><section>
    <title>SCB_CPUID_PARTNO_Pos<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB CPUID: PARTNO Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00564">564</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac"/><section>
    <title>SCB_CPUID_PARTNO_Pos<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB CPUID: PARTNO Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00480">480</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac"/><section>
    <title>SCB_CPUID_PARTNO_Pos<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB CPUID: PARTNO Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00574">574</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac"/><section>
    <title>SCB_CPUID_PARTNO_Pos<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB CPUID: PARTNO Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00525">525</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac"/><section>
    <title>SCB_CPUID_PARTNO_Pos<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB CPUID: PARTNO Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00591">591</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac"/><section>
    <title>SCB_CPUID_PARTNO_Pos<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB CPUID: PARTNO Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00377">377</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac"/><section>
    <title>SCB_CPUID_PARTNO_Pos<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB CPUID: PARTNO Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00416">416</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga705f68eaa9afb042ca2407dc4e4629ac"/><section>
    <title>SCB_CPUID_PARTNO_Pos<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB CPUID: PARTNO Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00577">577</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2ec0448b6483f77e7f5d08b4b81d85df"/><section>
    <title>SCB_CPUID_REVISION_Msk<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>*/)</computeroutput></para>
<para>SCB CPUID: REVISION Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00576">576</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2ec0448b6483f77e7f5d08b4b81d85df"/><section>
    <title>SCB_CPUID_REVISION_Msk<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>*/)</computeroutput></para>
<para>SCB CPUID: REVISION Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00414">414</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2ec0448b6483f77e7f5d08b4b81d85df"/><section>
    <title>SCB_CPUID_REVISION_Msk<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>*/)</computeroutput></para>
<para>SCB CPUID: REVISION Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00568">568</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2ec0448b6483f77e7f5d08b4b81d85df"/><section>
    <title>SCB_CPUID_REVISION_Msk<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>*/)</computeroutput></para>
<para>SCB CPUID: REVISION Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00368">368</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2ec0448b6483f77e7f5d08b4b81d85df"/><section>
    <title>SCB_CPUID_REVISION_Msk<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>*/)</computeroutput></para>
<para>SCB CPUID: REVISION Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00386">386</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2ec0448b6483f77e7f5d08b4b81d85df"/><section>
    <title>SCB_CPUID_REVISION_Msk<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>*/)</computeroutput></para>
<para>SCB CPUID: REVISION Mask </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00368">368</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2ec0448b6483f77e7f5d08b4b81d85df"/><section>
    <title>SCB_CPUID_REVISION_Msk<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>*/)</computeroutput></para>
<para>SCB CPUID: REVISION Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00414">414</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2ec0448b6483f77e7f5d08b4b81d85df"/><section>
    <title>SCB_CPUID_REVISION_Msk<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>*/)</computeroutput></para>
<para>SCB CPUID: REVISION Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00418">418</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2ec0448b6483f77e7f5d08b4b81d85df"/><section>
    <title>SCB_CPUID_REVISION_Msk<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>*/)</computeroutput></para>
<para>SCB CPUID: REVISION Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00568">568</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2ec0448b6483f77e7f5d08b4b81d85df"/><section>
    <title>SCB_CPUID_REVISION_Msk<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>*/)</computeroutput></para>
<para>SCB CPUID: REVISION Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00568">568</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2ec0448b6483f77e7f5d08b4b81d85df"/><section>
    <title>SCB_CPUID_REVISION_Msk<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>*/)</computeroutput></para>
<para>SCB CPUID: REVISION Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00484">484</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2ec0448b6483f77e7f5d08b4b81d85df"/><section>
    <title>SCB_CPUID_REVISION_Msk<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>*/)</computeroutput></para>
<para>SCB CPUID: REVISION Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00578">578</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2ec0448b6483f77e7f5d08b4b81d85df"/><section>
    <title>SCB_CPUID_REVISION_Msk<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>*/)</computeroutput></para>
<para>SCB CPUID: REVISION Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00529">529</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2ec0448b6483f77e7f5d08b4b81d85df"/><section>
    <title>SCB_CPUID_REVISION_Msk<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>*/)</computeroutput></para>
<para>SCB CPUID: REVISION Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00595">595</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2ec0448b6483f77e7f5d08b4b81d85df"/><section>
    <title>SCB_CPUID_REVISION_Msk<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>*/)</computeroutput></para>
<para>SCB CPUID: REVISION Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00381">381</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2ec0448b6483f77e7f5d08b4b81d85df"/><section>
    <title>SCB_CPUID_REVISION_Msk<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>*/)</computeroutput></para>
<para>SCB CPUID: REVISION Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00420">420</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2ec0448b6483f77e7f5d08b4b81d85df"/><section>
    <title>SCB_CPUID_REVISION_Msk<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>*/)</computeroutput></para>
<para>SCB CPUID: REVISION Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00581">581</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1"/><section>
    <title>SCB_CPUID_REVISION_Pos<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CPUID: REVISION Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00575">575</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1"/><section>
    <title>SCB_CPUID_REVISION_Pos<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CPUID: REVISION Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00413">413</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1"/><section>
    <title>SCB_CPUID_REVISION_Pos<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CPUID: REVISION Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00567">567</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1"/><section>
    <title>SCB_CPUID_REVISION_Pos<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CPUID: REVISION Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00367">367</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1"/><section>
    <title>SCB_CPUID_REVISION_Pos<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CPUID: REVISION Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00385">385</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1"/><section>
    <title>SCB_CPUID_REVISION_Pos<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CPUID: REVISION Position </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00367">367</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1"/><section>
    <title>SCB_CPUID_REVISION_Pos<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CPUID: REVISION Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00413">413</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1"/><section>
    <title>SCB_CPUID_REVISION_Pos<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CPUID: REVISION Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00417">417</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1"/><section>
    <title>SCB_CPUID_REVISION_Pos<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CPUID: REVISION Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00567">567</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1"/><section>
    <title>SCB_CPUID_REVISION_Pos<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CPUID: REVISION Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00567">567</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1"/><section>
    <title>SCB_CPUID_REVISION_Pos<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CPUID: REVISION Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00483">483</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1"/><section>
    <title>SCB_CPUID_REVISION_Pos<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CPUID: REVISION Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00577">577</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1"/><section>
    <title>SCB_CPUID_REVISION_Pos<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CPUID: REVISION Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00528">528</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1"/><section>
    <title>SCB_CPUID_REVISION_Pos<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CPUID: REVISION Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00594">594</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1"/><section>
    <title>SCB_CPUID_REVISION_Pos<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CPUID: REVISION Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00380">380</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1"/><section>
    <title>SCB_CPUID_REVISION_Pos<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CPUID: REVISION Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00419">419</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3c3d9071e574de11fb27ba57034838b1"/><section>
    <title>SCB_CPUID_REVISION_Pos<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CPUID: REVISION Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00580">580</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad358dfbd04300afc1824329d128b99e8"/><section>
    <title>SCB_CPUID_VARIANT_Msk<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</computeroutput></para>
<para>SCB CPUID: VARIANT Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00567">567</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad358dfbd04300afc1824329d128b99e8"/><section>
    <title>SCB_CPUID_VARIANT_Msk<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</computeroutput></para>
<para>SCB CPUID: VARIANT Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00405">405</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad358dfbd04300afc1824329d128b99e8"/><section>
    <title>SCB_CPUID_VARIANT_Msk<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</computeroutput></para>
<para>SCB CPUID: VARIANT Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00559">559</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad358dfbd04300afc1824329d128b99e8"/><section>
    <title>SCB_CPUID_VARIANT_Msk<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</computeroutput></para>
<para>SCB CPUID: VARIANT Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00359">359</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad358dfbd04300afc1824329d128b99e8"/><section>
    <title>SCB_CPUID_VARIANT_Msk<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</computeroutput></para>
<para>SCB CPUID: VARIANT Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00377">377</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad358dfbd04300afc1824329d128b99e8"/><section>
    <title>SCB_CPUID_VARIANT_Msk<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</computeroutput></para>
<para>SCB CPUID: VARIANT Mask </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00359">359</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad358dfbd04300afc1824329d128b99e8"/><section>
    <title>SCB_CPUID_VARIANT_Msk<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</computeroutput></para>
<para>SCB CPUID: VARIANT Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00405">405</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad358dfbd04300afc1824329d128b99e8"/><section>
    <title>SCB_CPUID_VARIANT_Msk<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</computeroutput></para>
<para>SCB CPUID: VARIANT Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00409">409</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad358dfbd04300afc1824329d128b99e8"/><section>
    <title>SCB_CPUID_VARIANT_Msk<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</computeroutput></para>
<para>SCB CPUID: VARIANT Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00559">559</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad358dfbd04300afc1824329d128b99e8"/><section>
    <title>SCB_CPUID_VARIANT_Msk<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</computeroutput></para>
<para>SCB CPUID: VARIANT Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00559">559</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad358dfbd04300afc1824329d128b99e8"/><section>
    <title>SCB_CPUID_VARIANT_Msk<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</computeroutput></para>
<para>SCB CPUID: VARIANT Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00475">475</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad358dfbd04300afc1824329d128b99e8"/><section>
    <title>SCB_CPUID_VARIANT_Msk<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</computeroutput></para>
<para>SCB CPUID: VARIANT Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00569">569</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad358dfbd04300afc1824329d128b99e8"/><section>
    <title>SCB_CPUID_VARIANT_Msk<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</computeroutput></para>
<para>SCB CPUID: VARIANT Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00520">520</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad358dfbd04300afc1824329d128b99e8"/><section>
    <title>SCB_CPUID_VARIANT_Msk<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</computeroutput></para>
<para>SCB CPUID: VARIANT Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00586">586</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad358dfbd04300afc1824329d128b99e8"/><section>
    <title>SCB_CPUID_VARIANT_Msk<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</computeroutput></para>
<para>SCB CPUID: VARIANT Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00372">372</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad358dfbd04300afc1824329d128b99e8"/><section>
    <title>SCB_CPUID_VARIANT_Msk<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</computeroutput></para>
<para>SCB CPUID: VARIANT Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00411">411</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad358dfbd04300afc1824329d128b99e8"/><section>
    <title>SCB_CPUID_VARIANT_Msk<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</computeroutput></para>
<para>SCB CPUID: VARIANT Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00572">572</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71"/><section>
    <title>SCB_CPUID_VARIANT_Pos<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>SCB CPUID: VARIANT Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00566">566</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71"/><section>
    <title>SCB_CPUID_VARIANT_Pos<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>SCB CPUID: VARIANT Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00404">404</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71"/><section>
    <title>SCB_CPUID_VARIANT_Pos<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>SCB CPUID: VARIANT Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00558">558</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71"/><section>
    <title>SCB_CPUID_VARIANT_Pos<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>SCB CPUID: VARIANT Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00358">358</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71"/><section>
    <title>SCB_CPUID_VARIANT_Pos<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>SCB CPUID: VARIANT Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00376">376</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71"/><section>
    <title>SCB_CPUID_VARIANT_Pos<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>SCB CPUID: VARIANT Position </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00358">358</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71"/><section>
    <title>SCB_CPUID_VARIANT_Pos<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>SCB CPUID: VARIANT Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00404">404</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71"/><section>
    <title>SCB_CPUID_VARIANT_Pos<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>SCB CPUID: VARIANT Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00408">408</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71"/><section>
    <title>SCB_CPUID_VARIANT_Pos<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>SCB CPUID: VARIANT Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00558">558</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71"/><section>
    <title>SCB_CPUID_VARIANT_Pos<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>SCB CPUID: VARIANT Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00558">558</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71"/><section>
    <title>SCB_CPUID_VARIANT_Pos<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>SCB CPUID: VARIANT Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00474">474</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71"/><section>
    <title>SCB_CPUID_VARIANT_Pos<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>SCB CPUID: VARIANT Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00568">568</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71"/><section>
    <title>SCB_CPUID_VARIANT_Pos<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>SCB CPUID: VARIANT Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00519">519</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71"/><section>
    <title>SCB_CPUID_VARIANT_Pos<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>SCB CPUID: VARIANT Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00585">585</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71"/><section>
    <title>SCB_CPUID_VARIANT_Pos<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>SCB CPUID: VARIANT Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00371">371</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71"/><section>
    <title>SCB_CPUID_VARIANT_Pos<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>SCB CPUID: VARIANT Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00410">410</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga104462bd0815391b4044a70bd15d3a71"/><section>
    <title>SCB_CPUID_VARIANT_Pos<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>SCB CPUID: VARIANT Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00571">571</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4e5d98f4d43366cadcc5c3d7ac37228c"/><section>
    <title>SCB_CSSELR_IND_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_CSSELR_IND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CSSELR_IND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CSSELR_IND_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga70e80783c3bd7b11504c63b052b0c0b9">SCB_CSSELR_IND_Pos</link>*/)</computeroutput></para>
<para>SCB CSSELR: InD Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00951">951</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4e5d98f4d43366cadcc5c3d7ac37228c"/><section>
    <title>SCB_CSSELR_IND_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_CSSELR_IND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CSSELR_IND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CSSELR_IND_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga70e80783c3bd7b11504c63b052b0c0b9">SCB_CSSELR_IND_Pos</link>*/)</computeroutput></para>
<para>SCB CSSELR: InD Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00900">900</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4e5d98f4d43366cadcc5c3d7ac37228c"/><section>
    <title>SCB_CSSELR_IND_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_CSSELR_IND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CSSELR_IND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CSSELR_IND_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga70e80783c3bd7b11504c63b052b0c0b9">SCB_CSSELR_IND_Pos</link>*/)</computeroutput></para>
<para>SCB CSSELR: InD Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00900">900</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4e5d98f4d43366cadcc5c3d7ac37228c"/><section>
    <title>SCB_CSSELR_IND_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_CSSELR_IND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CSSELR_IND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CSSELR_IND_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga70e80783c3bd7b11504c63b052b0c0b9">SCB_CSSELR_IND_Pos</link>*/)</computeroutput></para>
<para>SCB CSSELR: InD Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00900">900</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4e5d98f4d43366cadcc5c3d7ac37228c"/><section>
    <title>SCB_CSSELR_IND_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_CSSELR_IND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CSSELR_IND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CSSELR_IND_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga70e80783c3bd7b11504c63b052b0c0b9">SCB_CSSELR_IND_Pos</link>*/)</computeroutput></para>
<para>SCB CSSELR: InD Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00953">953</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4e5d98f4d43366cadcc5c3d7ac37228c"/><section>
    <title>SCB_CSSELR_IND_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_CSSELR_IND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CSSELR_IND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CSSELR_IND_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga70e80783c3bd7b11504c63b052b0c0b9">SCB_CSSELR_IND_Pos</link>*/)</computeroutput></para>
<para>SCB CSSELR: InD Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00815">815</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4e5d98f4d43366cadcc5c3d7ac37228c"/><section>
    <title>SCB_CSSELR_IND_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_CSSELR_IND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CSSELR_IND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CSSELR_IND_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga70e80783c3bd7b11504c63b052b0c0b9">SCB_CSSELR_IND_Pos</link>*/)</computeroutput></para>
<para>SCB CSSELR: InD Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00970">970</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4e5d98f4d43366cadcc5c3d7ac37228c"/><section>
    <title>SCB_CSSELR_IND_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_CSSELR_IND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CSSELR_IND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CSSELR_IND_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga70e80783c3bd7b11504c63b052b0c0b9">SCB_CSSELR_IND_Pos</link>*/)</computeroutput></para>
<para>SCB CSSELR: InD Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00921">921</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga70e80783c3bd7b11504c63b052b0c0b9"/><section>
    <title>SCB_CSSELR_IND_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_CSSELR_IND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CSSELR_IND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CSSELR_IND_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CSSELR: InD Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00950">950</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga70e80783c3bd7b11504c63b052b0c0b9"/><section>
    <title>SCB_CSSELR_IND_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_CSSELR_IND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CSSELR_IND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CSSELR_IND_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CSSELR: InD Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00899">899</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga70e80783c3bd7b11504c63b052b0c0b9"/><section>
    <title>SCB_CSSELR_IND_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_CSSELR_IND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CSSELR_IND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CSSELR_IND_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CSSELR: InD Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00899">899</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga70e80783c3bd7b11504c63b052b0c0b9"/><section>
    <title>SCB_CSSELR_IND_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_CSSELR_IND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CSSELR_IND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CSSELR_IND_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CSSELR: InD Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00899">899</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga70e80783c3bd7b11504c63b052b0c0b9"/><section>
    <title>SCB_CSSELR_IND_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_CSSELR_IND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CSSELR_IND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CSSELR_IND_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CSSELR: InD Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00952">952</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga70e80783c3bd7b11504c63b052b0c0b9"/><section>
    <title>SCB_CSSELR_IND_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_CSSELR_IND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CSSELR_IND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CSSELR_IND_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CSSELR: InD Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00814">814</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga70e80783c3bd7b11504c63b052b0c0b9"/><section>
    <title>SCB_CSSELR_IND_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_CSSELR_IND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CSSELR_IND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CSSELR_IND_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CSSELR: InD Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00969">969</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga70e80783c3bd7b11504c63b052b0c0b9"/><section>
    <title>SCB_CSSELR_IND_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_CSSELR_IND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CSSELR_IND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CSSELR_IND_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CSSELR: InD Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00920">920</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa24e3a6d6960acff3d6949e416046cf0"/><section>
    <title>SCB_CSSELR_LEVEL_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_CSSELR_LEVEL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CSSELR_LEVEL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CSSELR_LEVEL_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8c014c9678bc9072f10459a1e14b973c">SCB_CSSELR_LEVEL_Pos</link>)</computeroutput></para>
<para>SCB CSSELR: Level Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00948">948</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa24e3a6d6960acff3d6949e416046cf0"/><section>
    <title>SCB_CSSELR_LEVEL_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_CSSELR_LEVEL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CSSELR_LEVEL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CSSELR_LEVEL_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8c014c9678bc9072f10459a1e14b973c">SCB_CSSELR_LEVEL_Pos</link>)</computeroutput></para>
<para>SCB CSSELR: Level Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00897">897</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa24e3a6d6960acff3d6949e416046cf0"/><section>
    <title>SCB_CSSELR_LEVEL_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_CSSELR_LEVEL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CSSELR_LEVEL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CSSELR_LEVEL_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8c014c9678bc9072f10459a1e14b973c">SCB_CSSELR_LEVEL_Pos</link>)</computeroutput></para>
<para>SCB CSSELR: Level Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00897">897</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa24e3a6d6960acff3d6949e416046cf0"/><section>
    <title>SCB_CSSELR_LEVEL_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_CSSELR_LEVEL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CSSELR_LEVEL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CSSELR_LEVEL_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8c014c9678bc9072f10459a1e14b973c">SCB_CSSELR_LEVEL_Pos</link>)</computeroutput></para>
<para>SCB CSSELR: Level Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00897">897</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa24e3a6d6960acff3d6949e416046cf0"/><section>
    <title>SCB_CSSELR_LEVEL_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_CSSELR_LEVEL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CSSELR_LEVEL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CSSELR_LEVEL_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8c014c9678bc9072f10459a1e14b973c">SCB_CSSELR_LEVEL_Pos</link>)</computeroutput></para>
<para>SCB CSSELR: Level Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00950">950</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa24e3a6d6960acff3d6949e416046cf0"/><section>
    <title>SCB_CSSELR_LEVEL_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_CSSELR_LEVEL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CSSELR_LEVEL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CSSELR_LEVEL_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8c014c9678bc9072f10459a1e14b973c">SCB_CSSELR_LEVEL_Pos</link>)</computeroutput></para>
<para>SCB CSSELR: Level Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00812">812</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa24e3a6d6960acff3d6949e416046cf0"/><section>
    <title>SCB_CSSELR_LEVEL_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_CSSELR_LEVEL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CSSELR_LEVEL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CSSELR_LEVEL_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8c014c9678bc9072f10459a1e14b973c">SCB_CSSELR_LEVEL_Pos</link>)</computeroutput></para>
<para>SCB CSSELR: Level Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00967">967</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa24e3a6d6960acff3d6949e416046cf0"/><section>
    <title>SCB_CSSELR_LEVEL_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_CSSELR_LEVEL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CSSELR_LEVEL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CSSELR_LEVEL_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8c014c9678bc9072f10459a1e14b973c">SCB_CSSELR_LEVEL_Pos</link>)</computeroutput></para>
<para>SCB CSSELR: Level Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00918">918</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8c014c9678bc9072f10459a1e14b973c"/><section>
    <title>SCB_CSSELR_LEVEL_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_CSSELR_LEVEL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CSSELR_LEVEL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CSSELR_LEVEL_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB CSSELR: Level Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00947">947</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8c014c9678bc9072f10459a1e14b973c"/><section>
    <title>SCB_CSSELR_LEVEL_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_CSSELR_LEVEL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CSSELR_LEVEL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CSSELR_LEVEL_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB CSSELR: Level Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00896">896</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8c014c9678bc9072f10459a1e14b973c"/><section>
    <title>SCB_CSSELR_LEVEL_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_CSSELR_LEVEL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CSSELR_LEVEL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CSSELR_LEVEL_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB CSSELR: Level Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00896">896</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8c014c9678bc9072f10459a1e14b973c"/><section>
    <title>SCB_CSSELR_LEVEL_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_CSSELR_LEVEL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CSSELR_LEVEL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CSSELR_LEVEL_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB CSSELR: Level Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00896">896</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8c014c9678bc9072f10459a1e14b973c"/><section>
    <title>SCB_CSSELR_LEVEL_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_CSSELR_LEVEL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CSSELR_LEVEL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CSSELR_LEVEL_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB CSSELR: Level Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00949">949</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8c014c9678bc9072f10459a1e14b973c"/><section>
    <title>SCB_CSSELR_LEVEL_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_CSSELR_LEVEL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CSSELR_LEVEL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CSSELR_LEVEL_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB CSSELR: Level Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00811">811</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8c014c9678bc9072f10459a1e14b973c"/><section>
    <title>SCB_CSSELR_LEVEL_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_CSSELR_LEVEL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CSSELR_LEVEL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CSSELR_LEVEL_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB CSSELR: Level Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00966">966</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8c014c9678bc9072f10459a1e14b973c"/><section>
    <title>SCB_CSSELR_LEVEL_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_CSSELR_LEVEL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CSSELR_LEVEL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CSSELR_LEVEL_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB CSSELR: Level Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00917">917</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga341c1fe0efc63e26a2affebda136da6c"/><section>
    <title>SCB_CTR_CWG_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_CWG_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_CWG_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_CWG_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga96ba2dac3d22d7892eabb851c052a286">SCB_CTR_CWG_Pos</link>)</computeroutput></para>
<para>SCB CTR: CWG Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00913">913</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga341c1fe0efc63e26a2affebda136da6c"/><section>
    <title>SCB_CTR_CWG_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_CWG_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_CWG_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_CWG_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga96ba2dac3d22d7892eabb851c052a286">SCB_CTR_CWG_Pos</link>)</computeroutput></para>
<para>SCB CTR: CWG Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00862">862</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga341c1fe0efc63e26a2affebda136da6c"/><section>
    <title>SCB_CTR_CWG_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_CWG_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_CWG_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_CWG_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga96ba2dac3d22d7892eabb851c052a286">SCB_CTR_CWG_Pos</link>)</computeroutput></para>
<para>SCB CTR: CWG Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00862">862</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga341c1fe0efc63e26a2affebda136da6c"/><section>
    <title>SCB_CTR_CWG_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_CWG_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_CWG_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_CWG_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga96ba2dac3d22d7892eabb851c052a286">SCB_CTR_CWG_Pos</link>)</computeroutput></para>
<para>SCB CTR: CWG Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00862">862</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga341c1fe0efc63e26a2affebda136da6c"/><section>
    <title>SCB_CTR_CWG_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_CWG_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_CWG_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_CWG_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga96ba2dac3d22d7892eabb851c052a286">SCB_CTR_CWG_Pos</link>)</computeroutput></para>
<para>SCB CTR: CWG Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00915">915</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga341c1fe0efc63e26a2affebda136da6c"/><section>
    <title>SCB_CTR_CWG_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_CWG_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_CWG_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_CWG_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga96ba2dac3d22d7892eabb851c052a286">SCB_CTR_CWG_Pos</link>)</computeroutput></para>
<para>SCB CTR: CWG Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00777">777</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga341c1fe0efc63e26a2affebda136da6c"/><section>
    <title>SCB_CTR_CWG_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_CWG_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_CWG_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_CWG_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga96ba2dac3d22d7892eabb851c052a286">SCB_CTR_CWG_Pos</link>)</computeroutput></para>
<para>SCB CTR: CWG Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00932">932</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga341c1fe0efc63e26a2affebda136da6c"/><section>
    <title>SCB_CTR_CWG_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_CWG_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_CWG_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_CWG_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga96ba2dac3d22d7892eabb851c052a286">SCB_CTR_CWG_Pos</link>)</computeroutput></para>
<para>SCB CTR: CWG Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00883">883</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga96ba2dac3d22d7892eabb851c052a286"/><section>
    <title>SCB_CTR_CWG_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_CWG_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_CWG_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_CWG_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB CTR: CWG Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00912">912</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga96ba2dac3d22d7892eabb851c052a286"/><section>
    <title>SCB_CTR_CWG_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_CWG_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_CWG_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_CWG_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB CTR: CWG Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00861">861</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga96ba2dac3d22d7892eabb851c052a286"/><section>
    <title>SCB_CTR_CWG_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_CWG_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_CWG_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_CWG_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB CTR: CWG Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00861">861</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga96ba2dac3d22d7892eabb851c052a286"/><section>
    <title>SCB_CTR_CWG_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_CWG_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_CWG_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_CWG_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB CTR: CWG Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00861">861</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga96ba2dac3d22d7892eabb851c052a286"/><section>
    <title>SCB_CTR_CWG_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_CWG_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_CWG_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_CWG_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB CTR: CWG Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00914">914</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga96ba2dac3d22d7892eabb851c052a286"/><section>
    <title>SCB_CTR_CWG_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_CWG_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_CWG_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_CWG_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB CTR: CWG Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00776">776</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga96ba2dac3d22d7892eabb851c052a286"/><section>
    <title>SCB_CTR_CWG_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_CWG_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_CWG_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_CWG_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB CTR: CWG Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00931">931</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga96ba2dac3d22d7892eabb851c052a286"/><section>
    <title>SCB_CTR_CWG_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_CWG_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_CWG_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_CWG_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB CTR: CWG Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00882">882</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga634bb0b270954a68757c86c517de948b"/><section>
    <title>SCB_CTR_DMINLINE_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_DMINLINE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_DMINLINE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_DMINLINE_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae25b69e6ea66c125f703870adabb0d65">SCB_CTR_DMINLINE_Pos</link>)</computeroutput></para>
<para>SCB CTR: DminLine Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00919">919</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga634bb0b270954a68757c86c517de948b"/><section>
    <title>SCB_CTR_DMINLINE_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_DMINLINE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_DMINLINE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_DMINLINE_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae25b69e6ea66c125f703870adabb0d65">SCB_CTR_DMINLINE_Pos</link>)</computeroutput></para>
<para>SCB CTR: DminLine Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00868">868</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga634bb0b270954a68757c86c517de948b"/><section>
    <title>SCB_CTR_DMINLINE_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_DMINLINE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_DMINLINE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_DMINLINE_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae25b69e6ea66c125f703870adabb0d65">SCB_CTR_DMINLINE_Pos</link>)</computeroutput></para>
<para>SCB CTR: DminLine Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00868">868</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga634bb0b270954a68757c86c517de948b"/><section>
    <title>SCB_CTR_DMINLINE_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_DMINLINE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_DMINLINE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_DMINLINE_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae25b69e6ea66c125f703870adabb0d65">SCB_CTR_DMINLINE_Pos</link>)</computeroutput></para>
<para>SCB CTR: DminLine Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00868">868</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga634bb0b270954a68757c86c517de948b"/><section>
    <title>SCB_CTR_DMINLINE_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_DMINLINE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_DMINLINE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_DMINLINE_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae25b69e6ea66c125f703870adabb0d65">SCB_CTR_DMINLINE_Pos</link>)</computeroutput></para>
<para>SCB CTR: DminLine Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00921">921</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga634bb0b270954a68757c86c517de948b"/><section>
    <title>SCB_CTR_DMINLINE_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_DMINLINE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_DMINLINE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_DMINLINE_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae25b69e6ea66c125f703870adabb0d65">SCB_CTR_DMINLINE_Pos</link>)</computeroutput></para>
<para>SCB CTR: DminLine Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00783">783</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga634bb0b270954a68757c86c517de948b"/><section>
    <title>SCB_CTR_DMINLINE_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_DMINLINE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_DMINLINE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_DMINLINE_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae25b69e6ea66c125f703870adabb0d65">SCB_CTR_DMINLINE_Pos</link>)</computeroutput></para>
<para>SCB CTR: DminLine Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00938">938</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga634bb0b270954a68757c86c517de948b"/><section>
    <title>SCB_CTR_DMINLINE_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_DMINLINE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_DMINLINE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_DMINLINE_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae25b69e6ea66c125f703870adabb0d65">SCB_CTR_DMINLINE_Pos</link>)</computeroutput></para>
<para>SCB CTR: DminLine Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00889">889</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae25b69e6ea66c125f703870adabb0d65"/><section>
    <title>SCB_CTR_DMINLINE_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_DMINLINE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_DMINLINE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_DMINLINE_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CTR: DminLine Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00918">918</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae25b69e6ea66c125f703870adabb0d65"/><section>
    <title>SCB_CTR_DMINLINE_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_DMINLINE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_DMINLINE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_DMINLINE_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CTR: DminLine Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00867">867</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae25b69e6ea66c125f703870adabb0d65"/><section>
    <title>SCB_CTR_DMINLINE_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_DMINLINE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_DMINLINE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_DMINLINE_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CTR: DminLine Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00867">867</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae25b69e6ea66c125f703870adabb0d65"/><section>
    <title>SCB_CTR_DMINLINE_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_DMINLINE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_DMINLINE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_DMINLINE_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CTR: DminLine Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00867">867</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae25b69e6ea66c125f703870adabb0d65"/><section>
    <title>SCB_CTR_DMINLINE_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_DMINLINE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_DMINLINE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_DMINLINE_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CTR: DminLine Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00920">920</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae25b69e6ea66c125f703870adabb0d65"/><section>
    <title>SCB_CTR_DMINLINE_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_DMINLINE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_DMINLINE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_DMINLINE_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CTR: DminLine Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00782">782</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae25b69e6ea66c125f703870adabb0d65"/><section>
    <title>SCB_CTR_DMINLINE_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_DMINLINE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_DMINLINE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_DMINLINE_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CTR: DminLine Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00937">937</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae25b69e6ea66c125f703870adabb0d65"/><section>
    <title>SCB_CTR_DMINLINE_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_DMINLINE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_DMINLINE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_DMINLINE_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB CTR: DminLine Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00888">888</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga02bb1ed5199a32e0ebad001e1b64ac35"/><section>
    <title>SCB_CTR_ERG_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_ERG_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_ERG_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_ERG_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7692042fbaab5852ca60f6c2d659f724">SCB_CTR_ERG_Pos</link>)</computeroutput></para>
<para>SCB CTR: ERG Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00916">916</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga02bb1ed5199a32e0ebad001e1b64ac35"/><section>
    <title>SCB_CTR_ERG_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_ERG_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_ERG_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_ERG_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7692042fbaab5852ca60f6c2d659f724">SCB_CTR_ERG_Pos</link>)</computeroutput></para>
<para>SCB CTR: ERG Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00865">865</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga02bb1ed5199a32e0ebad001e1b64ac35"/><section>
    <title>SCB_CTR_ERG_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_ERG_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_ERG_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_ERG_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7692042fbaab5852ca60f6c2d659f724">SCB_CTR_ERG_Pos</link>)</computeroutput></para>
<para>SCB CTR: ERG Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00865">865</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga02bb1ed5199a32e0ebad001e1b64ac35"/><section>
    <title>SCB_CTR_ERG_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_ERG_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_ERG_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_ERG_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7692042fbaab5852ca60f6c2d659f724">SCB_CTR_ERG_Pos</link>)</computeroutput></para>
<para>SCB CTR: ERG Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00865">865</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga02bb1ed5199a32e0ebad001e1b64ac35"/><section>
    <title>SCB_CTR_ERG_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_ERG_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_ERG_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_ERG_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7692042fbaab5852ca60f6c2d659f724">SCB_CTR_ERG_Pos</link>)</computeroutput></para>
<para>SCB CTR: ERG Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00918">918</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga02bb1ed5199a32e0ebad001e1b64ac35"/><section>
    <title>SCB_CTR_ERG_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_ERG_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_ERG_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_ERG_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7692042fbaab5852ca60f6c2d659f724">SCB_CTR_ERG_Pos</link>)</computeroutput></para>
<para>SCB CTR: ERG Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00780">780</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga02bb1ed5199a32e0ebad001e1b64ac35"/><section>
    <title>SCB_CTR_ERG_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_ERG_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_ERG_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_ERG_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7692042fbaab5852ca60f6c2d659f724">SCB_CTR_ERG_Pos</link>)</computeroutput></para>
<para>SCB CTR: ERG Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00935">935</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga02bb1ed5199a32e0ebad001e1b64ac35"/><section>
    <title>SCB_CTR_ERG_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_ERG_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_ERG_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_ERG_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7692042fbaab5852ca60f6c2d659f724">SCB_CTR_ERG_Pos</link>)</computeroutput></para>
<para>SCB CTR: ERG Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00886">886</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7692042fbaab5852ca60f6c2d659f724"/><section>
    <title>SCB_CTR_ERG_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_ERG_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_ERG_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_ERG_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>SCB CTR: ERG Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00915">915</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7692042fbaab5852ca60f6c2d659f724"/><section>
    <title>SCB_CTR_ERG_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_ERG_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_ERG_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_ERG_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>SCB CTR: ERG Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00864">864</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7692042fbaab5852ca60f6c2d659f724"/><section>
    <title>SCB_CTR_ERG_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_ERG_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_ERG_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_ERG_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>SCB CTR: ERG Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00864">864</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7692042fbaab5852ca60f6c2d659f724"/><section>
    <title>SCB_CTR_ERG_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_ERG_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_ERG_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_ERG_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>SCB CTR: ERG Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00864">864</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7692042fbaab5852ca60f6c2d659f724"/><section>
    <title>SCB_CTR_ERG_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_ERG_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_ERG_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_ERG_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>SCB CTR: ERG Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00917">917</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7692042fbaab5852ca60f6c2d659f724"/><section>
    <title>SCB_CTR_ERG_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_ERG_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_ERG_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_ERG_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>SCB CTR: ERG Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00779">779</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7692042fbaab5852ca60f6c2d659f724"/><section>
    <title>SCB_CTR_ERG_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_ERG_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_ERG_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_ERG_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>SCB CTR: ERG Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00934">934</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7692042fbaab5852ca60f6c2d659f724"/><section>
    <title>SCB_CTR_ERG_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_ERG_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_ERG_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_ERG_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>SCB CTR: ERG Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00885">885</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf0303349e35d3777aa3aceae268f1651"/><section>
    <title>SCB_CTR_FORMAT_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_FORMAT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_FORMAT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_FORMAT_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c7f12bf78e1049eeb477a1d48b144f">SCB_CTR_FORMAT_Pos</link>)</computeroutput></para>
<para>SCB CTR: Format Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00910">910</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf0303349e35d3777aa3aceae268f1651"/><section>
    <title>SCB_CTR_FORMAT_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_FORMAT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_FORMAT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_FORMAT_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c7f12bf78e1049eeb477a1d48b144f">SCB_CTR_FORMAT_Pos</link>)</computeroutput></para>
<para>SCB CTR: Format Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00859">859</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf0303349e35d3777aa3aceae268f1651"/><section>
    <title>SCB_CTR_FORMAT_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_FORMAT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_FORMAT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_FORMAT_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c7f12bf78e1049eeb477a1d48b144f">SCB_CTR_FORMAT_Pos</link>)</computeroutput></para>
<para>SCB CTR: Format Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00859">859</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf0303349e35d3777aa3aceae268f1651"/><section>
    <title>SCB_CTR_FORMAT_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_FORMAT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_FORMAT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_FORMAT_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c7f12bf78e1049eeb477a1d48b144f">SCB_CTR_FORMAT_Pos</link>)</computeroutput></para>
<para>SCB CTR: Format Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00859">859</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf0303349e35d3777aa3aceae268f1651"/><section>
    <title>SCB_CTR_FORMAT_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_FORMAT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_FORMAT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_FORMAT_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c7f12bf78e1049eeb477a1d48b144f">SCB_CTR_FORMAT_Pos</link>)</computeroutput></para>
<para>SCB CTR: Format Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00912">912</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf0303349e35d3777aa3aceae268f1651"/><section>
    <title>SCB_CTR_FORMAT_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_FORMAT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_FORMAT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_FORMAT_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c7f12bf78e1049eeb477a1d48b144f">SCB_CTR_FORMAT_Pos</link>)</computeroutput></para>
<para>SCB CTR: Format Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00774">774</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf0303349e35d3777aa3aceae268f1651"/><section>
    <title>SCB_CTR_FORMAT_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_FORMAT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_FORMAT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_FORMAT_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c7f12bf78e1049eeb477a1d48b144f">SCB_CTR_FORMAT_Pos</link>)</computeroutput></para>
<para>SCB CTR: Format Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00929">929</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf0303349e35d3777aa3aceae268f1651"/><section>
    <title>SCB_CTR_FORMAT_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_FORMAT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_FORMAT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_FORMAT_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c7f12bf78e1049eeb477a1d48b144f">SCB_CTR_FORMAT_Pos</link>)</computeroutput></para>
<para>SCB CTR: Format Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00880">880</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab3c7f12bf78e1049eeb477a1d48b144f"/><section>
    <title>SCB_CTR_FORMAT_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_FORMAT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_FORMAT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_FORMAT_Pos&#160;&#160;&#160;29U</computeroutput></para>
<para>SCB CTR: Format Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00909">909</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab3c7f12bf78e1049eeb477a1d48b144f"/><section>
    <title>SCB_CTR_FORMAT_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_FORMAT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_FORMAT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_FORMAT_Pos&#160;&#160;&#160;29U</computeroutput></para>
<para>SCB CTR: Format Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00858">858</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab3c7f12bf78e1049eeb477a1d48b144f"/><section>
    <title>SCB_CTR_FORMAT_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_FORMAT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_FORMAT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_FORMAT_Pos&#160;&#160;&#160;29U</computeroutput></para>
<para>SCB CTR: Format Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00858">858</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab3c7f12bf78e1049eeb477a1d48b144f"/><section>
    <title>SCB_CTR_FORMAT_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_FORMAT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_FORMAT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_FORMAT_Pos&#160;&#160;&#160;29U</computeroutput></para>
<para>SCB CTR: Format Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00858">858</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab3c7f12bf78e1049eeb477a1d48b144f"/><section>
    <title>SCB_CTR_FORMAT_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_FORMAT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_FORMAT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_FORMAT_Pos&#160;&#160;&#160;29U</computeroutput></para>
<para>SCB CTR: Format Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00911">911</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab3c7f12bf78e1049eeb477a1d48b144f"/><section>
    <title>SCB_CTR_FORMAT_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_FORMAT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_FORMAT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_FORMAT_Pos&#160;&#160;&#160;29U</computeroutput></para>
<para>SCB CTR: Format Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00773">773</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab3c7f12bf78e1049eeb477a1d48b144f"/><section>
    <title>SCB_CTR_FORMAT_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_FORMAT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_FORMAT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_FORMAT_Pos&#160;&#160;&#160;29U</computeroutput></para>
<para>SCB CTR: Format Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00928">928</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab3c7f12bf78e1049eeb477a1d48b144f"/><section>
    <title>SCB_CTR_FORMAT_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_FORMAT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_FORMAT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_FORMAT_Pos&#160;&#160;&#160;29U</computeroutput></para>
<para>SCB CTR: Format Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00879">879</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac62440e20c39b8022279a4a706ef9aa3"/><section>
    <title>SCB_CTR_IMINLINE_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_IMINLINE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_IMINLINE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_IMINLINE_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5be00464e6789da9619947d67d2a1529">SCB_CTR_IMINLINE_Pos</link>*/)</computeroutput></para>
<para>SCB CTR: ImInLine Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00922">922</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac62440e20c39b8022279a4a706ef9aa3"/><section>
    <title>SCB_CTR_IMINLINE_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_IMINLINE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_IMINLINE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_IMINLINE_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5be00464e6789da9619947d67d2a1529">SCB_CTR_IMINLINE_Pos</link>*/)</computeroutput></para>
<para>SCB CTR: ImInLine Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00871">871</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac62440e20c39b8022279a4a706ef9aa3"/><section>
    <title>SCB_CTR_IMINLINE_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_IMINLINE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_IMINLINE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_IMINLINE_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5be00464e6789da9619947d67d2a1529">SCB_CTR_IMINLINE_Pos</link>*/)</computeroutput></para>
<para>SCB CTR: ImInLine Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00871">871</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac62440e20c39b8022279a4a706ef9aa3"/><section>
    <title>SCB_CTR_IMINLINE_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_IMINLINE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_IMINLINE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_IMINLINE_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5be00464e6789da9619947d67d2a1529">SCB_CTR_IMINLINE_Pos</link>*/)</computeroutput></para>
<para>SCB CTR: ImInLine Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00871">871</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac62440e20c39b8022279a4a706ef9aa3"/><section>
    <title>SCB_CTR_IMINLINE_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_IMINLINE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_IMINLINE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_IMINLINE_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5be00464e6789da9619947d67d2a1529">SCB_CTR_IMINLINE_Pos</link>*/)</computeroutput></para>
<para>SCB CTR: ImInLine Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00924">924</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac62440e20c39b8022279a4a706ef9aa3"/><section>
    <title>SCB_CTR_IMINLINE_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_IMINLINE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_IMINLINE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_IMINLINE_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5be00464e6789da9619947d67d2a1529">SCB_CTR_IMINLINE_Pos</link>*/)</computeroutput></para>
<para>SCB CTR: ImInLine Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00786">786</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac62440e20c39b8022279a4a706ef9aa3"/><section>
    <title>SCB_CTR_IMINLINE_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_IMINLINE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_IMINLINE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_IMINLINE_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5be00464e6789da9619947d67d2a1529">SCB_CTR_IMINLINE_Pos</link>*/)</computeroutput></para>
<para>SCB CTR: ImInLine Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00941">941</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac62440e20c39b8022279a4a706ef9aa3"/><section>
    <title>SCB_CTR_IMINLINE_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_IMINLINE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_IMINLINE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_IMINLINE_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5be00464e6789da9619947d67d2a1529">SCB_CTR_IMINLINE_Pos</link>*/)</computeroutput></para>
<para>SCB CTR: ImInLine Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00892">892</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5be00464e6789da9619947d67d2a1529"/><section>
    <title>SCB_CTR_IMINLINE_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_IMINLINE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_IMINLINE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_IMINLINE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CTR: ImInLine Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00921">921</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5be00464e6789da9619947d67d2a1529"/><section>
    <title>SCB_CTR_IMINLINE_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_IMINLINE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_IMINLINE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_IMINLINE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CTR: ImInLine Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00870">870</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5be00464e6789da9619947d67d2a1529"/><section>
    <title>SCB_CTR_IMINLINE_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_IMINLINE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_IMINLINE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_IMINLINE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CTR: ImInLine Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00870">870</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5be00464e6789da9619947d67d2a1529"/><section>
    <title>SCB_CTR_IMINLINE_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_IMINLINE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_IMINLINE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_IMINLINE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CTR: ImInLine Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00870">870</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5be00464e6789da9619947d67d2a1529"/><section>
    <title>SCB_CTR_IMINLINE_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_IMINLINE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_IMINLINE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_IMINLINE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CTR: ImInLine Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00923">923</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5be00464e6789da9619947d67d2a1529"/><section>
    <title>SCB_CTR_IMINLINE_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_IMINLINE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_IMINLINE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_IMINLINE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CTR: ImInLine Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00785">785</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5be00464e6789da9619947d67d2a1529"/><section>
    <title>SCB_CTR_IMINLINE_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_IMINLINE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_IMINLINE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_IMINLINE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CTR: ImInLine Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00940">940</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5be00464e6789da9619947d67d2a1529"/><section>
    <title>SCB_CTR_IMINLINE_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_CTR_IMINLINE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CTR_IMINLINE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CTR_IMINLINE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB CTR: ImInLine Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00891">891</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga330eecf67a17c8479de18cb7201da7d3"/><section>
    <title>SCB_DCCISW_LEVEL_Msk</title>
<indexterm><primary>SCB_DCCISW_LEVEL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCISW_LEVEL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCCISW_LEVEL_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0f5dc787a1eb46542345efee9ce333d8">SCB_DCCISW_LEVEL_Pos</link>)</computeroutput></para>
<para>SCB DCCISW: Level Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00949">949</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0f5dc787a1eb46542345efee9ce333d8"/><section>
    <title>SCB_DCCISW_LEVEL_Pos</title>
<indexterm><primary>SCB_DCCISW_LEVEL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCISW_LEVEL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCCISW_LEVEL_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB DCCISW: Level Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00948">948</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf1b0bea5ab77d4ad7d5c21e77ca463ad"/><section>
    <title>SCB_DCCISW_SET_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_DCCISW_SET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCISW_SET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCCISW_SET_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</link>)</computeroutput></para>
<para>SCB DCCISW: Set Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00986">986</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf1b0bea5ab77d4ad7d5c21e77ca463ad"/><section>
    <title>SCB_DCCISW_SET_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_DCCISW_SET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCISW_SET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCCISW_SET_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</link>)</computeroutput></para>
<para>SCB DCCISW: Set Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00925">925</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf1b0bea5ab77d4ad7d5c21e77ca463ad"/><section>
    <title>SCB_DCCISW_SET_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_DCCISW_SET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCISW_SET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCCISW_SET_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</link>)</computeroutput></para>
<para>SCB DCCISW: Set Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00925">925</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf1b0bea5ab77d4ad7d5c21e77ca463ad"/><section>
    <title>SCB_DCCISW_SET_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_DCCISW_SET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCISW_SET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCCISW_SET_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</link>)</computeroutput></para>
<para>SCB DCCISW: Set Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00925">925</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf1b0bea5ab77d4ad7d5c21e77ca463ad"/><section>
    <title>SCB_DCCISW_SET_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_DCCISW_SET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCISW_SET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCCISW_SET_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</link>)</computeroutput></para>
<para>SCB DCCISW: Set Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00988">988</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf1b0bea5ab77d4ad7d5c21e77ca463ad"/><section>
    <title>SCB_DCCISW_SET_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_DCCISW_SET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCISW_SET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCCISW_SET_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</link>)</computeroutput></para>
<para>SCB DCCISW: Set Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00840">840</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf1b0bea5ab77d4ad7d5c21e77ca463ad"/><section>
    <title>SCB_DCCISW_SET_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_DCCISW_SET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCISW_SET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCCISW_SET_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</link>)</computeroutput></para>
<para>SCB DCCISW: Set Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01005">1005</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf1b0bea5ab77d4ad7d5c21e77ca463ad"/><section>
    <title>SCB_DCCISW_SET_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_DCCISW_SET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCISW_SET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCCISW_SET_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</link>)</computeroutput></para>
<para>SCB DCCISW: Set Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00955">955</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga525f1bb9849e89b3eafbd53dcd51e296"/><section>
    <title>SCB_DCCISW_SET_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_DCCISW_SET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCISW_SET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCCISW_SET_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB DCCISW: Set Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00985">985</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga525f1bb9849e89b3eafbd53dcd51e296"/><section>
    <title>SCB_DCCISW_SET_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_DCCISW_SET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCISW_SET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCCISW_SET_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB DCCISW: Set Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00924">924</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga525f1bb9849e89b3eafbd53dcd51e296"/><section>
    <title>SCB_DCCISW_SET_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_DCCISW_SET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCISW_SET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCCISW_SET_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB DCCISW: Set Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00924">924</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga525f1bb9849e89b3eafbd53dcd51e296"/><section>
    <title>SCB_DCCISW_SET_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_DCCISW_SET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCISW_SET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCCISW_SET_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB DCCISW: Set Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00924">924</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga525f1bb9849e89b3eafbd53dcd51e296"/><section>
    <title>SCB_DCCISW_SET_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_DCCISW_SET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCISW_SET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCCISW_SET_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB DCCISW: Set Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00987">987</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga525f1bb9849e89b3eafbd53dcd51e296"/><section>
    <title>SCB_DCCISW_SET_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_DCCISW_SET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCISW_SET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCCISW_SET_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB DCCISW: Set Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00839">839</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga525f1bb9849e89b3eafbd53dcd51e296"/><section>
    <title>SCB_DCCISW_SET_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_DCCISW_SET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCISW_SET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCCISW_SET_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB DCCISW: Set Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01004">1004</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga525f1bb9849e89b3eafbd53dcd51e296"/><section>
    <title>SCB_DCCISW_SET_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_DCCISW_SET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCISW_SET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCCISW_SET_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB DCCISW: Set Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00954">954</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf2269bbe0bc7705e1da8f5ee0f581054"/><section>
    <title>SCB_DCCISW_WAY_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_DCCISW_WAY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCISW_WAY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCCISW_WAY_Msk&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</link>)</computeroutput></para>
<para>SCB DCCISW: Way Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00983">983</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf2269bbe0bc7705e1da8f5ee0f581054"/><section>
    <title>SCB_DCCISW_WAY_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_DCCISW_WAY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCISW_WAY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCCISW_WAY_Msk&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</link>)</computeroutput></para>
<para>SCB DCCISW: Way Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00922">922</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf2269bbe0bc7705e1da8f5ee0f581054"/><section>
    <title>SCB_DCCISW_WAY_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_DCCISW_WAY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCISW_WAY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCCISW_WAY_Msk&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</link>)</computeroutput></para>
<para>SCB DCCISW: Way Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00922">922</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf2269bbe0bc7705e1da8f5ee0f581054"/><section>
    <title>SCB_DCCISW_WAY_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_DCCISW_WAY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCISW_WAY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCCISW_WAY_Msk&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</link>)</computeroutput></para>
<para>SCB DCCISW: Way Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00922">922</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf2269bbe0bc7705e1da8f5ee0f581054"/><section>
    <title>SCB_DCCISW_WAY_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_DCCISW_WAY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCISW_WAY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCCISW_WAY_Msk&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</link>)</computeroutput></para>
<para>SCB DCCISW: Way Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00985">985</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf2269bbe0bc7705e1da8f5ee0f581054"/><section>
    <title>SCB_DCCISW_WAY_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_DCCISW_WAY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCISW_WAY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCCISW_WAY_Msk&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</link>)</computeroutput></para>
<para>SCB DCCISW: Way Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00837">837</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf2269bbe0bc7705e1da8f5ee0f581054"/><section>
    <title>SCB_DCCISW_WAY_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_DCCISW_WAY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCISW_WAY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCCISW_WAY_Msk&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</link>)</computeroutput></para>
<para>SCB DCCISW: Way Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01002">1002</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf2269bbe0bc7705e1da8f5ee0f581054"/><section>
    <title>SCB_DCCISW_WAY_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_DCCISW_WAY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCISW_WAY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCCISW_WAY_Msk&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</link>)</computeroutput></para>
<para>SCB DCCISW: Way Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00952">952</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa90bd0b36679219d6a2144eba6eb96cd"/><section>
    <title>SCB_DCCISW_WAY_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_DCCISW_WAY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCISW_WAY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCCISW_WAY_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB DCCISW: Way Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00982">982</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa90bd0b36679219d6a2144eba6eb96cd"/><section>
    <title>SCB_DCCISW_WAY_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_DCCISW_WAY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCISW_WAY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCCISW_WAY_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB DCCISW: Way Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00921">921</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa90bd0b36679219d6a2144eba6eb96cd"/><section>
    <title>SCB_DCCISW_WAY_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_DCCISW_WAY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCISW_WAY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCCISW_WAY_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB DCCISW: Way Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00921">921</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa90bd0b36679219d6a2144eba6eb96cd"/><section>
    <title>SCB_DCCISW_WAY_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_DCCISW_WAY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCISW_WAY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCCISW_WAY_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB DCCISW: Way Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00921">921</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa90bd0b36679219d6a2144eba6eb96cd"/><section>
    <title>SCB_DCCISW_WAY_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_DCCISW_WAY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCISW_WAY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCCISW_WAY_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB DCCISW: Way Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00984">984</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa90bd0b36679219d6a2144eba6eb96cd"/><section>
    <title>SCB_DCCISW_WAY_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_DCCISW_WAY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCISW_WAY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCCISW_WAY_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB DCCISW: Way Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00836">836</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa90bd0b36679219d6a2144eba6eb96cd"/><section>
    <title>SCB_DCCISW_WAY_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_DCCISW_WAY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCISW_WAY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCCISW_WAY_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB DCCISW: Way Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01001">1001</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa90bd0b36679219d6a2144eba6eb96cd"/><section>
    <title>SCB_DCCISW_WAY_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_DCCISW_WAY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCISW_WAY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCCISW_WAY_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB DCCISW: Way Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00951">951</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6d508f9859d216a8c934263fb373030c"/><section>
    <title>SCB_DCCSW_LEVEL_Msk</title>
<indexterm><primary>SCB_DCCSW_LEVEL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCSW_LEVEL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCCSW_LEVEL_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga37b99d1b86612f0e4b4aedc63b994374">SCB_DCCSW_LEVEL_Pos</link>)</computeroutput></para>
<para>SCB DCCSW: Level Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00939">939</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga37b99d1b86612f0e4b4aedc63b994374"/><section>
    <title>SCB_DCCSW_LEVEL_Pos</title>
<indexterm><primary>SCB_DCCSW_LEVEL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCSW_LEVEL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCCSW_LEVEL_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB DCCSW: Level Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00938">938</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga669e16d98c8ea0e66afb04641971d98c"/><section>
    <title>SCB_DCCSW_SET_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_DCCSW_SET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCSW_SET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCCSW_SET_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae93985adc38a127bc8dc909ac58e8fea">SCB_DCCSW_SET_Pos</link>)</computeroutput></para>
<para>SCB DCCSW: Set Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00979">979</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga669e16d98c8ea0e66afb04641971d98c"/><section>
    <title>SCB_DCCSW_SET_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_DCCSW_SET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCSW_SET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCCSW_SET_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae93985adc38a127bc8dc909ac58e8fea">SCB_DCCSW_SET_Pos</link>)</computeroutput></para>
<para>SCB DCCSW: Set Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00918">918</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga669e16d98c8ea0e66afb04641971d98c"/><section>
    <title>SCB_DCCSW_SET_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_DCCSW_SET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCSW_SET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCCSW_SET_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae93985adc38a127bc8dc909ac58e8fea">SCB_DCCSW_SET_Pos</link>)</computeroutput></para>
<para>SCB DCCSW: Set Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00918">918</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga669e16d98c8ea0e66afb04641971d98c"/><section>
    <title>SCB_DCCSW_SET_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_DCCSW_SET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCSW_SET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCCSW_SET_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae93985adc38a127bc8dc909ac58e8fea">SCB_DCCSW_SET_Pos</link>)</computeroutput></para>
<para>SCB DCCSW: Set Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00918">918</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga669e16d98c8ea0e66afb04641971d98c"/><section>
    <title>SCB_DCCSW_SET_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_DCCSW_SET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCSW_SET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCCSW_SET_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae93985adc38a127bc8dc909ac58e8fea">SCB_DCCSW_SET_Pos</link>)</computeroutput></para>
<para>SCB DCCSW: Set Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00981">981</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga669e16d98c8ea0e66afb04641971d98c"/><section>
    <title>SCB_DCCSW_SET_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_DCCSW_SET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCSW_SET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCCSW_SET_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae93985adc38a127bc8dc909ac58e8fea">SCB_DCCSW_SET_Pos</link>)</computeroutput></para>
<para>SCB DCCSW: Set Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00833">833</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga669e16d98c8ea0e66afb04641971d98c"/><section>
    <title>SCB_DCCSW_SET_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_DCCSW_SET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCSW_SET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCCSW_SET_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae93985adc38a127bc8dc909ac58e8fea">SCB_DCCSW_SET_Pos</link>)</computeroutput></para>
<para>SCB DCCSW: Set Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00998">998</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga669e16d98c8ea0e66afb04641971d98c"/><section>
    <title>SCB_DCCSW_SET_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_DCCSW_SET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCSW_SET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCCSW_SET_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae93985adc38a127bc8dc909ac58e8fea">SCB_DCCSW_SET_Pos</link>)</computeroutput></para>
<para>SCB DCCSW: Set Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00945">945</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae93985adc38a127bc8dc909ac58e8fea"/><section>
    <title>SCB_DCCSW_SET_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_DCCSW_SET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCSW_SET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCCSW_SET_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB DCCSW: Set Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00978">978</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae93985adc38a127bc8dc909ac58e8fea"/><section>
    <title>SCB_DCCSW_SET_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_DCCSW_SET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCSW_SET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCCSW_SET_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB DCCSW: Set Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00917">917</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae93985adc38a127bc8dc909ac58e8fea"/><section>
    <title>SCB_DCCSW_SET_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_DCCSW_SET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCSW_SET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCCSW_SET_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB DCCSW: Set Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00917">917</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae93985adc38a127bc8dc909ac58e8fea"/><section>
    <title>SCB_DCCSW_SET_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_DCCSW_SET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCSW_SET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCCSW_SET_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB DCCSW: Set Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00917">917</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae93985adc38a127bc8dc909ac58e8fea"/><section>
    <title>SCB_DCCSW_SET_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_DCCSW_SET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCSW_SET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCCSW_SET_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB DCCSW: Set Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00980">980</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae93985adc38a127bc8dc909ac58e8fea"/><section>
    <title>SCB_DCCSW_SET_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_DCCSW_SET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCSW_SET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCCSW_SET_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB DCCSW: Set Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00832">832</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae93985adc38a127bc8dc909ac58e8fea"/><section>
    <title>SCB_DCCSW_SET_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_DCCSW_SET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCSW_SET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCCSW_SET_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB DCCSW: Set Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00997">997</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae93985adc38a127bc8dc909ac58e8fea"/><section>
    <title>SCB_DCCSW_SET_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_DCCSW_SET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCSW_SET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCCSW_SET_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB DCCSW: Set Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00944">944</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8374e67655ac524284c9bb59eb2efa23"/><section>
    <title>SCB_DCCSW_WAY_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_DCCSW_WAY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCSW_WAY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCCSW_WAY_Msk&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6cac2d69791e13af276d8306c796925f">SCB_DCCSW_WAY_Pos</link>)</computeroutput></para>
<para>SCB DCCSW: Way Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00976">976</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8374e67655ac524284c9bb59eb2efa23"/><section>
    <title>SCB_DCCSW_WAY_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_DCCSW_WAY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCSW_WAY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCCSW_WAY_Msk&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6cac2d69791e13af276d8306c796925f">SCB_DCCSW_WAY_Pos</link>)</computeroutput></para>
<para>SCB DCCSW: Way Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00915">915</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8374e67655ac524284c9bb59eb2efa23"/><section>
    <title>SCB_DCCSW_WAY_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_DCCSW_WAY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCSW_WAY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCCSW_WAY_Msk&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6cac2d69791e13af276d8306c796925f">SCB_DCCSW_WAY_Pos</link>)</computeroutput></para>
<para>SCB DCCSW: Way Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00915">915</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8374e67655ac524284c9bb59eb2efa23"/><section>
    <title>SCB_DCCSW_WAY_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_DCCSW_WAY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCSW_WAY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCCSW_WAY_Msk&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6cac2d69791e13af276d8306c796925f">SCB_DCCSW_WAY_Pos</link>)</computeroutput></para>
<para>SCB DCCSW: Way Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00915">915</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8374e67655ac524284c9bb59eb2efa23"/><section>
    <title>SCB_DCCSW_WAY_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_DCCSW_WAY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCSW_WAY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCCSW_WAY_Msk&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6cac2d69791e13af276d8306c796925f">SCB_DCCSW_WAY_Pos</link>)</computeroutput></para>
<para>SCB DCCSW: Way Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00978">978</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8374e67655ac524284c9bb59eb2efa23"/><section>
    <title>SCB_DCCSW_WAY_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_DCCSW_WAY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCSW_WAY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCCSW_WAY_Msk&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6cac2d69791e13af276d8306c796925f">SCB_DCCSW_WAY_Pos</link>)</computeroutput></para>
<para>SCB DCCSW: Way Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00830">830</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8374e67655ac524284c9bb59eb2efa23"/><section>
    <title>SCB_DCCSW_WAY_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_DCCSW_WAY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCSW_WAY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCCSW_WAY_Msk&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6cac2d69791e13af276d8306c796925f">SCB_DCCSW_WAY_Pos</link>)</computeroutput></para>
<para>SCB DCCSW: Way Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00995">995</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8374e67655ac524284c9bb59eb2efa23"/><section>
    <title>SCB_DCCSW_WAY_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_DCCSW_WAY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCSW_WAY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCCSW_WAY_Msk&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6cac2d69791e13af276d8306c796925f">SCB_DCCSW_WAY_Pos</link>)</computeroutput></para>
<para>SCB DCCSW: Way Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00942">942</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6cac2d69791e13af276d8306c796925f"/><section>
    <title>SCB_DCCSW_WAY_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_DCCSW_WAY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCSW_WAY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCCSW_WAY_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB DCCSW: Way Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00975">975</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6cac2d69791e13af276d8306c796925f"/><section>
    <title>SCB_DCCSW_WAY_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_DCCSW_WAY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCSW_WAY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCCSW_WAY_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB DCCSW: Way Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00914">914</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6cac2d69791e13af276d8306c796925f"/><section>
    <title>SCB_DCCSW_WAY_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_DCCSW_WAY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCSW_WAY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCCSW_WAY_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB DCCSW: Way Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00914">914</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6cac2d69791e13af276d8306c796925f"/><section>
    <title>SCB_DCCSW_WAY_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_DCCSW_WAY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCSW_WAY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCCSW_WAY_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB DCCSW: Way Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00914">914</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6cac2d69791e13af276d8306c796925f"/><section>
    <title>SCB_DCCSW_WAY_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_DCCSW_WAY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCSW_WAY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCCSW_WAY_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB DCCSW: Way Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00977">977</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6cac2d69791e13af276d8306c796925f"/><section>
    <title>SCB_DCCSW_WAY_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_DCCSW_WAY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCSW_WAY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCCSW_WAY_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB DCCSW: Way Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00829">829</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6cac2d69791e13af276d8306c796925f"/><section>
    <title>SCB_DCCSW_WAY_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_DCCSW_WAY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCSW_WAY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCCSW_WAY_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB DCCSW: Way Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00994">994</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6cac2d69791e13af276d8306c796925f"/><section>
    <title>SCB_DCCSW_WAY_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_DCCSW_WAY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCCSW_WAY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCCSW_WAY_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB DCCSW: Way Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00941">941</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga53a7d46626e511d7d8c8fc28e1d5174b"/><section>
    <title>SCB_DCISW_LEVEL_Msk</title>
<indexterm><primary>SCB_DCISW_LEVEL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCISW_LEVEL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCISW_LEVEL_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3313cda92448a330b9f73a2bf0fe6362">SCB_DCISW_LEVEL_Pos</link>)</computeroutput></para>
<para>SCB DCISW: Level Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00929">929</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3313cda92448a330b9f73a2bf0fe6362"/><section>
    <title>SCB_DCISW_LEVEL_Pos</title>
<indexterm><primary>SCB_DCISW_LEVEL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCISW_LEVEL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCISW_LEVEL_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB DCISW: Level Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00928">928</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab08fbef94f7d068a7c0217e074c697f9"/><section>
    <title>SCB_DCISW_SET_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_DCISW_SET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCISW_SET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCISW_SET_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</link>)</computeroutput></para>
<para>SCB DCISW: Set Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00972">972</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab08fbef94f7d068a7c0217e074c697f9"/><section>
    <title>SCB_DCISW_SET_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_DCISW_SET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCISW_SET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCISW_SET_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</link>)</computeroutput></para>
<para>SCB DCISW: Set Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00911">911</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab08fbef94f7d068a7c0217e074c697f9"/><section>
    <title>SCB_DCISW_SET_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_DCISW_SET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCISW_SET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCISW_SET_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</link>)</computeroutput></para>
<para>SCB DCISW: Set Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00911">911</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab08fbef94f7d068a7c0217e074c697f9"/><section>
    <title>SCB_DCISW_SET_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_DCISW_SET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCISW_SET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCISW_SET_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</link>)</computeroutput></para>
<para>SCB DCISW: Set Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00911">911</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab08fbef94f7d068a7c0217e074c697f9"/><section>
    <title>SCB_DCISW_SET_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_DCISW_SET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCISW_SET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCISW_SET_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</link>)</computeroutput></para>
<para>SCB DCISW: Set Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00974">974</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab08fbef94f7d068a7c0217e074c697f9"/><section>
    <title>SCB_DCISW_SET_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_DCISW_SET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCISW_SET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCISW_SET_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</link>)</computeroutput></para>
<para>SCB DCISW: Set Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00826">826</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab08fbef94f7d068a7c0217e074c697f9"/><section>
    <title>SCB_DCISW_SET_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_DCISW_SET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCISW_SET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCISW_SET_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</link>)</computeroutput></para>
<para>SCB DCISW: Set Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00991">991</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab08fbef94f7d068a7c0217e074c697f9"/><section>
    <title>SCB_DCISW_SET_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_DCISW_SET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCISW_SET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCISW_SET_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</link>)</computeroutput></para>
<para>SCB DCISW: Set Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00935">935</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaea6bd5b7d1c47c7db06afdecc6e49281"/><section>
    <title>SCB_DCISW_SET_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_DCISW_SET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCISW_SET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCISW_SET_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB DCISW: Set Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00971">971</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaea6bd5b7d1c47c7db06afdecc6e49281"/><section>
    <title>SCB_DCISW_SET_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_DCISW_SET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCISW_SET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCISW_SET_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB DCISW: Set Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00910">910</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaea6bd5b7d1c47c7db06afdecc6e49281"/><section>
    <title>SCB_DCISW_SET_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_DCISW_SET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCISW_SET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCISW_SET_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB DCISW: Set Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00910">910</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaea6bd5b7d1c47c7db06afdecc6e49281"/><section>
    <title>SCB_DCISW_SET_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_DCISW_SET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCISW_SET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCISW_SET_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB DCISW: Set Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00910">910</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaea6bd5b7d1c47c7db06afdecc6e49281"/><section>
    <title>SCB_DCISW_SET_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_DCISW_SET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCISW_SET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCISW_SET_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB DCISW: Set Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00973">973</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaea6bd5b7d1c47c7db06afdecc6e49281"/><section>
    <title>SCB_DCISW_SET_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_DCISW_SET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCISW_SET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCISW_SET_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB DCISW: Set Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00825">825</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaea6bd5b7d1c47c7db06afdecc6e49281"/><section>
    <title>SCB_DCISW_SET_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_DCISW_SET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCISW_SET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCISW_SET_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB DCISW: Set Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00990">990</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaea6bd5b7d1c47c7db06afdecc6e49281"/><section>
    <title>SCB_DCISW_SET_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_DCISW_SET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCISW_SET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCISW_SET_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB DCISW: Set Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00934">934</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabfe6096a36807e0b7e1d09a06ef1d750"/><section>
    <title>SCB_DCISW_WAY_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_DCISW_WAY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCISW_WAY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCISW_WAY_Msk&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</link>)</computeroutput></para>
<para>SCB DCISW: Way Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00969">969</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabfe6096a36807e0b7e1d09a06ef1d750"/><section>
    <title>SCB_DCISW_WAY_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_DCISW_WAY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCISW_WAY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCISW_WAY_Msk&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</link>)</computeroutput></para>
<para>SCB DCISW: Way Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00908">908</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabfe6096a36807e0b7e1d09a06ef1d750"/><section>
    <title>SCB_DCISW_WAY_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_DCISW_WAY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCISW_WAY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCISW_WAY_Msk&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</link>)</computeroutput></para>
<para>SCB DCISW: Way Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00908">908</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabfe6096a36807e0b7e1d09a06ef1d750"/><section>
    <title>SCB_DCISW_WAY_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_DCISW_WAY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCISW_WAY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCISW_WAY_Msk&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</link>)</computeroutput></para>
<para>SCB DCISW: Way Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00908">908</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabfe6096a36807e0b7e1d09a06ef1d750"/><section>
    <title>SCB_DCISW_WAY_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_DCISW_WAY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCISW_WAY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCISW_WAY_Msk&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</link>)</computeroutput></para>
<para>SCB DCISW: Way Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00971">971</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabfe6096a36807e0b7e1d09a06ef1d750"/><section>
    <title>SCB_DCISW_WAY_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_DCISW_WAY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCISW_WAY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCISW_WAY_Msk&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</link>)</computeroutput></para>
<para>SCB DCISW: Way Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00823">823</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabfe6096a36807e0b7e1d09a06ef1d750"/><section>
    <title>SCB_DCISW_WAY_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_DCISW_WAY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCISW_WAY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCISW_WAY_Msk&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</link>)</computeroutput></para>
<para>SCB DCISW: Way Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00988">988</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabfe6096a36807e0b7e1d09a06ef1d750"/><section>
    <title>SCB_DCISW_WAY_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_DCISW_WAY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCISW_WAY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DCISW_WAY_Msk&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</link>)</computeroutput></para>
<para>SCB DCISW: Way Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00932">932</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa6a2a5e1707c9ef277e67dacd4e247fd"/><section>
    <title>SCB_DCISW_WAY_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_DCISW_WAY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCISW_WAY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCISW_WAY_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB DCISW: Way Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00968">968</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa6a2a5e1707c9ef277e67dacd4e247fd"/><section>
    <title>SCB_DCISW_WAY_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_DCISW_WAY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCISW_WAY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCISW_WAY_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB DCISW: Way Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00907">907</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa6a2a5e1707c9ef277e67dacd4e247fd"/><section>
    <title>SCB_DCISW_WAY_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_DCISW_WAY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCISW_WAY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCISW_WAY_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB DCISW: Way Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00907">907</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa6a2a5e1707c9ef277e67dacd4e247fd"/><section>
    <title>SCB_DCISW_WAY_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_DCISW_WAY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCISW_WAY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCISW_WAY_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB DCISW: Way Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00907">907</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa6a2a5e1707c9ef277e67dacd4e247fd"/><section>
    <title>SCB_DCISW_WAY_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_DCISW_WAY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCISW_WAY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCISW_WAY_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB DCISW: Way Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00970">970</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa6a2a5e1707c9ef277e67dacd4e247fd"/><section>
    <title>SCB_DCISW_WAY_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_DCISW_WAY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCISW_WAY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCISW_WAY_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB DCISW: Way Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00822">822</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa6a2a5e1707c9ef277e67dacd4e247fd"/><section>
    <title>SCB_DCISW_WAY_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_DCISW_WAY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCISW_WAY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCISW_WAY_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB DCISW: Way Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00987">987</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa6a2a5e1707c9ef277e67dacd4e247fd"/><section>
    <title>SCB_DCISW_WAY_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_DCISW_WAY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DCISW_WAY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DCISW_WAY_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB DCISW: Way Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00931">931</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga609edf8f50bc49adb51ae28bcecefe1f"/><section>
    <title>SCB_DFSR_BKPT_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_BKPT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_BKPT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_BKPT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</link>)</computeroutput></para>
<para>SCB DFSR: BKPT Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00858">858</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga609edf8f50bc49adb51ae28bcecefe1f"/><section>
    <title>SCB_DFSR_BKPT_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_BKPT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_BKPT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_BKPT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</link>)</computeroutput></para>
<para>SCB DFSR: BKPT Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00835">835</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga609edf8f50bc49adb51ae28bcecefe1f"/><section>
    <title>SCB_DFSR_BKPT_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_BKPT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_BKPT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_BKPT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</link>)</computeroutput></para>
<para>SCB DFSR: BKPT Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00642">642</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga609edf8f50bc49adb51ae28bcecefe1f"/><section>
    <title>SCB_DFSR_BKPT_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_BKPT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_BKPT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_BKPT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</link>)</computeroutput></para>
<para>SCB DFSR: BKPT Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00835">835</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga609edf8f50bc49adb51ae28bcecefe1f"/><section>
    <title>SCB_DFSR_BKPT_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_BKPT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_BKPT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_BKPT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</link>)</computeroutput></para>
<para>SCB DFSR: BKPT Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00835">835</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga609edf8f50bc49adb51ae28bcecefe1f"/><section>
    <title>SCB_DFSR_BKPT_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_BKPT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_BKPT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_BKPT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</link>)</computeroutput></para>
<para>SCB DFSR: BKPT Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00706">706</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga609edf8f50bc49adb51ae28bcecefe1f"/><section>
    <title>SCB_DFSR_BKPT_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_BKPT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_BKPT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_BKPT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</link>)</computeroutput></para>
<para>SCB DFSR: BKPT Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00860">860</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga609edf8f50bc49adb51ae28bcecefe1f"/><section>
    <title>SCB_DFSR_BKPT_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_BKPT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_BKPT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_BKPT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</link>)</computeroutput></para>
<para>SCB DFSR: BKPT Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00760">760</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga609edf8f50bc49adb51ae28bcecefe1f"/><section>
    <title>SCB_DFSR_BKPT_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_BKPT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_BKPT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_BKPT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</link>)</computeroutput></para>
<para>SCB DFSR: BKPT Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00877">877</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga609edf8f50bc49adb51ae28bcecefe1f"/><section>
    <title>SCB_DFSR_BKPT_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_BKPT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_BKPT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_BKPT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</link>)</computeroutput></para>
<para>SCB DFSR: BKPT Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00639">639</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga609edf8f50bc49adb51ae28bcecefe1f"/><section>
    <title>SCB_DFSR_BKPT_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_BKPT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_BKPT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_BKPT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</link>)</computeroutput></para>
<para>SCB DFSR: BKPT Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00848">848</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050"/><section>
    <title>SCB_DFSR_BKPT_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_BKPT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_BKPT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_BKPT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB DFSR: BKPT Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00857">857</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050"/><section>
    <title>SCB_DFSR_BKPT_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_BKPT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_BKPT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_BKPT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB DFSR: BKPT Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00834">834</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050"/><section>
    <title>SCB_DFSR_BKPT_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_BKPT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_BKPT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_BKPT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB DFSR: BKPT Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00641">641</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050"/><section>
    <title>SCB_DFSR_BKPT_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_BKPT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_BKPT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_BKPT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB DFSR: BKPT Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00834">834</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050"/><section>
    <title>SCB_DFSR_BKPT_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_BKPT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_BKPT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_BKPT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB DFSR: BKPT Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00834">834</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050"/><section>
    <title>SCB_DFSR_BKPT_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_BKPT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_BKPT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_BKPT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB DFSR: BKPT Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00705">705</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050"/><section>
    <title>SCB_DFSR_BKPT_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_BKPT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_BKPT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_BKPT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB DFSR: BKPT Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00859">859</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050"/><section>
    <title>SCB_DFSR_BKPT_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_BKPT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_BKPT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_BKPT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB DFSR: BKPT Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00759">759</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050"/><section>
    <title>SCB_DFSR_BKPT_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_BKPT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_BKPT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_BKPT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB DFSR: BKPT Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00876">876</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050"/><section>
    <title>SCB_DFSR_BKPT_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_BKPT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_BKPT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_BKPT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB DFSR: BKPT Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00638">638</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf28fdce48655f0dcefb383aebf26b050"/><section>
    <title>SCB_DFSR_BKPT_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_BKPT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_BKPT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_BKPT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB DFSR: BKPT Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00847">847</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3f7384b8a761704655fd45396a305663"/><section>
    <title>SCB_DFSR_DWTTRAP_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_DWTTRAP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_DWTTRAP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_DWTTRAP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</link>)</computeroutput></para>
<para>SCB DFSR: DWTTRAP Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00855">855</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3f7384b8a761704655fd45396a305663"/><section>
    <title>SCB_DFSR_DWTTRAP_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_DWTTRAP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_DWTTRAP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_DWTTRAP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</link>)</computeroutput></para>
<para>SCB DFSR: DWTTRAP Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00832">832</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3f7384b8a761704655fd45396a305663"/><section>
    <title>SCB_DFSR_DWTTRAP_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_DWTTRAP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_DWTTRAP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_DWTTRAP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</link>)</computeroutput></para>
<para>SCB DFSR: DWTTRAP Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00639">639</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3f7384b8a761704655fd45396a305663"/><section>
    <title>SCB_DFSR_DWTTRAP_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_DWTTRAP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_DWTTRAP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_DWTTRAP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</link>)</computeroutput></para>
<para>SCB DFSR: DWTTRAP Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00832">832</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3f7384b8a761704655fd45396a305663"/><section>
    <title>SCB_DFSR_DWTTRAP_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_DWTTRAP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_DWTTRAP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_DWTTRAP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</link>)</computeroutput></para>
<para>SCB DFSR: DWTTRAP Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00832">832</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3f7384b8a761704655fd45396a305663"/><section>
    <title>SCB_DFSR_DWTTRAP_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_DWTTRAP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_DWTTRAP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_DWTTRAP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</link>)</computeroutput></para>
<para>SCB DFSR: DWTTRAP Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00703">703</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3f7384b8a761704655fd45396a305663"/><section>
    <title>SCB_DFSR_DWTTRAP_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_DWTTRAP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_DWTTRAP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_DWTTRAP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</link>)</computeroutput></para>
<para>SCB DFSR: DWTTRAP Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00857">857</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3f7384b8a761704655fd45396a305663"/><section>
    <title>SCB_DFSR_DWTTRAP_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_DWTTRAP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_DWTTRAP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_DWTTRAP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</link>)</computeroutput></para>
<para>SCB DFSR: DWTTRAP Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00757">757</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3f7384b8a761704655fd45396a305663"/><section>
    <title>SCB_DFSR_DWTTRAP_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_DWTTRAP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_DWTTRAP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_DWTTRAP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</link>)</computeroutput></para>
<para>SCB DFSR: DWTTRAP Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00874">874</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3f7384b8a761704655fd45396a305663"/><section>
    <title>SCB_DFSR_DWTTRAP_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_DWTTRAP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_DWTTRAP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_DWTTRAP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</link>)</computeroutput></para>
<para>SCB DFSR: DWTTRAP Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00636">636</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3f7384b8a761704655fd45396a305663"/><section>
    <title>SCB_DFSR_DWTTRAP_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_DWTTRAP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_DWTTRAP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_DWTTRAP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</link>)</computeroutput></para>
<para>SCB DFSR: DWTTRAP Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00845">845</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61"/><section>
    <title>SCB_DFSR_DWTTRAP_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_DWTTRAP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_DWTTRAP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_DWTTRAP_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB DFSR: DWTTRAP Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00854">854</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61"/><section>
    <title>SCB_DFSR_DWTTRAP_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_DWTTRAP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_DWTTRAP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_DWTTRAP_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB DFSR: DWTTRAP Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00831">831</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61"/><section>
    <title>SCB_DFSR_DWTTRAP_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_DWTTRAP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_DWTTRAP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_DWTTRAP_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB DFSR: DWTTRAP Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00638">638</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61"/><section>
    <title>SCB_DFSR_DWTTRAP_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_DWTTRAP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_DWTTRAP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_DWTTRAP_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB DFSR: DWTTRAP Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00831">831</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61"/><section>
    <title>SCB_DFSR_DWTTRAP_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_DWTTRAP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_DWTTRAP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_DWTTRAP_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB DFSR: DWTTRAP Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00831">831</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61"/><section>
    <title>SCB_DFSR_DWTTRAP_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_DWTTRAP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_DWTTRAP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_DWTTRAP_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB DFSR: DWTTRAP Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00702">702</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61"/><section>
    <title>SCB_DFSR_DWTTRAP_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_DWTTRAP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_DWTTRAP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_DWTTRAP_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB DFSR: DWTTRAP Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00856">856</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61"/><section>
    <title>SCB_DFSR_DWTTRAP_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_DWTTRAP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_DWTTRAP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_DWTTRAP_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB DFSR: DWTTRAP Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00756">756</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61"/><section>
    <title>SCB_DFSR_DWTTRAP_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_DWTTRAP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_DWTTRAP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_DWTTRAP_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB DFSR: DWTTRAP Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00873">873</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61"/><section>
    <title>SCB_DFSR_DWTTRAP_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_DWTTRAP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_DWTTRAP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_DWTTRAP_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB DFSR: DWTTRAP Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00635">635</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaccf82364c6d0ed7206f1084277b7cc61"/><section>
    <title>SCB_DFSR_DWTTRAP_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_DWTTRAP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_DWTTRAP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_DWTTRAP_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB DFSR: DWTTRAP Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00844">844</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3cba2ec1f588ce0b10b191d6b0d23399"/><section>
    <title>SCB_DFSR_EXTERNAL_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_EXTERNAL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_EXTERNAL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_EXTERNAL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</link>)</computeroutput></para>
<para>SCB DFSR: EXTERNAL Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00849">849</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3cba2ec1f588ce0b10b191d6b0d23399"/><section>
    <title>SCB_DFSR_EXTERNAL_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_EXTERNAL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_EXTERNAL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_EXTERNAL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</link>)</computeroutput></para>
<para>SCB DFSR: EXTERNAL Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00826">826</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3cba2ec1f588ce0b10b191d6b0d23399"/><section>
    <title>SCB_DFSR_EXTERNAL_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_EXTERNAL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_EXTERNAL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_EXTERNAL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</link>)</computeroutput></para>
<para>SCB DFSR: EXTERNAL Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00633">633</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3cba2ec1f588ce0b10b191d6b0d23399"/><section>
    <title>SCB_DFSR_EXTERNAL_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_EXTERNAL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_EXTERNAL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_EXTERNAL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</link>)</computeroutput></para>
<para>SCB DFSR: EXTERNAL Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00826">826</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3cba2ec1f588ce0b10b191d6b0d23399"/><section>
    <title>SCB_DFSR_EXTERNAL_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_EXTERNAL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_EXTERNAL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_EXTERNAL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</link>)</computeroutput></para>
<para>SCB DFSR: EXTERNAL Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00826">826</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3cba2ec1f588ce0b10b191d6b0d23399"/><section>
    <title>SCB_DFSR_EXTERNAL_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_EXTERNAL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_EXTERNAL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_EXTERNAL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</link>)</computeroutput></para>
<para>SCB DFSR: EXTERNAL Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00697">697</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3cba2ec1f588ce0b10b191d6b0d23399"/><section>
    <title>SCB_DFSR_EXTERNAL_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_EXTERNAL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_EXTERNAL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_EXTERNAL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</link>)</computeroutput></para>
<para>SCB DFSR: EXTERNAL Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00851">851</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3cba2ec1f588ce0b10b191d6b0d23399"/><section>
    <title>SCB_DFSR_EXTERNAL_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_EXTERNAL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_EXTERNAL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_EXTERNAL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</link>)</computeroutput></para>
<para>SCB DFSR: EXTERNAL Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00751">751</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3cba2ec1f588ce0b10b191d6b0d23399"/><section>
    <title>SCB_DFSR_EXTERNAL_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_EXTERNAL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_EXTERNAL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_EXTERNAL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</link>)</computeroutput></para>
<para>SCB DFSR: EXTERNAL Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00868">868</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3cba2ec1f588ce0b10b191d6b0d23399"/><section>
    <title>SCB_DFSR_EXTERNAL_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_EXTERNAL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_EXTERNAL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_EXTERNAL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</link>)</computeroutput></para>
<para>SCB DFSR: EXTERNAL Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00630">630</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3cba2ec1f588ce0b10b191d6b0d23399"/><section>
    <title>SCB_DFSR_EXTERNAL_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_EXTERNAL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_EXTERNAL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_EXTERNAL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</link>)</computeroutput></para>
<para>SCB DFSR: EXTERNAL Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00839">839</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d"/><section>
    <title>SCB_DFSR_EXTERNAL_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_EXTERNAL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_EXTERNAL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_EXTERNAL_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB DFSR: EXTERNAL Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00848">848</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d"/><section>
    <title>SCB_DFSR_EXTERNAL_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_EXTERNAL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_EXTERNAL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_EXTERNAL_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB DFSR: EXTERNAL Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00825">825</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d"/><section>
    <title>SCB_DFSR_EXTERNAL_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_EXTERNAL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_EXTERNAL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_EXTERNAL_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB DFSR: EXTERNAL Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00632">632</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d"/><section>
    <title>SCB_DFSR_EXTERNAL_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_EXTERNAL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_EXTERNAL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_EXTERNAL_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB DFSR: EXTERNAL Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00825">825</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d"/><section>
    <title>SCB_DFSR_EXTERNAL_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_EXTERNAL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_EXTERNAL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_EXTERNAL_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB DFSR: EXTERNAL Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00825">825</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d"/><section>
    <title>SCB_DFSR_EXTERNAL_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_EXTERNAL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_EXTERNAL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_EXTERNAL_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB DFSR: EXTERNAL Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00696">696</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d"/><section>
    <title>SCB_DFSR_EXTERNAL_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_EXTERNAL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_EXTERNAL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_EXTERNAL_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB DFSR: EXTERNAL Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00850">850</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d"/><section>
    <title>SCB_DFSR_EXTERNAL_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_EXTERNAL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_EXTERNAL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_EXTERNAL_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB DFSR: EXTERNAL Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00750">750</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d"/><section>
    <title>SCB_DFSR_EXTERNAL_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_EXTERNAL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_EXTERNAL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_EXTERNAL_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB DFSR: EXTERNAL Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00867">867</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d"/><section>
    <title>SCB_DFSR_EXTERNAL_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_EXTERNAL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_EXTERNAL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_EXTERNAL_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB DFSR: EXTERNAL Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00629">629</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga13f502fb5ac673df9c287488c40b0c1d"/><section>
    <title>SCB_DFSR_EXTERNAL_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_EXTERNAL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_EXTERNAL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_EXTERNAL_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB DFSR: EXTERNAL Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00838">838</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga200bcf918d57443b5e29e8ce552e4bdf"/><section>
    <title>SCB_DFSR_HALTED_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_HALTED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_HALTED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_HALTED_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</link>*/)</computeroutput></para>
<para>SCB DFSR: HALTED Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00861">861</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga200bcf918d57443b5e29e8ce552e4bdf"/><section>
    <title>SCB_DFSR_HALTED_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_HALTED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_HALTED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_HALTED_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</link>*/)</computeroutput></para>
<para>SCB DFSR: HALTED Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00838">838</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga200bcf918d57443b5e29e8ce552e4bdf"/><section>
    <title>SCB_DFSR_HALTED_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_HALTED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_HALTED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_HALTED_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</link>*/)</computeroutput></para>
<para>SCB DFSR: HALTED Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00645">645</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga200bcf918d57443b5e29e8ce552e4bdf"/><section>
    <title>SCB_DFSR_HALTED_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_HALTED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_HALTED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_HALTED_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</link>*/)</computeroutput></para>
<para>SCB DFSR: HALTED Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00838">838</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga200bcf918d57443b5e29e8ce552e4bdf"/><section>
    <title>SCB_DFSR_HALTED_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_HALTED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_HALTED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_HALTED_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</link>*/)</computeroutput></para>
<para>SCB DFSR: HALTED Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00838">838</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga200bcf918d57443b5e29e8ce552e4bdf"/><section>
    <title>SCB_DFSR_HALTED_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_HALTED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_HALTED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_HALTED_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</link>*/)</computeroutput></para>
<para>SCB DFSR: HALTED Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00709">709</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga200bcf918d57443b5e29e8ce552e4bdf"/><section>
    <title>SCB_DFSR_HALTED_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_HALTED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_HALTED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_HALTED_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</link>*/)</computeroutput></para>
<para>SCB DFSR: HALTED Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00863">863</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga200bcf918d57443b5e29e8ce552e4bdf"/><section>
    <title>SCB_DFSR_HALTED_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_HALTED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_HALTED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_HALTED_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</link>*/)</computeroutput></para>
<para>SCB DFSR: HALTED Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00763">763</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga200bcf918d57443b5e29e8ce552e4bdf"/><section>
    <title>SCB_DFSR_HALTED_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_HALTED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_HALTED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_HALTED_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</link>*/)</computeroutput></para>
<para>SCB DFSR: HALTED Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00880">880</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga200bcf918d57443b5e29e8ce552e4bdf"/><section>
    <title>SCB_DFSR_HALTED_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_HALTED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_HALTED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_HALTED_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</link>*/)</computeroutput></para>
<para>SCB DFSR: HALTED Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00642">642</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga200bcf918d57443b5e29e8ce552e4bdf"/><section>
    <title>SCB_DFSR_HALTED_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_HALTED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_HALTED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_HALTED_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</link>*/)</computeroutput></para>
<para>SCB DFSR: HALTED Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00851">851</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378"/><section>
    <title>SCB_DFSR_HALTED_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_HALTED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_HALTED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_HALTED_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB DFSR: HALTED Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00860">860</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378"/><section>
    <title>SCB_DFSR_HALTED_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_HALTED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_HALTED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_HALTED_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB DFSR: HALTED Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00837">837</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378"/><section>
    <title>SCB_DFSR_HALTED_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_HALTED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_HALTED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_HALTED_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB DFSR: HALTED Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00644">644</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378"/><section>
    <title>SCB_DFSR_HALTED_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_HALTED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_HALTED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_HALTED_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB DFSR: HALTED Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00837">837</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378"/><section>
    <title>SCB_DFSR_HALTED_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_HALTED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_HALTED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_HALTED_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB DFSR: HALTED Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00837">837</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378"/><section>
    <title>SCB_DFSR_HALTED_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_HALTED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_HALTED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_HALTED_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB DFSR: HALTED Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00708">708</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378"/><section>
    <title>SCB_DFSR_HALTED_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_HALTED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_HALTED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_HALTED_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB DFSR: HALTED Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00862">862</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378"/><section>
    <title>SCB_DFSR_HALTED_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_HALTED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_HALTED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_HALTED_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB DFSR: HALTED Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00762">762</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378"/><section>
    <title>SCB_DFSR_HALTED_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_HALTED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_HALTED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_HALTED_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB DFSR: HALTED Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00879">879</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378"/><section>
    <title>SCB_DFSR_HALTED_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_HALTED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_HALTED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_HALTED_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB DFSR: HALTED Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00641">641</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaef4ec28427f9f88ac70a13ae4e541378"/><section>
    <title>SCB_DFSR_HALTED_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_HALTED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_HALTED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_HALTED_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB DFSR: HALTED Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00850">850</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0e5bbc166689728f2170719518aafb1c"/><section>
    <title>SCB_DFSR_PMU_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>SCB_DFSR_PMU_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_PMU_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_PMU_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa18a47a394fe03df2c2e008a005dadc7">SCB_DFSR_PMU_Pos</link>)</computeroutput></para>
<para>SCB DFSR: PMU Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00846">846</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0e5bbc166689728f2170719518aafb1c"/><section>
    <title>SCB_DFSR_PMU_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>SCB_DFSR_PMU_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_PMU_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_PMU_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa18a47a394fe03df2c2e008a005dadc7">SCB_DFSR_PMU_Pos</link>)</computeroutput></para>
<para>SCB DFSR: PMU Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00848">848</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0e5bbc166689728f2170719518aafb1c"/><section>
    <title>SCB_DFSR_PMU_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>SCB_DFSR_PMU_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_PMU_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_PMU_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa18a47a394fe03df2c2e008a005dadc7">SCB_DFSR_PMU_Pos</link>)</computeroutput></para>
<para>SCB DFSR: PMU Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00865">865</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa18a47a394fe03df2c2e008a005dadc7"/><section>
    <title>SCB_DFSR_PMU_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>SCB_DFSR_PMU_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_PMU_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_PMU_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB DFSR: PMU Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00845">845</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa18a47a394fe03df2c2e008a005dadc7"/><section>
    <title>SCB_DFSR_PMU_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>SCB_DFSR_PMU_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_PMU_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_PMU_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB DFSR: PMU Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00847">847</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa18a47a394fe03df2c2e008a005dadc7"/><section>
    <title>SCB_DFSR_PMU_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>SCB_DFSR_PMU_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_PMU_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_PMU_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB DFSR: PMU Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00864">864</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacbb931575c07b324ec793775b7c44d05"/><section>
    <title>SCB_DFSR_VCATCH_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_VCATCH_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_VCATCH_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_VCATCH_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</link>)</computeroutput></para>
<para>SCB DFSR: VCATCH Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00852">852</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacbb931575c07b324ec793775b7c44d05"/><section>
    <title>SCB_DFSR_VCATCH_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_VCATCH_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_VCATCH_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_VCATCH_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</link>)</computeroutput></para>
<para>SCB DFSR: VCATCH Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00829">829</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacbb931575c07b324ec793775b7c44d05"/><section>
    <title>SCB_DFSR_VCATCH_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_VCATCH_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_VCATCH_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_VCATCH_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</link>)</computeroutput></para>
<para>SCB DFSR: VCATCH Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00636">636</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacbb931575c07b324ec793775b7c44d05"/><section>
    <title>SCB_DFSR_VCATCH_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_VCATCH_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_VCATCH_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_VCATCH_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</link>)</computeroutput></para>
<para>SCB DFSR: VCATCH Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00829">829</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacbb931575c07b324ec793775b7c44d05"/><section>
    <title>SCB_DFSR_VCATCH_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_VCATCH_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_VCATCH_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_VCATCH_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</link>)</computeroutput></para>
<para>SCB DFSR: VCATCH Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00829">829</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacbb931575c07b324ec793775b7c44d05"/><section>
    <title>SCB_DFSR_VCATCH_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_VCATCH_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_VCATCH_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_VCATCH_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</link>)</computeroutput></para>
<para>SCB DFSR: VCATCH Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00700">700</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacbb931575c07b324ec793775b7c44d05"/><section>
    <title>SCB_DFSR_VCATCH_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_VCATCH_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_VCATCH_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_VCATCH_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</link>)</computeroutput></para>
<para>SCB DFSR: VCATCH Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00854">854</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacbb931575c07b324ec793775b7c44d05"/><section>
    <title>SCB_DFSR_VCATCH_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_VCATCH_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_VCATCH_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_VCATCH_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</link>)</computeroutput></para>
<para>SCB DFSR: VCATCH Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00754">754</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacbb931575c07b324ec793775b7c44d05"/><section>
    <title>SCB_DFSR_VCATCH_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_VCATCH_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_VCATCH_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_VCATCH_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</link>)</computeroutput></para>
<para>SCB DFSR: VCATCH Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00871">871</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacbb931575c07b324ec793775b7c44d05"/><section>
    <title>SCB_DFSR_VCATCH_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_VCATCH_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_VCATCH_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_VCATCH_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</link>)</computeroutput></para>
<para>SCB DFSR: VCATCH Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00633">633</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacbb931575c07b324ec793775b7c44d05"/><section>
    <title>SCB_DFSR_VCATCH_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_VCATCH_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_VCATCH_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_VCATCH_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</link>)</computeroutput></para>
<para>SCB DFSR: VCATCH Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00842">842</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57"/><section>
    <title>SCB_DFSR_VCATCH_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_VCATCH_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_VCATCH_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_VCATCH_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB DFSR: VCATCH Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00851">851</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57"/><section>
    <title>SCB_DFSR_VCATCH_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_VCATCH_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_VCATCH_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_VCATCH_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB DFSR: VCATCH Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00828">828</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57"/><section>
    <title>SCB_DFSR_VCATCH_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_VCATCH_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_VCATCH_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_VCATCH_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB DFSR: VCATCH Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00635">635</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57"/><section>
    <title>SCB_DFSR_VCATCH_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_VCATCH_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_VCATCH_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_VCATCH_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB DFSR: VCATCH Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00828">828</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57"/><section>
    <title>SCB_DFSR_VCATCH_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_VCATCH_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_VCATCH_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_VCATCH_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB DFSR: VCATCH Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00828">828</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57"/><section>
    <title>SCB_DFSR_VCATCH_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_VCATCH_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_VCATCH_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_VCATCH_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB DFSR: VCATCH Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00699">699</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57"/><section>
    <title>SCB_DFSR_VCATCH_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_VCATCH_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_VCATCH_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_VCATCH_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB DFSR: VCATCH Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00853">853</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57"/><section>
    <title>SCB_DFSR_VCATCH_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_VCATCH_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_VCATCH_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_VCATCH_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB DFSR: VCATCH Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00753">753</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57"/><section>
    <title>SCB_DFSR_VCATCH_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_VCATCH_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_VCATCH_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_VCATCH_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB DFSR: VCATCH Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00870">870</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57"/><section>
    <title>SCB_DFSR_VCATCH_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_VCATCH_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_VCATCH_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_VCATCH_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB DFSR: VCATCH Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00632">632</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad02d3eaf062ac184c18a7889c9b6de57"/><section>
    <title>SCB_DFSR_VCATCH_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_DFSR_VCATCH_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_VCATCH_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_VCATCH_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB DFSR: VCATCH Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00841">841</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafd9689d338f30fa434c7629083f29608"/><section>
    <title>SCB_DTCMCR_EN_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_DTCMCR_EN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DTCMCR_EN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DTCMCR_EN_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf3ba6873b9288121146a6432db53540f">SCB_DTCMCR_EN_Pos</link>*/)</computeroutput></para>
<para>SCB DTCMCR: EN Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00866">866</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafd9689d338f30fa434c7629083f29608"/><section>
    <title>SCB_DTCMCR_EN_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_DTCMCR_EN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DTCMCR_EN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DTCMCR_EN_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf3ba6873b9288121146a6432db53540f">SCB_DTCMCR_EN_Pos</link>*/)</computeroutput></para>
<para>SCB DTCMCR: EN Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00970">970</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf3ba6873b9288121146a6432db53540f"/><section>
    <title>SCB_DTCMCR_EN_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_DTCMCR_EN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DTCMCR_EN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DTCMCR_EN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB DTCMCR: EN Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00865">865</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf3ba6873b9288121146a6432db53540f"/><section>
    <title>SCB_DTCMCR_EN_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_DTCMCR_EN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DTCMCR_EN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DTCMCR_EN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB DTCMCR: EN Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00969">969</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa69bbf5b17808383d88f23a424c1b62e"/><section>
    <title>SCB_DTCMCR_RETEN_Msk</title>
<indexterm><primary>SCB_DTCMCR_RETEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DTCMCR_RETEN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DTCMCR_RETEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b72fb208ee772734e580911a8e522ce">SCB_DTCMCR_RETEN_Pos</link>)</computeroutput></para>
<para>SCB DTCMCR: RETEN Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00860">860</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8b72fb208ee772734e580911a8e522ce"/><section>
    <title>SCB_DTCMCR_RETEN_Pos</title>
<indexterm><primary>SCB_DTCMCR_RETEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DTCMCR_RETEN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DTCMCR_RETEN_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB DTCMCR: RETEN Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00859">859</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga79b099c3a4365b434aaf55ebbd534420"/><section>
    <title>SCB_DTCMCR_RMW_Msk</title>
<indexterm><primary>SCB_DTCMCR_RMW_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DTCMCR_RMW_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DTCMCR_RMW_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga11c115ca21511be7e56e997a8bde567a">SCB_DTCMCR_RMW_Pos</link>)</computeroutput></para>
<para>SCB DTCMCR: RMW Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00863">863</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga11c115ca21511be7e56e997a8bde567a"/><section>
    <title>SCB_DTCMCR_RMW_Pos</title>
<indexterm><primary>SCB_DTCMCR_RMW_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DTCMCR_RMW_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DTCMCR_RMW_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB DTCMCR: RMW Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00862">862</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga35b381dd367cd1533f5c2b2c88720b72"/><section>
    <title>SCB_DTCMCR_SZ_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_DTCMCR_SZ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DTCMCR_SZ_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DTCMCR_SZ_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cacd7498eb3c022ecc7e21a3dfc3c13">SCB_DTCMCR_SZ_Pos</link>)</computeroutput></para>
<para>SCB DTCMCR: SZ Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00857">857</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga35b381dd367cd1533f5c2b2c88720b72"/><section>
    <title>SCB_DTCMCR_SZ_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_DTCMCR_SZ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DTCMCR_SZ_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DTCMCR_SZ_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cacd7498eb3c022ecc7e21a3dfc3c13">SCB_DTCMCR_SZ_Pos</link>)</computeroutput></para>
<para>SCB DTCMCR: SZ Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00967">967</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3cacd7498eb3c022ecc7e21a3dfc3c13"/><section>
    <title>SCB_DTCMCR_SZ_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_DTCMCR_SZ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DTCMCR_SZ_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DTCMCR_SZ_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB DTCMCR: SZ Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00856">856</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3cacd7498eb3c022ecc7e21a3dfc3c13"/><section>
    <title>SCB_DTCMCR_SZ_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_DTCMCR_SZ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DTCMCR_SZ_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DTCMCR_SZ_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB DTCMCR: SZ Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00966">966</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gababd60e94756bb33929d5e6f25d8dba3"/><section>
    <title>SCB_HFSR_DEBUGEVT_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_DEBUGEVT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_DEBUGEVT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_DEBUGEVT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</link>)</computeroutput></para>
<para>SCB HFSR: DEBUGEVT Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00836">836</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gababd60e94756bb33929d5e6f25d8dba3"/><section>
    <title>SCB_HFSR_DEBUGEVT_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_DEBUGEVT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_DEBUGEVT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_DEBUGEVT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</link>)</computeroutput></para>
<para>SCB HFSR: DEBUGEVT Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00816">816</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gababd60e94756bb33929d5e6f25d8dba3"/><section>
    <title>SCB_HFSR_DEBUGEVT_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_DEBUGEVT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_DEBUGEVT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_DEBUGEVT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</link>)</computeroutput></para>
<para>SCB HFSR: DEBUGEVT Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00623">623</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gababd60e94756bb33929d5e6f25d8dba3"/><section>
    <title>SCB_HFSR_DEBUGEVT_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_DEBUGEVT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_DEBUGEVT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_DEBUGEVT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</link>)</computeroutput></para>
<para>SCB HFSR: DEBUGEVT Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00816">816</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gababd60e94756bb33929d5e6f25d8dba3"/><section>
    <title>SCB_HFSR_DEBUGEVT_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_DEBUGEVT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_DEBUGEVT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_DEBUGEVT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</link>)</computeroutput></para>
<para>SCB HFSR: DEBUGEVT Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00816">816</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gababd60e94756bb33929d5e6f25d8dba3"/><section>
    <title>SCB_HFSR_DEBUGEVT_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_DEBUGEVT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_DEBUGEVT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_DEBUGEVT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</link>)</computeroutput></para>
<para>SCB HFSR: DEBUGEVT Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00687">687</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gababd60e94756bb33929d5e6f25d8dba3"/><section>
    <title>SCB_HFSR_DEBUGEVT_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_DEBUGEVT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_DEBUGEVT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_DEBUGEVT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</link>)</computeroutput></para>
<para>SCB HFSR: DEBUGEVT Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00838">838</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gababd60e94756bb33929d5e6f25d8dba3"/><section>
    <title>SCB_HFSR_DEBUGEVT_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_DEBUGEVT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_DEBUGEVT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_DEBUGEVT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</link>)</computeroutput></para>
<para>SCB HFSR: DEBUGEVT Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00741">741</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gababd60e94756bb33929d5e6f25d8dba3"/><section>
    <title>SCB_HFSR_DEBUGEVT_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_DEBUGEVT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_DEBUGEVT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_DEBUGEVT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</link>)</computeroutput></para>
<para>SCB HFSR: DEBUGEVT Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00855">855</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gababd60e94756bb33929d5e6f25d8dba3"/><section>
    <title>SCB_HFSR_DEBUGEVT_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_DEBUGEVT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_DEBUGEVT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_DEBUGEVT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</link>)</computeroutput></para>
<para>SCB HFSR: DEBUGEVT Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00620">620</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gababd60e94756bb33929d5e6f25d8dba3"/><section>
    <title>SCB_HFSR_DEBUGEVT_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_DEBUGEVT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_DEBUGEVT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_DEBUGEVT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</link>)</computeroutput></para>
<para>SCB HFSR: DEBUGEVT Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00829">829</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb"/><section>
    <title>SCB_HFSR_DEBUGEVT_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_DEBUGEVT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_DEBUGEVT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_DEBUGEVT_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>SCB HFSR: DEBUGEVT Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00835">835</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb"/><section>
    <title>SCB_HFSR_DEBUGEVT_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_DEBUGEVT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_DEBUGEVT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_DEBUGEVT_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>SCB HFSR: DEBUGEVT Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00815">815</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb"/><section>
    <title>SCB_HFSR_DEBUGEVT_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_DEBUGEVT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_DEBUGEVT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_DEBUGEVT_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>SCB HFSR: DEBUGEVT Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00622">622</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb"/><section>
    <title>SCB_HFSR_DEBUGEVT_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_DEBUGEVT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_DEBUGEVT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_DEBUGEVT_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>SCB HFSR: DEBUGEVT Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00815">815</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb"/><section>
    <title>SCB_HFSR_DEBUGEVT_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_DEBUGEVT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_DEBUGEVT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_DEBUGEVT_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>SCB HFSR: DEBUGEVT Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00815">815</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb"/><section>
    <title>SCB_HFSR_DEBUGEVT_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_DEBUGEVT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_DEBUGEVT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_DEBUGEVT_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>SCB HFSR: DEBUGEVT Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00686">686</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb"/><section>
    <title>SCB_HFSR_DEBUGEVT_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_DEBUGEVT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_DEBUGEVT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_DEBUGEVT_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>SCB HFSR: DEBUGEVT Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00837">837</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb"/><section>
    <title>SCB_HFSR_DEBUGEVT_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_DEBUGEVT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_DEBUGEVT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_DEBUGEVT_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>SCB HFSR: DEBUGEVT Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00740">740</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb"/><section>
    <title>SCB_HFSR_DEBUGEVT_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_DEBUGEVT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_DEBUGEVT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_DEBUGEVT_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>SCB HFSR: DEBUGEVT Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00854">854</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb"/><section>
    <title>SCB_HFSR_DEBUGEVT_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_DEBUGEVT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_DEBUGEVT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_DEBUGEVT_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>SCB HFSR: DEBUGEVT Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00619">619</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga300c90cfb7b35c82b4d44ad16c757ffb"/><section>
    <title>SCB_HFSR_DEBUGEVT_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_DEBUGEVT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_DEBUGEVT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_DEBUGEVT_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>SCB HFSR: DEBUGEVT Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00828">828</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6560d97ed043bc01152a7247bafa3157"/><section>
    <title>SCB_HFSR_FORCED_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_FORCED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_FORCED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_FORCED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</link>)</computeroutput></para>
<para>SCB HFSR: FORCED Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00839">839</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6560d97ed043bc01152a7247bafa3157"/><section>
    <title>SCB_HFSR_FORCED_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_FORCED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_FORCED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_FORCED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</link>)</computeroutput></para>
<para>SCB HFSR: FORCED Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00819">819</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6560d97ed043bc01152a7247bafa3157"/><section>
    <title>SCB_HFSR_FORCED_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_FORCED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_FORCED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_FORCED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</link>)</computeroutput></para>
<para>SCB HFSR: FORCED Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00626">626</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6560d97ed043bc01152a7247bafa3157"/><section>
    <title>SCB_HFSR_FORCED_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_FORCED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_FORCED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_FORCED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</link>)</computeroutput></para>
<para>SCB HFSR: FORCED Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00819">819</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6560d97ed043bc01152a7247bafa3157"/><section>
    <title>SCB_HFSR_FORCED_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_FORCED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_FORCED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_FORCED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</link>)</computeroutput></para>
<para>SCB HFSR: FORCED Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00819">819</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6560d97ed043bc01152a7247bafa3157"/><section>
    <title>SCB_HFSR_FORCED_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_FORCED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_FORCED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_FORCED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</link>)</computeroutput></para>
<para>SCB HFSR: FORCED Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00690">690</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6560d97ed043bc01152a7247bafa3157"/><section>
    <title>SCB_HFSR_FORCED_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_FORCED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_FORCED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_FORCED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</link>)</computeroutput></para>
<para>SCB HFSR: FORCED Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00841">841</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6560d97ed043bc01152a7247bafa3157"/><section>
    <title>SCB_HFSR_FORCED_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_FORCED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_FORCED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_FORCED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</link>)</computeroutput></para>
<para>SCB HFSR: FORCED Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00744">744</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6560d97ed043bc01152a7247bafa3157"/><section>
    <title>SCB_HFSR_FORCED_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_FORCED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_FORCED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_FORCED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</link>)</computeroutput></para>
<para>SCB HFSR: FORCED Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00858">858</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6560d97ed043bc01152a7247bafa3157"/><section>
    <title>SCB_HFSR_FORCED_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_FORCED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_FORCED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_FORCED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</link>)</computeroutput></para>
<para>SCB HFSR: FORCED Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00623">623</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6560d97ed043bc01152a7247bafa3157"/><section>
    <title>SCB_HFSR_FORCED_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_FORCED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_FORCED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_FORCED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</link>)</computeroutput></para>
<para>SCB HFSR: FORCED Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00832">832</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4"/><section>
    <title>SCB_HFSR_FORCED_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_FORCED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_FORCED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_FORCED_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB HFSR: FORCED Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00838">838</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4"/><section>
    <title>SCB_HFSR_FORCED_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_FORCED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_FORCED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_FORCED_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB HFSR: FORCED Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00818">818</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4"/><section>
    <title>SCB_HFSR_FORCED_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_FORCED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_FORCED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_FORCED_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB HFSR: FORCED Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00625">625</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4"/><section>
    <title>SCB_HFSR_FORCED_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_FORCED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_FORCED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_FORCED_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB HFSR: FORCED Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00818">818</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4"/><section>
    <title>SCB_HFSR_FORCED_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_FORCED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_FORCED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_FORCED_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB HFSR: FORCED Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00818">818</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4"/><section>
    <title>SCB_HFSR_FORCED_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_FORCED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_FORCED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_FORCED_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB HFSR: FORCED Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00689">689</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4"/><section>
    <title>SCB_HFSR_FORCED_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_FORCED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_FORCED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_FORCED_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB HFSR: FORCED Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00840">840</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4"/><section>
    <title>SCB_HFSR_FORCED_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_FORCED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_FORCED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_FORCED_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB HFSR: FORCED Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00743">743</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4"/><section>
    <title>SCB_HFSR_FORCED_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_FORCED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_FORCED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_FORCED_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB HFSR: FORCED Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00857">857</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4"/><section>
    <title>SCB_HFSR_FORCED_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_FORCED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_FORCED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_FORCED_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB HFSR: FORCED Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00622">622</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab361e54183a378474cb419ae2a55d6f4"/><section>
    <title>SCB_HFSR_FORCED_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_FORCED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_FORCED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_FORCED_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB HFSR: FORCED Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00831">831</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaac5e289211d0a63fe879a9691cb9e1a9"/><section>
    <title>SCB_HFSR_VECTTBL_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_VECTTBL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_VECTTBL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_VECTTBL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</link>)</computeroutput></para>
<para>SCB HFSR: VECTTBL Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00842">842</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaac5e289211d0a63fe879a9691cb9e1a9"/><section>
    <title>SCB_HFSR_VECTTBL_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_VECTTBL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_VECTTBL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_VECTTBL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</link>)</computeroutput></para>
<para>SCB HFSR: VECTTBL Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00822">822</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaac5e289211d0a63fe879a9691cb9e1a9"/><section>
    <title>SCB_HFSR_VECTTBL_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_VECTTBL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_VECTTBL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_VECTTBL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</link>)</computeroutput></para>
<para>SCB HFSR: VECTTBL Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00629">629</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaac5e289211d0a63fe879a9691cb9e1a9"/><section>
    <title>SCB_HFSR_VECTTBL_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_VECTTBL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_VECTTBL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_VECTTBL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</link>)</computeroutput></para>
<para>SCB HFSR: VECTTBL Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00822">822</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaac5e289211d0a63fe879a9691cb9e1a9"/><section>
    <title>SCB_HFSR_VECTTBL_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_VECTTBL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_VECTTBL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_VECTTBL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</link>)</computeroutput></para>
<para>SCB HFSR: VECTTBL Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00822">822</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaac5e289211d0a63fe879a9691cb9e1a9"/><section>
    <title>SCB_HFSR_VECTTBL_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_VECTTBL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_VECTTBL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_VECTTBL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</link>)</computeroutput></para>
<para>SCB HFSR: VECTTBL Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00693">693</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaac5e289211d0a63fe879a9691cb9e1a9"/><section>
    <title>SCB_HFSR_VECTTBL_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_VECTTBL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_VECTTBL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_VECTTBL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</link>)</computeroutput></para>
<para>SCB HFSR: VECTTBL Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00844">844</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaac5e289211d0a63fe879a9691cb9e1a9"/><section>
    <title>SCB_HFSR_VECTTBL_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_VECTTBL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_VECTTBL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_VECTTBL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</link>)</computeroutput></para>
<para>SCB HFSR: VECTTBL Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00747">747</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaac5e289211d0a63fe879a9691cb9e1a9"/><section>
    <title>SCB_HFSR_VECTTBL_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_VECTTBL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_VECTTBL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_VECTTBL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</link>)</computeroutput></para>
<para>SCB HFSR: VECTTBL Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00861">861</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaac5e289211d0a63fe879a9691cb9e1a9"/><section>
    <title>SCB_HFSR_VECTTBL_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_VECTTBL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_VECTTBL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_VECTTBL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</link>)</computeroutput></para>
<para>SCB HFSR: VECTTBL Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00626">626</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaac5e289211d0a63fe879a9691cb9e1a9"/><section>
    <title>SCB_HFSR_VECTTBL_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_VECTTBL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_VECTTBL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_VECTTBL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</link>)</computeroutput></para>
<para>SCB HFSR: VECTTBL Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00835">835</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab"/><section>
    <title>SCB_HFSR_VECTTBL_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_VECTTBL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_VECTTBL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_VECTTBL_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB HFSR: VECTTBL Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00841">841</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab"/><section>
    <title>SCB_HFSR_VECTTBL_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_VECTTBL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_VECTTBL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_VECTTBL_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB HFSR: VECTTBL Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00821">821</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab"/><section>
    <title>SCB_HFSR_VECTTBL_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_VECTTBL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_VECTTBL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_VECTTBL_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB HFSR: VECTTBL Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00628">628</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab"/><section>
    <title>SCB_HFSR_VECTTBL_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_VECTTBL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_VECTTBL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_VECTTBL_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB HFSR: VECTTBL Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00821">821</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab"/><section>
    <title>SCB_HFSR_VECTTBL_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_VECTTBL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_VECTTBL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_VECTTBL_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB HFSR: VECTTBL Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00821">821</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab"/><section>
    <title>SCB_HFSR_VECTTBL_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_VECTTBL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_VECTTBL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_VECTTBL_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB HFSR: VECTTBL Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00692">692</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab"/><section>
    <title>SCB_HFSR_VECTTBL_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_VECTTBL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_VECTTBL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_VECTTBL_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB HFSR: VECTTBL Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00843">843</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab"/><section>
    <title>SCB_HFSR_VECTTBL_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_VECTTBL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_VECTTBL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_VECTTBL_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB HFSR: VECTTBL Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00746">746</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab"/><section>
    <title>SCB_HFSR_VECTTBL_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_VECTTBL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_VECTTBL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_VECTTBL_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB HFSR: VECTTBL Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00860">860</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab"/><section>
    <title>SCB_HFSR_VECTTBL_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_VECTTBL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_VECTTBL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_VECTTBL_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB HFSR: VECTTBL Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00625">625</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga77993da8de35adea7bda6a4475f036ab"/><section>
    <title>SCB_HFSR_VECTTBL_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_HFSR_VECTTBL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_VECTTBL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_VECTTBL_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB HFSR: VECTTBL Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00834">834</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga056d74fd538e5d36d3be1f28d399c877"/><section>
    <title>SCB_ICSR_ISRPENDING_Msk<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPENDING Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00607">607</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga056d74fd538e5d36d3be1f28d399c877"/><section>
    <title>SCB_ICSR_ISRPENDING_Msk<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPENDING Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00445">445</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga056d74fd538e5d36d3be1f28d399c877"/><section>
    <title>SCB_ICSR_ISRPENDING_Msk<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPENDING Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00599">599</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga056d74fd538e5d36d3be1f28d399c877"/><section>
    <title>SCB_ICSR_ISRPENDING_Msk<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPENDING Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00390">390</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga056d74fd538e5d36d3be1f28d399c877"/><section>
    <title>SCB_ICSR_ISRPENDING_Msk<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPENDING Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00408">408</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga056d74fd538e5d36d3be1f28d399c877"/><section>
    <title>SCB_ICSR_ISRPENDING_Msk<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPENDING Mask </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00390">390</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga056d74fd538e5d36d3be1f28d399c877"/><section>
    <title>SCB_ICSR_ISRPENDING_Msk<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPENDING Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00445">445</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga056d74fd538e5d36d3be1f28d399c877"/><section>
    <title>SCB_ICSR_ISRPENDING_Msk<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPENDING Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00440">440</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga056d74fd538e5d36d3be1f28d399c877"/><section>
    <title>SCB_ICSR_ISRPENDING_Msk<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPENDING Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00599">599</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga056d74fd538e5d36d3be1f28d399c877"/><section>
    <title>SCB_ICSR_ISRPENDING_Msk<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPENDING Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00599">599</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga056d74fd538e5d36d3be1f28d399c877"/><section>
    <title>SCB_ICSR_ISRPENDING_Msk<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPENDING Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00506">506</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga056d74fd538e5d36d3be1f28d399c877"/><section>
    <title>SCB_ICSR_ISRPENDING_Msk<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPENDING Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00609">609</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga056d74fd538e5d36d3be1f28d399c877"/><section>
    <title>SCB_ICSR_ISRPENDING_Msk<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPENDING Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00551">551</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga056d74fd538e5d36d3be1f28d399c877"/><section>
    <title>SCB_ICSR_ISRPENDING_Msk<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPENDING Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00626">626</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga056d74fd538e5d36d3be1f28d399c877"/><section>
    <title>SCB_ICSR_ISRPENDING_Msk<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPENDING Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00403">403</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga056d74fd538e5d36d3be1f28d399c877"/><section>
    <title>SCB_ICSR_ISRPENDING_Msk<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPENDING Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00442">442</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga056d74fd538e5d36d3be1f28d399c877"/><section>
    <title>SCB_ICSR_ISRPENDING_Msk<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPENDING Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00612">612</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319"/><section>
    <title>SCB_ICSR_ISRPENDING_Pos<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Pos&#160;&#160;&#160;22U</computeroutput></para>
<para>SCB ICSR: ISRPENDING Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00606">606</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319"/><section>
    <title>SCB_ICSR_ISRPENDING_Pos<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Pos&#160;&#160;&#160;22U</computeroutput></para>
<para>SCB ICSR: ISRPENDING Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00444">444</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319"/><section>
    <title>SCB_ICSR_ISRPENDING_Pos<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Pos&#160;&#160;&#160;22U</computeroutput></para>
<para>SCB ICSR: ISRPENDING Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00598">598</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319"/><section>
    <title>SCB_ICSR_ISRPENDING_Pos<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Pos&#160;&#160;&#160;22U</computeroutput></para>
<para>SCB ICSR: ISRPENDING Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00389">389</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319"/><section>
    <title>SCB_ICSR_ISRPENDING_Pos<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Pos&#160;&#160;&#160;22U</computeroutput></para>
<para>SCB ICSR: ISRPENDING Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00407">407</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319"/><section>
    <title>SCB_ICSR_ISRPENDING_Pos<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Pos&#160;&#160;&#160;22U</computeroutput></para>
<para>SCB ICSR: ISRPENDING Position </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00389">389</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319"/><section>
    <title>SCB_ICSR_ISRPENDING_Pos<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Pos&#160;&#160;&#160;22U</computeroutput></para>
<para>SCB ICSR: ISRPENDING Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00444">444</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319"/><section>
    <title>SCB_ICSR_ISRPENDING_Pos<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Pos&#160;&#160;&#160;22U</computeroutput></para>
<para>SCB ICSR: ISRPENDING Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00439">439</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319"/><section>
    <title>SCB_ICSR_ISRPENDING_Pos<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Pos&#160;&#160;&#160;22U</computeroutput></para>
<para>SCB ICSR: ISRPENDING Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00598">598</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319"/><section>
    <title>SCB_ICSR_ISRPENDING_Pos<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Pos&#160;&#160;&#160;22U</computeroutput></para>
<para>SCB ICSR: ISRPENDING Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00598">598</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319"/><section>
    <title>SCB_ICSR_ISRPENDING_Pos<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Pos&#160;&#160;&#160;22U</computeroutput></para>
<para>SCB ICSR: ISRPENDING Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00505">505</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319"/><section>
    <title>SCB_ICSR_ISRPENDING_Pos<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Pos&#160;&#160;&#160;22U</computeroutput></para>
<para>SCB ICSR: ISRPENDING Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00608">608</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319"/><section>
    <title>SCB_ICSR_ISRPENDING_Pos<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Pos&#160;&#160;&#160;22U</computeroutput></para>
<para>SCB ICSR: ISRPENDING Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00550">550</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319"/><section>
    <title>SCB_ICSR_ISRPENDING_Pos<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Pos&#160;&#160;&#160;22U</computeroutput></para>
<para>SCB ICSR: ISRPENDING Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00625">625</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319"/><section>
    <title>SCB_ICSR_ISRPENDING_Pos<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Pos&#160;&#160;&#160;22U</computeroutput></para>
<para>SCB ICSR: ISRPENDING Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00402">402</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319"/><section>
    <title>SCB_ICSR_ISRPENDING_Pos<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Pos&#160;&#160;&#160;22U</computeroutput></para>
<para>SCB ICSR: ISRPENDING Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00441">441</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga10749d92b9b744094b845c2eb46d4319"/><section>
    <title>SCB_ICSR_ISRPENDING_Pos<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Pos&#160;&#160;&#160;22U</computeroutput></para>
<para>SCB ICSR: ISRPENDING Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00611">611</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa966600396290808d596fe96e92ca2b5"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Msk<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00604">604</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa966600396290808d596fe96e92ca2b5"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Msk<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00442">442</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa966600396290808d596fe96e92ca2b5"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Msk<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00596">596</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa966600396290808d596fe96e92ca2b5"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Msk<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00387">387</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa966600396290808d596fe96e92ca2b5"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Msk<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00405">405</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa966600396290808d596fe96e92ca2b5"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Msk<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Mask </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00387">387</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa966600396290808d596fe96e92ca2b5"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Msk<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00442">442</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa966600396290808d596fe96e92ca2b5"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Msk<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00437">437</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa966600396290808d596fe96e92ca2b5"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Msk<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00596">596</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa966600396290808d596fe96e92ca2b5"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Msk<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00596">596</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa966600396290808d596fe96e92ca2b5"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Msk<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00503">503</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa966600396290808d596fe96e92ca2b5"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Msk<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00606">606</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa966600396290808d596fe96e92ca2b5"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Msk<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00548">548</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa966600396290808d596fe96e92ca2b5"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Msk<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00623">623</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa966600396290808d596fe96e92ca2b5"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Msk<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00400">400</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa966600396290808d596fe96e92ca2b5"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Msk<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00439">439</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa966600396290808d596fe96e92ca2b5"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Msk<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00609">609</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Pos<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Pos&#160;&#160;&#160;23U</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00603">603</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Pos<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Pos&#160;&#160;&#160;23U</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00441">441</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Pos<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Pos&#160;&#160;&#160;23U</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00595">595</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Pos<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Pos&#160;&#160;&#160;23U</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00386">386</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Pos<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Pos&#160;&#160;&#160;23U</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00404">404</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Pos<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Pos&#160;&#160;&#160;23U</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Position </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00386">386</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Pos<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Pos&#160;&#160;&#160;23U</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00441">441</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Pos<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Pos&#160;&#160;&#160;23U</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00436">436</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Pos<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Pos&#160;&#160;&#160;23U</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00595">595</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Pos<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Pos&#160;&#160;&#160;23U</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00595">595</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Pos<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Pos&#160;&#160;&#160;23U</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00502">502</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Pos<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Pos&#160;&#160;&#160;23U</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00605">605</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Pos<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Pos&#160;&#160;&#160;23U</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00547">547</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Pos<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Pos&#160;&#160;&#160;23U</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00622">622</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Pos<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Pos&#160;&#160;&#160;23U</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00399">399</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Pos<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Pos&#160;&#160;&#160;23U</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00438">438</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga11cb5b1f9ce167b81f31787a77e575df"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Pos<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Pos&#160;&#160;&#160;23U</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00608">608</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga340e3f79e9c3607dee9f2c048b6b22e8"/><section>
    <title>SCB_ICSR_NMIPENDSET_Msk<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Msk&#160;&#160;&#160;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gadb4dbf66078026dedc24e8cb9a21b2b1">SCB_ICSR_PENDNMISET_Msk</link></computeroutput></para>
<para>SCB ICSR: NMIPENDSET Mask, backward compatibility</para>

<para>SCB ICSR: NMIPENDSET Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00583">583</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga340e3f79e9c3607dee9f2c048b6b22e8"/><section>
    <title>SCB_ICSR_NMIPENDSET_Msk<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Msk&#160;&#160;&#160;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gadb4dbf66078026dedc24e8cb9a21b2b1">SCB_ICSR_PENDNMISET_Msk</link></computeroutput></para>
<para>SCB ICSR: NMIPENDSET Mask, backward compatibility</para>

<para>SCB ICSR: NMIPENDSET Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00421">421</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga340e3f79e9c3607dee9f2c048b6b22e8"/><section>
    <title>SCB_ICSR_NMIPENDSET_Msk<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Msk&#160;&#160;&#160;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gadb4dbf66078026dedc24e8cb9a21b2b1">SCB_ICSR_PENDNMISET_Msk</link></computeroutput></para>
<para>SCB ICSR: NMIPENDSET Mask, backward compatibility</para>

<para>SCB ICSR: NMIPENDSET Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00575">575</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga340e3f79e9c3607dee9f2c048b6b22e8"/><section>
    <title>SCB_ICSR_NMIPENDSET_Msk<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: NMIPENDSET Mask</para>

<para>SCB ICSR: NMIPENDSET Mask, backward compatibility </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00372">372</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga340e3f79e9c3607dee9f2c048b6b22e8"/><section>
    <title>SCB_ICSR_NMIPENDSET_Msk<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: NMIPENDSET Mask</para>

<para>SCB ICSR: NMIPENDSET Mask, backward compatibility </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00390">390</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga340e3f79e9c3607dee9f2c048b6b22e8"/><section>
    <title>SCB_ICSR_NMIPENDSET_Msk<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: NMIPENDSET Mask</para>

<para>SCB ICSR: NMIPENDSET Mask, backward compatibility </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00372">372</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga340e3f79e9c3607dee9f2c048b6b22e8"/><section>
    <title>SCB_ICSR_NMIPENDSET_Msk<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Msk&#160;&#160;&#160;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gadb4dbf66078026dedc24e8cb9a21b2b1">SCB_ICSR_PENDNMISET_Msk</link></computeroutput></para>
<para>SCB ICSR: NMIPENDSET Mask, backward compatibility</para>

<para>SCB ICSR: NMIPENDSET Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00421">421</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga340e3f79e9c3607dee9f2c048b6b22e8"/><section>
    <title>SCB_ICSR_NMIPENDSET_Msk<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: NMIPENDSET Mask</para>

<para>SCB ICSR: NMIPENDSET Mask, backward compatibility </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00422">422</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga340e3f79e9c3607dee9f2c048b6b22e8"/><section>
    <title>SCB_ICSR_NMIPENDSET_Msk<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Msk&#160;&#160;&#160;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gadb4dbf66078026dedc24e8cb9a21b2b1">SCB_ICSR_PENDNMISET_Msk</link></computeroutput></para>
<para>SCB ICSR: NMIPENDSET Mask, backward compatibility</para>

<para>SCB ICSR: NMIPENDSET Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00575">575</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga340e3f79e9c3607dee9f2c048b6b22e8"/><section>
    <title>SCB_ICSR_NMIPENDSET_Msk<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Msk&#160;&#160;&#160;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gadb4dbf66078026dedc24e8cb9a21b2b1">SCB_ICSR_PENDNMISET_Msk</link></computeroutput></para>
<para>SCB ICSR: NMIPENDSET Mask, backward compatibility</para>

<para>SCB ICSR: NMIPENDSET Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00575">575</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga340e3f79e9c3607dee9f2c048b6b22e8"/><section>
    <title>SCB_ICSR_NMIPENDSET_Msk<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: NMIPENDSET Mask</para>

<para>SCB ICSR: NMIPENDSET Mask, backward compatibility </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00488">488</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga340e3f79e9c3607dee9f2c048b6b22e8"/><section>
    <title>SCB_ICSR_NMIPENDSET_Msk<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Msk&#160;&#160;&#160;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gadb4dbf66078026dedc24e8cb9a21b2b1">SCB_ICSR_PENDNMISET_Msk</link></computeroutput></para>
<para>SCB ICSR: NMIPENDSET Mask, backward compatibility</para>

<para>SCB ICSR: NMIPENDSET Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00585">585</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga340e3f79e9c3607dee9f2c048b6b22e8"/><section>
    <title>SCB_ICSR_NMIPENDSET_Msk<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: NMIPENDSET Mask</para>

<para>SCB ICSR: NMIPENDSET Mask, backward compatibility </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00533">533</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga340e3f79e9c3607dee9f2c048b6b22e8"/><section>
    <title>SCB_ICSR_NMIPENDSET_Msk<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Msk&#160;&#160;&#160;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gadb4dbf66078026dedc24e8cb9a21b2b1">SCB_ICSR_PENDNMISET_Msk</link></computeroutput></para>
<para>SCB ICSR: NMIPENDSET Mask, backward compatibility</para>

<para>SCB ICSR: NMIPENDSET Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00602">602</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga340e3f79e9c3607dee9f2c048b6b22e8"/><section>
    <title>SCB_ICSR_NMIPENDSET_Msk<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: NMIPENDSET Mask</para>

<para>SCB ICSR: NMIPENDSET Mask, backward compatibility </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00385">385</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga340e3f79e9c3607dee9f2c048b6b22e8"/><section>
    <title>SCB_ICSR_NMIPENDSET_Msk<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: NMIPENDSET Mask</para>

<para>SCB ICSR: NMIPENDSET Mask, backward compatibility </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00424">424</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga340e3f79e9c3607dee9f2c048b6b22e8"/><section>
    <title>SCB_ICSR_NMIPENDSET_Msk<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Msk&#160;&#160;&#160;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gadb4dbf66078026dedc24e8cb9a21b2b1">SCB_ICSR_PENDNMISET_Msk</link></computeroutput></para>
<para>SCB ICSR: NMIPENDSET Mask, backward compatibility </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00588">588</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b"/><section>
    <title>SCB_ICSR_NMIPENDSET_Pos<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Pos&#160;&#160;&#160;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link></computeroutput></para>
<para>SCB ICSR: NMIPENDSET Position, backward compatibility</para>

<para>SCB ICSR: NMIPENDSET Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00582">582</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b"/><section>
    <title>SCB_ICSR_NMIPENDSET_Pos<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Pos&#160;&#160;&#160;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link></computeroutput></para>
<para>SCB ICSR: NMIPENDSET Position, backward compatibility</para>

<para>SCB ICSR: NMIPENDSET Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00420">420</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b"/><section>
    <title>SCB_ICSR_NMIPENDSET_Pos<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Pos&#160;&#160;&#160;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link></computeroutput></para>
<para>SCB ICSR: NMIPENDSET Position, backward compatibility</para>

<para>SCB ICSR: NMIPENDSET Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00574">574</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b"/><section>
    <title>SCB_ICSR_NMIPENDSET_Pos<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>SCB ICSR: NMIPENDSET Position</para>

<para>SCB ICSR: NMIPENDSET Position, backward compatibility </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00371">371</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b"/><section>
    <title>SCB_ICSR_NMIPENDSET_Pos<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>SCB ICSR: NMIPENDSET Position</para>

<para>SCB ICSR: NMIPENDSET Position, backward compatibility </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00389">389</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b"/><section>
    <title>SCB_ICSR_NMIPENDSET_Pos<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>SCB ICSR: NMIPENDSET Position</para>

<para>SCB ICSR: NMIPENDSET Position, backward compatibility </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00371">371</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b"/><section>
    <title>SCB_ICSR_NMIPENDSET_Pos<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Pos&#160;&#160;&#160;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link></computeroutput></para>
<para>SCB ICSR: NMIPENDSET Position, backward compatibility</para>

<para>SCB ICSR: NMIPENDSET Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00420">420</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b"/><section>
    <title>SCB_ICSR_NMIPENDSET_Pos<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>SCB ICSR: NMIPENDSET Position</para>

<para>SCB ICSR: NMIPENDSET Position, backward compatibility </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00421">421</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b"/><section>
    <title>SCB_ICSR_NMIPENDSET_Pos<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Pos&#160;&#160;&#160;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link></computeroutput></para>
<para>SCB ICSR: NMIPENDSET Position, backward compatibility</para>

<para>SCB ICSR: NMIPENDSET Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00574">574</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b"/><section>
    <title>SCB_ICSR_NMIPENDSET_Pos<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Pos&#160;&#160;&#160;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link></computeroutput></para>
<para>SCB ICSR: NMIPENDSET Position, backward compatibility</para>

<para>SCB ICSR: NMIPENDSET Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00574">574</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b"/><section>
    <title>SCB_ICSR_NMIPENDSET_Pos<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>SCB ICSR: NMIPENDSET Position</para>

<para>SCB ICSR: NMIPENDSET Position, backward compatibility </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00487">487</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b"/><section>
    <title>SCB_ICSR_NMIPENDSET_Pos<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Pos&#160;&#160;&#160;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link></computeroutput></para>
<para>SCB ICSR: NMIPENDSET Position, backward compatibility</para>

<para>SCB ICSR: NMIPENDSET Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00584">584</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b"/><section>
    <title>SCB_ICSR_NMIPENDSET_Pos<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>SCB ICSR: NMIPENDSET Position</para>

<para>SCB ICSR: NMIPENDSET Position, backward compatibility </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00532">532</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b"/><section>
    <title>SCB_ICSR_NMIPENDSET_Pos<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Pos&#160;&#160;&#160;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link></computeroutput></para>
<para>SCB ICSR: NMIPENDSET Position, backward compatibility</para>

<para>SCB ICSR: NMIPENDSET Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00601">601</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b"/><section>
    <title>SCB_ICSR_NMIPENDSET_Pos<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>SCB ICSR: NMIPENDSET Position</para>

<para>SCB ICSR: NMIPENDSET Position, backward compatibility </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00384">384</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b"/><section>
    <title>SCB_ICSR_NMIPENDSET_Pos<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>SCB ICSR: NMIPENDSET Position</para>

<para>SCB ICSR: NMIPENDSET Position, backward compatibility </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00423">423</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga750d4b52624a46d71356db4ea769573b"/><section>
    <title>SCB_ICSR_NMIPENDSET_Pos<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Pos&#160;&#160;&#160;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link></computeroutput></para>
<para>SCB ICSR: NMIPENDSET Position, backward compatibility </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00587">587</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gace870429ae27601613da7c6f6e53a18f"/><section>
    <title>SCB_ICSR_PENDNMICLR_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDNMICLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDNMICLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDNMICLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad4c1ddde49ff0d3ed1b843d14d38ebf1">SCB_ICSR_PENDNMICLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDNMICLR Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00586">586</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gace870429ae27601613da7c6f6e53a18f"/><section>
    <title>SCB_ICSR_PENDNMICLR_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDNMICLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDNMICLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDNMICLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad4c1ddde49ff0d3ed1b843d14d38ebf1">SCB_ICSR_PENDNMICLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDNMICLR Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00424">424</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gace870429ae27601613da7c6f6e53a18f"/><section>
    <title>SCB_ICSR_PENDNMICLR_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDNMICLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDNMICLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDNMICLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad4c1ddde49ff0d3ed1b843d14d38ebf1">SCB_ICSR_PENDNMICLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDNMICLR Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00578">578</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gace870429ae27601613da7c6f6e53a18f"/><section>
    <title>SCB_ICSR_PENDNMICLR_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDNMICLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDNMICLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDNMICLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad4c1ddde49ff0d3ed1b843d14d38ebf1">SCB_ICSR_PENDNMICLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDNMICLR Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00424">424</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gace870429ae27601613da7c6f6e53a18f"/><section>
    <title>SCB_ICSR_PENDNMICLR_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDNMICLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDNMICLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDNMICLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad4c1ddde49ff0d3ed1b843d14d38ebf1">SCB_ICSR_PENDNMICLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDNMICLR Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00578">578</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gace870429ae27601613da7c6f6e53a18f"/><section>
    <title>SCB_ICSR_PENDNMICLR_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDNMICLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDNMICLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDNMICLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad4c1ddde49ff0d3ed1b843d14d38ebf1">SCB_ICSR_PENDNMICLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDNMICLR Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00578">578</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gace870429ae27601613da7c6f6e53a18f"/><section>
    <title>SCB_ICSR_PENDNMICLR_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDNMICLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDNMICLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDNMICLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad4c1ddde49ff0d3ed1b843d14d38ebf1">SCB_ICSR_PENDNMICLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDNMICLR Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00588">588</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gace870429ae27601613da7c6f6e53a18f"/><section>
    <title>SCB_ICSR_PENDNMICLR_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDNMICLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDNMICLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDNMICLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad4c1ddde49ff0d3ed1b843d14d38ebf1">SCB_ICSR_PENDNMICLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDNMICLR Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00605">605</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gace870429ae27601613da7c6f6e53a18f"/><section>
    <title>SCB_ICSR_PENDNMICLR_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDNMICLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDNMICLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDNMICLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad4c1ddde49ff0d3ed1b843d14d38ebf1">SCB_ICSR_PENDNMICLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDNMICLR Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00591">591</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad4c1ddde49ff0d3ed1b843d14d38ebf1"/><section>
    <title>SCB_ICSR_PENDNMICLR_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDNMICLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDNMICLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDNMICLR_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB ICSR: PENDNMICLR Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00585">585</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad4c1ddde49ff0d3ed1b843d14d38ebf1"/><section>
    <title>SCB_ICSR_PENDNMICLR_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDNMICLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDNMICLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDNMICLR_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB ICSR: PENDNMICLR Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00423">423</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad4c1ddde49ff0d3ed1b843d14d38ebf1"/><section>
    <title>SCB_ICSR_PENDNMICLR_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDNMICLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDNMICLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDNMICLR_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB ICSR: PENDNMICLR Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00577">577</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad4c1ddde49ff0d3ed1b843d14d38ebf1"/><section>
    <title>SCB_ICSR_PENDNMICLR_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDNMICLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDNMICLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDNMICLR_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB ICSR: PENDNMICLR Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00423">423</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad4c1ddde49ff0d3ed1b843d14d38ebf1"/><section>
    <title>SCB_ICSR_PENDNMICLR_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDNMICLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDNMICLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDNMICLR_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB ICSR: PENDNMICLR Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00577">577</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad4c1ddde49ff0d3ed1b843d14d38ebf1"/><section>
    <title>SCB_ICSR_PENDNMICLR_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDNMICLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDNMICLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDNMICLR_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB ICSR: PENDNMICLR Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00577">577</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad4c1ddde49ff0d3ed1b843d14d38ebf1"/><section>
    <title>SCB_ICSR_PENDNMICLR_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDNMICLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDNMICLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDNMICLR_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB ICSR: PENDNMICLR Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00587">587</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad4c1ddde49ff0d3ed1b843d14d38ebf1"/><section>
    <title>SCB_ICSR_PENDNMICLR_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDNMICLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDNMICLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDNMICLR_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB ICSR: PENDNMICLR Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00604">604</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad4c1ddde49ff0d3ed1b843d14d38ebf1"/><section>
    <title>SCB_ICSR_PENDNMICLR_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDNMICLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDNMICLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDNMICLR_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>SCB ICSR: PENDNMICLR Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00590">590</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadb4dbf66078026dedc24e8cb9a21b2b1"/><section>
    <title>SCB_ICSR_PENDNMISET_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDNMISET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDNMISET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDNMISET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDNMISET Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00580">580</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadb4dbf66078026dedc24e8cb9a21b2b1"/><section>
    <title>SCB_ICSR_PENDNMISET_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDNMISET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDNMISET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDNMISET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDNMISET Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00418">418</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadb4dbf66078026dedc24e8cb9a21b2b1"/><section>
    <title>SCB_ICSR_PENDNMISET_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDNMISET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDNMISET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDNMISET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDNMISET Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00572">572</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadb4dbf66078026dedc24e8cb9a21b2b1"/><section>
    <title>SCB_ICSR_PENDNMISET_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDNMISET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDNMISET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDNMISET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDNMISET Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00418">418</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadb4dbf66078026dedc24e8cb9a21b2b1"/><section>
    <title>SCB_ICSR_PENDNMISET_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDNMISET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDNMISET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDNMISET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDNMISET Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00572">572</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadb4dbf66078026dedc24e8cb9a21b2b1"/><section>
    <title>SCB_ICSR_PENDNMISET_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDNMISET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDNMISET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDNMISET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDNMISET Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00572">572</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadb4dbf66078026dedc24e8cb9a21b2b1"/><section>
    <title>SCB_ICSR_PENDNMISET_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDNMISET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDNMISET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDNMISET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDNMISET Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00582">582</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadb4dbf66078026dedc24e8cb9a21b2b1"/><section>
    <title>SCB_ICSR_PENDNMISET_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDNMISET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDNMISET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDNMISET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDNMISET Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00599">599</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadb4dbf66078026dedc24e8cb9a21b2b1"/><section>
    <title>SCB_ICSR_PENDNMISET_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDNMISET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDNMISET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDNMISET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a">SCB_ICSR_PENDNMISET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDNMISET Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00585">585</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a"/><section>
    <title>SCB_ICSR_PENDNMISET_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDNMISET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDNMISET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDNMISET_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>SCB ICSR: PENDNMISET Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00579">579</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a"/><section>
    <title>SCB_ICSR_PENDNMISET_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDNMISET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDNMISET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDNMISET_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>SCB ICSR: PENDNMISET Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00417">417</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a"/><section>
    <title>SCB_ICSR_PENDNMISET_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDNMISET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDNMISET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDNMISET_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>SCB ICSR: PENDNMISET Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00571">571</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a"/><section>
    <title>SCB_ICSR_PENDNMISET_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDNMISET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDNMISET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDNMISET_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>SCB ICSR: PENDNMISET Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00417">417</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a"/><section>
    <title>SCB_ICSR_PENDNMISET_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDNMISET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDNMISET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDNMISET_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>SCB ICSR: PENDNMISET Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00571">571</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a"/><section>
    <title>SCB_ICSR_PENDNMISET_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDNMISET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDNMISET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDNMISET_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>SCB ICSR: PENDNMISET Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00571">571</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a"/><section>
    <title>SCB_ICSR_PENDNMISET_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDNMISET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDNMISET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDNMISET_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>SCB ICSR: PENDNMISET Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00581">581</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a"/><section>
    <title>SCB_ICSR_PENDNMISET_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDNMISET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDNMISET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDNMISET_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>SCB ICSR: PENDNMISET Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00598">598</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac180386fac3a5701e6060084dacd003a"/><section>
    <title>SCB_ICSR_PENDNMISET_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDNMISET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDNMISET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDNMISET_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>SCB ICSR: PENDNMISET Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00584">584</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab241827d2a793269d8cd99b9b28c2157"/><section>
    <title>SCB_ICSR_PENDSTCLR_Msk<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00598">598</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab241827d2a793269d8cd99b9b28c2157"/><section>
    <title>SCB_ICSR_PENDSTCLR_Msk<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00436">436</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab241827d2a793269d8cd99b9b28c2157"/><section>
    <title>SCB_ICSR_PENDSTCLR_Msk<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00590">590</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab241827d2a793269d8cd99b9b28c2157"/><section>
    <title>SCB_ICSR_PENDSTCLR_Msk<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00384">384</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab241827d2a793269d8cd99b9b28c2157"/><section>
    <title>SCB_ICSR_PENDSTCLR_Msk<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00402">402</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab241827d2a793269d8cd99b9b28c2157"/><section>
    <title>SCB_ICSR_PENDSTCLR_Msk<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Mask </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00384">384</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab241827d2a793269d8cd99b9b28c2157"/><section>
    <title>SCB_ICSR_PENDSTCLR_Msk<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00436">436</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab241827d2a793269d8cd99b9b28c2157"/><section>
    <title>SCB_ICSR_PENDSTCLR_Msk<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00434">434</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab241827d2a793269d8cd99b9b28c2157"/><section>
    <title>SCB_ICSR_PENDSTCLR_Msk<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00590">590</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab241827d2a793269d8cd99b9b28c2157"/><section>
    <title>SCB_ICSR_PENDSTCLR_Msk<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00590">590</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab241827d2a793269d8cd99b9b28c2157"/><section>
    <title>SCB_ICSR_PENDSTCLR_Msk<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00500">500</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab241827d2a793269d8cd99b9b28c2157"/><section>
    <title>SCB_ICSR_PENDSTCLR_Msk<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00600">600</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab241827d2a793269d8cd99b9b28c2157"/><section>
    <title>SCB_ICSR_PENDSTCLR_Msk<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00545">545</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab241827d2a793269d8cd99b9b28c2157"/><section>
    <title>SCB_ICSR_PENDSTCLR_Msk<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00617">617</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab241827d2a793269d8cd99b9b28c2157"/><section>
    <title>SCB_ICSR_PENDSTCLR_Msk<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00397">397</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab241827d2a793269d8cd99b9b28c2157"/><section>
    <title>SCB_ICSR_PENDSTCLR_Msk<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00436">436</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab241827d2a793269d8cd99b9b28c2157"/><section>
    <title>SCB_ICSR_PENDSTCLR_Msk<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00603">603</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc"/><section>
    <title>SCB_ICSR_PENDSTCLR_Pos<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Pos&#160;&#160;&#160;25U</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00597">597</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc"/><section>
    <title>SCB_ICSR_PENDSTCLR_Pos<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Pos&#160;&#160;&#160;25U</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00435">435</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc"/><section>
    <title>SCB_ICSR_PENDSTCLR_Pos<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Pos&#160;&#160;&#160;25U</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00589">589</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc"/><section>
    <title>SCB_ICSR_PENDSTCLR_Pos<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Pos&#160;&#160;&#160;25U</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00383">383</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc"/><section>
    <title>SCB_ICSR_PENDSTCLR_Pos<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Pos&#160;&#160;&#160;25U</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00401">401</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc"/><section>
    <title>SCB_ICSR_PENDSTCLR_Pos<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Pos&#160;&#160;&#160;25U</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Position </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00383">383</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc"/><section>
    <title>SCB_ICSR_PENDSTCLR_Pos<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Pos&#160;&#160;&#160;25U</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00435">435</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc"/><section>
    <title>SCB_ICSR_PENDSTCLR_Pos<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Pos&#160;&#160;&#160;25U</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00433">433</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc"/><section>
    <title>SCB_ICSR_PENDSTCLR_Pos<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Pos&#160;&#160;&#160;25U</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00589">589</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc"/><section>
    <title>SCB_ICSR_PENDSTCLR_Pos<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Pos&#160;&#160;&#160;25U</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00589">589</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc"/><section>
    <title>SCB_ICSR_PENDSTCLR_Pos<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Pos&#160;&#160;&#160;25U</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00499">499</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc"/><section>
    <title>SCB_ICSR_PENDSTCLR_Pos<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Pos&#160;&#160;&#160;25U</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00599">599</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc"/><section>
    <title>SCB_ICSR_PENDSTCLR_Pos<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Pos&#160;&#160;&#160;25U</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00544">544</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc"/><section>
    <title>SCB_ICSR_PENDSTCLR_Pos<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Pos&#160;&#160;&#160;25U</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00616">616</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc"/><section>
    <title>SCB_ICSR_PENDSTCLR_Pos<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Pos&#160;&#160;&#160;25U</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00396">396</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc"/><section>
    <title>SCB_ICSR_PENDSTCLR_Pos<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Pos&#160;&#160;&#160;25U</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00435">435</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadbe25e4b333ece1341beb1a740168fdc"/><section>
    <title>SCB_ICSR_PENDSTCLR_Pos<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Pos&#160;&#160;&#160;25U</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00602">602</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7325b61ea0ec323ef2d5c893b112e546"/><section>
    <title>SCB_ICSR_PENDSTSET_Msk<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTSET Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00595">595</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7325b61ea0ec323ef2d5c893b112e546"/><section>
    <title>SCB_ICSR_PENDSTSET_Msk<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTSET Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00433">433</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7325b61ea0ec323ef2d5c893b112e546"/><section>
    <title>SCB_ICSR_PENDSTSET_Msk<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTSET Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00587">587</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7325b61ea0ec323ef2d5c893b112e546"/><section>
    <title>SCB_ICSR_PENDSTSET_Msk<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTSET Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00381">381</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7325b61ea0ec323ef2d5c893b112e546"/><section>
    <title>SCB_ICSR_PENDSTSET_Msk<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTSET Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00399">399</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7325b61ea0ec323ef2d5c893b112e546"/><section>
    <title>SCB_ICSR_PENDSTSET_Msk<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTSET Mask </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00381">381</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7325b61ea0ec323ef2d5c893b112e546"/><section>
    <title>SCB_ICSR_PENDSTSET_Msk<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTSET Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00433">433</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7325b61ea0ec323ef2d5c893b112e546"/><section>
    <title>SCB_ICSR_PENDSTSET_Msk<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTSET Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00431">431</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7325b61ea0ec323ef2d5c893b112e546"/><section>
    <title>SCB_ICSR_PENDSTSET_Msk<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTSET Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00587">587</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7325b61ea0ec323ef2d5c893b112e546"/><section>
    <title>SCB_ICSR_PENDSTSET_Msk<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTSET Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00587">587</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7325b61ea0ec323ef2d5c893b112e546"/><section>
    <title>SCB_ICSR_PENDSTSET_Msk<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTSET Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00497">497</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7325b61ea0ec323ef2d5c893b112e546"/><section>
    <title>SCB_ICSR_PENDSTSET_Msk<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTSET Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00597">597</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7325b61ea0ec323ef2d5c893b112e546"/><section>
    <title>SCB_ICSR_PENDSTSET_Msk<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTSET Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00542">542</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7325b61ea0ec323ef2d5c893b112e546"/><section>
    <title>SCB_ICSR_PENDSTSET_Msk<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTSET Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00614">614</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7325b61ea0ec323ef2d5c893b112e546"/><section>
    <title>SCB_ICSR_PENDSTSET_Msk<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTSET Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00394">394</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7325b61ea0ec323ef2d5c893b112e546"/><section>
    <title>SCB_ICSR_PENDSTSET_Msk<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTSET Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00433">433</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7325b61ea0ec323ef2d5c893b112e546"/><section>
    <title>SCB_ICSR_PENDSTSET_Msk<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTSET Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00600">600</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794"/><section>
    <title>SCB_ICSR_PENDSTSET_Pos<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>SCB ICSR: PENDSTSET Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00594">594</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794"/><section>
    <title>SCB_ICSR_PENDSTSET_Pos<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>SCB ICSR: PENDSTSET Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00432">432</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794"/><section>
    <title>SCB_ICSR_PENDSTSET_Pos<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>SCB ICSR: PENDSTSET Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00586">586</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794"/><section>
    <title>SCB_ICSR_PENDSTSET_Pos<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>SCB ICSR: PENDSTSET Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00380">380</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794"/><section>
    <title>SCB_ICSR_PENDSTSET_Pos<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>SCB ICSR: PENDSTSET Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00398">398</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794"/><section>
    <title>SCB_ICSR_PENDSTSET_Pos<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>SCB ICSR: PENDSTSET Position </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00380">380</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794"/><section>
    <title>SCB_ICSR_PENDSTSET_Pos<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>SCB ICSR: PENDSTSET Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00432">432</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794"/><section>
    <title>SCB_ICSR_PENDSTSET_Pos<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>SCB ICSR: PENDSTSET Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00430">430</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794"/><section>
    <title>SCB_ICSR_PENDSTSET_Pos<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>SCB ICSR: PENDSTSET Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00586">586</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794"/><section>
    <title>SCB_ICSR_PENDSTSET_Pos<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>SCB ICSR: PENDSTSET Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00586">586</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794"/><section>
    <title>SCB_ICSR_PENDSTSET_Pos<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>SCB ICSR: PENDSTSET Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00496">496</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794"/><section>
    <title>SCB_ICSR_PENDSTSET_Pos<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>SCB ICSR: PENDSTSET Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00596">596</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794"/><section>
    <title>SCB_ICSR_PENDSTSET_Pos<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>SCB ICSR: PENDSTSET Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00541">541</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794"/><section>
    <title>SCB_ICSR_PENDSTSET_Pos<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>SCB ICSR: PENDSTSET Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00613">613</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794"/><section>
    <title>SCB_ICSR_PENDSTSET_Pos<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>SCB ICSR: PENDSTSET Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00393">393</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794"/><section>
    <title>SCB_ICSR_PENDSTSET_Pos<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>SCB ICSR: PENDSTSET Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00432">432</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9dbb3358c6167c9c3f85661b90fb2794"/><section>
    <title>SCB_ICSR_PENDSTSET_Pos<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>SCB ICSR: PENDSTSET Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00599">599</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4a901ace381d3c1c74ac82b22fae2e1e"/><section>
    <title>SCB_ICSR_PENDSVCLR_Msk<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00592">592</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4a901ace381d3c1c74ac82b22fae2e1e"/><section>
    <title>SCB_ICSR_PENDSVCLR_Msk<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00430">430</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4a901ace381d3c1c74ac82b22fae2e1e"/><section>
    <title>SCB_ICSR_PENDSVCLR_Msk<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00584">584</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4a901ace381d3c1c74ac82b22fae2e1e"/><section>
    <title>SCB_ICSR_PENDSVCLR_Msk<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00378">378</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4a901ace381d3c1c74ac82b22fae2e1e"/><section>
    <title>SCB_ICSR_PENDSVCLR_Msk<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00396">396</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4a901ace381d3c1c74ac82b22fae2e1e"/><section>
    <title>SCB_ICSR_PENDSVCLR_Msk<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Mask </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00378">378</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4a901ace381d3c1c74ac82b22fae2e1e"/><section>
    <title>SCB_ICSR_PENDSVCLR_Msk<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00430">430</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4a901ace381d3c1c74ac82b22fae2e1e"/><section>
    <title>SCB_ICSR_PENDSVCLR_Msk<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00428">428</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4a901ace381d3c1c74ac82b22fae2e1e"/><section>
    <title>SCB_ICSR_PENDSVCLR_Msk<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00584">584</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4a901ace381d3c1c74ac82b22fae2e1e"/><section>
    <title>SCB_ICSR_PENDSVCLR_Msk<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00584">584</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4a901ace381d3c1c74ac82b22fae2e1e"/><section>
    <title>SCB_ICSR_PENDSVCLR_Msk<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00494">494</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4a901ace381d3c1c74ac82b22fae2e1e"/><section>
    <title>SCB_ICSR_PENDSVCLR_Msk<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00594">594</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4a901ace381d3c1c74ac82b22fae2e1e"/><section>
    <title>SCB_ICSR_PENDSVCLR_Msk<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00539">539</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4a901ace381d3c1c74ac82b22fae2e1e"/><section>
    <title>SCB_ICSR_PENDSVCLR_Msk<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00611">611</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4a901ace381d3c1c74ac82b22fae2e1e"/><section>
    <title>SCB_ICSR_PENDSVCLR_Msk<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00391">391</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4a901ace381d3c1c74ac82b22fae2e1e"/><section>
    <title>SCB_ICSR_PENDSVCLR_Msk<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00430">430</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4a901ace381d3c1c74ac82b22fae2e1e"/><section>
    <title>SCB_ICSR_PENDSVCLR_Msk<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00597">597</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd"/><section>
    <title>SCB_ICSR_PENDSVCLR_Pos<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Pos&#160;&#160;&#160;27U</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00591">591</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd"/><section>
    <title>SCB_ICSR_PENDSVCLR_Pos<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Pos&#160;&#160;&#160;27U</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00429">429</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd"/><section>
    <title>SCB_ICSR_PENDSVCLR_Pos<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Pos&#160;&#160;&#160;27U</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00583">583</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd"/><section>
    <title>SCB_ICSR_PENDSVCLR_Pos<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Pos&#160;&#160;&#160;27U</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00377">377</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd"/><section>
    <title>SCB_ICSR_PENDSVCLR_Pos<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Pos&#160;&#160;&#160;27U</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00395">395</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd"/><section>
    <title>SCB_ICSR_PENDSVCLR_Pos<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Pos&#160;&#160;&#160;27U</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Position </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00377">377</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd"/><section>
    <title>SCB_ICSR_PENDSVCLR_Pos<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Pos&#160;&#160;&#160;27U</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00429">429</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd"/><section>
    <title>SCB_ICSR_PENDSVCLR_Pos<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Pos&#160;&#160;&#160;27U</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00427">427</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd"/><section>
    <title>SCB_ICSR_PENDSVCLR_Pos<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Pos&#160;&#160;&#160;27U</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00583">583</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd"/><section>
    <title>SCB_ICSR_PENDSVCLR_Pos<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Pos&#160;&#160;&#160;27U</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00583">583</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd"/><section>
    <title>SCB_ICSR_PENDSVCLR_Pos<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Pos&#160;&#160;&#160;27U</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00493">493</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd"/><section>
    <title>SCB_ICSR_PENDSVCLR_Pos<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Pos&#160;&#160;&#160;27U</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00593">593</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd"/><section>
    <title>SCB_ICSR_PENDSVCLR_Pos<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Pos&#160;&#160;&#160;27U</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00538">538</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd"/><section>
    <title>SCB_ICSR_PENDSVCLR_Pos<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Pos&#160;&#160;&#160;27U</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00610">610</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd"/><section>
    <title>SCB_ICSR_PENDSVCLR_Pos<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Pos&#160;&#160;&#160;27U</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00390">390</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd"/><section>
    <title>SCB_ICSR_PENDSVCLR_Pos<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Pos&#160;&#160;&#160;27U</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00429">429</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae218d9022288f89faf57187c4d542ecd"/><section>
    <title>SCB_ICSR_PENDSVCLR_Pos<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Pos&#160;&#160;&#160;27U</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00596">596</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1e40d93efb402763c8c00ddcc56724ff"/><section>
    <title>SCB_ICSR_PENDSVSET_Msk<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVSET Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00589">589</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1e40d93efb402763c8c00ddcc56724ff"/><section>
    <title>SCB_ICSR_PENDSVSET_Msk<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVSET Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00427">427</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1e40d93efb402763c8c00ddcc56724ff"/><section>
    <title>SCB_ICSR_PENDSVSET_Msk<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVSET Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00581">581</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1e40d93efb402763c8c00ddcc56724ff"/><section>
    <title>SCB_ICSR_PENDSVSET_Msk<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVSET Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00375">375</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1e40d93efb402763c8c00ddcc56724ff"/><section>
    <title>SCB_ICSR_PENDSVSET_Msk<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVSET Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00393">393</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1e40d93efb402763c8c00ddcc56724ff"/><section>
    <title>SCB_ICSR_PENDSVSET_Msk<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVSET Mask </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00375">375</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1e40d93efb402763c8c00ddcc56724ff"/><section>
    <title>SCB_ICSR_PENDSVSET_Msk<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVSET Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00427">427</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1e40d93efb402763c8c00ddcc56724ff"/><section>
    <title>SCB_ICSR_PENDSVSET_Msk<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVSET Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00425">425</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1e40d93efb402763c8c00ddcc56724ff"/><section>
    <title>SCB_ICSR_PENDSVSET_Msk<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVSET Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00581">581</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1e40d93efb402763c8c00ddcc56724ff"/><section>
    <title>SCB_ICSR_PENDSVSET_Msk<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVSET Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00581">581</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1e40d93efb402763c8c00ddcc56724ff"/><section>
    <title>SCB_ICSR_PENDSVSET_Msk<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVSET Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00491">491</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1e40d93efb402763c8c00ddcc56724ff"/><section>
    <title>SCB_ICSR_PENDSVSET_Msk<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVSET Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00591">591</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1e40d93efb402763c8c00ddcc56724ff"/><section>
    <title>SCB_ICSR_PENDSVSET_Msk<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVSET Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00536">536</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1e40d93efb402763c8c00ddcc56724ff"/><section>
    <title>SCB_ICSR_PENDSVSET_Msk<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVSET Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00608">608</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1e40d93efb402763c8c00ddcc56724ff"/><section>
    <title>SCB_ICSR_PENDSVSET_Msk<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVSET Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00388">388</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1e40d93efb402763c8c00ddcc56724ff"/><section>
    <title>SCB_ICSR_PENDSVSET_Msk<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVSET Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00427">427</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1e40d93efb402763c8c00ddcc56724ff"/><section>
    <title>SCB_ICSR_PENDSVSET_Msk<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVSET Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00594">594</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe"/><section>
    <title>SCB_ICSR_PENDSVSET_Pos<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>SCB ICSR: PENDSVSET Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00588">588</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe"/><section>
    <title>SCB_ICSR_PENDSVSET_Pos<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>SCB ICSR: PENDSVSET Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00426">426</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe"/><section>
    <title>SCB_ICSR_PENDSVSET_Pos<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>SCB ICSR: PENDSVSET Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00580">580</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe"/><section>
    <title>SCB_ICSR_PENDSVSET_Pos<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>SCB ICSR: PENDSVSET Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00374">374</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe"/><section>
    <title>SCB_ICSR_PENDSVSET_Pos<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>SCB ICSR: PENDSVSET Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00392">392</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe"/><section>
    <title>SCB_ICSR_PENDSVSET_Pos<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>SCB ICSR: PENDSVSET Position </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00374">374</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe"/><section>
    <title>SCB_ICSR_PENDSVSET_Pos<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>SCB ICSR: PENDSVSET Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00426">426</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe"/><section>
    <title>SCB_ICSR_PENDSVSET_Pos<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>SCB ICSR: PENDSVSET Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00424">424</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe"/><section>
    <title>SCB_ICSR_PENDSVSET_Pos<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>SCB ICSR: PENDSVSET Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00580">580</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe"/><section>
    <title>SCB_ICSR_PENDSVSET_Pos<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>SCB ICSR: PENDSVSET Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00580">580</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe"/><section>
    <title>SCB_ICSR_PENDSVSET_Pos<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>SCB ICSR: PENDSVSET Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00490">490</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe"/><section>
    <title>SCB_ICSR_PENDSVSET_Pos<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>SCB ICSR: PENDSVSET Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00590">590</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe"/><section>
    <title>SCB_ICSR_PENDSVSET_Pos<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>SCB ICSR: PENDSVSET Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00535">535</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe"/><section>
    <title>SCB_ICSR_PENDSVSET_Pos<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>SCB ICSR: PENDSVSET Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00607">607</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe"/><section>
    <title>SCB_ICSR_PENDSVSET_Pos<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>SCB ICSR: PENDSVSET Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00387">387</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe"/><section>
    <title>SCB_ICSR_PENDSVSET_Pos<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>SCB ICSR: PENDSVSET Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00426">426</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab5ded23d2ab1d5ff7cc7ce746205e9fe"/><section>
    <title>SCB_ICSR_PENDSVSET_Pos<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>SCB ICSR: PENDSVSET Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00593">593</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaca6fc3f79bb550f64fd7df782ed4a5f6"/><section>
    <title>SCB_ICSR_RETTOBASE_Msk<computeroutput>[1/13]</computeroutput></title>
<indexterm><primary>SCB_ICSR_RETTOBASE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_RETTOBASE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_RETTOBASE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>)</computeroutput></para>
<para>SCB ICSR: RETTOBASE Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00613">613</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaca6fc3f79bb550f64fd7df782ed4a5f6"/><section>
    <title>SCB_ICSR_RETTOBASE_Msk<computeroutput>[2/13]</computeroutput></title>
<indexterm><primary>SCB_ICSR_RETTOBASE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_RETTOBASE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_RETTOBASE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>)</computeroutput></para>
<para>SCB ICSR: RETTOBASE Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00451">451</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaca6fc3f79bb550f64fd7df782ed4a5f6"/><section>
    <title>SCB_ICSR_RETTOBASE_Msk<computeroutput>[3/13]</computeroutput></title>
<indexterm><primary>SCB_ICSR_RETTOBASE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_RETTOBASE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_RETTOBASE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>)</computeroutput></para>
<para>SCB ICSR: RETTOBASE Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00605">605</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaca6fc3f79bb550f64fd7df782ed4a5f6"/><section>
    <title>SCB_ICSR_RETTOBASE_Msk<computeroutput>[4/13]</computeroutput></title>
<indexterm><primary>SCB_ICSR_RETTOBASE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_RETTOBASE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_RETTOBASE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>)</computeroutput></para>
<para>SCB ICSR: RETTOBASE Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00451">451</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaca6fc3f79bb550f64fd7df782ed4a5f6"/><section>
    <title>SCB_ICSR_RETTOBASE_Msk<computeroutput>[5/13]</computeroutput></title>
<indexterm><primary>SCB_ICSR_RETTOBASE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_RETTOBASE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_RETTOBASE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>)</computeroutput></para>
<para>SCB ICSR: RETTOBASE Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00446">446</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaca6fc3f79bb550f64fd7df782ed4a5f6"/><section>
    <title>SCB_ICSR_RETTOBASE_Msk<computeroutput>[6/13]</computeroutput></title>
<indexterm><primary>SCB_ICSR_RETTOBASE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_RETTOBASE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_RETTOBASE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>)</computeroutput></para>
<para>SCB ICSR: RETTOBASE Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00605">605</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaca6fc3f79bb550f64fd7df782ed4a5f6"/><section>
    <title>SCB_ICSR_RETTOBASE_Msk<computeroutput>[7/13]</computeroutput></title>
<indexterm><primary>SCB_ICSR_RETTOBASE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_RETTOBASE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_RETTOBASE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>)</computeroutput></para>
<para>SCB ICSR: RETTOBASE Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00605">605</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaca6fc3f79bb550f64fd7df782ed4a5f6"/><section>
    <title>SCB_ICSR_RETTOBASE_Msk<computeroutput>[8/13]</computeroutput></title>
<indexterm><primary>SCB_ICSR_RETTOBASE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_RETTOBASE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_RETTOBASE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>)</computeroutput></para>
<para>SCB ICSR: RETTOBASE Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00512">512</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaca6fc3f79bb550f64fd7df782ed4a5f6"/><section>
    <title>SCB_ICSR_RETTOBASE_Msk<computeroutput>[9/13]</computeroutput></title>
<indexterm><primary>SCB_ICSR_RETTOBASE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_RETTOBASE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_RETTOBASE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>)</computeroutput></para>
<para>SCB ICSR: RETTOBASE Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00615">615</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaca6fc3f79bb550f64fd7df782ed4a5f6"/><section>
    <title>SCB_ICSR_RETTOBASE_Msk<computeroutput>[10/13]</computeroutput></title>
<indexterm><primary>SCB_ICSR_RETTOBASE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_RETTOBASE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_RETTOBASE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>)</computeroutput></para>
<para>SCB ICSR: RETTOBASE Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00557">557</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaca6fc3f79bb550f64fd7df782ed4a5f6"/><section>
    <title>SCB_ICSR_RETTOBASE_Msk<computeroutput>[11/13]</computeroutput></title>
<indexterm><primary>SCB_ICSR_RETTOBASE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_RETTOBASE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_RETTOBASE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>)</computeroutput></para>
<para>SCB ICSR: RETTOBASE Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00632">632</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaca6fc3f79bb550f64fd7df782ed4a5f6"/><section>
    <title>SCB_ICSR_RETTOBASE_Msk<computeroutput>[12/13]</computeroutput></title>
<indexterm><primary>SCB_ICSR_RETTOBASE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_RETTOBASE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_RETTOBASE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>)</computeroutput></para>
<para>SCB ICSR: RETTOBASE Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00448">448</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaca6fc3f79bb550f64fd7df782ed4a5f6"/><section>
    <title>SCB_ICSR_RETTOBASE_Msk<computeroutput>[13/13]</computeroutput></title>
<indexterm><primary>SCB_ICSR_RETTOBASE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_RETTOBASE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_RETTOBASE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>)</computeroutput></para>
<para>SCB ICSR: RETTOBASE Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00618">618</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec"/><section>
    <title>SCB_ICSR_RETTOBASE_Pos<computeroutput>[1/13]</computeroutput></title>
<indexterm><primary>SCB_ICSR_RETTOBASE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_RETTOBASE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_RETTOBASE_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>SCB ICSR: RETTOBASE Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00612">612</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec"/><section>
    <title>SCB_ICSR_RETTOBASE_Pos<computeroutput>[2/13]</computeroutput></title>
<indexterm><primary>SCB_ICSR_RETTOBASE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_RETTOBASE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_RETTOBASE_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>SCB ICSR: RETTOBASE Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00450">450</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec"/><section>
    <title>SCB_ICSR_RETTOBASE_Pos<computeroutput>[3/13]</computeroutput></title>
<indexterm><primary>SCB_ICSR_RETTOBASE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_RETTOBASE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_RETTOBASE_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>SCB ICSR: RETTOBASE Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00604">604</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec"/><section>
    <title>SCB_ICSR_RETTOBASE_Pos<computeroutput>[4/13]</computeroutput></title>
<indexterm><primary>SCB_ICSR_RETTOBASE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_RETTOBASE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_RETTOBASE_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>SCB ICSR: RETTOBASE Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00450">450</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec"/><section>
    <title>SCB_ICSR_RETTOBASE_Pos<computeroutput>[5/13]</computeroutput></title>
<indexterm><primary>SCB_ICSR_RETTOBASE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_RETTOBASE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_RETTOBASE_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>SCB ICSR: RETTOBASE Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00445">445</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec"/><section>
    <title>SCB_ICSR_RETTOBASE_Pos<computeroutput>[6/13]</computeroutput></title>
<indexterm><primary>SCB_ICSR_RETTOBASE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_RETTOBASE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_RETTOBASE_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>SCB ICSR: RETTOBASE Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00604">604</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec"/><section>
    <title>SCB_ICSR_RETTOBASE_Pos<computeroutput>[7/13]</computeroutput></title>
<indexterm><primary>SCB_ICSR_RETTOBASE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_RETTOBASE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_RETTOBASE_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>SCB ICSR: RETTOBASE Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00604">604</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec"/><section>
    <title>SCB_ICSR_RETTOBASE_Pos<computeroutput>[8/13]</computeroutput></title>
<indexterm><primary>SCB_ICSR_RETTOBASE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_RETTOBASE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_RETTOBASE_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>SCB ICSR: RETTOBASE Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00511">511</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec"/><section>
    <title>SCB_ICSR_RETTOBASE_Pos<computeroutput>[9/13]</computeroutput></title>
<indexterm><primary>SCB_ICSR_RETTOBASE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_RETTOBASE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_RETTOBASE_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>SCB ICSR: RETTOBASE Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00614">614</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec"/><section>
    <title>SCB_ICSR_RETTOBASE_Pos<computeroutput>[10/13]</computeroutput></title>
<indexterm><primary>SCB_ICSR_RETTOBASE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_RETTOBASE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_RETTOBASE_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>SCB ICSR: RETTOBASE Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00556">556</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec"/><section>
    <title>SCB_ICSR_RETTOBASE_Pos<computeroutput>[11/13]</computeroutput></title>
<indexterm><primary>SCB_ICSR_RETTOBASE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_RETTOBASE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_RETTOBASE_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>SCB ICSR: RETTOBASE Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00631">631</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec"/><section>
    <title>SCB_ICSR_RETTOBASE_Pos<computeroutput>[12/13]</computeroutput></title>
<indexterm><primary>SCB_ICSR_RETTOBASE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_RETTOBASE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_RETTOBASE_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>SCB ICSR: RETTOBASE Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00447">447</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga403d154200242629e6d2764bfc12a7ec"/><section>
    <title>SCB_ICSR_RETTOBASE_Pos<computeroutput>[13/13]</computeroutput></title>
<indexterm><primary>SCB_ICSR_RETTOBASE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_RETTOBASE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_RETTOBASE_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>SCB ICSR: RETTOBASE Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00617">617</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga70404175bcf7f329758829a9888e48c4"/><section>
    <title>SCB_ICSR_STTNS_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_STTNS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_STTNS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_STTNS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga021591700b2d6a6e332d932efaece42b">SCB_ICSR_STTNS_Pos</link>)</computeroutput></para>
<para>SCB ICSR: STTNS Mask (Security Extension) </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00601">601</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga70404175bcf7f329758829a9888e48c4"/><section>
    <title>SCB_ICSR_STTNS_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_STTNS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_STTNS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_STTNS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga021591700b2d6a6e332d932efaece42b">SCB_ICSR_STTNS_Pos</link>)</computeroutput></para>
<para>SCB ICSR: STTNS Mask (Security Extension) </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00439">439</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga70404175bcf7f329758829a9888e48c4"/><section>
    <title>SCB_ICSR_STTNS_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_STTNS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_STTNS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_STTNS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga021591700b2d6a6e332d932efaece42b">SCB_ICSR_STTNS_Pos</link>)</computeroutput></para>
<para>SCB ICSR: STTNS Mask (Security Extension) </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00593">593</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga70404175bcf7f329758829a9888e48c4"/><section>
    <title>SCB_ICSR_STTNS_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_STTNS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_STTNS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_STTNS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga021591700b2d6a6e332d932efaece42b">SCB_ICSR_STTNS_Pos</link>)</computeroutput></para>
<para>SCB ICSR: STTNS Mask (Security Extension) </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00439">439</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga70404175bcf7f329758829a9888e48c4"/><section>
    <title>SCB_ICSR_STTNS_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_STTNS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_STTNS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_STTNS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga021591700b2d6a6e332d932efaece42b">SCB_ICSR_STTNS_Pos</link>)</computeroutput></para>
<para>SCB ICSR: STTNS Mask (Security Extension) </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00593">593</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga70404175bcf7f329758829a9888e48c4"/><section>
    <title>SCB_ICSR_STTNS_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_STTNS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_STTNS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_STTNS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga021591700b2d6a6e332d932efaece42b">SCB_ICSR_STTNS_Pos</link>)</computeroutput></para>
<para>SCB ICSR: STTNS Mask (Security Extension) </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00593">593</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga70404175bcf7f329758829a9888e48c4"/><section>
    <title>SCB_ICSR_STTNS_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_STTNS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_STTNS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_STTNS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga021591700b2d6a6e332d932efaece42b">SCB_ICSR_STTNS_Pos</link>)</computeroutput></para>
<para>SCB ICSR: STTNS Mask (Security Extension) </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00603">603</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga70404175bcf7f329758829a9888e48c4"/><section>
    <title>SCB_ICSR_STTNS_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_STTNS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_STTNS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_STTNS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga021591700b2d6a6e332d932efaece42b">SCB_ICSR_STTNS_Pos</link>)</computeroutput></para>
<para>SCB ICSR: STTNS Mask (Security Extension) </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00620">620</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga70404175bcf7f329758829a9888e48c4"/><section>
    <title>SCB_ICSR_STTNS_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_STTNS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_STTNS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_STTNS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga021591700b2d6a6e332d932efaece42b">SCB_ICSR_STTNS_Pos</link>)</computeroutput></para>
<para>SCB ICSR: STTNS Mask (Security Extension) </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00606">606</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga021591700b2d6a6e332d932efaece42b"/><section>
    <title>SCB_ICSR_STTNS_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_STTNS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_STTNS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_STTNS_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB ICSR: STTNS Position (Security Extension) </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00600">600</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga021591700b2d6a6e332d932efaece42b"/><section>
    <title>SCB_ICSR_STTNS_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_STTNS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_STTNS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_STTNS_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB ICSR: STTNS Position (Security Extension) </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00438">438</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga021591700b2d6a6e332d932efaece42b"/><section>
    <title>SCB_ICSR_STTNS_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_STTNS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_STTNS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_STTNS_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB ICSR: STTNS Position (Security Extension) </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00592">592</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga021591700b2d6a6e332d932efaece42b"/><section>
    <title>SCB_ICSR_STTNS_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_STTNS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_STTNS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_STTNS_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB ICSR: STTNS Position (Security Extension) </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00438">438</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga021591700b2d6a6e332d932efaece42b"/><section>
    <title>SCB_ICSR_STTNS_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_STTNS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_STTNS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_STTNS_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB ICSR: STTNS Position (Security Extension) </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00592">592</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga021591700b2d6a6e332d932efaece42b"/><section>
    <title>SCB_ICSR_STTNS_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_STTNS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_STTNS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_STTNS_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB ICSR: STTNS Position (Security Extension) </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00592">592</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga021591700b2d6a6e332d932efaece42b"/><section>
    <title>SCB_ICSR_STTNS_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_STTNS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_STTNS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_STTNS_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB ICSR: STTNS Position (Security Extension) </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00602">602</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga021591700b2d6a6e332d932efaece42b"/><section>
    <title>SCB_ICSR_STTNS_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_STTNS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_STTNS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_STTNS_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB ICSR: STTNS Position (Security Extension) </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00619">619</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga021591700b2d6a6e332d932efaece42b"/><section>
    <title>SCB_ICSR_STTNS_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>SCB_ICSR_STTNS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_STTNS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_STTNS_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>SCB ICSR: STTNS Position (Security Extension) </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00605">605</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5533791a4ecf1b9301c883047b3e8396"/><section>
    <title>SCB_ICSR_VECTACTIVE_Msk<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Msk&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>*/)</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00616">616</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5533791a4ecf1b9301c883047b3e8396"/><section>
    <title>SCB_ICSR_VECTACTIVE_Msk<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Msk&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>*/)</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00454">454</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5533791a4ecf1b9301c883047b3e8396"/><section>
    <title>SCB_ICSR_VECTACTIVE_Msk<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Msk&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>*/)</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00608">608</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5533791a4ecf1b9301c883047b3e8396"/><section>
    <title>SCB_ICSR_VECTACTIVE_Msk<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Msk&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>*/)</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00396">396</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5533791a4ecf1b9301c883047b3e8396"/><section>
    <title>SCB_ICSR_VECTACTIVE_Msk<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Msk&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>*/)</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00414">414</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5533791a4ecf1b9301c883047b3e8396"/><section>
    <title>SCB_ICSR_VECTACTIVE_Msk<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Msk&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>*/)</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00396">396</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5533791a4ecf1b9301c883047b3e8396"/><section>
    <title>SCB_ICSR_VECTACTIVE_Msk<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Msk&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>*/)</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00454">454</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5533791a4ecf1b9301c883047b3e8396"/><section>
    <title>SCB_ICSR_VECTACTIVE_Msk<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Msk&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>*/)</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00449">449</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5533791a4ecf1b9301c883047b3e8396"/><section>
    <title>SCB_ICSR_VECTACTIVE_Msk<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Msk&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>*/)</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00608">608</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5533791a4ecf1b9301c883047b3e8396"/><section>
    <title>SCB_ICSR_VECTACTIVE_Msk<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Msk&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>*/)</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00608">608</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5533791a4ecf1b9301c883047b3e8396"/><section>
    <title>SCB_ICSR_VECTACTIVE_Msk<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Msk&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>*/)</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00515">515</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5533791a4ecf1b9301c883047b3e8396"/><section>
    <title>SCB_ICSR_VECTACTIVE_Msk<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Msk&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>*/)</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00618">618</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5533791a4ecf1b9301c883047b3e8396"/><section>
    <title>SCB_ICSR_VECTACTIVE_Msk<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Msk&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>*/)</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00560">560</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5533791a4ecf1b9301c883047b3e8396"/><section>
    <title>SCB_ICSR_VECTACTIVE_Msk<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Msk&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>*/)</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00635">635</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5533791a4ecf1b9301c883047b3e8396"/><section>
    <title>SCB_ICSR_VECTACTIVE_Msk<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Msk&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>*/)</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00409">409</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5533791a4ecf1b9301c883047b3e8396"/><section>
    <title>SCB_ICSR_VECTACTIVE_Msk<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Msk&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>*/)</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00451">451</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5533791a4ecf1b9301c883047b3e8396"/><section>
    <title>SCB_ICSR_VECTACTIVE_Msk<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Msk&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>*/)</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00621">621</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3"/><section>
    <title>SCB_ICSR_VECTACTIVE_Pos<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00615">615</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3"/><section>
    <title>SCB_ICSR_VECTACTIVE_Pos<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00453">453</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3"/><section>
    <title>SCB_ICSR_VECTACTIVE_Pos<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00607">607</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3"/><section>
    <title>SCB_ICSR_VECTACTIVE_Pos<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00395">395</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3"/><section>
    <title>SCB_ICSR_VECTACTIVE_Pos<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00413">413</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3"/><section>
    <title>SCB_ICSR_VECTACTIVE_Pos<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Position </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00395">395</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3"/><section>
    <title>SCB_ICSR_VECTACTIVE_Pos<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00453">453</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3"/><section>
    <title>SCB_ICSR_VECTACTIVE_Pos<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00448">448</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3"/><section>
    <title>SCB_ICSR_VECTACTIVE_Pos<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00607">607</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3"/><section>
    <title>SCB_ICSR_VECTACTIVE_Pos<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00607">607</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3"/><section>
    <title>SCB_ICSR_VECTACTIVE_Pos<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00514">514</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3"/><section>
    <title>SCB_ICSR_VECTACTIVE_Pos<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00617">617</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3"/><section>
    <title>SCB_ICSR_VECTACTIVE_Pos<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00559">559</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3"/><section>
    <title>SCB_ICSR_VECTACTIVE_Pos<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00634">634</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3"/><section>
    <title>SCB_ICSR_VECTACTIVE_Pos<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00408">408</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3"/><section>
    <title>SCB_ICSR_VECTACTIVE_Pos<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00450">450</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae4f602c7c5c895d5fb687b71b0979fc3"/><section>
    <title>SCB_ICSR_VECTACTIVE_Pos<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00620">620</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacb6992e7c7ddc27a370f62878a21ef72"/><section>
    <title>SCB_ICSR_VECTPENDING_Msk<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: VECTPENDING Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00610">610</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacb6992e7c7ddc27a370f62878a21ef72"/><section>
    <title>SCB_ICSR_VECTPENDING_Msk<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: VECTPENDING Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00448">448</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacb6992e7c7ddc27a370f62878a21ef72"/><section>
    <title>SCB_ICSR_VECTPENDING_Msk<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: VECTPENDING Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00602">602</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacb6992e7c7ddc27a370f62878a21ef72"/><section>
    <title>SCB_ICSR_VECTPENDING_Msk<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: VECTPENDING Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00393">393</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacb6992e7c7ddc27a370f62878a21ef72"/><section>
    <title>SCB_ICSR_VECTPENDING_Msk<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: VECTPENDING Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00411">411</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacb6992e7c7ddc27a370f62878a21ef72"/><section>
    <title>SCB_ICSR_VECTPENDING_Msk<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: VECTPENDING Mask </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00393">393</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacb6992e7c7ddc27a370f62878a21ef72"/><section>
    <title>SCB_ICSR_VECTPENDING_Msk<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: VECTPENDING Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00448">448</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacb6992e7c7ddc27a370f62878a21ef72"/><section>
    <title>SCB_ICSR_VECTPENDING_Msk<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: VECTPENDING Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00443">443</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacb6992e7c7ddc27a370f62878a21ef72"/><section>
    <title>SCB_ICSR_VECTPENDING_Msk<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: VECTPENDING Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00602">602</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacb6992e7c7ddc27a370f62878a21ef72"/><section>
    <title>SCB_ICSR_VECTPENDING_Msk<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: VECTPENDING Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00602">602</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacb6992e7c7ddc27a370f62878a21ef72"/><section>
    <title>SCB_ICSR_VECTPENDING_Msk<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: VECTPENDING Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00509">509</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacb6992e7c7ddc27a370f62878a21ef72"/><section>
    <title>SCB_ICSR_VECTPENDING_Msk<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: VECTPENDING Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00612">612</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacb6992e7c7ddc27a370f62878a21ef72"/><section>
    <title>SCB_ICSR_VECTPENDING_Msk<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: VECTPENDING Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00554">554</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacb6992e7c7ddc27a370f62878a21ef72"/><section>
    <title>SCB_ICSR_VECTPENDING_Msk<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: VECTPENDING Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00629">629</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacb6992e7c7ddc27a370f62878a21ef72"/><section>
    <title>SCB_ICSR_VECTPENDING_Msk<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: VECTPENDING Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00406">406</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacb6992e7c7ddc27a370f62878a21ef72"/><section>
    <title>SCB_ICSR_VECTPENDING_Msk<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: VECTPENDING Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00445">445</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacb6992e7c7ddc27a370f62878a21ef72"/><section>
    <title>SCB_ICSR_VECTPENDING_Msk<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Msk&#160;&#160;&#160;(0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: VECTPENDING Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00615">615</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8"/><section>
    <title>SCB_ICSR_VECTPENDING_Pos<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>SCB ICSR: VECTPENDING Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00609">609</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8"/><section>
    <title>SCB_ICSR_VECTPENDING_Pos<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>SCB ICSR: VECTPENDING Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00447">447</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8"/><section>
    <title>SCB_ICSR_VECTPENDING_Pos<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>SCB ICSR: VECTPENDING Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00601">601</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8"/><section>
    <title>SCB_ICSR_VECTPENDING_Pos<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>SCB ICSR: VECTPENDING Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00392">392</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8"/><section>
    <title>SCB_ICSR_VECTPENDING_Pos<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>SCB ICSR: VECTPENDING Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00410">410</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8"/><section>
    <title>SCB_ICSR_VECTPENDING_Pos<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>SCB ICSR: VECTPENDING Position </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00392">392</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8"/><section>
    <title>SCB_ICSR_VECTPENDING_Pos<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>SCB ICSR: VECTPENDING Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00447">447</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8"/><section>
    <title>SCB_ICSR_VECTPENDING_Pos<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>SCB ICSR: VECTPENDING Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00442">442</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8"/><section>
    <title>SCB_ICSR_VECTPENDING_Pos<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>SCB ICSR: VECTPENDING Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00601">601</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8"/><section>
    <title>SCB_ICSR_VECTPENDING_Pos<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>SCB ICSR: VECTPENDING Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00601">601</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8"/><section>
    <title>SCB_ICSR_VECTPENDING_Pos<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>SCB ICSR: VECTPENDING Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00508">508</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8"/><section>
    <title>SCB_ICSR_VECTPENDING_Pos<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>SCB ICSR: VECTPENDING Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00611">611</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8"/><section>
    <title>SCB_ICSR_VECTPENDING_Pos<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>SCB ICSR: VECTPENDING Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00553">553</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8"/><section>
    <title>SCB_ICSR_VECTPENDING_Pos<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>SCB ICSR: VECTPENDING Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00628">628</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8"/><section>
    <title>SCB_ICSR_VECTPENDING_Pos<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>SCB ICSR: VECTPENDING Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00405">405</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8"/><section>
    <title>SCB_ICSR_VECTPENDING_Pos<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>SCB ICSR: VECTPENDING Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00444">444</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gada60c92bf88d6fd21a8f49efa4a127b8"/><section>
    <title>SCB_ICSR_VECTPENDING_Pos<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>SCB ICSR: VECTPENDING Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00614">614</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga98aeab44617a5f2a44f9844463ef2d82"/><section>
    <title>SCB_ID_DFR_MProfDbg_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>SCB_ID_DFR_MProfDbg_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ID_DFR_MProfDbg_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ID_DFR_MProfDbg_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac4d29c1a37b049fb16e9a2f77cb00130">SCB_ID_DFR_MProfDbg_Pos</link>)</computeroutput></para>
<para>SCB ID_DFR: MProfDbg Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00899">899</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga98aeab44617a5f2a44f9844463ef2d82"/><section>
    <title>SCB_ID_DFR_MProfDbg_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>SCB_ID_DFR_MProfDbg_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ID_DFR_MProfDbg_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ID_DFR_MProfDbg_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac4d29c1a37b049fb16e9a2f77cb00130">SCB_ID_DFR_MProfDbg_Pos</link>)</computeroutput></para>
<para>SCB ID_DFR: MProfDbg Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00901">901</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga98aeab44617a5f2a44f9844463ef2d82"/><section>
    <title>SCB_ID_DFR_MProfDbg_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>SCB_ID_DFR_MProfDbg_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ID_DFR_MProfDbg_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ID_DFR_MProfDbg_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac4d29c1a37b049fb16e9a2f77cb00130">SCB_ID_DFR_MProfDbg_Pos</link>)</computeroutput></para>
<para>SCB ID_DFR: MProfDbg Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00918">918</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac4d29c1a37b049fb16e9a2f77cb00130"/><section>
    <title>SCB_ID_DFR_MProfDbg_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>SCB_ID_DFR_MProfDbg_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ID_DFR_MProfDbg_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ID_DFR_MProfDbg_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>SCB ID_DFR: MProfDbg Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00898">898</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac4d29c1a37b049fb16e9a2f77cb00130"/><section>
    <title>SCB_ID_DFR_MProfDbg_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>SCB_ID_DFR_MProfDbg_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ID_DFR_MProfDbg_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ID_DFR_MProfDbg_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>SCB ID_DFR: MProfDbg Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00900">900</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac4d29c1a37b049fb16e9a2f77cb00130"/><section>
    <title>SCB_ID_DFR_MProfDbg_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>SCB_ID_DFR_MProfDbg_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ID_DFR_MProfDbg_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ID_DFR_MProfDbg_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>SCB ID_DFR: MProfDbg Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00917">917</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2581b51b005987b61b7344373391de34"/><section>
    <title>SCB_ID_DFR_UDE_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>SCB_ID_DFR_UDE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ID_DFR_UDE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ID_DFR_UDE_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga841f31c5477984dd1fc7b84920165ffd">SCB_ID_DFR_UDE_Pos</link>)</computeroutput></para>
<para>SCB ID_DFR: UDE Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00896">896</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2581b51b005987b61b7344373391de34"/><section>
    <title>SCB_ID_DFR_UDE_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>SCB_ID_DFR_UDE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ID_DFR_UDE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ID_DFR_UDE_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga841f31c5477984dd1fc7b84920165ffd">SCB_ID_DFR_UDE_Pos</link>)</computeroutput></para>
<para>SCB ID_DFR: UDE Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00898">898</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2581b51b005987b61b7344373391de34"/><section>
    <title>SCB_ID_DFR_UDE_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>SCB_ID_DFR_UDE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ID_DFR_UDE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ID_DFR_UDE_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga841f31c5477984dd1fc7b84920165ffd">SCB_ID_DFR_UDE_Pos</link>)</computeroutput></para>
<para>SCB ID_DFR: UDE Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00915">915</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga841f31c5477984dd1fc7b84920165ffd"/><section>
    <title>SCB_ID_DFR_UDE_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>SCB_ID_DFR_UDE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ID_DFR_UDE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ID_DFR_UDE_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>SCB ID_DFR: UDE Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00895">895</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga841f31c5477984dd1fc7b84920165ffd"/><section>
    <title>SCB_ID_DFR_UDE_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>SCB_ID_DFR_UDE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ID_DFR_UDE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ID_DFR_UDE_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>SCB ID_DFR: UDE Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00897">897</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga841f31c5477984dd1fc7b84920165ffd"/><section>
    <title>SCB_ID_DFR_UDE_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>SCB_ID_DFR_UDE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ID_DFR_UDE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ID_DFR_UDE_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>SCB ID_DFR: UDE Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00914">914</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4d1c57f26a03910ab0549efecd2a602c"/><section>
    <title>SCB_ITCMCR_EN_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_ITCMCR_EN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ITCMCR_EN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ITCMCR_EN_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5d2fc7c04a8aaedff19bd4ff6de187eb">SCB_ITCMCR_EN_Pos</link>*/)</computeroutput></para>
<para>SCB ITCMCR: EN Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00853">853</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4d1c57f26a03910ab0549efecd2a602c"/><section>
    <title>SCB_ITCMCR_EN_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_ITCMCR_EN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ITCMCR_EN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ITCMCR_EN_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5d2fc7c04a8aaedff19bd4ff6de187eb">SCB_ITCMCR_EN_Pos</link>*/)</computeroutput></para>
<para>SCB ITCMCR: EN Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00963">963</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5d2fc7c04a8aaedff19bd4ff6de187eb"/><section>
    <title>SCB_ITCMCR_EN_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_ITCMCR_EN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ITCMCR_EN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ITCMCR_EN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB ITCMCR: EN Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00852">852</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5d2fc7c04a8aaedff19bd4ff6de187eb"/><section>
    <title>SCB_ITCMCR_EN_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_ITCMCR_EN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ITCMCR_EN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ITCMCR_EN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB ITCMCR: EN Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00962">962</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga6f7d14ca4c78b7fd64157d9f8110f188"/><section>
    <title>SCB_ITCMCR_RETEN_Msk</title>
<indexterm><primary>SCB_ITCMCR_RETEN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ITCMCR_RETEN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ITCMCR_RETEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1094e5655c0e9572ecd562fa4a7d5f21">SCB_ITCMCR_RETEN_Pos</link>)</computeroutput></para>
<para>SCB ITCMCR: RETEN Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00847">847</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1094e5655c0e9572ecd562fa4a7d5f21"/><section>
    <title>SCB_ITCMCR_RETEN_Pos</title>
<indexterm><primary>SCB_ITCMCR_RETEN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ITCMCR_RETEN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ITCMCR_RETEN_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB ITCMCR: RETEN Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00846">846</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0e3b9b0855837e95e4b0fc6d36cd604b"/><section>
    <title>SCB_ITCMCR_RMW_Msk</title>
<indexterm><primary>SCB_ITCMCR_RMW_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ITCMCR_RMW_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ITCMCR_RMW_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga33901f7f35fe403c82a9641a0d35ae92">SCB_ITCMCR_RMW_Pos</link>)</computeroutput></para>
<para>SCB ITCMCR: RMW Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00850">850</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga33901f7f35fe403c82a9641a0d35ae92"/><section>
    <title>SCB_ITCMCR_RMW_Pos</title>
<indexterm><primary>SCB_ITCMCR_RMW_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ITCMCR_RMW_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ITCMCR_RMW_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB ITCMCR: RMW Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00849">849</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2aca0f00fd91071567dfa596eaa136de"/><section>
    <title>SCB_ITCMCR_SZ_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_ITCMCR_SZ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ITCMCR_SZ_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ITCMCR_SZ_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga86b58242b8286aba9318e2062d88f341">SCB_ITCMCR_SZ_Pos</link>)</computeroutput></para>
<para>SCB ITCMCR: SZ Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00844">844</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2aca0f00fd91071567dfa596eaa136de"/><section>
    <title>SCB_ITCMCR_SZ_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_ITCMCR_SZ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ITCMCR_SZ_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ITCMCR_SZ_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga86b58242b8286aba9318e2062d88f341">SCB_ITCMCR_SZ_Pos</link>)</computeroutput></para>
<para>SCB ITCMCR: SZ Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00960">960</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga86b58242b8286aba9318e2062d88f341"/><section>
    <title>SCB_ITCMCR_SZ_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_ITCMCR_SZ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ITCMCR_SZ_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ITCMCR_SZ_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB ITCMCR: SZ Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00843">843</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga86b58242b8286aba9318e2062d88f341"/><section>
    <title>SCB_ITCMCR_SZ_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_ITCMCR_SZ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ITCMCR_SZ_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ITCMCR_SZ_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB ITCMCR: SZ Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00959">959</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa5553734039d7866cddb67c5e4228804"/><section>
    <title>SCB_NSACR_CP0_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP0_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP0_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP0_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga59ce58caa13b1906b06dfa971dd6adff">SCB_NSACR_CP0_Pos</link>*/)</computeroutput></para>
<para>SCB NSACR: CP0 Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00892">892</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa5553734039d7866cddb67c5e4228804"/><section>
    <title>SCB_NSACR_CP0_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP0_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP0_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP0_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga59ce58caa13b1906b06dfa971dd6adff">SCB_NSACR_CP0_Pos</link>*/)</computeroutput></para>
<para>SCB NSACR: CP0 Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00894">894</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa5553734039d7866cddb67c5e4228804"/><section>
    <title>SCB_NSACR_CP0_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP0_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP0_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP0_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga59ce58caa13b1906b06dfa971dd6adff">SCB_NSACR_CP0_Pos</link>*/)</computeroutput></para>
<para>SCB NSACR: CP0 Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00911">911</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga59ce58caa13b1906b06dfa971dd6adff"/><section>
    <title>SCB_NSACR_CP0_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP0_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP0_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP0_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB NSACR: CP0 Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00891">891</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga59ce58caa13b1906b06dfa971dd6adff"/><section>
    <title>SCB_NSACR_CP0_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP0_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP0_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP0_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB NSACR: CP0 Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00893">893</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga59ce58caa13b1906b06dfa971dd6adff"/><section>
    <title>SCB_NSACR_CP0_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP0_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP0_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP0_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB NSACR: CP0 Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00910">910</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3dc791e9d4bc647f3267dbb20bd531f7"/><section>
    <title>SCB_NSACR_CP10_Msk<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP10_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP10_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP10_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafb8add9ee956ce7e68254dd17631770c">SCB_NSACR_CP10_Pos</link>)</computeroutput></para>
<para>SCB NSACR: CP10 Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00868">868</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3dc791e9d4bc647f3267dbb20bd531f7"/><section>
    <title>SCB_NSACR_CP10_Msk<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP10_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP10_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP10_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafb8add9ee956ce7e68254dd17631770c">SCB_NSACR_CP10_Pos</link>)</computeroutput></para>
<para>SCB NSACR: CP10 Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00845">845</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3dc791e9d4bc647f3267dbb20bd531f7"/><section>
    <title>SCB_NSACR_CP10_Msk<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP10_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP10_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP10_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafb8add9ee956ce7e68254dd17631770c">SCB_NSACR_CP10_Pos</link>)</computeroutput></para>
<para>SCB NSACR: CP10 Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00845">845</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3dc791e9d4bc647f3267dbb20bd531f7"/><section>
    <title>SCB_NSACR_CP10_Msk<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP10_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP10_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP10_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafb8add9ee956ce7e68254dd17631770c">SCB_NSACR_CP10_Pos</link>)</computeroutput></para>
<para>SCB NSACR: CP10 Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00845">845</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3dc791e9d4bc647f3267dbb20bd531f7"/><section>
    <title>SCB_NSACR_CP10_Msk<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP10_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP10_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP10_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafb8add9ee956ce7e68254dd17631770c">SCB_NSACR_CP10_Pos</link>)</computeroutput></para>
<para>SCB NSACR: CP10 Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00870">870</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3dc791e9d4bc647f3267dbb20bd531f7"/><section>
    <title>SCB_NSACR_CP10_Msk<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP10_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP10_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP10_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafb8add9ee956ce7e68254dd17631770c">SCB_NSACR_CP10_Pos</link>)</computeroutput></para>
<para>SCB NSACR: CP10 Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00887">887</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3dc791e9d4bc647f3267dbb20bd531f7"/><section>
    <title>SCB_NSACR_CP10_Msk<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP10_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP10_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP10_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafb8add9ee956ce7e68254dd17631770c">SCB_NSACR_CP10_Pos</link>)</computeroutput></para>
<para>SCB NSACR: CP10 Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00858">858</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafb8add9ee956ce7e68254dd17631770c"/><section>
    <title>SCB_NSACR_CP10_Pos<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP10_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP10_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP10_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>SCB NSACR: CP10 Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00867">867</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafb8add9ee956ce7e68254dd17631770c"/><section>
    <title>SCB_NSACR_CP10_Pos<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP10_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP10_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP10_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>SCB NSACR: CP10 Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00844">844</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafb8add9ee956ce7e68254dd17631770c"/><section>
    <title>SCB_NSACR_CP10_Pos<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP10_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP10_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP10_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>SCB NSACR: CP10 Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00844">844</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafb8add9ee956ce7e68254dd17631770c"/><section>
    <title>SCB_NSACR_CP10_Pos<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP10_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP10_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP10_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>SCB NSACR: CP10 Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00844">844</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafb8add9ee956ce7e68254dd17631770c"/><section>
    <title>SCB_NSACR_CP10_Pos<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP10_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP10_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP10_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>SCB NSACR: CP10 Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00869">869</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafb8add9ee956ce7e68254dd17631770c"/><section>
    <title>SCB_NSACR_CP10_Pos<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP10_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP10_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP10_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>SCB NSACR: CP10 Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00886">886</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafb8add9ee956ce7e68254dd17631770c"/><section>
    <title>SCB_NSACR_CP10_Pos<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP10_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP10_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP10_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>SCB NSACR: CP10 Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00857">857</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac025b32fd79c75b8d0ca578af1818241"/><section>
    <title>SCB_NSACR_CP11_Msk<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP11_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP11_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP11_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa759ff8b4b16e6a7becf00b1a6005f65">SCB_NSACR_CP11_Pos</link>)</computeroutput></para>
<para>SCB NSACR: CP11 Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00865">865</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac025b32fd79c75b8d0ca578af1818241"/><section>
    <title>SCB_NSACR_CP11_Msk<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP11_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP11_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP11_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa759ff8b4b16e6a7becf00b1a6005f65">SCB_NSACR_CP11_Pos</link>)</computeroutput></para>
<para>SCB NSACR: CP11 Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00842">842</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac025b32fd79c75b8d0ca578af1818241"/><section>
    <title>SCB_NSACR_CP11_Msk<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP11_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP11_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP11_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa759ff8b4b16e6a7becf00b1a6005f65">SCB_NSACR_CP11_Pos</link>)</computeroutput></para>
<para>SCB NSACR: CP11 Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00842">842</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac025b32fd79c75b8d0ca578af1818241"/><section>
    <title>SCB_NSACR_CP11_Msk<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP11_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP11_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP11_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa759ff8b4b16e6a7becf00b1a6005f65">SCB_NSACR_CP11_Pos</link>)</computeroutput></para>
<para>SCB NSACR: CP11 Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00842">842</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac025b32fd79c75b8d0ca578af1818241"/><section>
    <title>SCB_NSACR_CP11_Msk<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP11_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP11_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP11_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa759ff8b4b16e6a7becf00b1a6005f65">SCB_NSACR_CP11_Pos</link>)</computeroutput></para>
<para>SCB NSACR: CP11 Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00867">867</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac025b32fd79c75b8d0ca578af1818241"/><section>
    <title>SCB_NSACR_CP11_Msk<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP11_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP11_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP11_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa759ff8b4b16e6a7becf00b1a6005f65">SCB_NSACR_CP11_Pos</link>)</computeroutput></para>
<para>SCB NSACR: CP11 Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00884">884</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac025b32fd79c75b8d0ca578af1818241"/><section>
    <title>SCB_NSACR_CP11_Msk<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP11_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP11_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP11_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa759ff8b4b16e6a7becf00b1a6005f65">SCB_NSACR_CP11_Pos</link>)</computeroutput></para>
<para>SCB NSACR: CP11 Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00855">855</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa759ff8b4b16e6a7becf00b1a6005f65"/><section>
    <title>SCB_NSACR_CP11_Pos<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP11_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP11_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP11_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>SCB NSACR: CP11 Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00864">864</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa759ff8b4b16e6a7becf00b1a6005f65"/><section>
    <title>SCB_NSACR_CP11_Pos<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP11_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP11_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP11_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>SCB NSACR: CP11 Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00841">841</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa759ff8b4b16e6a7becf00b1a6005f65"/><section>
    <title>SCB_NSACR_CP11_Pos<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP11_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP11_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP11_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>SCB NSACR: CP11 Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00841">841</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa759ff8b4b16e6a7becf00b1a6005f65"/><section>
    <title>SCB_NSACR_CP11_Pos<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP11_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP11_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP11_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>SCB NSACR: CP11 Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00841">841</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa759ff8b4b16e6a7becf00b1a6005f65"/><section>
    <title>SCB_NSACR_CP11_Pos<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP11_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP11_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP11_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>SCB NSACR: CP11 Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00866">866</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa759ff8b4b16e6a7becf00b1a6005f65"/><section>
    <title>SCB_NSACR_CP11_Pos<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP11_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP11_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP11_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>SCB NSACR: CP11 Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00883">883</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa759ff8b4b16e6a7becf00b1a6005f65"/><section>
    <title>SCB_NSACR_CP11_Pos<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP11_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP11_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP11_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>SCB NSACR: CP11 Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00854">854</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab2f94cd5be23e93448a66dcd5c52caaf"/><section>
    <title>SCB_NSACR_CP1_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP1_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP1_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP1_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gabc3f267085dae513490f333befcc30c7">SCB_NSACR_CP1_Pos</link>)</computeroutput></para>
<para>SCB NSACR: CP1 Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00889">889</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab2f94cd5be23e93448a66dcd5c52caaf"/><section>
    <title>SCB_NSACR_CP1_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP1_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP1_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP1_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gabc3f267085dae513490f333befcc30c7">SCB_NSACR_CP1_Pos</link>)</computeroutput></para>
<para>SCB NSACR: CP1 Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00891">891</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab2f94cd5be23e93448a66dcd5c52caaf"/><section>
    <title>SCB_NSACR_CP1_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP1_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP1_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP1_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gabc3f267085dae513490f333befcc30c7">SCB_NSACR_CP1_Pos</link>)</computeroutput></para>
<para>SCB NSACR: CP1 Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00908">908</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabc3f267085dae513490f333befcc30c7"/><section>
    <title>SCB_NSACR_CP1_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP1_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP1_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP1_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB NSACR: CP1 Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00888">888</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabc3f267085dae513490f333befcc30c7"/><section>
    <title>SCB_NSACR_CP1_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP1_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP1_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP1_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB NSACR: CP1 Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00890">890</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabc3f267085dae513490f333befcc30c7"/><section>
    <title>SCB_NSACR_CP1_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP1_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP1_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP1_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB NSACR: CP1 Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00907">907</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1dd55e95dd6097c934e03a7dcd947ebe"/><section>
    <title>SCB_NSACR_CP2_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP2_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP2_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP2_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga92d17c15b4af8d4550bd0c63a57cbdc8">SCB_NSACR_CP2_Pos</link>)</computeroutput></para>
<para>SCB NSACR: CP2 Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00886">886</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1dd55e95dd6097c934e03a7dcd947ebe"/><section>
    <title>SCB_NSACR_CP2_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP2_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP2_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP2_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga92d17c15b4af8d4550bd0c63a57cbdc8">SCB_NSACR_CP2_Pos</link>)</computeroutput></para>
<para>SCB NSACR: CP2 Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00888">888</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1dd55e95dd6097c934e03a7dcd947ebe"/><section>
    <title>SCB_NSACR_CP2_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP2_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP2_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP2_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga92d17c15b4af8d4550bd0c63a57cbdc8">SCB_NSACR_CP2_Pos</link>)</computeroutput></para>
<para>SCB NSACR: CP2 Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00905">905</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga92d17c15b4af8d4550bd0c63a57cbdc8"/><section>
    <title>SCB_NSACR_CP2_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP2_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP2_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP2_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB NSACR: CP2 Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00885">885</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga92d17c15b4af8d4550bd0c63a57cbdc8"/><section>
    <title>SCB_NSACR_CP2_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP2_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP2_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP2_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB NSACR: CP2 Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00887">887</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga92d17c15b4af8d4550bd0c63a57cbdc8"/><section>
    <title>SCB_NSACR_CP2_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP2_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP2_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP2_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB NSACR: CP2 Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00904">904</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa24b36ff94238f0d3a20d100582bdaf6"/><section>
    <title>SCB_NSACR_CP3_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP3_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP3_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP3_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga21173d87bd104147b6d26b5531a61ec1">SCB_NSACR_CP3_Pos</link>)</computeroutput></para>
<para>SCB NSACR: CP3 Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00883">883</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa24b36ff94238f0d3a20d100582bdaf6"/><section>
    <title>SCB_NSACR_CP3_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP3_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP3_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP3_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga21173d87bd104147b6d26b5531a61ec1">SCB_NSACR_CP3_Pos</link>)</computeroutput></para>
<para>SCB NSACR: CP3 Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00885">885</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa24b36ff94238f0d3a20d100582bdaf6"/><section>
    <title>SCB_NSACR_CP3_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP3_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP3_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP3_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga21173d87bd104147b6d26b5531a61ec1">SCB_NSACR_CP3_Pos</link>)</computeroutput></para>
<para>SCB NSACR: CP3 Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00902">902</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga21173d87bd104147b6d26b5531a61ec1"/><section>
    <title>SCB_NSACR_CP3_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP3_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP3_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP3_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB NSACR: CP3 Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00882">882</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga21173d87bd104147b6d26b5531a61ec1"/><section>
    <title>SCB_NSACR_CP3_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP3_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP3_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP3_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB NSACR: CP3 Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00884">884</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga21173d87bd104147b6d26b5531a61ec1"/><section>
    <title>SCB_NSACR_CP3_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP3_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP3_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP3_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB NSACR: CP3 Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00901">901</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5c0b3b4edef34aad9b840290857a3c73"/><section>
    <title>SCB_NSACR_CP4_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP4_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP4_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP4_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga42b87694bd9b7e085e96104cffb51494">SCB_NSACR_CP4_Pos</link>)</computeroutput></para>
<para>SCB NSACR: CP4 Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00880">880</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5c0b3b4edef34aad9b840290857a3c73"/><section>
    <title>SCB_NSACR_CP4_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP4_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP4_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP4_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga42b87694bd9b7e085e96104cffb51494">SCB_NSACR_CP4_Pos</link>)</computeroutput></para>
<para>SCB NSACR: CP4 Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00882">882</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5c0b3b4edef34aad9b840290857a3c73"/><section>
    <title>SCB_NSACR_CP4_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP4_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP4_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP4_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga42b87694bd9b7e085e96104cffb51494">SCB_NSACR_CP4_Pos</link>)</computeroutput></para>
<para>SCB NSACR: CP4 Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00899">899</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga42b87694bd9b7e085e96104cffb51494"/><section>
    <title>SCB_NSACR_CP4_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP4_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP4_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP4_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB NSACR: CP4 Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00879">879</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga42b87694bd9b7e085e96104cffb51494"/><section>
    <title>SCB_NSACR_CP4_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP4_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP4_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP4_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB NSACR: CP4 Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00881">881</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga42b87694bd9b7e085e96104cffb51494"/><section>
    <title>SCB_NSACR_CP4_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP4_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP4_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP4_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB NSACR: CP4 Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00898">898</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad693137c22017590cbe295645487ed18"/><section>
    <title>SCB_NSACR_CP5_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP5_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP5_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP5_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf7c60b97e84b1c4ac4dd7712e20d84ac">SCB_NSACR_CP5_Pos</link>)</computeroutput></para>
<para>SCB NSACR: CP5 Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00877">877</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad693137c22017590cbe295645487ed18"/><section>
    <title>SCB_NSACR_CP5_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP5_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP5_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP5_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf7c60b97e84b1c4ac4dd7712e20d84ac">SCB_NSACR_CP5_Pos</link>)</computeroutput></para>
<para>SCB NSACR: CP5 Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00879">879</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad693137c22017590cbe295645487ed18"/><section>
    <title>SCB_NSACR_CP5_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP5_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP5_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP5_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf7c60b97e84b1c4ac4dd7712e20d84ac">SCB_NSACR_CP5_Pos</link>)</computeroutput></para>
<para>SCB NSACR: CP5 Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00896">896</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf7c60b97e84b1c4ac4dd7712e20d84ac"/><section>
    <title>SCB_NSACR_CP5_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP5_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP5_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP5_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB NSACR: CP5 Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00876">876</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf7c60b97e84b1c4ac4dd7712e20d84ac"/><section>
    <title>SCB_NSACR_CP5_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP5_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP5_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP5_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB NSACR: CP5 Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00878">878</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf7c60b97e84b1c4ac4dd7712e20d84ac"/><section>
    <title>SCB_NSACR_CP5_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP5_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP5_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP5_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB NSACR: CP5 Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00895">895</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaeb808bc812b346cc8c9ea8ac30946105"/><section>
    <title>SCB_NSACR_CP6_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP6_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP6_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP6_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga25163dca27793676eee94504801b91a8">SCB_NSACR_CP6_Pos</link>)</computeroutput></para>
<para>SCB NSACR: CP6 Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00874">874</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaeb808bc812b346cc8c9ea8ac30946105"/><section>
    <title>SCB_NSACR_CP6_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP6_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP6_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP6_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga25163dca27793676eee94504801b91a8">SCB_NSACR_CP6_Pos</link>)</computeroutput></para>
<para>SCB NSACR: CP6 Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00876">876</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaeb808bc812b346cc8c9ea8ac30946105"/><section>
    <title>SCB_NSACR_CP6_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP6_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP6_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP6_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga25163dca27793676eee94504801b91a8">SCB_NSACR_CP6_Pos</link>)</computeroutput></para>
<para>SCB NSACR: CP6 Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00893">893</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga25163dca27793676eee94504801b91a8"/><section>
    <title>SCB_NSACR_CP6_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP6_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP6_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP6_Pos&#160;&#160;&#160;6U</computeroutput></para>
<para>SCB NSACR: CP6 Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00873">873</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga25163dca27793676eee94504801b91a8"/><section>
    <title>SCB_NSACR_CP6_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP6_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP6_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP6_Pos&#160;&#160;&#160;6U</computeroutput></para>
<para>SCB NSACR: CP6 Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00875">875</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga25163dca27793676eee94504801b91a8"/><section>
    <title>SCB_NSACR_CP6_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP6_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP6_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP6_Pos&#160;&#160;&#160;6U</computeroutput></para>
<para>SCB NSACR: CP6 Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00892">892</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae2ecabbbdf6338a3af837419390b3cd5"/><section>
    <title>SCB_NSACR_CP7_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP7_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP7_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP7_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga5c0b563a085ab1d295cac38884eeed6f">SCB_NSACR_CP7_Pos</link>)</computeroutput></para>
<para>SCB NSACR: CP7 Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00871">871</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae2ecabbbdf6338a3af837419390b3cd5"/><section>
    <title>SCB_NSACR_CP7_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP7_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP7_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP7_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga5c0b563a085ab1d295cac38884eeed6f">SCB_NSACR_CP7_Pos</link>)</computeroutput></para>
<para>SCB NSACR: CP7 Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00873">873</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae2ecabbbdf6338a3af837419390b3cd5"/><section>
    <title>SCB_NSACR_CP7_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP7_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP7_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP7_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga5c0b563a085ab1d295cac38884eeed6f">SCB_NSACR_CP7_Pos</link>)</computeroutput></para>
<para>SCB NSACR: CP7 Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00890">890</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5c0b563a085ab1d295cac38884eeed6f"/><section>
    <title>SCB_NSACR_CP7_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP7_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP7_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP7_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>SCB NSACR: CP7 Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00870">870</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5c0b563a085ab1d295cac38884eeed6f"/><section>
    <title>SCB_NSACR_CP7_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP7_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP7_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP7_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>SCB NSACR: CP7 Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00872">872</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5c0b563a085ab1d295cac38884eeed6f"/><section>
    <title>SCB_NSACR_CP7_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CP7_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CP7_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CP7_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>SCB NSACR: CP7 Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00889">889</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf7bfd6e61300b561f4e0a3da8c7c4175"/><section>
    <title>SCB_NSACR_CPn_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CPn_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CPn_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CPn_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga48465bf3063f7673197c8c77ac5a591e">SCB_NSACR_CPn_Pos</link>*/)</computeroutput></para>
<para>SCB NSACR: CPn Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00848">848</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf7bfd6e61300b561f4e0a3da8c7c4175"/><section>
    <title>SCB_NSACR_CPn_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CPn_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CPn_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CPn_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga48465bf3063f7673197c8c77ac5a591e">SCB_NSACR_CPn_Pos</link>*/)</computeroutput></para>
<para>SCB NSACR: CPn Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00848">848</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf7bfd6e61300b561f4e0a3da8c7c4175"/><section>
    <title>SCB_NSACR_CPn_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CPn_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CPn_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CPn_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga48465bf3063f7673197c8c77ac5a591e">SCB_NSACR_CPn_Pos</link>*/)</computeroutput></para>
<para>SCB NSACR: CPn Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00848">848</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf7bfd6e61300b561f4e0a3da8c7c4175"/><section>
    <title>SCB_NSACR_CPn_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CPn_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CPn_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CPn_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga48465bf3063f7673197c8c77ac5a591e">SCB_NSACR_CPn_Pos</link>*/)</computeroutput></para>
<para>SCB NSACR: CPn Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00861">861</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga48465bf3063f7673197c8c77ac5a591e"/><section>
    <title>SCB_NSACR_CPn_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CPn_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CPn_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CPn_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB NSACR: CPn Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00847">847</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga48465bf3063f7673197c8c77ac5a591e"/><section>
    <title>SCB_NSACR_CPn_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CPn_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CPn_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CPn_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB NSACR: CPn Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00847">847</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga48465bf3063f7673197c8c77ac5a591e"/><section>
    <title>SCB_NSACR_CPn_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CPn_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CPn_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CPn_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB NSACR: CPn Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00847">847</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga48465bf3063f7673197c8c77ac5a591e"/><section>
    <title>SCB_NSACR_CPn_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_NSACR_CPn_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_NSACR_CPn_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_NSACR_CPn_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB NSACR: CPn Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00860">860</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga6e1c5196169ebdf920cf590cfea71b44"/><section>
    <title>SCB_RFSR_IS_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>SCB_RFSR_IS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_RFSR_IS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_RFSR_IS_Msk&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2f344702b195c27ca4578d02473e92ba">SCB_RFSR_IS_Pos</link>)</computeroutput></para>
<para>SCB RFSR: IS Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00962">962</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga6e1c5196169ebdf920cf590cfea71b44"/><section>
    <title>SCB_RFSR_IS_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>SCB_RFSR_IS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_RFSR_IS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_RFSR_IS_Msk&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2f344702b195c27ca4578d02473e92ba">SCB_RFSR_IS_Pos</link>)</computeroutput></para>
<para>SCB RFSR: IS Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00964">964</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga6e1c5196169ebdf920cf590cfea71b44"/><section>
    <title>SCB_RFSR_IS_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>SCB_RFSR_IS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_RFSR_IS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_RFSR_IS_Msk&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2f344702b195c27ca4578d02473e92ba">SCB_RFSR_IS_Pos</link>)</computeroutput></para>
<para>SCB RFSR: IS Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00981">981</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2f344702b195c27ca4578d02473e92ba"/><section>
    <title>SCB_RFSR_IS_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>SCB_RFSR_IS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_RFSR_IS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_RFSR_IS_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB RFSR: IS Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00961">961</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2f344702b195c27ca4578d02473e92ba"/><section>
    <title>SCB_RFSR_IS_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>SCB_RFSR_IS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_RFSR_IS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_RFSR_IS_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB RFSR: IS Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00963">963</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2f344702b195c27ca4578d02473e92ba"/><section>
    <title>SCB_RFSR_IS_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>SCB_RFSR_IS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_RFSR_IS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_RFSR_IS_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB RFSR: IS Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00980">980</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5daac320f9b19e80865b787e9d9645b0"/><section>
    <title>SCB_RFSR_UET_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>SCB_RFSR_UET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_RFSR_UET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_RFSR_UET_Msk&#160;&#160;&#160;(3UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga01c148cec4af480f972e5bcb017b9323">SCB_RFSR_UET_Pos</link>*/)</computeroutput></para>
<para>SCB RFSR: UET Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00965">965</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5daac320f9b19e80865b787e9d9645b0"/><section>
    <title>SCB_RFSR_UET_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>SCB_RFSR_UET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_RFSR_UET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_RFSR_UET_Msk&#160;&#160;&#160;(3UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga01c148cec4af480f972e5bcb017b9323">SCB_RFSR_UET_Pos</link>*/)</computeroutput></para>
<para>SCB RFSR: UET Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00967">967</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5daac320f9b19e80865b787e9d9645b0"/><section>
    <title>SCB_RFSR_UET_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>SCB_RFSR_UET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_RFSR_UET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_RFSR_UET_Msk&#160;&#160;&#160;(3UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga01c148cec4af480f972e5bcb017b9323">SCB_RFSR_UET_Pos</link>*/)</computeroutput></para>
<para>SCB RFSR: UET Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00984">984</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga01c148cec4af480f972e5bcb017b9323"/><section>
    <title>SCB_RFSR_UET_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>SCB_RFSR_UET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_RFSR_UET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_RFSR_UET_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB RFSR: UET Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00964">964</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga01c148cec4af480f972e5bcb017b9323"/><section>
    <title>SCB_RFSR_UET_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>SCB_RFSR_UET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_RFSR_UET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_RFSR_UET_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB RFSR: UET Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00966">966</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga01c148cec4af480f972e5bcb017b9323"/><section>
    <title>SCB_RFSR_UET_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>SCB_RFSR_UET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_RFSR_UET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_RFSR_UET_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB RFSR: UET Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00983">983</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0052f4fd8068aedab99e8040ee58c74a"/><section>
    <title>SCB_RFSR_V_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>SCB_RFSR_V_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_RFSR_V_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_RFSR_V_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7673639731b4e56e77da04db9ca96bf5">SCB_RFSR_V_Pos</link>)</computeroutput></para>
<para>SCB RFSR: V Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00959">959</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0052f4fd8068aedab99e8040ee58c74a"/><section>
    <title>SCB_RFSR_V_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>SCB_RFSR_V_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_RFSR_V_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_RFSR_V_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7673639731b4e56e77da04db9ca96bf5">SCB_RFSR_V_Pos</link>)</computeroutput></para>
<para>SCB RFSR: V Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00961">961</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0052f4fd8068aedab99e8040ee58c74a"/><section>
    <title>SCB_RFSR_V_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>SCB_RFSR_V_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_RFSR_V_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_RFSR_V_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7673639731b4e56e77da04db9ca96bf5">SCB_RFSR_V_Pos</link>)</computeroutput></para>
<para>SCB RFSR: V Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00978">978</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7673639731b4e56e77da04db9ca96bf5"/><section>
    <title>SCB_RFSR_V_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>SCB_RFSR_V_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_RFSR_V_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_RFSR_V_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>SCB RFSR: V Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00958">958</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7673639731b4e56e77da04db9ca96bf5"/><section>
    <title>SCB_RFSR_V_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>SCB_RFSR_V_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_RFSR_V_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_RFSR_V_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>SCB RFSR: V Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00960">960</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7673639731b4e56e77da04db9ca96bf5"/><section>
    <title>SCB_RFSR_V_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>SCB_RFSR_V_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_RFSR_V_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_RFSR_V_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>SCB RFSR: V Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00977">977</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafb98656644a14342e467505f69a997c9"/><section>
    <title>SCB_SCR_SEVONPEND_Msk<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</computeroutput></para>
<para>SCB SCR: SEVONPEND Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00658">658</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafb98656644a14342e467505f69a997c9"/><section>
    <title>SCB_SCR_SEVONPEND_Msk<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</computeroutput></para>
<para>SCB SCR: SEVONPEND Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00489">489</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafb98656644a14342e467505f69a997c9"/><section>
    <title>SCB_SCR_SEVONPEND_Msk<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</computeroutput></para>
<para>SCB SCR: SEVONPEND Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00644">644</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafb98656644a14342e467505f69a997c9"/><section>
    <title>SCB_SCR_SEVONPEND_Msk<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</computeroutput></para>
<para>SCB SCR: SEVONPEND Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00416">416</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafb98656644a14342e467505f69a997c9"/><section>
    <title>SCB_SCR_SEVONPEND_Msk<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</computeroutput></para>
<para>SCB SCR: SEVONPEND Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00440">440</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafb98656644a14342e467505f69a997c9"/><section>
    <title>SCB_SCR_SEVONPEND_Msk<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</computeroutput></para>
<para>SCB SCR: SEVONPEND Mask </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00416">416</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafb98656644a14342e467505f69a997c9"/><section>
    <title>SCB_SCR_SEVONPEND_Msk<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</computeroutput></para>
<para>SCB SCR: SEVONPEND Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00489">489</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafb98656644a14342e467505f69a997c9"/><section>
    <title>SCB_SCR_SEVONPEND_Msk<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</computeroutput></para>
<para>SCB SCR: SEVONPEND Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00487">487</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafb98656644a14342e467505f69a997c9"/><section>
    <title>SCB_SCR_SEVONPEND_Msk<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</computeroutput></para>
<para>SCB SCR: SEVONPEND Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00644">644</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafb98656644a14342e467505f69a997c9"/><section>
    <title>SCB_SCR_SEVONPEND_Msk<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</computeroutput></para>
<para>SCB SCR: SEVONPEND Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00644">644</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafb98656644a14342e467505f69a997c9"/><section>
    <title>SCB_SCR_SEVONPEND_Msk<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</computeroutput></para>
<para>SCB SCR: SEVONPEND Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00545">545</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafb98656644a14342e467505f69a997c9"/><section>
    <title>SCB_SCR_SEVONPEND_Msk<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</computeroutput></para>
<para>SCB SCR: SEVONPEND Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00660">660</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafb98656644a14342e467505f69a997c9"/><section>
    <title>SCB_SCR_SEVONPEND_Msk<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</computeroutput></para>
<para>SCB SCR: SEVONPEND Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00590">590</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafb98656644a14342e467505f69a997c9"/><section>
    <title>SCB_SCR_SEVONPEND_Msk<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</computeroutput></para>
<para>SCB SCR: SEVONPEND Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00677">677</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafb98656644a14342e467505f69a997c9"/><section>
    <title>SCB_SCR_SEVONPEND_Msk<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</computeroutput></para>
<para>SCB SCR: SEVONPEND Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00433">433</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafb98656644a14342e467505f69a997c9"/><section>
    <title>SCB_SCR_SEVONPEND_Msk<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</computeroutput></para>
<para>SCB SCR: SEVONPEND Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00484">484</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafb98656644a14342e467505f69a997c9"/><section>
    <title>SCB_SCR_SEVONPEND_Msk<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</computeroutput></para>
<para>SCB SCR: SEVONPEND Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00657">657</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44"/><section>
    <title>SCB_SCR_SEVONPEND_Pos<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB SCR: SEVONPEND Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00657">657</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44"/><section>
    <title>SCB_SCR_SEVONPEND_Pos<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB SCR: SEVONPEND Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00488">488</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44"/><section>
    <title>SCB_SCR_SEVONPEND_Pos<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB SCR: SEVONPEND Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00643">643</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44"/><section>
    <title>SCB_SCR_SEVONPEND_Pos<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB SCR: SEVONPEND Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00415">415</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44"/><section>
    <title>SCB_SCR_SEVONPEND_Pos<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB SCR: SEVONPEND Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00439">439</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44"/><section>
    <title>SCB_SCR_SEVONPEND_Pos<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB SCR: SEVONPEND Position </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00415">415</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44"/><section>
    <title>SCB_SCR_SEVONPEND_Pos<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB SCR: SEVONPEND Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00488">488</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44"/><section>
    <title>SCB_SCR_SEVONPEND_Pos<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB SCR: SEVONPEND Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00486">486</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44"/><section>
    <title>SCB_SCR_SEVONPEND_Pos<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB SCR: SEVONPEND Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00643">643</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44"/><section>
    <title>SCB_SCR_SEVONPEND_Pos<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB SCR: SEVONPEND Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00643">643</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44"/><section>
    <title>SCB_SCR_SEVONPEND_Pos<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB SCR: SEVONPEND Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00544">544</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44"/><section>
    <title>SCB_SCR_SEVONPEND_Pos<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB SCR: SEVONPEND Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00659">659</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44"/><section>
    <title>SCB_SCR_SEVONPEND_Pos<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB SCR: SEVONPEND Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00589">589</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44"/><section>
    <title>SCB_SCR_SEVONPEND_Pos<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB SCR: SEVONPEND Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00676">676</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44"/><section>
    <title>SCB_SCR_SEVONPEND_Pos<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB SCR: SEVONPEND Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00432">432</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44"/><section>
    <title>SCB_SCR_SEVONPEND_Pos<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB SCR: SEVONPEND Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00483">483</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3bddcec40aeaf3d3a998446100fa0e44"/><section>
    <title>SCB_SCR_SEVONPEND_Pos<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB SCR: SEVONPEND Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00656">656</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga77c06a69c63f4b3f6ec1032e911e18e7"/><section>
    <title>SCB_SCR_SLEEPDEEP_Msk<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00664">664</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga77c06a69c63f4b3f6ec1032e911e18e7"/><section>
    <title>SCB_SCR_SLEEPDEEP_Msk<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00495">495</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga77c06a69c63f4b3f6ec1032e911e18e7"/><section>
    <title>SCB_SCR_SLEEPDEEP_Msk<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00650">650</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga77c06a69c63f4b3f6ec1032e911e18e7"/><section>
    <title>SCB_SCR_SLEEPDEEP_Msk<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00419">419</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga77c06a69c63f4b3f6ec1032e911e18e7"/><section>
    <title>SCB_SCR_SLEEPDEEP_Msk<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00443">443</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga77c06a69c63f4b3f6ec1032e911e18e7"/><section>
    <title>SCB_SCR_SLEEPDEEP_Msk<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Mask </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00419">419</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga77c06a69c63f4b3f6ec1032e911e18e7"/><section>
    <title>SCB_SCR_SLEEPDEEP_Msk<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00495">495</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga77c06a69c63f4b3f6ec1032e911e18e7"/><section>
    <title>SCB_SCR_SLEEPDEEP_Msk<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00490">490</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga77c06a69c63f4b3f6ec1032e911e18e7"/><section>
    <title>SCB_SCR_SLEEPDEEP_Msk<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00650">650</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga77c06a69c63f4b3f6ec1032e911e18e7"/><section>
    <title>SCB_SCR_SLEEPDEEP_Msk<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00650">650</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga77c06a69c63f4b3f6ec1032e911e18e7"/><section>
    <title>SCB_SCR_SLEEPDEEP_Msk<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00548">548</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga77c06a69c63f4b3f6ec1032e911e18e7"/><section>
    <title>SCB_SCR_SLEEPDEEP_Msk<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00666">666</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga77c06a69c63f4b3f6ec1032e911e18e7"/><section>
    <title>SCB_SCR_SLEEPDEEP_Msk<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00593">593</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga77c06a69c63f4b3f6ec1032e911e18e7"/><section>
    <title>SCB_SCR_SLEEPDEEP_Msk<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00683">683</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga77c06a69c63f4b3f6ec1032e911e18e7"/><section>
    <title>SCB_SCR_SLEEPDEEP_Msk<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00436">436</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga77c06a69c63f4b3f6ec1032e911e18e7"/><section>
    <title>SCB_SCR_SLEEPDEEP_Msk<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00487">487</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga77c06a69c63f4b3f6ec1032e911e18e7"/><section>
    <title>SCB_SCR_SLEEPDEEP_Msk<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00663">663</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe"/><section>
    <title>SCB_SCR_SLEEPDEEP_Pos<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00663">663</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe"/><section>
    <title>SCB_SCR_SLEEPDEEP_Pos<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00494">494</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe"/><section>
    <title>SCB_SCR_SLEEPDEEP_Pos<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00649">649</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe"/><section>
    <title>SCB_SCR_SLEEPDEEP_Pos<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00418">418</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe"/><section>
    <title>SCB_SCR_SLEEPDEEP_Pos<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00442">442</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe"/><section>
    <title>SCB_SCR_SLEEPDEEP_Pos<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Position </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00418">418</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe"/><section>
    <title>SCB_SCR_SLEEPDEEP_Pos<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00494">494</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe"/><section>
    <title>SCB_SCR_SLEEPDEEP_Pos<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00489">489</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe"/><section>
    <title>SCB_SCR_SLEEPDEEP_Pos<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00649">649</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe"/><section>
    <title>SCB_SCR_SLEEPDEEP_Pos<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00649">649</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe"/><section>
    <title>SCB_SCR_SLEEPDEEP_Pos<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00547">547</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe"/><section>
    <title>SCB_SCR_SLEEPDEEP_Pos<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00665">665</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe"/><section>
    <title>SCB_SCR_SLEEPDEEP_Pos<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00592">592</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe"/><section>
    <title>SCB_SCR_SLEEPDEEP_Pos<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00682">682</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe"/><section>
    <title>SCB_SCR_SLEEPDEEP_Pos<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00435">435</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe"/><section>
    <title>SCB_SCR_SLEEPDEEP_Pos<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00486">486</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab304f6258ec03bd9a6e7a360515c3cfe"/><section>
    <title>SCB_SCR_SLEEPDEEP_Pos<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00662">662</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7bcfa50d03c2b059ea8661f31d46fa06"/><section>
    <title>SCB_SCR_SLEEPDEEPS_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEPS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEPS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEPS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28a2c6524329e68f073b64d4fbfaba39">SCB_SCR_SLEEPDEEPS_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPDEEPS Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00661">661</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7bcfa50d03c2b059ea8661f31d46fa06"/><section>
    <title>SCB_SCR_SLEEPDEEPS_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEPS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEPS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEPS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28a2c6524329e68f073b64d4fbfaba39">SCB_SCR_SLEEPDEEPS_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPDEEPS Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00492">492</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7bcfa50d03c2b059ea8661f31d46fa06"/><section>
    <title>SCB_SCR_SLEEPDEEPS_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEPS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEPS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEPS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28a2c6524329e68f073b64d4fbfaba39">SCB_SCR_SLEEPDEEPS_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPDEEPS Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00647">647</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7bcfa50d03c2b059ea8661f31d46fa06"/><section>
    <title>SCB_SCR_SLEEPDEEPS_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEPS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEPS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEPS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28a2c6524329e68f073b64d4fbfaba39">SCB_SCR_SLEEPDEEPS_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPDEEPS Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00492">492</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7bcfa50d03c2b059ea8661f31d46fa06"/><section>
    <title>SCB_SCR_SLEEPDEEPS_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEPS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEPS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEPS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28a2c6524329e68f073b64d4fbfaba39">SCB_SCR_SLEEPDEEPS_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPDEEPS Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00647">647</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7bcfa50d03c2b059ea8661f31d46fa06"/><section>
    <title>SCB_SCR_SLEEPDEEPS_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEPS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEPS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEPS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28a2c6524329e68f073b64d4fbfaba39">SCB_SCR_SLEEPDEEPS_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPDEEPS Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00647">647</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7bcfa50d03c2b059ea8661f31d46fa06"/><section>
    <title>SCB_SCR_SLEEPDEEPS_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEPS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEPS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEPS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28a2c6524329e68f073b64d4fbfaba39">SCB_SCR_SLEEPDEEPS_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPDEEPS Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00663">663</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7bcfa50d03c2b059ea8661f31d46fa06"/><section>
    <title>SCB_SCR_SLEEPDEEPS_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEPS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEPS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEPS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28a2c6524329e68f073b64d4fbfaba39">SCB_SCR_SLEEPDEEPS_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPDEEPS Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00680">680</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7bcfa50d03c2b059ea8661f31d46fa06"/><section>
    <title>SCB_SCR_SLEEPDEEPS_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEPS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEPS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEPS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga28a2c6524329e68f073b64d4fbfaba39">SCB_SCR_SLEEPDEEPS_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPDEEPS Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00660">660</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga28a2c6524329e68f073b64d4fbfaba39"/><section>
    <title>SCB_SCR_SLEEPDEEPS_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEPS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEPS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEPS_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB SCR: SLEEPDEEPS Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00660">660</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga28a2c6524329e68f073b64d4fbfaba39"/><section>
    <title>SCB_SCR_SLEEPDEEPS_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEPS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEPS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEPS_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB SCR: SLEEPDEEPS Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00491">491</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga28a2c6524329e68f073b64d4fbfaba39"/><section>
    <title>SCB_SCR_SLEEPDEEPS_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEPS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEPS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEPS_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB SCR: SLEEPDEEPS Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00646">646</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga28a2c6524329e68f073b64d4fbfaba39"/><section>
    <title>SCB_SCR_SLEEPDEEPS_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEPS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEPS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEPS_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB SCR: SLEEPDEEPS Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00491">491</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga28a2c6524329e68f073b64d4fbfaba39"/><section>
    <title>SCB_SCR_SLEEPDEEPS_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEPS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEPS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEPS_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB SCR: SLEEPDEEPS Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00646">646</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga28a2c6524329e68f073b64d4fbfaba39"/><section>
    <title>SCB_SCR_SLEEPDEEPS_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEPS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEPS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEPS_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB SCR: SLEEPDEEPS Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00646">646</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga28a2c6524329e68f073b64d4fbfaba39"/><section>
    <title>SCB_SCR_SLEEPDEEPS_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEPS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEPS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEPS_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB SCR: SLEEPDEEPS Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00662">662</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga28a2c6524329e68f073b64d4fbfaba39"/><section>
    <title>SCB_SCR_SLEEPDEEPS_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEPS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEPS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEPS_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB SCR: SLEEPDEEPS Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00679">679</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga28a2c6524329e68f073b64d4fbfaba39"/><section>
    <title>SCB_SCR_SLEEPDEEPS_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEPS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEPS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEPS_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB SCR: SLEEPDEEPS Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00659">659</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga50a243e317b9a70781b02758d45b05ee"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Msk<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00667">667</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga50a243e317b9a70781b02758d45b05ee"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Msk<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00498">498</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga50a243e317b9a70781b02758d45b05ee"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Msk<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00653">653</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga50a243e317b9a70781b02758d45b05ee"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Msk<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00422">422</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga50a243e317b9a70781b02758d45b05ee"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Msk<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00446">446</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga50a243e317b9a70781b02758d45b05ee"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Msk<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Mask </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00422">422</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga50a243e317b9a70781b02758d45b05ee"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Msk<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00498">498</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga50a243e317b9a70781b02758d45b05ee"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Msk<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00493">493</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga50a243e317b9a70781b02758d45b05ee"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Msk<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00653">653</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga50a243e317b9a70781b02758d45b05ee"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Msk<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00653">653</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga50a243e317b9a70781b02758d45b05ee"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Msk<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00551">551</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga50a243e317b9a70781b02758d45b05ee"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Msk<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00669">669</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga50a243e317b9a70781b02758d45b05ee"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Msk<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00596">596</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga50a243e317b9a70781b02758d45b05ee"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Msk<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00686">686</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga50a243e317b9a70781b02758d45b05ee"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Msk<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00439">439</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga50a243e317b9a70781b02758d45b05ee"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Msk<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00490">490</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga50a243e317b9a70781b02758d45b05ee"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Msk<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00666">666</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Pos<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00666">666</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Pos<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00497">497</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Pos<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00652">652</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Pos<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00421">421</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Pos<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00445">445</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Pos<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Position </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00421">421</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Pos<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00497">497</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Pos<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00492">492</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Pos<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00652">652</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Pos<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00652">652</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Pos<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00550">550</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Pos<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00668">668</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Pos<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00595">595</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Pos<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00685">685</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Pos<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00438">438</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Pos<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00489">489</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3680a15114d7fdc1e25043b881308fe9"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Pos<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00665">665</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9d7a8b1054b655ad08d85c3c535d4f73"/><section>
    <title>SCB_SHCSR_BUSFAULTACT_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: BUSFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00756">756</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9d7a8b1054b655ad08d85c3c535d4f73"/><section>
    <title>SCB_SHCSR_BUSFAULTACT_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: BUSFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00736">736</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9d7a8b1054b655ad08d85c3c535d4f73"/><section>
    <title>SCB_SHCSR_BUSFAULTACT_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: BUSFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00552">552</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9d7a8b1054b655ad08d85c3c535d4f73"/><section>
    <title>SCB_SHCSR_BUSFAULTACT_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: BUSFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00736">736</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9d7a8b1054b655ad08d85c3c535d4f73"/><section>
    <title>SCB_SHCSR_BUSFAULTACT_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: BUSFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00736">736</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9d7a8b1054b655ad08d85c3c535d4f73"/><section>
    <title>SCB_SHCSR_BUSFAULTACT_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: BUSFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00610">610</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9d7a8b1054b655ad08d85c3c535d4f73"/><section>
    <title>SCB_SHCSR_BUSFAULTACT_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: BUSFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00758">758</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9d7a8b1054b655ad08d85c3c535d4f73"/><section>
    <title>SCB_SHCSR_BUSFAULTACT_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: BUSFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00664">664</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9d7a8b1054b655ad08d85c3c535d4f73"/><section>
    <title>SCB_SHCSR_BUSFAULTACT_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: BUSFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00775">775</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9d7a8b1054b655ad08d85c3c535d4f73"/><section>
    <title>SCB_SHCSR_BUSFAULTACT_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: BUSFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00549">549</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9d7a8b1054b655ad08d85c3c535d4f73"/><section>
    <title>SCB_SHCSR_BUSFAULTACT_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: BUSFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00749">749</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a"/><section>
    <title>SCB_SHCSR_BUSFAULTACT_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTACT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB SHCSR: BUSFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00755">755</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a"/><section>
    <title>SCB_SHCSR_BUSFAULTACT_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTACT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB SHCSR: BUSFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00735">735</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a"/><section>
    <title>SCB_SHCSR_BUSFAULTACT_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTACT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB SHCSR: BUSFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00551">551</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a"/><section>
    <title>SCB_SHCSR_BUSFAULTACT_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTACT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB SHCSR: BUSFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00735">735</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a"/><section>
    <title>SCB_SHCSR_BUSFAULTACT_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTACT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB SHCSR: BUSFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00735">735</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a"/><section>
    <title>SCB_SHCSR_BUSFAULTACT_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTACT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB SHCSR: BUSFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00609">609</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a"/><section>
    <title>SCB_SHCSR_BUSFAULTACT_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTACT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB SHCSR: BUSFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00757">757</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a"/><section>
    <title>SCB_SHCSR_BUSFAULTACT_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTACT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB SHCSR: BUSFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00663">663</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a"/><section>
    <title>SCB_SHCSR_BUSFAULTACT_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTACT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB SHCSR: BUSFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00774">774</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a"/><section>
    <title>SCB_SHCSR_BUSFAULTACT_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTACT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB SHCSR: BUSFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00548">548</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf272760f2df9ecdd8a5fbbd65c0b767a"/><section>
    <title>SCB_SHCSR_BUSFAULTACT_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTACT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>SCB SHCSR: BUSFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00748">748</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga43e8cbe619c9980e0d1aacc85d9b9e47"/><section>
    <title>SCB_SHCSR_BUSFAULTENA_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: BUSFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00714">714</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga43e8cbe619c9980e0d1aacc85d9b9e47"/><section>
    <title>SCB_SHCSR_BUSFAULTENA_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: BUSFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00694">694</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga43e8cbe619c9980e0d1aacc85d9b9e47"/><section>
    <title>SCB_SHCSR_BUSFAULTENA_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: BUSFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00519">519</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga43e8cbe619c9980e0d1aacc85d9b9e47"/><section>
    <title>SCB_SHCSR_BUSFAULTENA_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: BUSFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00694">694</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga43e8cbe619c9980e0d1aacc85d9b9e47"/><section>
    <title>SCB_SHCSR_BUSFAULTENA_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: BUSFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00694">694</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga43e8cbe619c9980e0d1aacc85d9b9e47"/><section>
    <title>SCB_SHCSR_BUSFAULTENA_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: BUSFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00577">577</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga43e8cbe619c9980e0d1aacc85d9b9e47"/><section>
    <title>SCB_SHCSR_BUSFAULTENA_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: BUSFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00716">716</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga43e8cbe619c9980e0d1aacc85d9b9e47"/><section>
    <title>SCB_SHCSR_BUSFAULTENA_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: BUSFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00631">631</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga43e8cbe619c9980e0d1aacc85d9b9e47"/><section>
    <title>SCB_SHCSR_BUSFAULTENA_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: BUSFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00733">733</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga43e8cbe619c9980e0d1aacc85d9b9e47"/><section>
    <title>SCB_SHCSR_BUSFAULTENA_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: BUSFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00516">516</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga43e8cbe619c9980e0d1aacc85d9b9e47"/><section>
    <title>SCB_SHCSR_BUSFAULTENA_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: BUSFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00707">707</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844"/><section>
    <title>SCB_SHCSR_BUSFAULTENA_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTENA_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>SCB SHCSR: BUSFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00713">713</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844"/><section>
    <title>SCB_SHCSR_BUSFAULTENA_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTENA_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>SCB SHCSR: BUSFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00693">693</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844"/><section>
    <title>SCB_SHCSR_BUSFAULTENA_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTENA_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>SCB SHCSR: BUSFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00518">518</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844"/><section>
    <title>SCB_SHCSR_BUSFAULTENA_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTENA_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>SCB SHCSR: BUSFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00693">693</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844"/><section>
    <title>SCB_SHCSR_BUSFAULTENA_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTENA_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>SCB SHCSR: BUSFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00693">693</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844"/><section>
    <title>SCB_SHCSR_BUSFAULTENA_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTENA_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>SCB SHCSR: BUSFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00576">576</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844"/><section>
    <title>SCB_SHCSR_BUSFAULTENA_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTENA_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>SCB SHCSR: BUSFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00715">715</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844"/><section>
    <title>SCB_SHCSR_BUSFAULTENA_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTENA_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>SCB SHCSR: BUSFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00630">630</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844"/><section>
    <title>SCB_SHCSR_BUSFAULTENA_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTENA_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>SCB SHCSR: BUSFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00732">732</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844"/><section>
    <title>SCB_SHCSR_BUSFAULTENA_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTENA_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>SCB SHCSR: BUSFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00515">515</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3d32edbe4a5c0335f808cfc19ec7e844"/><section>
    <title>SCB_SHCSR_BUSFAULTENA_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTENA_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>SCB SHCSR: BUSFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00706">706</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga677c23749c4d348f30fb471d1223e783"/><section>
    <title>SCB_SHCSR_BUSFAULTPENDED_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: BUSFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00723">723</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga677c23749c4d348f30fb471d1223e783"/><section>
    <title>SCB_SHCSR_BUSFAULTPENDED_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: BUSFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00703">703</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga677c23749c4d348f30fb471d1223e783"/><section>
    <title>SCB_SHCSR_BUSFAULTPENDED_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: BUSFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00528">528</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga677c23749c4d348f30fb471d1223e783"/><section>
    <title>SCB_SHCSR_BUSFAULTPENDED_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: BUSFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00703">703</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga677c23749c4d348f30fb471d1223e783"/><section>
    <title>SCB_SHCSR_BUSFAULTPENDED_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: BUSFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00703">703</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga677c23749c4d348f30fb471d1223e783"/><section>
    <title>SCB_SHCSR_BUSFAULTPENDED_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: BUSFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00586">586</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga677c23749c4d348f30fb471d1223e783"/><section>
    <title>SCB_SHCSR_BUSFAULTPENDED_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: BUSFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00725">725</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga677c23749c4d348f30fb471d1223e783"/><section>
    <title>SCB_SHCSR_BUSFAULTPENDED_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: BUSFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00640">640</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga677c23749c4d348f30fb471d1223e783"/><section>
    <title>SCB_SHCSR_BUSFAULTPENDED_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: BUSFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00742">742</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga677c23749c4d348f30fb471d1223e783"/><section>
    <title>SCB_SHCSR_BUSFAULTPENDED_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: BUSFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00525">525</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga677c23749c4d348f30fb471d1223e783"/><section>
    <title>SCB_SHCSR_BUSFAULTPENDED_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: BUSFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00716">716</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b"/><section>
    <title>SCB_SHCSR_BUSFAULTPENDED_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTPENDED_Pos&#160;&#160;&#160;14U</computeroutput></para>
<para>SCB SHCSR: BUSFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00722">722</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b"/><section>
    <title>SCB_SHCSR_BUSFAULTPENDED_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTPENDED_Pos&#160;&#160;&#160;14U</computeroutput></para>
<para>SCB SHCSR: BUSFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00702">702</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b"/><section>
    <title>SCB_SHCSR_BUSFAULTPENDED_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTPENDED_Pos&#160;&#160;&#160;14U</computeroutput></para>
<para>SCB SHCSR: BUSFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00527">527</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b"/><section>
    <title>SCB_SHCSR_BUSFAULTPENDED_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTPENDED_Pos&#160;&#160;&#160;14U</computeroutput></para>
<para>SCB SHCSR: BUSFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00702">702</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b"/><section>
    <title>SCB_SHCSR_BUSFAULTPENDED_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTPENDED_Pos&#160;&#160;&#160;14U</computeroutput></para>
<para>SCB SHCSR: BUSFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00702">702</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b"/><section>
    <title>SCB_SHCSR_BUSFAULTPENDED_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTPENDED_Pos&#160;&#160;&#160;14U</computeroutput></para>
<para>SCB SHCSR: BUSFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00585">585</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b"/><section>
    <title>SCB_SHCSR_BUSFAULTPENDED_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTPENDED_Pos&#160;&#160;&#160;14U</computeroutput></para>
<para>SCB SHCSR: BUSFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00724">724</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b"/><section>
    <title>SCB_SHCSR_BUSFAULTPENDED_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTPENDED_Pos&#160;&#160;&#160;14U</computeroutput></para>
<para>SCB SHCSR: BUSFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00639">639</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b"/><section>
    <title>SCB_SHCSR_BUSFAULTPENDED_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTPENDED_Pos&#160;&#160;&#160;14U</computeroutput></para>
<para>SCB SHCSR: BUSFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00741">741</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b"/><section>
    <title>SCB_SHCSR_BUSFAULTPENDED_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTPENDED_Pos&#160;&#160;&#160;14U</computeroutput></para>
<para>SCB SHCSR: BUSFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00524">524</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa22551e24a72b65f1e817f7ab462203b"/><section>
    <title>SCB_SHCSR_BUSFAULTPENDED_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTPENDED_Pos&#160;&#160;&#160;14U</computeroutput></para>
<para>SCB SHCSR: BUSFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00715">715</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5ae1ba2f88b11967bc8ca980fe411b44"/><section>
    <title>SCB_SHCSR_HARDFAULTACT_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_HARDFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_HARDFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_HARDFAULTACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga499ec47414b2f668c32ebb28b5889e2c">SCB_SHCSR_HARDFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: HARDFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00753">753</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5ae1ba2f88b11967bc8ca980fe411b44"/><section>
    <title>SCB_SHCSR_HARDFAULTACT_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_HARDFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_HARDFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_HARDFAULTACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga499ec47414b2f668c32ebb28b5889e2c">SCB_SHCSR_HARDFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: HARDFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00545">545</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5ae1ba2f88b11967bc8ca980fe411b44"/><section>
    <title>SCB_SHCSR_HARDFAULTACT_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_HARDFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_HARDFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_HARDFAULTACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga499ec47414b2f668c32ebb28b5889e2c">SCB_SHCSR_HARDFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: HARDFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00733">733</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5ae1ba2f88b11967bc8ca980fe411b44"/><section>
    <title>SCB_SHCSR_HARDFAULTACT_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_HARDFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_HARDFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_HARDFAULTACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga499ec47414b2f668c32ebb28b5889e2c">SCB_SHCSR_HARDFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: HARDFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00545">545</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5ae1ba2f88b11967bc8ca980fe411b44"/><section>
    <title>SCB_SHCSR_HARDFAULTACT_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_HARDFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_HARDFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_HARDFAULTACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga499ec47414b2f668c32ebb28b5889e2c">SCB_SHCSR_HARDFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: HARDFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00733">733</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5ae1ba2f88b11967bc8ca980fe411b44"/><section>
    <title>SCB_SHCSR_HARDFAULTACT_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_HARDFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_HARDFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_HARDFAULTACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga499ec47414b2f668c32ebb28b5889e2c">SCB_SHCSR_HARDFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: HARDFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00733">733</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5ae1ba2f88b11967bc8ca980fe411b44"/><section>
    <title>SCB_SHCSR_HARDFAULTACT_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_HARDFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_HARDFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_HARDFAULTACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga499ec47414b2f668c32ebb28b5889e2c">SCB_SHCSR_HARDFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: HARDFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00755">755</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5ae1ba2f88b11967bc8ca980fe411b44"/><section>
    <title>SCB_SHCSR_HARDFAULTACT_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_HARDFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_HARDFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_HARDFAULTACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga499ec47414b2f668c32ebb28b5889e2c">SCB_SHCSR_HARDFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: HARDFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00772">772</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5ae1ba2f88b11967bc8ca980fe411b44"/><section>
    <title>SCB_SHCSR_HARDFAULTACT_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_HARDFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_HARDFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_HARDFAULTACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga499ec47414b2f668c32ebb28b5889e2c">SCB_SHCSR_HARDFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: HARDFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00746">746</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga499ec47414b2f668c32ebb28b5889e2c"/><section>
    <title>SCB_SHCSR_HARDFAULTACT_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_HARDFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_HARDFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_HARDFAULTACT_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB SHCSR: HARDFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00752">752</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga499ec47414b2f668c32ebb28b5889e2c"/><section>
    <title>SCB_SHCSR_HARDFAULTACT_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_HARDFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_HARDFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_HARDFAULTACT_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB SHCSR: HARDFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00544">544</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga499ec47414b2f668c32ebb28b5889e2c"/><section>
    <title>SCB_SHCSR_HARDFAULTACT_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_HARDFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_HARDFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_HARDFAULTACT_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB SHCSR: HARDFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00732">732</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga499ec47414b2f668c32ebb28b5889e2c"/><section>
    <title>SCB_SHCSR_HARDFAULTACT_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_HARDFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_HARDFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_HARDFAULTACT_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB SHCSR: HARDFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00544">544</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga499ec47414b2f668c32ebb28b5889e2c"/><section>
    <title>SCB_SHCSR_HARDFAULTACT_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_HARDFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_HARDFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_HARDFAULTACT_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB SHCSR: HARDFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00732">732</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga499ec47414b2f668c32ebb28b5889e2c"/><section>
    <title>SCB_SHCSR_HARDFAULTACT_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_HARDFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_HARDFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_HARDFAULTACT_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB SHCSR: HARDFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00732">732</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga499ec47414b2f668c32ebb28b5889e2c"/><section>
    <title>SCB_SHCSR_HARDFAULTACT_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_HARDFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_HARDFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_HARDFAULTACT_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB SHCSR: HARDFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00754">754</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga499ec47414b2f668c32ebb28b5889e2c"/><section>
    <title>SCB_SHCSR_HARDFAULTACT_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_HARDFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_HARDFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_HARDFAULTACT_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB SHCSR: HARDFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00771">771</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga499ec47414b2f668c32ebb28b5889e2c"/><section>
    <title>SCB_SHCSR_HARDFAULTACT_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_HARDFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_HARDFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_HARDFAULTACT_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>SCB SHCSR: HARDFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00745">745</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad72747c81f58f73f0610760529697297"/><section>
    <title>SCB_SHCSR_HARDFAULTPENDED_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_HARDFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_HARDFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_HARDFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2e86fa5b7279235de3a62839e3f147cb">SCB_SHCSR_HARDFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: HARDFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00702">702</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad72747c81f58f73f0610760529697297"/><section>
    <title>SCB_SHCSR_HARDFAULTPENDED_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_HARDFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_HARDFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_HARDFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2e86fa5b7279235de3a62839e3f147cb">SCB_SHCSR_HARDFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: HARDFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00527">527</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad72747c81f58f73f0610760529697297"/><section>
    <title>SCB_SHCSR_HARDFAULTPENDED_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_HARDFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_HARDFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_HARDFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2e86fa5b7279235de3a62839e3f147cb">SCB_SHCSR_HARDFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: HARDFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00682">682</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad72747c81f58f73f0610760529697297"/><section>
    <title>SCB_SHCSR_HARDFAULTPENDED_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_HARDFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_HARDFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_HARDFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2e86fa5b7279235de3a62839e3f147cb">SCB_SHCSR_HARDFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: HARDFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00527">527</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad72747c81f58f73f0610760529697297"/><section>
    <title>SCB_SHCSR_HARDFAULTPENDED_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_HARDFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_HARDFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_HARDFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2e86fa5b7279235de3a62839e3f147cb">SCB_SHCSR_HARDFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: HARDFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00682">682</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad72747c81f58f73f0610760529697297"/><section>
    <title>SCB_SHCSR_HARDFAULTPENDED_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_HARDFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_HARDFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_HARDFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2e86fa5b7279235de3a62839e3f147cb">SCB_SHCSR_HARDFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: HARDFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00682">682</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad72747c81f58f73f0610760529697297"/><section>
    <title>SCB_SHCSR_HARDFAULTPENDED_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_HARDFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_HARDFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_HARDFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2e86fa5b7279235de3a62839e3f147cb">SCB_SHCSR_HARDFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: HARDFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00704">704</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad72747c81f58f73f0610760529697297"/><section>
    <title>SCB_SHCSR_HARDFAULTPENDED_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_HARDFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_HARDFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_HARDFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2e86fa5b7279235de3a62839e3f147cb">SCB_SHCSR_HARDFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: HARDFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00721">721</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad72747c81f58f73f0610760529697297"/><section>
    <title>SCB_SHCSR_HARDFAULTPENDED_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_HARDFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_HARDFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_HARDFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2e86fa5b7279235de3a62839e3f147cb">SCB_SHCSR_HARDFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: HARDFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00695">695</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2e86fa5b7279235de3a62839e3f147cb"/><section>
    <title>SCB_SHCSR_HARDFAULTPENDED_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_HARDFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_HARDFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_HARDFAULTPENDED_Pos&#160;&#160;&#160;21U</computeroutput></para>
<para>SCB SHCSR: HARDFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00701">701</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2e86fa5b7279235de3a62839e3f147cb"/><section>
    <title>SCB_SHCSR_HARDFAULTPENDED_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_HARDFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_HARDFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_HARDFAULTPENDED_Pos&#160;&#160;&#160;21U</computeroutput></para>
<para>SCB SHCSR: HARDFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00526">526</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2e86fa5b7279235de3a62839e3f147cb"/><section>
    <title>SCB_SHCSR_HARDFAULTPENDED_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_HARDFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_HARDFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_HARDFAULTPENDED_Pos&#160;&#160;&#160;21U</computeroutput></para>
<para>SCB SHCSR: HARDFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00681">681</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2e86fa5b7279235de3a62839e3f147cb"/><section>
    <title>SCB_SHCSR_HARDFAULTPENDED_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_HARDFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_HARDFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_HARDFAULTPENDED_Pos&#160;&#160;&#160;21U</computeroutput></para>
<para>SCB SHCSR: HARDFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00526">526</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2e86fa5b7279235de3a62839e3f147cb"/><section>
    <title>SCB_SHCSR_HARDFAULTPENDED_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_HARDFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_HARDFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_HARDFAULTPENDED_Pos&#160;&#160;&#160;21U</computeroutput></para>
<para>SCB SHCSR: HARDFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00681">681</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2e86fa5b7279235de3a62839e3f147cb"/><section>
    <title>SCB_SHCSR_HARDFAULTPENDED_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_HARDFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_HARDFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_HARDFAULTPENDED_Pos&#160;&#160;&#160;21U</computeroutput></para>
<para>SCB SHCSR: HARDFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00681">681</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2e86fa5b7279235de3a62839e3f147cb"/><section>
    <title>SCB_SHCSR_HARDFAULTPENDED_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_HARDFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_HARDFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_HARDFAULTPENDED_Pos&#160;&#160;&#160;21U</computeroutput></para>
<para>SCB SHCSR: HARDFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00703">703</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2e86fa5b7279235de3a62839e3f147cb"/><section>
    <title>SCB_SHCSR_HARDFAULTPENDED_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_HARDFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_HARDFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_HARDFAULTPENDED_Pos&#160;&#160;&#160;21U</computeroutput></para>
<para>SCB SHCSR: HARDFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00720">720</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2e86fa5b7279235de3a62839e3f147cb"/><section>
    <title>SCB_SHCSR_HARDFAULTPENDED_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_HARDFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_HARDFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_HARDFAULTPENDED_Pos&#160;&#160;&#160;21U</computeroutput></para>
<para>SCB SHCSR: HARDFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00694">694</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9147fd4e1b12394ae26eadf900a023a3"/><section>
    <title>SCB_SHCSR_MEMFAULTACT_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTACT_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</link>*/)</computeroutput></para>
<para>SCB SHCSR: MEMFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00759">759</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9147fd4e1b12394ae26eadf900a023a3"/><section>
    <title>SCB_SHCSR_MEMFAULTACT_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTACT_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</link>*/)</computeroutput></para>
<para>SCB SHCSR: MEMFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00739">739</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9147fd4e1b12394ae26eadf900a023a3"/><section>
    <title>SCB_SHCSR_MEMFAULTACT_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTACT_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</link>*/)</computeroutput></para>
<para>SCB SHCSR: MEMFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00555">555</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9147fd4e1b12394ae26eadf900a023a3"/><section>
    <title>SCB_SHCSR_MEMFAULTACT_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTACT_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</link>*/)</computeroutput></para>
<para>SCB SHCSR: MEMFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00739">739</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9147fd4e1b12394ae26eadf900a023a3"/><section>
    <title>SCB_SHCSR_MEMFAULTACT_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTACT_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</link>*/)</computeroutput></para>
<para>SCB SHCSR: MEMFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00739">739</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9147fd4e1b12394ae26eadf900a023a3"/><section>
    <title>SCB_SHCSR_MEMFAULTACT_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTACT_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</link>*/)</computeroutput></para>
<para>SCB SHCSR: MEMFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00613">613</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9147fd4e1b12394ae26eadf900a023a3"/><section>
    <title>SCB_SHCSR_MEMFAULTACT_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTACT_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</link>*/)</computeroutput></para>
<para>SCB SHCSR: MEMFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00761">761</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9147fd4e1b12394ae26eadf900a023a3"/><section>
    <title>SCB_SHCSR_MEMFAULTACT_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTACT_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</link>*/)</computeroutput></para>
<para>SCB SHCSR: MEMFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00667">667</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9147fd4e1b12394ae26eadf900a023a3"/><section>
    <title>SCB_SHCSR_MEMFAULTACT_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTACT_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</link>*/)</computeroutput></para>
<para>SCB SHCSR: MEMFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00778">778</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9147fd4e1b12394ae26eadf900a023a3"/><section>
    <title>SCB_SHCSR_MEMFAULTACT_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTACT_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</link>*/)</computeroutput></para>
<para>SCB SHCSR: MEMFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00552">552</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9147fd4e1b12394ae26eadf900a023a3"/><section>
    <title>SCB_SHCSR_MEMFAULTACT_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTACT_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</link>*/)</computeroutput></para>
<para>SCB SHCSR: MEMFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00752">752</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803"/><section>
    <title>SCB_SHCSR_MEMFAULTACT_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTACT_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB SHCSR: MEMFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00758">758</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803"/><section>
    <title>SCB_SHCSR_MEMFAULTACT_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTACT_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB SHCSR: MEMFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00738">738</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803"/><section>
    <title>SCB_SHCSR_MEMFAULTACT_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTACT_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB SHCSR: MEMFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00554">554</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803"/><section>
    <title>SCB_SHCSR_MEMFAULTACT_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTACT_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB SHCSR: MEMFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00738">738</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803"/><section>
    <title>SCB_SHCSR_MEMFAULTACT_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTACT_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB SHCSR: MEMFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00738">738</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803"/><section>
    <title>SCB_SHCSR_MEMFAULTACT_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTACT_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB SHCSR: MEMFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00612">612</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803"/><section>
    <title>SCB_SHCSR_MEMFAULTACT_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTACT_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB SHCSR: MEMFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00760">760</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803"/><section>
    <title>SCB_SHCSR_MEMFAULTACT_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTACT_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB SHCSR: MEMFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00666">666</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803"/><section>
    <title>SCB_SHCSR_MEMFAULTACT_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTACT_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB SHCSR: MEMFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00777">777</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803"/><section>
    <title>SCB_SHCSR_MEMFAULTACT_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTACT_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB SHCSR: MEMFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00551">551</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7c856f79a75dcc1d1517b19a67691803"/><section>
    <title>SCB_SHCSR_MEMFAULTACT_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTACT_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB SHCSR: MEMFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00751">751</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf084424fa1f69bea36a1c44899d83d17"/><section>
    <title>SCB_SHCSR_MEMFAULTENA_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MEMFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00717">717</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf084424fa1f69bea36a1c44899d83d17"/><section>
    <title>SCB_SHCSR_MEMFAULTENA_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MEMFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00697">697</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf084424fa1f69bea36a1c44899d83d17"/><section>
    <title>SCB_SHCSR_MEMFAULTENA_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MEMFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00522">522</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf084424fa1f69bea36a1c44899d83d17"/><section>
    <title>SCB_SHCSR_MEMFAULTENA_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MEMFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00697">697</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf084424fa1f69bea36a1c44899d83d17"/><section>
    <title>SCB_SHCSR_MEMFAULTENA_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MEMFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00697">697</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf084424fa1f69bea36a1c44899d83d17"/><section>
    <title>SCB_SHCSR_MEMFAULTENA_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MEMFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00580">580</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf084424fa1f69bea36a1c44899d83d17"/><section>
    <title>SCB_SHCSR_MEMFAULTENA_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MEMFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00719">719</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf084424fa1f69bea36a1c44899d83d17"/><section>
    <title>SCB_SHCSR_MEMFAULTENA_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MEMFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00634">634</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf084424fa1f69bea36a1c44899d83d17"/><section>
    <title>SCB_SHCSR_MEMFAULTENA_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MEMFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00736">736</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf084424fa1f69bea36a1c44899d83d17"/><section>
    <title>SCB_SHCSR_MEMFAULTENA_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MEMFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00519">519</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf084424fa1f69bea36a1c44899d83d17"/><section>
    <title>SCB_SHCSR_MEMFAULTENA_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MEMFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00710">710</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251"/><section>
    <title>SCB_SHCSR_MEMFAULTENA_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTENA_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB SHCSR: MEMFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00716">716</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251"/><section>
    <title>SCB_SHCSR_MEMFAULTENA_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTENA_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB SHCSR: MEMFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00696">696</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251"/><section>
    <title>SCB_SHCSR_MEMFAULTENA_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTENA_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB SHCSR: MEMFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00521">521</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251"/><section>
    <title>SCB_SHCSR_MEMFAULTENA_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTENA_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB SHCSR: MEMFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00696">696</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251"/><section>
    <title>SCB_SHCSR_MEMFAULTENA_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTENA_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB SHCSR: MEMFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00696">696</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251"/><section>
    <title>SCB_SHCSR_MEMFAULTENA_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTENA_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB SHCSR: MEMFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00579">579</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251"/><section>
    <title>SCB_SHCSR_MEMFAULTENA_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTENA_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB SHCSR: MEMFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00718">718</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251"/><section>
    <title>SCB_SHCSR_MEMFAULTENA_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTENA_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB SHCSR: MEMFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00633">633</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251"/><section>
    <title>SCB_SHCSR_MEMFAULTENA_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTENA_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB SHCSR: MEMFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00735">735</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251"/><section>
    <title>SCB_SHCSR_MEMFAULTENA_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTENA_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB SHCSR: MEMFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00518">518</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga685b4564a8760b4506f14ec4307b7251"/><section>
    <title>SCB_SHCSR_MEMFAULTENA_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTENA_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>SCB SHCSR: MEMFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00709">709</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9abc6c2e395f9e5af4ce05fc420fb04c"/><section>
    <title>SCB_SHCSR_MEMFAULTPENDED_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MEMFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00726">726</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9abc6c2e395f9e5af4ce05fc420fb04c"/><section>
    <title>SCB_SHCSR_MEMFAULTPENDED_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MEMFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00706">706</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9abc6c2e395f9e5af4ce05fc420fb04c"/><section>
    <title>SCB_SHCSR_MEMFAULTPENDED_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MEMFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00531">531</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9abc6c2e395f9e5af4ce05fc420fb04c"/><section>
    <title>SCB_SHCSR_MEMFAULTPENDED_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MEMFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00706">706</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9abc6c2e395f9e5af4ce05fc420fb04c"/><section>
    <title>SCB_SHCSR_MEMFAULTPENDED_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MEMFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00706">706</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9abc6c2e395f9e5af4ce05fc420fb04c"/><section>
    <title>SCB_SHCSR_MEMFAULTPENDED_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MEMFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00589">589</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9abc6c2e395f9e5af4ce05fc420fb04c"/><section>
    <title>SCB_SHCSR_MEMFAULTPENDED_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MEMFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00728">728</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9abc6c2e395f9e5af4ce05fc420fb04c"/><section>
    <title>SCB_SHCSR_MEMFAULTPENDED_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MEMFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00643">643</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9abc6c2e395f9e5af4ce05fc420fb04c"/><section>
    <title>SCB_SHCSR_MEMFAULTPENDED_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MEMFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00745">745</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9abc6c2e395f9e5af4ce05fc420fb04c"/><section>
    <title>SCB_SHCSR_MEMFAULTPENDED_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MEMFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00528">528</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9abc6c2e395f9e5af4ce05fc420fb04c"/><section>
    <title>SCB_SHCSR_MEMFAULTPENDED_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MEMFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00719">719</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f"/><section>
    <title>SCB_SHCSR_MEMFAULTPENDED_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTPENDED_Pos&#160;&#160;&#160;13U</computeroutput></para>
<para>SCB SHCSR: MEMFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00725">725</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f"/><section>
    <title>SCB_SHCSR_MEMFAULTPENDED_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTPENDED_Pos&#160;&#160;&#160;13U</computeroutput></para>
<para>SCB SHCSR: MEMFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00705">705</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f"/><section>
    <title>SCB_SHCSR_MEMFAULTPENDED_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTPENDED_Pos&#160;&#160;&#160;13U</computeroutput></para>
<para>SCB SHCSR: MEMFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00530">530</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f"/><section>
    <title>SCB_SHCSR_MEMFAULTPENDED_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTPENDED_Pos&#160;&#160;&#160;13U</computeroutput></para>
<para>SCB SHCSR: MEMFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00705">705</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f"/><section>
    <title>SCB_SHCSR_MEMFAULTPENDED_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTPENDED_Pos&#160;&#160;&#160;13U</computeroutput></para>
<para>SCB SHCSR: MEMFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00705">705</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f"/><section>
    <title>SCB_SHCSR_MEMFAULTPENDED_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTPENDED_Pos&#160;&#160;&#160;13U</computeroutput></para>
<para>SCB SHCSR: MEMFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00588">588</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f"/><section>
    <title>SCB_SHCSR_MEMFAULTPENDED_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTPENDED_Pos&#160;&#160;&#160;13U</computeroutput></para>
<para>SCB SHCSR: MEMFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00727">727</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f"/><section>
    <title>SCB_SHCSR_MEMFAULTPENDED_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTPENDED_Pos&#160;&#160;&#160;13U</computeroutput></para>
<para>SCB SHCSR: MEMFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00642">642</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f"/><section>
    <title>SCB_SHCSR_MEMFAULTPENDED_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTPENDED_Pos&#160;&#160;&#160;13U</computeroutput></para>
<para>SCB SHCSR: MEMFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00744">744</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f"/><section>
    <title>SCB_SHCSR_MEMFAULTPENDED_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTPENDED_Pos&#160;&#160;&#160;13U</computeroutput></para>
<para>SCB SHCSR: MEMFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00527">527</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f"/><section>
    <title>SCB_SHCSR_MEMFAULTPENDED_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTPENDED_Pos&#160;&#160;&#160;13U</computeroutput></para>
<para>SCB SHCSR: MEMFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00718">718</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaad09b4bc36e9bccccc2e110d20b16e1a"/><section>
    <title>SCB_SHCSR_MONITORACT_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MONITORACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MONITORACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MONITORACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MONITORACT Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00738">738</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaad09b4bc36e9bccccc2e110d20b16e1a"/><section>
    <title>SCB_SHCSR_MONITORACT_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MONITORACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MONITORACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MONITORACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MONITORACT Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00718">718</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaad09b4bc36e9bccccc2e110d20b16e1a"/><section>
    <title>SCB_SHCSR_MONITORACT_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MONITORACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MONITORACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MONITORACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MONITORACT Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00543">543</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaad09b4bc36e9bccccc2e110d20b16e1a"/><section>
    <title>SCB_SHCSR_MONITORACT_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MONITORACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MONITORACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MONITORACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MONITORACT Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00718">718</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaad09b4bc36e9bccccc2e110d20b16e1a"/><section>
    <title>SCB_SHCSR_MONITORACT_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MONITORACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MONITORACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MONITORACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MONITORACT Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00718">718</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaad09b4bc36e9bccccc2e110d20b16e1a"/><section>
    <title>SCB_SHCSR_MONITORACT_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MONITORACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MONITORACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MONITORACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MONITORACT Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00601">601</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaad09b4bc36e9bccccc2e110d20b16e1a"/><section>
    <title>SCB_SHCSR_MONITORACT_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MONITORACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MONITORACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MONITORACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MONITORACT Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00740">740</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaad09b4bc36e9bccccc2e110d20b16e1a"/><section>
    <title>SCB_SHCSR_MONITORACT_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MONITORACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MONITORACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MONITORACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MONITORACT Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00655">655</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaad09b4bc36e9bccccc2e110d20b16e1a"/><section>
    <title>SCB_SHCSR_MONITORACT_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MONITORACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MONITORACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MONITORACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MONITORACT Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00757">757</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaad09b4bc36e9bccccc2e110d20b16e1a"/><section>
    <title>SCB_SHCSR_MONITORACT_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MONITORACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MONITORACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MONITORACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MONITORACT Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00540">540</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaad09b4bc36e9bccccc2e110d20b16e1a"/><section>
    <title>SCB_SHCSR_MONITORACT_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MONITORACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MONITORACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MONITORACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MONITORACT Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00731">731</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af"/><section>
    <title>SCB_SHCSR_MONITORACT_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MONITORACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MONITORACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MONITORACT_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB SHCSR: MONITORACT Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00737">737</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af"/><section>
    <title>SCB_SHCSR_MONITORACT_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MONITORACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MONITORACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MONITORACT_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB SHCSR: MONITORACT Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00717">717</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af"/><section>
    <title>SCB_SHCSR_MONITORACT_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MONITORACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MONITORACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MONITORACT_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB SHCSR: MONITORACT Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00542">542</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af"/><section>
    <title>SCB_SHCSR_MONITORACT_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MONITORACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MONITORACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MONITORACT_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB SHCSR: MONITORACT Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00717">717</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af"/><section>
    <title>SCB_SHCSR_MONITORACT_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MONITORACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MONITORACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MONITORACT_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB SHCSR: MONITORACT Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00717">717</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af"/><section>
    <title>SCB_SHCSR_MONITORACT_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MONITORACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MONITORACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MONITORACT_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB SHCSR: MONITORACT Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00600">600</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af"/><section>
    <title>SCB_SHCSR_MONITORACT_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MONITORACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MONITORACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MONITORACT_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB SHCSR: MONITORACT Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00739">739</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af"/><section>
    <title>SCB_SHCSR_MONITORACT_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MONITORACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MONITORACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MONITORACT_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB SHCSR: MONITORACT Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00654">654</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af"/><section>
    <title>SCB_SHCSR_MONITORACT_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MONITORACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MONITORACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MONITORACT_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB SHCSR: MONITORACT Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00756">756</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af"/><section>
    <title>SCB_SHCSR_MONITORACT_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MONITORACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MONITORACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MONITORACT_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB SHCSR: MONITORACT Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00539">539</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8b71cf4c61803752a41c96deb00d26af"/><section>
    <title>SCB_SHCSR_MONITORACT_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MONITORACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MONITORACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MONITORACT_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>SCB SHCSR: MONITORACT Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00730">730</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae5bb28ebc1feed160c9fff1e163d0ee0"/><section>
    <title>SCB_SHCSR_NMIACT_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_NMIACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_NMIACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_NMIACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabab1177d5e9a6ef204b9fd88551b7e53">SCB_SHCSR_NMIACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: NMIACT Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00744">744</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae5bb28ebc1feed160c9fff1e163d0ee0"/><section>
    <title>SCB_SHCSR_NMIACT_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_NMIACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_NMIACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_NMIACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabab1177d5e9a6ef204b9fd88551b7e53">SCB_SHCSR_NMIACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: NMIACT Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00542">542</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae5bb28ebc1feed160c9fff1e163d0ee0"/><section>
    <title>SCB_SHCSR_NMIACT_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_NMIACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_NMIACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_NMIACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabab1177d5e9a6ef204b9fd88551b7e53">SCB_SHCSR_NMIACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: NMIACT Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00724">724</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae5bb28ebc1feed160c9fff1e163d0ee0"/><section>
    <title>SCB_SHCSR_NMIACT_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_NMIACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_NMIACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_NMIACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabab1177d5e9a6ef204b9fd88551b7e53">SCB_SHCSR_NMIACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: NMIACT Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00542">542</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae5bb28ebc1feed160c9fff1e163d0ee0"/><section>
    <title>SCB_SHCSR_NMIACT_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_NMIACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_NMIACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_NMIACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabab1177d5e9a6ef204b9fd88551b7e53">SCB_SHCSR_NMIACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: NMIACT Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00724">724</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae5bb28ebc1feed160c9fff1e163d0ee0"/><section>
    <title>SCB_SHCSR_NMIACT_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_NMIACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_NMIACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_NMIACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabab1177d5e9a6ef204b9fd88551b7e53">SCB_SHCSR_NMIACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: NMIACT Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00724">724</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae5bb28ebc1feed160c9fff1e163d0ee0"/><section>
    <title>SCB_SHCSR_NMIACT_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_NMIACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_NMIACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_NMIACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabab1177d5e9a6ef204b9fd88551b7e53">SCB_SHCSR_NMIACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: NMIACT Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00746">746</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae5bb28ebc1feed160c9fff1e163d0ee0"/><section>
    <title>SCB_SHCSR_NMIACT_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_NMIACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_NMIACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_NMIACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabab1177d5e9a6ef204b9fd88551b7e53">SCB_SHCSR_NMIACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: NMIACT Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00763">763</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae5bb28ebc1feed160c9fff1e163d0ee0"/><section>
    <title>SCB_SHCSR_NMIACT_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_NMIACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_NMIACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_NMIACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabab1177d5e9a6ef204b9fd88551b7e53">SCB_SHCSR_NMIACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: NMIACT Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00737">737</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabab1177d5e9a6ef204b9fd88551b7e53"/><section>
    <title>SCB_SHCSR_NMIACT_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_NMIACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_NMIACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_NMIACT_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB SHCSR: NMIACT Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00743">743</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabab1177d5e9a6ef204b9fd88551b7e53"/><section>
    <title>SCB_SHCSR_NMIACT_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_NMIACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_NMIACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_NMIACT_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB SHCSR: NMIACT Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00541">541</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabab1177d5e9a6ef204b9fd88551b7e53"/><section>
    <title>SCB_SHCSR_NMIACT_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_NMIACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_NMIACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_NMIACT_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB SHCSR: NMIACT Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00723">723</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabab1177d5e9a6ef204b9fd88551b7e53"/><section>
    <title>SCB_SHCSR_NMIACT_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_NMIACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_NMIACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_NMIACT_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB SHCSR: NMIACT Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00541">541</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabab1177d5e9a6ef204b9fd88551b7e53"/><section>
    <title>SCB_SHCSR_NMIACT_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_NMIACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_NMIACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_NMIACT_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB SHCSR: NMIACT Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00723">723</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabab1177d5e9a6ef204b9fd88551b7e53"/><section>
    <title>SCB_SHCSR_NMIACT_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_NMIACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_NMIACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_NMIACT_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB SHCSR: NMIACT Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00723">723</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabab1177d5e9a6ef204b9fd88551b7e53"/><section>
    <title>SCB_SHCSR_NMIACT_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_NMIACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_NMIACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_NMIACT_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB SHCSR: NMIACT Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00745">745</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabab1177d5e9a6ef204b9fd88551b7e53"/><section>
    <title>SCB_SHCSR_NMIACT_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_NMIACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_NMIACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_NMIACT_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB SHCSR: NMIACT Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00762">762</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabab1177d5e9a6ef204b9fd88551b7e53"/><section>
    <title>SCB_SHCSR_NMIACT_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_NMIACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_NMIACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_NMIACT_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>SCB SHCSR: NMIACT Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00736">736</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae0e837241a515d4cbadaaae1faa8e039"/><section>
    <title>SCB_SHCSR_PENDSVACT_Msk<computeroutput>[1/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_PENDSVACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_PENDSVACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_PENDSVACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: PENDSVACT Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00735">735</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae0e837241a515d4cbadaaae1faa8e039"/><section>
    <title>SCB_SHCSR_PENDSVACT_Msk<computeroutput>[2/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_PENDSVACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_PENDSVACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_PENDSVACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: PENDSVACT Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00536">536</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae0e837241a515d4cbadaaae1faa8e039"/><section>
    <title>SCB_SHCSR_PENDSVACT_Msk<computeroutput>[3/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_PENDSVACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_PENDSVACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_PENDSVACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: PENDSVACT Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00715">715</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae0e837241a515d4cbadaaae1faa8e039"/><section>
    <title>SCB_SHCSR_PENDSVACT_Msk<computeroutput>[4/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_PENDSVACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_PENDSVACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_PENDSVACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: PENDSVACT Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00536">536</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae0e837241a515d4cbadaaae1faa8e039"/><section>
    <title>SCB_SHCSR_PENDSVACT_Msk<computeroutput>[5/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_PENDSVACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_PENDSVACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_PENDSVACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: PENDSVACT Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00540">540</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae0e837241a515d4cbadaaae1faa8e039"/><section>
    <title>SCB_SHCSR_PENDSVACT_Msk<computeroutput>[6/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_PENDSVACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_PENDSVACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_PENDSVACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: PENDSVACT Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00715">715</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae0e837241a515d4cbadaaae1faa8e039"/><section>
    <title>SCB_SHCSR_PENDSVACT_Msk<computeroutput>[7/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_PENDSVACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_PENDSVACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_PENDSVACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: PENDSVACT Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00715">715</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae0e837241a515d4cbadaaae1faa8e039"/><section>
    <title>SCB_SHCSR_PENDSVACT_Msk<computeroutput>[8/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_PENDSVACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_PENDSVACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_PENDSVACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: PENDSVACT Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00598">598</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae0e837241a515d4cbadaaae1faa8e039"/><section>
    <title>SCB_SHCSR_PENDSVACT_Msk<computeroutput>[9/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_PENDSVACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_PENDSVACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_PENDSVACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: PENDSVACT Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00737">737</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae0e837241a515d4cbadaaae1faa8e039"/><section>
    <title>SCB_SHCSR_PENDSVACT_Msk<computeroutput>[10/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_PENDSVACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_PENDSVACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_PENDSVACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: PENDSVACT Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00652">652</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae0e837241a515d4cbadaaae1faa8e039"/><section>
    <title>SCB_SHCSR_PENDSVACT_Msk<computeroutput>[11/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_PENDSVACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_PENDSVACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_PENDSVACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: PENDSVACT Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00754">754</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae0e837241a515d4cbadaaae1faa8e039"/><section>
    <title>SCB_SHCSR_PENDSVACT_Msk<computeroutput>[12/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_PENDSVACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_PENDSVACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_PENDSVACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: PENDSVACT Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00537">537</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae0e837241a515d4cbadaaae1faa8e039"/><section>
    <title>SCB_SHCSR_PENDSVACT_Msk<computeroutput>[13/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_PENDSVACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_PENDSVACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_PENDSVACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: PENDSVACT Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00728">728</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939"/><section>
    <title>SCB_SHCSR_PENDSVACT_Pos<computeroutput>[1/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_PENDSVACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_PENDSVACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_PENDSVACT_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>SCB SHCSR: PENDSVACT Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00734">734</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939"/><section>
    <title>SCB_SHCSR_PENDSVACT_Pos<computeroutput>[2/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_PENDSVACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_PENDSVACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_PENDSVACT_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>SCB SHCSR: PENDSVACT Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00535">535</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939"/><section>
    <title>SCB_SHCSR_PENDSVACT_Pos<computeroutput>[3/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_PENDSVACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_PENDSVACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_PENDSVACT_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>SCB SHCSR: PENDSVACT Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00714">714</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939"/><section>
    <title>SCB_SHCSR_PENDSVACT_Pos<computeroutput>[4/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_PENDSVACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_PENDSVACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_PENDSVACT_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>SCB SHCSR: PENDSVACT Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00535">535</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939"/><section>
    <title>SCB_SHCSR_PENDSVACT_Pos<computeroutput>[5/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_PENDSVACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_PENDSVACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_PENDSVACT_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>SCB SHCSR: PENDSVACT Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00539">539</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939"/><section>
    <title>SCB_SHCSR_PENDSVACT_Pos<computeroutput>[6/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_PENDSVACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_PENDSVACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_PENDSVACT_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>SCB SHCSR: PENDSVACT Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00714">714</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939"/><section>
    <title>SCB_SHCSR_PENDSVACT_Pos<computeroutput>[7/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_PENDSVACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_PENDSVACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_PENDSVACT_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>SCB SHCSR: PENDSVACT Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00714">714</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939"/><section>
    <title>SCB_SHCSR_PENDSVACT_Pos<computeroutput>[8/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_PENDSVACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_PENDSVACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_PENDSVACT_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>SCB SHCSR: PENDSVACT Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00597">597</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939"/><section>
    <title>SCB_SHCSR_PENDSVACT_Pos<computeroutput>[9/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_PENDSVACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_PENDSVACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_PENDSVACT_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>SCB SHCSR: PENDSVACT Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00736">736</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939"/><section>
    <title>SCB_SHCSR_PENDSVACT_Pos<computeroutput>[10/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_PENDSVACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_PENDSVACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_PENDSVACT_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>SCB SHCSR: PENDSVACT Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00651">651</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939"/><section>
    <title>SCB_SHCSR_PENDSVACT_Pos<computeroutput>[11/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_PENDSVACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_PENDSVACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_PENDSVACT_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>SCB SHCSR: PENDSVACT Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00753">753</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939"/><section>
    <title>SCB_SHCSR_PENDSVACT_Pos<computeroutput>[12/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_PENDSVACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_PENDSVACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_PENDSVACT_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>SCB SHCSR: PENDSVACT Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00536">536</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9b9fa69ce4c5ce7fe0861dbccfb15939"/><section>
    <title>SCB_SHCSR_PENDSVACT_Pos<computeroutput>[13/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_PENDSVACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_PENDSVACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_PENDSVACT_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>SCB SHCSR: PENDSVACT Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00727">727</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga15864bcf00ceff971f7b8c173673dbbf"/><section>
    <title>SCB_SHCSR_SECUREFAULTACT_Msk<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c27422acd12822bd6854bcdf0890179">SCB_SHCSR_SECUREFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00747">747</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga15864bcf00ceff971f7b8c173673dbbf"/><section>
    <title>SCB_SHCSR_SECUREFAULTACT_Msk<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c27422acd12822bd6854bcdf0890179">SCB_SHCSR_SECUREFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00727">727</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga15864bcf00ceff971f7b8c173673dbbf"/><section>
    <title>SCB_SHCSR_SECUREFAULTACT_Msk<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c27422acd12822bd6854bcdf0890179">SCB_SHCSR_SECUREFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00727">727</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga15864bcf00ceff971f7b8c173673dbbf"/><section>
    <title>SCB_SHCSR_SECUREFAULTACT_Msk<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c27422acd12822bd6854bcdf0890179">SCB_SHCSR_SECUREFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00727">727</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga15864bcf00ceff971f7b8c173673dbbf"/><section>
    <title>SCB_SHCSR_SECUREFAULTACT_Msk<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c27422acd12822bd6854bcdf0890179">SCB_SHCSR_SECUREFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00749">749</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga15864bcf00ceff971f7b8c173673dbbf"/><section>
    <title>SCB_SHCSR_SECUREFAULTACT_Msk<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c27422acd12822bd6854bcdf0890179">SCB_SHCSR_SECUREFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00766">766</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga15864bcf00ceff971f7b8c173673dbbf"/><section>
    <title>SCB_SHCSR_SECUREFAULTACT_Msk<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c27422acd12822bd6854bcdf0890179">SCB_SHCSR_SECUREFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00740">740</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9c27422acd12822bd6854bcdf0890179"/><section>
    <title>SCB_SHCSR_SECUREFAULTACT_Pos<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTACT_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00746">746</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9c27422acd12822bd6854bcdf0890179"/><section>
    <title>SCB_SHCSR_SECUREFAULTACT_Pos<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTACT_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00726">726</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9c27422acd12822bd6854bcdf0890179"/><section>
    <title>SCB_SHCSR_SECUREFAULTACT_Pos<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTACT_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00726">726</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9c27422acd12822bd6854bcdf0890179"/><section>
    <title>SCB_SHCSR_SECUREFAULTACT_Pos<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTACT_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00726">726</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9c27422acd12822bd6854bcdf0890179"/><section>
    <title>SCB_SHCSR_SECUREFAULTACT_Pos<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTACT_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00748">748</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9c27422acd12822bd6854bcdf0890179"/><section>
    <title>SCB_SHCSR_SECUREFAULTACT_Pos<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTACT_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00765">765</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9c27422acd12822bd6854bcdf0890179"/><section>
    <title>SCB_SHCSR_SECUREFAULTACT_Pos<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTACT_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00739">739</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2bb1374f777b18501bb0c7b7b1a775aa"/><section>
    <title>SCB_SHCSR_SECUREFAULTENA_Msk<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafccb0c2b386b439ce03fb25ce3392ffc">SCB_SHCSR_SECUREFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00708">708</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2bb1374f777b18501bb0c7b7b1a775aa"/><section>
    <title>SCB_SHCSR_SECUREFAULTENA_Msk<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafccb0c2b386b439ce03fb25ce3392ffc">SCB_SHCSR_SECUREFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00688">688</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2bb1374f777b18501bb0c7b7b1a775aa"/><section>
    <title>SCB_SHCSR_SECUREFAULTENA_Msk<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafccb0c2b386b439ce03fb25ce3392ffc">SCB_SHCSR_SECUREFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00688">688</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2bb1374f777b18501bb0c7b7b1a775aa"/><section>
    <title>SCB_SHCSR_SECUREFAULTENA_Msk<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafccb0c2b386b439ce03fb25ce3392ffc">SCB_SHCSR_SECUREFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00688">688</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2bb1374f777b18501bb0c7b7b1a775aa"/><section>
    <title>SCB_SHCSR_SECUREFAULTENA_Msk<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafccb0c2b386b439ce03fb25ce3392ffc">SCB_SHCSR_SECUREFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00710">710</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2bb1374f777b18501bb0c7b7b1a775aa"/><section>
    <title>SCB_SHCSR_SECUREFAULTENA_Msk<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafccb0c2b386b439ce03fb25ce3392ffc">SCB_SHCSR_SECUREFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00727">727</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2bb1374f777b18501bb0c7b7b1a775aa"/><section>
    <title>SCB_SHCSR_SECUREFAULTENA_Msk<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafccb0c2b386b439ce03fb25ce3392ffc">SCB_SHCSR_SECUREFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00701">701</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafccb0c2b386b439ce03fb25ce3392ffc"/><section>
    <title>SCB_SHCSR_SECUREFAULTENA_Pos<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTENA_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00707">707</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafccb0c2b386b439ce03fb25ce3392ffc"/><section>
    <title>SCB_SHCSR_SECUREFAULTENA_Pos<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTENA_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00687">687</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafccb0c2b386b439ce03fb25ce3392ffc"/><section>
    <title>SCB_SHCSR_SECUREFAULTENA_Pos<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTENA_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00687">687</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafccb0c2b386b439ce03fb25ce3392ffc"/><section>
    <title>SCB_SHCSR_SECUREFAULTENA_Pos<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTENA_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00687">687</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafccb0c2b386b439ce03fb25ce3392ffc"/><section>
    <title>SCB_SHCSR_SECUREFAULTENA_Pos<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTENA_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00709">709</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafccb0c2b386b439ce03fb25ce3392ffc"/><section>
    <title>SCB_SHCSR_SECUREFAULTENA_Pos<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTENA_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00726">726</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafccb0c2b386b439ce03fb25ce3392ffc"/><section>
    <title>SCB_SHCSR_SECUREFAULTENA_Pos<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTENA_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00700">700</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga504f2af763a6f491acaba1912d5fe702"/><section>
    <title>SCB_SHCSR_SECUREFAULTPENDED_Msk<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga39d60110521af453e9ae55f1a29d2ab4">SCB_SHCSR_SECUREFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00705">705</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga504f2af763a6f491acaba1912d5fe702"/><section>
    <title>SCB_SHCSR_SECUREFAULTPENDED_Msk<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga39d60110521af453e9ae55f1a29d2ab4">SCB_SHCSR_SECUREFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00685">685</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga504f2af763a6f491acaba1912d5fe702"/><section>
    <title>SCB_SHCSR_SECUREFAULTPENDED_Msk<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga39d60110521af453e9ae55f1a29d2ab4">SCB_SHCSR_SECUREFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00685">685</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga504f2af763a6f491acaba1912d5fe702"/><section>
    <title>SCB_SHCSR_SECUREFAULTPENDED_Msk<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga39d60110521af453e9ae55f1a29d2ab4">SCB_SHCSR_SECUREFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00685">685</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga504f2af763a6f491acaba1912d5fe702"/><section>
    <title>SCB_SHCSR_SECUREFAULTPENDED_Msk<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga39d60110521af453e9ae55f1a29d2ab4">SCB_SHCSR_SECUREFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00707">707</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga504f2af763a6f491acaba1912d5fe702"/><section>
    <title>SCB_SHCSR_SECUREFAULTPENDED_Msk<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga39d60110521af453e9ae55f1a29d2ab4">SCB_SHCSR_SECUREFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00724">724</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga504f2af763a6f491acaba1912d5fe702"/><section>
    <title>SCB_SHCSR_SECUREFAULTPENDED_Msk<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga39d60110521af453e9ae55f1a29d2ab4">SCB_SHCSR_SECUREFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00698">698</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga39d60110521af453e9ae55f1a29d2ab4"/><section>
    <title>SCB_SHCSR_SECUREFAULTPENDED_Pos<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTPENDED_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00704">704</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga39d60110521af453e9ae55f1a29d2ab4"/><section>
    <title>SCB_SHCSR_SECUREFAULTPENDED_Pos<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTPENDED_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00684">684</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga39d60110521af453e9ae55f1a29d2ab4"/><section>
    <title>SCB_SHCSR_SECUREFAULTPENDED_Pos<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTPENDED_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00684">684</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga39d60110521af453e9ae55f1a29d2ab4"/><section>
    <title>SCB_SHCSR_SECUREFAULTPENDED_Pos<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTPENDED_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00684">684</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga39d60110521af453e9ae55f1a29d2ab4"/><section>
    <title>SCB_SHCSR_SECUREFAULTPENDED_Pos<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTPENDED_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00706">706</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga39d60110521af453e9ae55f1a29d2ab4"/><section>
    <title>SCB_SHCSR_SECUREFAULTPENDED_Pos<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTPENDED_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00723">723</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga39d60110521af453e9ae55f1a29d2ab4"/><section>
    <title>SCB_SHCSR_SECUREFAULTPENDED_Pos<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SECUREFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SECUREFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SECUREFAULTPENDED_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>SCB SHCSR: SECUREFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00697">697</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga634c0f69a233475289023ae5cb158fdf"/><section>
    <title>SCB_SHCSR_SVCALLACT_Msk<computeroutput>[1/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SVCALLACT Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00741">741</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga634c0f69a233475289023ae5cb158fdf"/><section>
    <title>SCB_SHCSR_SVCALLACT_Msk<computeroutput>[2/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SVCALLACT Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00539">539</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga634c0f69a233475289023ae5cb158fdf"/><section>
    <title>SCB_SHCSR_SVCALLACT_Msk<computeroutput>[3/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SVCALLACT Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00721">721</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga634c0f69a233475289023ae5cb158fdf"/><section>
    <title>SCB_SHCSR_SVCALLACT_Msk<computeroutput>[4/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SVCALLACT Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00539">539</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga634c0f69a233475289023ae5cb158fdf"/><section>
    <title>SCB_SHCSR_SVCALLACT_Msk<computeroutput>[5/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SVCALLACT Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00546">546</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga634c0f69a233475289023ae5cb158fdf"/><section>
    <title>SCB_SHCSR_SVCALLACT_Msk<computeroutput>[6/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SVCALLACT Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00721">721</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga634c0f69a233475289023ae5cb158fdf"/><section>
    <title>SCB_SHCSR_SVCALLACT_Msk<computeroutput>[7/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SVCALLACT Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00721">721</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga634c0f69a233475289023ae5cb158fdf"/><section>
    <title>SCB_SHCSR_SVCALLACT_Msk<computeroutput>[8/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SVCALLACT Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00604">604</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga634c0f69a233475289023ae5cb158fdf"/><section>
    <title>SCB_SHCSR_SVCALLACT_Msk<computeroutput>[9/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SVCALLACT Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00743">743</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga634c0f69a233475289023ae5cb158fdf"/><section>
    <title>SCB_SHCSR_SVCALLACT_Msk<computeroutput>[10/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SVCALLACT Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00658">658</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga634c0f69a233475289023ae5cb158fdf"/><section>
    <title>SCB_SHCSR_SVCALLACT_Msk<computeroutput>[11/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SVCALLACT Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00760">760</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga634c0f69a233475289023ae5cb158fdf"/><section>
    <title>SCB_SHCSR_SVCALLACT_Msk<computeroutput>[12/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SVCALLACT Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00543">543</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga634c0f69a233475289023ae5cb158fdf"/><section>
    <title>SCB_SHCSR_SVCALLACT_Msk<computeroutput>[13/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SVCALLACT Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00734">734</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f"/><section>
    <title>SCB_SHCSR_SVCALLACT_Pos<computeroutput>[1/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLACT_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>SCB SHCSR: SVCALLACT Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00740">740</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f"/><section>
    <title>SCB_SHCSR_SVCALLACT_Pos<computeroutput>[2/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLACT_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>SCB SHCSR: SVCALLACT Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00538">538</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f"/><section>
    <title>SCB_SHCSR_SVCALLACT_Pos<computeroutput>[3/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLACT_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>SCB SHCSR: SVCALLACT Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00720">720</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f"/><section>
    <title>SCB_SHCSR_SVCALLACT_Pos<computeroutput>[4/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLACT_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>SCB SHCSR: SVCALLACT Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00538">538</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f"/><section>
    <title>SCB_SHCSR_SVCALLACT_Pos<computeroutput>[5/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLACT_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>SCB SHCSR: SVCALLACT Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00545">545</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f"/><section>
    <title>SCB_SHCSR_SVCALLACT_Pos<computeroutput>[6/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLACT_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>SCB SHCSR: SVCALLACT Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00720">720</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f"/><section>
    <title>SCB_SHCSR_SVCALLACT_Pos<computeroutput>[7/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLACT_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>SCB SHCSR: SVCALLACT Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00720">720</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f"/><section>
    <title>SCB_SHCSR_SVCALLACT_Pos<computeroutput>[8/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLACT_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>SCB SHCSR: SVCALLACT Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00603">603</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f"/><section>
    <title>SCB_SHCSR_SVCALLACT_Pos<computeroutput>[9/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLACT_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>SCB SHCSR: SVCALLACT Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00742">742</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f"/><section>
    <title>SCB_SHCSR_SVCALLACT_Pos<computeroutput>[10/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLACT_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>SCB SHCSR: SVCALLACT Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00657">657</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f"/><section>
    <title>SCB_SHCSR_SVCALLACT_Pos<computeroutput>[11/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLACT_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>SCB SHCSR: SVCALLACT Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00759">759</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f"/><section>
    <title>SCB_SHCSR_SVCALLACT_Pos<computeroutput>[12/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLACT_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>SCB SHCSR: SVCALLACT Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00542">542</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga977f5176be2bc8b123873861b38bc02f"/><section>
    <title>SCB_SHCSR_SVCALLACT_Pos<computeroutput>[13/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLACT_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>SCB SHCSR: SVCALLACT Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00733">733</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6095a7acfbad66f52822b1392be88652"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Msk<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00720">720</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6095a7acfbad66f52822b1392be88652"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Msk<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00530">530</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6095a7acfbad66f52822b1392be88652"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Msk<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00700">700</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6095a7acfbad66f52822b1392be88652"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Msk<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00433">433</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6095a7acfbad66f52822b1392be88652"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Msk<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00457">457</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6095a7acfbad66f52822b1392be88652"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Msk<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00433">433</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6095a7acfbad66f52822b1392be88652"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Msk<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00530">530</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6095a7acfbad66f52822b1392be88652"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Msk<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00525">525</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6095a7acfbad66f52822b1392be88652"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Msk<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00700">700</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6095a7acfbad66f52822b1392be88652"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Msk<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00700">700</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6095a7acfbad66f52822b1392be88652"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Msk<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00583">583</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6095a7acfbad66f52822b1392be88652"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Msk<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00722">722</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6095a7acfbad66f52822b1392be88652"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Msk<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00637">637</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6095a7acfbad66f52822b1392be88652"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Msk<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00739">739</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6095a7acfbad66f52822b1392be88652"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Msk<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00450">450</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6095a7acfbad66f52822b1392be88652"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Msk<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00522">522</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6095a7acfbad66f52822b1392be88652"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Msk<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00713">713</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Pos<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Pos&#160;&#160;&#160;15U</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00719">719</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Pos<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Pos&#160;&#160;&#160;15U</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00529">529</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Pos<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Pos&#160;&#160;&#160;15U</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00699">699</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Pos<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Pos&#160;&#160;&#160;15U</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00432">432</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Pos<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Pos&#160;&#160;&#160;15U</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00456">456</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Pos<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Pos&#160;&#160;&#160;15U</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00432">432</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Pos<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Pos&#160;&#160;&#160;15U</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00529">529</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Pos<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Pos&#160;&#160;&#160;15U</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00524">524</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Pos<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Pos&#160;&#160;&#160;15U</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00699">699</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Pos<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Pos&#160;&#160;&#160;15U</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00699">699</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Pos<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Pos&#160;&#160;&#160;15U</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00582">582</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Pos<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Pos&#160;&#160;&#160;15U</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00721">721</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Pos<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Pos&#160;&#160;&#160;15U</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00636">636</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Pos<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Pos&#160;&#160;&#160;15U</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00738">738</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Pos<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Pos&#160;&#160;&#160;15U</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00449">449</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Pos<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Pos&#160;&#160;&#160;15U</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00521">521</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2f93ec9b243f94cdd3e94b8f0bf43641"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Pos<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Pos&#160;&#160;&#160;15U</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00712">712</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafef530088dc6d6bfc9f1893d52853684"/><section>
    <title>SCB_SHCSR_SYSTICKACT_Msk<computeroutput>[1/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SYSTICKACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SYSTICKACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SYSTICKACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SYSTICKACT Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00732">732</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafef530088dc6d6bfc9f1893d52853684"/><section>
    <title>SCB_SHCSR_SYSTICKACT_Msk<computeroutput>[2/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SYSTICKACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SYSTICKACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SYSTICKACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SYSTICKACT Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00533">533</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafef530088dc6d6bfc9f1893d52853684"/><section>
    <title>SCB_SHCSR_SYSTICKACT_Msk<computeroutput>[3/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SYSTICKACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SYSTICKACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SYSTICKACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SYSTICKACT Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00712">712</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafef530088dc6d6bfc9f1893d52853684"/><section>
    <title>SCB_SHCSR_SYSTICKACT_Msk<computeroutput>[4/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SYSTICKACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SYSTICKACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SYSTICKACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SYSTICKACT Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00533">533</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafef530088dc6d6bfc9f1893d52853684"/><section>
    <title>SCB_SHCSR_SYSTICKACT_Msk<computeroutput>[5/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SYSTICKACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SYSTICKACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SYSTICKACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SYSTICKACT Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00537">537</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafef530088dc6d6bfc9f1893d52853684"/><section>
    <title>SCB_SHCSR_SYSTICKACT_Msk<computeroutput>[6/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SYSTICKACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SYSTICKACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SYSTICKACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SYSTICKACT Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00712">712</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafef530088dc6d6bfc9f1893d52853684"/><section>
    <title>SCB_SHCSR_SYSTICKACT_Msk<computeroutput>[7/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SYSTICKACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SYSTICKACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SYSTICKACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SYSTICKACT Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00712">712</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafef530088dc6d6bfc9f1893d52853684"/><section>
    <title>SCB_SHCSR_SYSTICKACT_Msk<computeroutput>[8/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SYSTICKACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SYSTICKACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SYSTICKACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SYSTICKACT Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00595">595</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafef530088dc6d6bfc9f1893d52853684"/><section>
    <title>SCB_SHCSR_SYSTICKACT_Msk<computeroutput>[9/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SYSTICKACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SYSTICKACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SYSTICKACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SYSTICKACT Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00734">734</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafef530088dc6d6bfc9f1893d52853684"/><section>
    <title>SCB_SHCSR_SYSTICKACT_Msk<computeroutput>[10/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SYSTICKACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SYSTICKACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SYSTICKACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SYSTICKACT Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00649">649</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafef530088dc6d6bfc9f1893d52853684"/><section>
    <title>SCB_SHCSR_SYSTICKACT_Msk<computeroutput>[11/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SYSTICKACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SYSTICKACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SYSTICKACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SYSTICKACT Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00751">751</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafef530088dc6d6bfc9f1893d52853684"/><section>
    <title>SCB_SHCSR_SYSTICKACT_Msk<computeroutput>[12/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SYSTICKACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SYSTICKACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SYSTICKACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SYSTICKACT Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00534">534</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafef530088dc6d6bfc9f1893d52853684"/><section>
    <title>SCB_SHCSR_SYSTICKACT_Msk<computeroutput>[13/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SYSTICKACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SYSTICKACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SYSTICKACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SYSTICKACT Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00725">725</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de"/><section>
    <title>SCB_SHCSR_SYSTICKACT_Pos<computeroutput>[1/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SYSTICKACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SYSTICKACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SYSTICKACT_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>SCB SHCSR: SYSTICKACT Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00731">731</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de"/><section>
    <title>SCB_SHCSR_SYSTICKACT_Pos<computeroutput>[2/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SYSTICKACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SYSTICKACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SYSTICKACT_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>SCB SHCSR: SYSTICKACT Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00532">532</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de"/><section>
    <title>SCB_SHCSR_SYSTICKACT_Pos<computeroutput>[3/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SYSTICKACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SYSTICKACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SYSTICKACT_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>SCB SHCSR: SYSTICKACT Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00711">711</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de"/><section>
    <title>SCB_SHCSR_SYSTICKACT_Pos<computeroutput>[4/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SYSTICKACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SYSTICKACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SYSTICKACT_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>SCB SHCSR: SYSTICKACT Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00532">532</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de"/><section>
    <title>SCB_SHCSR_SYSTICKACT_Pos<computeroutput>[5/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SYSTICKACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SYSTICKACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SYSTICKACT_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>SCB SHCSR: SYSTICKACT Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00536">536</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de"/><section>
    <title>SCB_SHCSR_SYSTICKACT_Pos<computeroutput>[6/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SYSTICKACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SYSTICKACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SYSTICKACT_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>SCB SHCSR: SYSTICKACT Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00711">711</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de"/><section>
    <title>SCB_SHCSR_SYSTICKACT_Pos<computeroutput>[7/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SYSTICKACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SYSTICKACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SYSTICKACT_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>SCB SHCSR: SYSTICKACT Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00711">711</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de"/><section>
    <title>SCB_SHCSR_SYSTICKACT_Pos<computeroutput>[8/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SYSTICKACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SYSTICKACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SYSTICKACT_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>SCB SHCSR: SYSTICKACT Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00594">594</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de"/><section>
    <title>SCB_SHCSR_SYSTICKACT_Pos<computeroutput>[9/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SYSTICKACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SYSTICKACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SYSTICKACT_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>SCB SHCSR: SYSTICKACT Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00733">733</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de"/><section>
    <title>SCB_SHCSR_SYSTICKACT_Pos<computeroutput>[10/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SYSTICKACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SYSTICKACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SYSTICKACT_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>SCB SHCSR: SYSTICKACT Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00648">648</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de"/><section>
    <title>SCB_SHCSR_SYSTICKACT_Pos<computeroutput>[11/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SYSTICKACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SYSTICKACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SYSTICKACT_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>SCB SHCSR: SYSTICKACT Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00750">750</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de"/><section>
    <title>SCB_SHCSR_SYSTICKACT_Pos<computeroutput>[12/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SYSTICKACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SYSTICKACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SYSTICKACT_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>SCB SHCSR: SYSTICKACT Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00533">533</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaec9ca3b1213c49e2442373445e1697de"/><section>
    <title>SCB_SHCSR_SYSTICKACT_Pos<computeroutput>[13/13]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SYSTICKACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SYSTICKACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SYSTICKACT_Pos&#160;&#160;&#160;11U</computeroutput></para>
<para>SCB SHCSR: SYSTICKACT Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00724">724</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab3166103b5a5f7931d0df90949c47dfe"/><section>
    <title>SCB_SHCSR_USGFAULTACT_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: USGFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00750">750</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab3166103b5a5f7931d0df90949c47dfe"/><section>
    <title>SCB_SHCSR_USGFAULTACT_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: USGFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00730">730</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab3166103b5a5f7931d0df90949c47dfe"/><section>
    <title>SCB_SHCSR_USGFAULTACT_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: USGFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00549">549</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab3166103b5a5f7931d0df90949c47dfe"/><section>
    <title>SCB_SHCSR_USGFAULTACT_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: USGFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00730">730</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab3166103b5a5f7931d0df90949c47dfe"/><section>
    <title>SCB_SHCSR_USGFAULTACT_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: USGFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00730">730</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab3166103b5a5f7931d0df90949c47dfe"/><section>
    <title>SCB_SHCSR_USGFAULTACT_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: USGFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00607">607</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab3166103b5a5f7931d0df90949c47dfe"/><section>
    <title>SCB_SHCSR_USGFAULTACT_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: USGFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00752">752</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab3166103b5a5f7931d0df90949c47dfe"/><section>
    <title>SCB_SHCSR_USGFAULTACT_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: USGFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00661">661</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab3166103b5a5f7931d0df90949c47dfe"/><section>
    <title>SCB_SHCSR_USGFAULTACT_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: USGFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00769">769</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab3166103b5a5f7931d0df90949c47dfe"/><section>
    <title>SCB_SHCSR_USGFAULTACT_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: USGFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00546">546</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab3166103b5a5f7931d0df90949c47dfe"/><section>
    <title>SCB_SHCSR_USGFAULTACT_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTACT_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: USGFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00743">743</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656"/><section>
    <title>SCB_SHCSR_USGFAULTACT_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTACT_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB SHCSR: USGFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00749">749</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656"/><section>
    <title>SCB_SHCSR_USGFAULTACT_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTACT_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB SHCSR: USGFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00729">729</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656"/><section>
    <title>SCB_SHCSR_USGFAULTACT_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTACT_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB SHCSR: USGFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00548">548</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656"/><section>
    <title>SCB_SHCSR_USGFAULTACT_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTACT_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB SHCSR: USGFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00729">729</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656"/><section>
    <title>SCB_SHCSR_USGFAULTACT_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTACT_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB SHCSR: USGFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00729">729</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656"/><section>
    <title>SCB_SHCSR_USGFAULTACT_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTACT_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB SHCSR: USGFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00606">606</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656"/><section>
    <title>SCB_SHCSR_USGFAULTACT_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTACT_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB SHCSR: USGFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00751">751</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656"/><section>
    <title>SCB_SHCSR_USGFAULTACT_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTACT_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB SHCSR: USGFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00660">660</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656"/><section>
    <title>SCB_SHCSR_USGFAULTACT_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTACT_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB SHCSR: USGFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00768">768</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656"/><section>
    <title>SCB_SHCSR_USGFAULTACT_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTACT_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB SHCSR: USGFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00545">545</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae06f54f5081f01ed3f6824e451ad3656"/><section>
    <title>SCB_SHCSR_USGFAULTACT_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTACT_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>SCB SHCSR: USGFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00742">742</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga056fb6be590857bbc029bed48b21dd79"/><section>
    <title>SCB_SHCSR_USGFAULTENA_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: USGFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00711">711</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga056fb6be590857bbc029bed48b21dd79"/><section>
    <title>SCB_SHCSR_USGFAULTENA_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: USGFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00691">691</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga056fb6be590857bbc029bed48b21dd79"/><section>
    <title>SCB_SHCSR_USGFAULTENA_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: USGFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00516">516</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga056fb6be590857bbc029bed48b21dd79"/><section>
    <title>SCB_SHCSR_USGFAULTENA_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: USGFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00691">691</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga056fb6be590857bbc029bed48b21dd79"/><section>
    <title>SCB_SHCSR_USGFAULTENA_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: USGFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00691">691</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga056fb6be590857bbc029bed48b21dd79"/><section>
    <title>SCB_SHCSR_USGFAULTENA_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: USGFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00574">574</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga056fb6be590857bbc029bed48b21dd79"/><section>
    <title>SCB_SHCSR_USGFAULTENA_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: USGFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00713">713</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga056fb6be590857bbc029bed48b21dd79"/><section>
    <title>SCB_SHCSR_USGFAULTENA_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: USGFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00628">628</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga056fb6be590857bbc029bed48b21dd79"/><section>
    <title>SCB_SHCSR_USGFAULTENA_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: USGFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00730">730</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga056fb6be590857bbc029bed48b21dd79"/><section>
    <title>SCB_SHCSR_USGFAULTENA_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: USGFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00513">513</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga056fb6be590857bbc029bed48b21dd79"/><section>
    <title>SCB_SHCSR_USGFAULTENA_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: USGFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00704">704</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52"/><section>
    <title>SCB_SHCSR_USGFAULTENA_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTENA_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>SCB SHCSR: USGFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00710">710</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52"/><section>
    <title>SCB_SHCSR_USGFAULTENA_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTENA_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>SCB SHCSR: USGFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00690">690</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52"/><section>
    <title>SCB_SHCSR_USGFAULTENA_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTENA_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>SCB SHCSR: USGFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00515">515</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52"/><section>
    <title>SCB_SHCSR_USGFAULTENA_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTENA_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>SCB SHCSR: USGFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00690">690</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52"/><section>
    <title>SCB_SHCSR_USGFAULTENA_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTENA_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>SCB SHCSR: USGFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00690">690</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52"/><section>
    <title>SCB_SHCSR_USGFAULTENA_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTENA_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>SCB SHCSR: USGFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00573">573</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52"/><section>
    <title>SCB_SHCSR_USGFAULTENA_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTENA_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>SCB SHCSR: USGFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00712">712</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52"/><section>
    <title>SCB_SHCSR_USGFAULTENA_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTENA_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>SCB SHCSR: USGFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00627">627</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52"/><section>
    <title>SCB_SHCSR_USGFAULTENA_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTENA_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>SCB SHCSR: USGFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00729">729</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52"/><section>
    <title>SCB_SHCSR_USGFAULTENA_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTENA_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>SCB SHCSR: USGFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00512">512</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae71949507636fda388ec11d5c2d30b52"/><section>
    <title>SCB_SHCSR_USGFAULTENA_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTENA_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>SCB SHCSR: USGFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00703">703</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga122b4f732732010895e438803a29d3cc"/><section>
    <title>SCB_SHCSR_USGFAULTPENDED_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: USGFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00729">729</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga122b4f732732010895e438803a29d3cc"/><section>
    <title>SCB_SHCSR_USGFAULTPENDED_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: USGFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00709">709</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga122b4f732732010895e438803a29d3cc"/><section>
    <title>SCB_SHCSR_USGFAULTPENDED_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: USGFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00534">534</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga122b4f732732010895e438803a29d3cc"/><section>
    <title>SCB_SHCSR_USGFAULTPENDED_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: USGFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00709">709</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga122b4f732732010895e438803a29d3cc"/><section>
    <title>SCB_SHCSR_USGFAULTPENDED_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: USGFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00709">709</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga122b4f732732010895e438803a29d3cc"/><section>
    <title>SCB_SHCSR_USGFAULTPENDED_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: USGFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00592">592</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga122b4f732732010895e438803a29d3cc"/><section>
    <title>SCB_SHCSR_USGFAULTPENDED_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: USGFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00731">731</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga122b4f732732010895e438803a29d3cc"/><section>
    <title>SCB_SHCSR_USGFAULTPENDED_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: USGFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00646">646</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga122b4f732732010895e438803a29d3cc"/><section>
    <title>SCB_SHCSR_USGFAULTPENDED_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: USGFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00748">748</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga122b4f732732010895e438803a29d3cc"/><section>
    <title>SCB_SHCSR_USGFAULTPENDED_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: USGFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00531">531</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga122b4f732732010895e438803a29d3cc"/><section>
    <title>SCB_SHCSR_USGFAULTPENDED_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTPENDED_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: USGFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00722">722</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87"/><section>
    <title>SCB_SHCSR_USGFAULTPENDED_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTPENDED_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>SCB SHCSR: USGFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00728">728</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87"/><section>
    <title>SCB_SHCSR_USGFAULTPENDED_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTPENDED_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>SCB SHCSR: USGFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00708">708</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87"/><section>
    <title>SCB_SHCSR_USGFAULTPENDED_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTPENDED_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>SCB SHCSR: USGFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00533">533</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87"/><section>
    <title>SCB_SHCSR_USGFAULTPENDED_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTPENDED_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>SCB SHCSR: USGFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00708">708</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87"/><section>
    <title>SCB_SHCSR_USGFAULTPENDED_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTPENDED_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>SCB SHCSR: USGFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00708">708</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87"/><section>
    <title>SCB_SHCSR_USGFAULTPENDED_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTPENDED_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>SCB SHCSR: USGFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00591">591</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87"/><section>
    <title>SCB_SHCSR_USGFAULTPENDED_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTPENDED_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>SCB SHCSR: USGFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00730">730</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87"/><section>
    <title>SCB_SHCSR_USGFAULTPENDED_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTPENDED_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>SCB SHCSR: USGFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00645">645</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87"/><section>
    <title>SCB_SHCSR_USGFAULTPENDED_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTPENDED_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>SCB SHCSR: USGFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00747">747</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87"/><section>
    <title>SCB_SHCSR_USGFAULTPENDED_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTPENDED_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>SCB SHCSR: USGFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00530">530</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3cf03acf1fdc2edc3b047ddd47ebbf87"/><section>
    <title>SCB_SHCSR_USGFAULTPENDED_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTPENDED_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>SCB SHCSR: USGFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00721">721</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7b67f900eb9c63b04e67f8fa6ddcd8ed"/><section>
    <title>SCB_STIR_INTID_Msk<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_STIR_INTID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_STIR_INTID_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_STIR_INTID_Msk&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaeb4a916d84d967c1bab8e88800a28984">SCB_STIR_INTID_Pos</link>*/)</computeroutput></para>
<para>SCB STIR: INTID Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00955">955</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7b67f900eb9c63b04e67f8fa6ddcd8ed"/><section>
    <title>SCB_STIR_INTID_Msk<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_STIR_INTID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_STIR_INTID_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_STIR_INTID_Msk&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaeb4a916d84d967c1bab8e88800a28984">SCB_STIR_INTID_Pos</link>*/)</computeroutput></para>
<para>SCB STIR: INTID Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00904">904</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7b67f900eb9c63b04e67f8fa6ddcd8ed"/><section>
    <title>SCB_STIR_INTID_Msk<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_STIR_INTID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_STIR_INTID_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_STIR_INTID_Msk&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaeb4a916d84d967c1bab8e88800a28984">SCB_STIR_INTID_Pos</link>*/)</computeroutput></para>
<para>SCB STIR: INTID Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00904">904</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7b67f900eb9c63b04e67f8fa6ddcd8ed"/><section>
    <title>SCB_STIR_INTID_Msk<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_STIR_INTID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_STIR_INTID_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_STIR_INTID_Msk&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaeb4a916d84d967c1bab8e88800a28984">SCB_STIR_INTID_Pos</link>*/)</computeroutput></para>
<para>SCB STIR: INTID Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00904">904</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7b67f900eb9c63b04e67f8fa6ddcd8ed"/><section>
    <title>SCB_STIR_INTID_Msk<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_STIR_INTID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_STIR_INTID_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_STIR_INTID_Msk&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaeb4a916d84d967c1bab8e88800a28984">SCB_STIR_INTID_Pos</link>*/)</computeroutput></para>
<para>SCB STIR: INTID Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00957">957</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7b67f900eb9c63b04e67f8fa6ddcd8ed"/><section>
    <title>SCB_STIR_INTID_Msk<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_STIR_INTID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_STIR_INTID_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_STIR_INTID_Msk&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaeb4a916d84d967c1bab8e88800a28984">SCB_STIR_INTID_Pos</link>*/)</computeroutput></para>
<para>SCB STIR: INTID Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00819">819</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7b67f900eb9c63b04e67f8fa6ddcd8ed"/><section>
    <title>SCB_STIR_INTID_Msk<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_STIR_INTID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_STIR_INTID_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_STIR_INTID_Msk&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaeb4a916d84d967c1bab8e88800a28984">SCB_STIR_INTID_Pos</link>*/)</computeroutput></para>
<para>SCB STIR: INTID Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00974">974</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7b67f900eb9c63b04e67f8fa6ddcd8ed"/><section>
    <title>SCB_STIR_INTID_Msk<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_STIR_INTID_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_STIR_INTID_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_STIR_INTID_Msk&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaeb4a916d84d967c1bab8e88800a28984">SCB_STIR_INTID_Pos</link>*/)</computeroutput></para>
<para>SCB STIR: INTID Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00925">925</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaeb4a916d84d967c1bab8e88800a28984"/><section>
    <title>SCB_STIR_INTID_Pos<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SCB_STIR_INTID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_STIR_INTID_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_STIR_INTID_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB STIR: INTID Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00954">954</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaeb4a916d84d967c1bab8e88800a28984"/><section>
    <title>SCB_STIR_INTID_Pos<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SCB_STIR_INTID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_STIR_INTID_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_STIR_INTID_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB STIR: INTID Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00903">903</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaeb4a916d84d967c1bab8e88800a28984"/><section>
    <title>SCB_STIR_INTID_Pos<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SCB_STIR_INTID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_STIR_INTID_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_STIR_INTID_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB STIR: INTID Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00903">903</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaeb4a916d84d967c1bab8e88800a28984"/><section>
    <title>SCB_STIR_INTID_Pos<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SCB_STIR_INTID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_STIR_INTID_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_STIR_INTID_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB STIR: INTID Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00903">903</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaeb4a916d84d967c1bab8e88800a28984"/><section>
    <title>SCB_STIR_INTID_Pos<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SCB_STIR_INTID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_STIR_INTID_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_STIR_INTID_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB STIR: INTID Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00956">956</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaeb4a916d84d967c1bab8e88800a28984"/><section>
    <title>SCB_STIR_INTID_Pos<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SCB_STIR_INTID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_STIR_INTID_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_STIR_INTID_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB STIR: INTID Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00818">818</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaeb4a916d84d967c1bab8e88800a28984"/><section>
    <title>SCB_STIR_INTID_Pos<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SCB_STIR_INTID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_STIR_INTID_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_STIR_INTID_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB STIR: INTID Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00973">973</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaeb4a916d84d967c1bab8e88800a28984"/><section>
    <title>SCB_STIR_INTID_Pos<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SCB_STIR_INTID_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_STIR_INTID_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_STIR_INTID_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>SCB STIR: INTID Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00924">924</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga778dd0ba178466b2a8877a6b8aa345ee"/><section>
    <title>SCB_VTOR_TBLBASE_Msk</title>
<indexterm><primary>SCB_VTOR_TBLBASE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_VTOR_TBLBASE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_VTOR_TBLBASE_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad9720a44320c053883d03b883b955751">SCB_VTOR_TBLBASE_Pos</link>)</computeroutput></para>
<para>SCB VTOR: TBLBASE Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00455">455</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad9720a44320c053883d03b883b955751"/><section>
    <title>SCB_VTOR_TBLBASE_Pos</title>
<indexterm><primary>SCB_VTOR_TBLBASE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_VTOR_TBLBASE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_VTOR_TBLBASE_Pos&#160;&#160;&#160;29U</computeroutput></para>
<para>SCB VTOR: TBLBASE Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00454">454</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga75e395ed74042923e8c93edf50f0996c"/><section>
    <title>SCB_VTOR_TBLOFF_Msk<computeroutput>[1/12]</computeroutput></title>
<indexterm><primary>SCB_VTOR_TBLOFF_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_VTOR_TBLOFF_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_VTOR_TBLOFF_Msk&#160;&#160;&#160;(0x1FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>)</computeroutput></para>
<para>SCB VTOR: TBLOFF Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00620">620</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga75e395ed74042923e8c93edf50f0996c"/><section>
    <title>SCB_VTOR_TBLOFF_Msk<computeroutput>[2/12]</computeroutput></title>
<indexterm><primary>SCB_VTOR_TBLOFF_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_VTOR_TBLOFF_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_VTOR_TBLOFF_Msk&#160;&#160;&#160;(0x1FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>)</computeroutput></para>
<para>SCB VTOR: TBLOFF Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00612">612</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga75e395ed74042923e8c93edf50f0996c"/><section>
    <title>SCB_VTOR_TBLOFF_Msk<computeroutput>[3/12]</computeroutput></title>
<indexterm><primary>SCB_VTOR_TBLOFF_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_VTOR_TBLOFF_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_VTOR_TBLOFF_Msk&#160;&#160;&#160;(0x1FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>)</computeroutput></para>
<para>SCB VTOR: TBLOFF Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00460">460</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga75e395ed74042923e8c93edf50f0996c"/><section>
    <title>SCB_VTOR_TBLOFF_Msk<computeroutput>[4/12]</computeroutput></title>
<indexterm><primary>SCB_VTOR_TBLOFF_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_VTOR_TBLOFF_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_VTOR_TBLOFF_Msk&#160;&#160;&#160;(0x1FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>)</computeroutput></para>
<para>SCB VTOR: TBLOFF Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00612">612</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga75e395ed74042923e8c93edf50f0996c"/><section>
    <title>SCB_VTOR_TBLOFF_Msk<computeroutput>[5/12]</computeroutput></title>
<indexterm><primary>SCB_VTOR_TBLOFF_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_VTOR_TBLOFF_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_VTOR_TBLOFF_Msk&#160;&#160;&#160;(0x1FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>)</computeroutput></para>
<para>SCB VTOR: TBLOFF Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00612">612</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga75e395ed74042923e8c93edf50f0996c"/><section>
    <title>SCB_VTOR_TBLOFF_Msk<computeroutput>[6/12]</computeroutput></title>
<indexterm><primary>SCB_VTOR_TBLOFF_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_VTOR_TBLOFF_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_VTOR_TBLOFF_Msk&#160;&#160;&#160;(0x1FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>)</computeroutput></para>
<para>SCB VTOR: TBLOFF Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00519">519</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga75e395ed74042923e8c93edf50f0996c"/><section>
    <title>SCB_VTOR_TBLOFF_Msk<computeroutput>[7/12]</computeroutput></title>
<indexterm><primary>SCB_VTOR_TBLOFF_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_VTOR_TBLOFF_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_VTOR_TBLOFF_Msk&#160;&#160;&#160;(0x1FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>)</computeroutput></para>
<para>SCB VTOR: TBLOFF Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00622">622</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga75e395ed74042923e8c93edf50f0996c"/><section>
    <title>SCB_VTOR_TBLOFF_Msk<computeroutput>[8/12]</computeroutput></title>
<indexterm><primary>SCB_VTOR_TBLOFF_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_VTOR_TBLOFF_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_VTOR_TBLOFF_Msk&#160;&#160;&#160;(0x1FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>)</computeroutput></para>
<para>SCB VTOR: TBLOFF Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00564">564</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga75e395ed74042923e8c93edf50f0996c"/><section>
    <title>SCB_VTOR_TBLOFF_Msk<computeroutput>[9/12]</computeroutput></title>
<indexterm><primary>SCB_VTOR_TBLOFF_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_VTOR_TBLOFF_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_VTOR_TBLOFF_Msk&#160;&#160;&#160;(0x1FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>)</computeroutput></para>
<para>SCB VTOR: TBLOFF Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00639">639</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga75e395ed74042923e8c93edf50f0996c"/><section>
    <title>SCB_VTOR_TBLOFF_Msk<computeroutput>[10/12]</computeroutput></title>
<indexterm><primary>SCB_VTOR_TBLOFF_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_VTOR_TBLOFF_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_VTOR_TBLOFF_Msk&#160;&#160;&#160;(0x1FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>)</computeroutput></para>
<para>SCB VTOR: TBLOFF Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00413">413</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga75e395ed74042923e8c93edf50f0996c"/><section>
    <title>SCB_VTOR_TBLOFF_Msk<computeroutput>[11/12]</computeroutput></title>
<indexterm><primary>SCB_VTOR_TBLOFF_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_VTOR_TBLOFF_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_VTOR_TBLOFF_Msk&#160;&#160;&#160;(0x3FFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>)</computeroutput></para>
<para>SCB VTOR: TBLOFF Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00458">458</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga75e395ed74042923e8c93edf50f0996c"/><section>
    <title>SCB_VTOR_TBLOFF_Msk<computeroutput>[12/12]</computeroutput></title>
<indexterm><primary>SCB_VTOR_TBLOFF_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_VTOR_TBLOFF_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_VTOR_TBLOFF_Msk&#160;&#160;&#160;(0x1FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>)</computeroutput></para>
<para>SCB VTOR: TBLOFF Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00625">625</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78"/><section>
    <title>SCB_VTOR_TBLOFF_Pos<computeroutput>[1/12]</computeroutput></title>
<indexterm><primary>SCB_VTOR_TBLOFF_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_VTOR_TBLOFF_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_VTOR_TBLOFF_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>SCB VTOR: TBLOFF Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00619">619</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78"/><section>
    <title>SCB_VTOR_TBLOFF_Pos<computeroutput>[2/12]</computeroutput></title>
<indexterm><primary>SCB_VTOR_TBLOFF_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_VTOR_TBLOFF_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_VTOR_TBLOFF_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>SCB VTOR: TBLOFF Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00611">611</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78"/><section>
    <title>SCB_VTOR_TBLOFF_Pos<computeroutput>[3/12]</computeroutput></title>
<indexterm><primary>SCB_VTOR_TBLOFF_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_VTOR_TBLOFF_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_VTOR_TBLOFF_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>SCB VTOR: TBLOFF Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00459">459</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78"/><section>
    <title>SCB_VTOR_TBLOFF_Pos<computeroutput>[4/12]</computeroutput></title>
<indexterm><primary>SCB_VTOR_TBLOFF_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_VTOR_TBLOFF_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_VTOR_TBLOFF_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>SCB VTOR: TBLOFF Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00611">611</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78"/><section>
    <title>SCB_VTOR_TBLOFF_Pos<computeroutput>[5/12]</computeroutput></title>
<indexterm><primary>SCB_VTOR_TBLOFF_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_VTOR_TBLOFF_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_VTOR_TBLOFF_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>SCB VTOR: TBLOFF Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00611">611</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78"/><section>
    <title>SCB_VTOR_TBLOFF_Pos<computeroutput>[6/12]</computeroutput></title>
<indexterm><primary>SCB_VTOR_TBLOFF_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_VTOR_TBLOFF_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_VTOR_TBLOFF_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>SCB VTOR: TBLOFF Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00518">518</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78"/><section>
    <title>SCB_VTOR_TBLOFF_Pos<computeroutput>[7/12]</computeroutput></title>
<indexterm><primary>SCB_VTOR_TBLOFF_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_VTOR_TBLOFF_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_VTOR_TBLOFF_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>SCB VTOR: TBLOFF Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00621">621</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78"/><section>
    <title>SCB_VTOR_TBLOFF_Pos<computeroutput>[8/12]</computeroutput></title>
<indexterm><primary>SCB_VTOR_TBLOFF_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_VTOR_TBLOFF_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_VTOR_TBLOFF_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>SCB VTOR: TBLOFF Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00563">563</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78"/><section>
    <title>SCB_VTOR_TBLOFF_Pos<computeroutput>[9/12]</computeroutput></title>
<indexterm><primary>SCB_VTOR_TBLOFF_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_VTOR_TBLOFF_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_VTOR_TBLOFF_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>SCB VTOR: TBLOFF Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00638">638</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78"/><section>
    <title>SCB_VTOR_TBLOFF_Pos<computeroutput>[10/12]</computeroutput></title>
<indexterm><primary>SCB_VTOR_TBLOFF_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_VTOR_TBLOFF_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_VTOR_TBLOFF_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>SCB VTOR: TBLOFF Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00412">412</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78"/><section>
    <title>SCB_VTOR_TBLOFF_Pos<computeroutput>[11/12]</computeroutput></title>
<indexterm><primary>SCB_VTOR_TBLOFF_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_VTOR_TBLOFF_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_VTOR_TBLOFF_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>SCB VTOR: TBLOFF Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00457">457</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac6a55451ddd38bffcff5a211d29cea78"/><section>
    <title>SCB_VTOR_TBLOFF_Pos<computeroutput>[12/12]</computeroutput></title>
<indexterm><primary>SCB_VTOR_TBLOFF_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_VTOR_TBLOFF_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_VTOR_TBLOFF_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>SCB VTOR: TBLOFF Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00624">624</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2a2818f0489ad10b6ea2964e899d4cbc"/><section>
    <title>SCnSCB_ACTLR_DISMCYCINT_Msk</title>
<indexterm><primary>SCnSCB_ACTLR_DISMCYCINT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCnSCB_ACTLR_DISMCYCINT_Msk</secondary></indexterm>
<para><computeroutput>#define SCnSCB_ACTLR_DISMCYCINT_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaa3e79f5ead4a32c0ea742b2a9ffc0cd">SCnSCB_ACTLR_DISMCYCINT_Pos</link>*/)</computeroutput></para>
<para>ACTLR: DISMCYCINT Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00473">473</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaaa3e79f5ead4a32c0ea742b2a9ffc0cd"/><section>
    <title>SCnSCB_ACTLR_DISMCYCINT_Pos</title>
<indexterm><primary>SCnSCB_ACTLR_DISMCYCINT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCnSCB_ACTLR_DISMCYCINT_Pos</secondary></indexterm>
<para><computeroutput>#define SCnSCB_ACTLR_DISMCYCINT_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>ACTLR: DISMCYCINT Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00472">472</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga73da1dbfb935b27bfd5473d3b041fdb5"/><section>
    <title>TPI_ACPR_SWOSCALER_Msk<computeroutput>[1/5]</computeroutput></title>
<indexterm><primary>TPI_ACPR_SWOSCALER_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_ACPR_SWOSCALER_Msk</secondary></indexterm>
<para><computeroutput>#define TPI_ACPR_SWOSCALER_Msk&#160;&#160;&#160;(0xFFFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga73adc86f1ee60e5b75d963361535ed24">TPI_ACPR_SWOSCALER_Pos</link>*/)</computeroutput></para>
<para>TPI ACPR: SWOSCALER Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01387">1387</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga73da1dbfb935b27bfd5473d3b041fdb5"/><section>
    <title>TPI_ACPR_SWOSCALER_Msk<computeroutput>[2/5]</computeroutput></title>
<indexterm><primary>TPI_ACPR_SWOSCALER_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_ACPR_SWOSCALER_Msk</secondary></indexterm>
<para><computeroutput>#define TPI_ACPR_SWOSCALER_Msk&#160;&#160;&#160;(0xFFFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga73adc86f1ee60e5b75d963361535ed24">TPI_ACPR_SWOSCALER_Pos</link>*/)</computeroutput></para>
<para>TPI ACPR: SWOSCALER Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00749">749</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga73da1dbfb935b27bfd5473d3b041fdb5"/><section>
    <title>TPI_ACPR_SWOSCALER_Msk<computeroutput>[3/5]</computeroutput></title>
<indexterm><primary>TPI_ACPR_SWOSCALER_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_ACPR_SWOSCALER_Msk</secondary></indexterm>
<para><computeroutput>#define TPI_ACPR_SWOSCALER_Msk&#160;&#160;&#160;(0xFFFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga73adc86f1ee60e5b75d963361535ed24">TPI_ACPR_SWOSCALER_Pos</link>*/)</computeroutput></para>
<para>TPI ACPR: SWOSCALER Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01325">1325</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga73da1dbfb935b27bfd5473d3b041fdb5"/><section>
    <title>TPI_ACPR_SWOSCALER_Msk<computeroutput>[4/5]</computeroutput></title>
<indexterm><primary>TPI_ACPR_SWOSCALER_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_ACPR_SWOSCALER_Msk</secondary></indexterm>
<para><computeroutput>#define TPI_ACPR_SWOSCALER_Msk&#160;&#160;&#160;(0xFFFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga73adc86f1ee60e5b75d963361535ed24">TPI_ACPR_SWOSCALER_Pos</link>*/)</computeroutput></para>
<para>TPI ACPR: SWOSCALER Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01882">1882</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga73da1dbfb935b27bfd5473d3b041fdb5"/><section>
    <title>TPI_ACPR_SWOSCALER_Msk<computeroutput>[5/5]</computeroutput></title>
<indexterm><primary>TPI_ACPR_SWOSCALER_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_ACPR_SWOSCALER_Msk</secondary></indexterm>
<para><computeroutput>#define TPI_ACPR_SWOSCALER_Msk&#160;&#160;&#160;(0xFFFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga73adc86f1ee60e5b75d963361535ed24">TPI_ACPR_SWOSCALER_Pos</link>*/)</computeroutput></para>
<para>TPI ACPR: SWOSCALER Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01787">1787</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga73adc86f1ee60e5b75d963361535ed24"/><section>
    <title>TPI_ACPR_SWOSCALER_Pos<computeroutput>[1/5]</computeroutput></title>
<indexterm><primary>TPI_ACPR_SWOSCALER_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_ACPR_SWOSCALER_Pos</secondary></indexterm>
<para><computeroutput>#define TPI_ACPR_SWOSCALER_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>TPI ACPR: SWOSCALER Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01386">1386</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga73adc86f1ee60e5b75d963361535ed24"/><section>
    <title>TPI_ACPR_SWOSCALER_Pos<computeroutput>[2/5]</computeroutput></title>
<indexterm><primary>TPI_ACPR_SWOSCALER_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_ACPR_SWOSCALER_Pos</secondary></indexterm>
<para><computeroutput>#define TPI_ACPR_SWOSCALER_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>TPI ACPR: SWOSCALER Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00748">748</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga73adc86f1ee60e5b75d963361535ed24"/><section>
    <title>TPI_ACPR_SWOSCALER_Pos<computeroutput>[3/5]</computeroutput></title>
<indexterm><primary>TPI_ACPR_SWOSCALER_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_ACPR_SWOSCALER_Pos</secondary></indexterm>
<para><computeroutput>#define TPI_ACPR_SWOSCALER_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>TPI ACPR: SWOSCALER Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01324">1324</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga73adc86f1ee60e5b75d963361535ed24"/><section>
    <title>TPI_ACPR_SWOSCALER_Pos<computeroutput>[4/5]</computeroutput></title>
<indexterm><primary>TPI_ACPR_SWOSCALER_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_ACPR_SWOSCALER_Pos</secondary></indexterm>
<para><computeroutput>#define TPI_ACPR_SWOSCALER_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>TPI ACPR: SWOSCALER Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01881">1881</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga73adc86f1ee60e5b75d963361535ed24"/><section>
    <title>TPI_ACPR_SWOSCALER_Pos<computeroutput>[5/5]</computeroutput></title>
<indexterm><primary>TPI_ACPR_SWOSCALER_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_ACPR_SWOSCALER_Pos</secondary></indexterm>
<para><computeroutput>#define TPI_ACPR_SWOSCALER_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>TPI ACPR: SWOSCALER Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01786">1786</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga6ccffb3a003583db33e3630bac1c2783"/><section>
    <title>TPI_FFCR_EnFmt_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>TPI_FFCR_EnFmt_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_FFCR_EnFmt_Msk</secondary></indexterm>
<para><computeroutput>#define TPI_FFCR_EnFmt_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; /*<link linkend="_group___c_m_s_i_s___s_c_b_1ga6a211e3ff6b82eb558c06c05430d2fe2">TPI_FFCR_EnFmt_Pos</link>*/)</computeroutput></para>
<para>TPI FFCR: EnFmt Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01414">1414</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga6ccffb3a003583db33e3630bac1c2783"/><section>
    <title>TPI_FFCR_EnFmt_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>TPI_FFCR_EnFmt_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_FFCR_EnFmt_Msk</secondary></indexterm>
<para><computeroutput>#define TPI_FFCR_EnFmt_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; /*<link linkend="_group___c_m_s_i_s___s_c_b_1ga6a211e3ff6b82eb558c06c05430d2fe2">TPI_FFCR_EnFmt_Pos</link>*/)</computeroutput></para>
<para>TPI FFCR: EnFmt Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01909">1909</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga6ccffb3a003583db33e3630bac1c2783"/><section>
    <title>TPI_FFCR_EnFmt_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>TPI_FFCR_EnFmt_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_FFCR_EnFmt_Msk</secondary></indexterm>
<para><computeroutput>#define TPI_FFCR_EnFmt_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; /*<link linkend="_group___c_m_s_i_s___s_c_b_1ga6a211e3ff6b82eb558c06c05430d2fe2">TPI_FFCR_EnFmt_Pos</link>*/)</computeroutput></para>
<para>TPI FFCR: EnFmt Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01814">1814</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga6a211e3ff6b82eb558c06c05430d2fe2"/><section>
    <title>TPI_FFCR_EnFmt_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>TPI_FFCR_EnFmt_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_FFCR_EnFmt_Pos</secondary></indexterm>
<para><computeroutput>#define TPI_FFCR_EnFmt_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>TPI FFCR: EnFmt Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01413">1413</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga6a211e3ff6b82eb558c06c05430d2fe2"/><section>
    <title>TPI_FFCR_EnFmt_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>TPI_FFCR_EnFmt_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_FFCR_EnFmt_Pos</secondary></indexterm>
<para><computeroutput>#define TPI_FFCR_EnFmt_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>TPI FFCR: EnFmt Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01908">1908</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga6a211e3ff6b82eb558c06c05430d2fe2"/><section>
    <title>TPI_FFCR_EnFmt_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>TPI_FFCR_EnFmt_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_FFCR_EnFmt_Pos</secondary></indexterm>
<para><computeroutput>#define TPI_FFCR_EnFmt_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>TPI FFCR: EnFmt Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01813">1813</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaabd6c342674f066772c9d35448a301e1"/><section>
    <title>TPI_LSR_nTT_Msk<computeroutput>[1/5]</computeroutput></title>
<indexterm><primary>TPI_LSR_nTT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_LSR_nTT_Msk</secondary></indexterm>
<para><computeroutput>#define TPI_LSR_nTT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaca9783a5531fde10b57fb9817de37790">TPI_LSR_nTT_Pos</link>)</computeroutput></para>
<para>TPI LSR: Not thirty-two bit. Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01422">1422</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaabd6c342674f066772c9d35448a301e1"/><section>
    <title>TPI_LSR_nTT_Msk<computeroutput>[2/5]</computeroutput></title>
<indexterm><primary>TPI_LSR_nTT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_LSR_nTT_Msk</secondary></indexterm>
<para><computeroutput>#define TPI_LSR_nTT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaca9783a5531fde10b57fb9817de37790">TPI_LSR_nTT_Pos</link>)</computeroutput></para>
<para>TPI LSR: Not thirty-two bit. Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00784">784</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaabd6c342674f066772c9d35448a301e1"/><section>
    <title>TPI_LSR_nTT_Msk<computeroutput>[3/5]</computeroutput></title>
<indexterm><primary>TPI_LSR_nTT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_LSR_nTT_Msk</secondary></indexterm>
<para><computeroutput>#define TPI_LSR_nTT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaca9783a5531fde10b57fb9817de37790">TPI_LSR_nTT_Pos</link>)</computeroutput></para>
<para>TPI LSR: Not thirty-two bit. Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01360">1360</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaabd6c342674f066772c9d35448a301e1"/><section>
    <title>TPI_LSR_nTT_Msk<computeroutput>[4/5]</computeroutput></title>
<indexterm><primary>TPI_LSR_nTT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_LSR_nTT_Msk</secondary></indexterm>
<para><computeroutput>#define TPI_LSR_nTT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaca9783a5531fde10b57fb9817de37790">TPI_LSR_nTT_Pos</link>)</computeroutput></para>
<para>TPI LSR: Not thirty-two bit. Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01917">1917</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaabd6c342674f066772c9d35448a301e1"/><section>
    <title>TPI_LSR_nTT_Msk<computeroutput>[5/5]</computeroutput></title>
<indexterm><primary>TPI_LSR_nTT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_LSR_nTT_Msk</secondary></indexterm>
<para><computeroutput>#define TPI_LSR_nTT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaca9783a5531fde10b57fb9817de37790">TPI_LSR_nTT_Pos</link>)</computeroutput></para>
<para>TPI LSR: Not thirty-two bit. Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01822">1822</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaca9783a5531fde10b57fb9817de37790"/><section>
    <title>TPI_LSR_nTT_Pos<computeroutput>[1/5]</computeroutput></title>
<indexterm><primary>TPI_LSR_nTT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_LSR_nTT_Pos</secondary></indexterm>
<para><computeroutput>#define TPI_LSR_nTT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>TPI LSR: Not thirty-two bit. Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01421">1421</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaca9783a5531fde10b57fb9817de37790"/><section>
    <title>TPI_LSR_nTT_Pos<computeroutput>[2/5]</computeroutput></title>
<indexterm><primary>TPI_LSR_nTT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_LSR_nTT_Pos</secondary></indexterm>
<para><computeroutput>#define TPI_LSR_nTT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>TPI LSR: Not thirty-two bit. Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00783">783</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaca9783a5531fde10b57fb9817de37790"/><section>
    <title>TPI_LSR_nTT_Pos<computeroutput>[3/5]</computeroutput></title>
<indexterm><primary>TPI_LSR_nTT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_LSR_nTT_Pos</secondary></indexterm>
<para><computeroutput>#define TPI_LSR_nTT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>TPI LSR: Not thirty-two bit. Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01359">1359</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaca9783a5531fde10b57fb9817de37790"/><section>
    <title>TPI_LSR_nTT_Pos<computeroutput>[4/5]</computeroutput></title>
<indexterm><primary>TPI_LSR_nTT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_LSR_nTT_Pos</secondary></indexterm>
<para><computeroutput>#define TPI_LSR_nTT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>TPI LSR: Not thirty-two bit. Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01916">1916</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaca9783a5531fde10b57fb9817de37790"/><section>
    <title>TPI_LSR_nTT_Pos<computeroutput>[5/5]</computeroutput></title>
<indexterm><primary>TPI_LSR_nTT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_LSR_nTT_Pos</secondary></indexterm>
<para><computeroutput>#define TPI_LSR_nTT_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>TPI LSR: Not thirty-two bit. Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01821">1821</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gace974ad6e051759bafcfea1b8189c606"/><section>
    <title>TPI_LSR_SLI_Msk<computeroutput>[1/5]</computeroutput></title>
<indexterm><primary>TPI_LSR_SLI_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_LSR_SLI_Msk</secondary></indexterm>
<para><computeroutput>#define TPI_LSR_SLI_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga94c8185149817f81a6ca689f89d8193c">TPI_LSR_SLI_Pos</link>*/)</computeroutput></para>
<para>TPI LSR: Software Lock implemented Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01428">1428</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gace974ad6e051759bafcfea1b8189c606"/><section>
    <title>TPI_LSR_SLI_Msk<computeroutput>[2/5]</computeroutput></title>
<indexterm><primary>TPI_LSR_SLI_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_LSR_SLI_Msk</secondary></indexterm>
<para><computeroutput>#define TPI_LSR_SLI_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga94c8185149817f81a6ca689f89d8193c">TPI_LSR_SLI_Pos</link>*/)</computeroutput></para>
<para>TPI LSR: Software Lock implemented Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00790">790</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gace974ad6e051759bafcfea1b8189c606"/><section>
    <title>TPI_LSR_SLI_Msk<computeroutput>[3/5]</computeroutput></title>
<indexterm><primary>TPI_LSR_SLI_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_LSR_SLI_Msk</secondary></indexterm>
<para><computeroutput>#define TPI_LSR_SLI_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga94c8185149817f81a6ca689f89d8193c">TPI_LSR_SLI_Pos</link>*/)</computeroutput></para>
<para>TPI LSR: Software Lock implemented Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01366">1366</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gace974ad6e051759bafcfea1b8189c606"/><section>
    <title>TPI_LSR_SLI_Msk<computeroutput>[4/5]</computeroutput></title>
<indexterm><primary>TPI_LSR_SLI_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_LSR_SLI_Msk</secondary></indexterm>
<para><computeroutput>#define TPI_LSR_SLI_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga94c8185149817f81a6ca689f89d8193c">TPI_LSR_SLI_Pos</link>*/)</computeroutput></para>
<para>TPI LSR: Software Lock implemented Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01923">1923</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gace974ad6e051759bafcfea1b8189c606"/><section>
    <title>TPI_LSR_SLI_Msk<computeroutput>[5/5]</computeroutput></title>
<indexterm><primary>TPI_LSR_SLI_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_LSR_SLI_Msk</secondary></indexterm>
<para><computeroutput>#define TPI_LSR_SLI_Msk&#160;&#160;&#160;(0x1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga94c8185149817f81a6ca689f89d8193c">TPI_LSR_SLI_Pos</link>*/)</computeroutput></para>
<para>TPI LSR: Software Lock implemented Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01828">1828</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga94c8185149817f81a6ca689f89d8193c"/><section>
    <title>TPI_LSR_SLI_Pos<computeroutput>[1/5]</computeroutput></title>
<indexterm><primary>TPI_LSR_SLI_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_LSR_SLI_Pos</secondary></indexterm>
<para><computeroutput>#define TPI_LSR_SLI_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>TPI LSR: Software Lock implemented Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01427">1427</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga94c8185149817f81a6ca689f89d8193c"/><section>
    <title>TPI_LSR_SLI_Pos<computeroutput>[2/5]</computeroutput></title>
<indexterm><primary>TPI_LSR_SLI_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_LSR_SLI_Pos</secondary></indexterm>
<para><computeroutput>#define TPI_LSR_SLI_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>TPI LSR: Software Lock implemented Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00789">789</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga94c8185149817f81a6ca689f89d8193c"/><section>
    <title>TPI_LSR_SLI_Pos<computeroutput>[3/5]</computeroutput></title>
<indexterm><primary>TPI_LSR_SLI_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_LSR_SLI_Pos</secondary></indexterm>
<para><computeroutput>#define TPI_LSR_SLI_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>TPI LSR: Software Lock implemented Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01365">1365</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga94c8185149817f81a6ca689f89d8193c"/><section>
    <title>TPI_LSR_SLI_Pos<computeroutput>[4/5]</computeroutput></title>
<indexterm><primary>TPI_LSR_SLI_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_LSR_SLI_Pos</secondary></indexterm>
<para><computeroutput>#define TPI_LSR_SLI_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>TPI LSR: Software Lock implemented Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01922">1922</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga94c8185149817f81a6ca689f89d8193c"/><section>
    <title>TPI_LSR_SLI_Pos<computeroutput>[5/5]</computeroutput></title>
<indexterm><primary>TPI_LSR_SLI_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_LSR_SLI_Pos</secondary></indexterm>
<para><computeroutput>#define TPI_LSR_SLI_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>TPI LSR: Software Lock implemented Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01827">1827</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab91c42714b86fe5d2b022fc8e5f3d0e6"/><section>
    <title>TPI_LSR_SLK_Msk<computeroutput>[1/5]</computeroutput></title>
<indexterm><primary>TPI_LSR_SLK_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_LSR_SLK_Msk</secondary></indexterm>
<para><computeroutput>#define TPI_LSR_SLK_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga641c06d830dac7e2ff9971d95f2432a0">TPI_LSR_SLK_Pos</link>)</computeroutput></para>
<para>TPI LSR: Software Lock status Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01425">1425</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab91c42714b86fe5d2b022fc8e5f3d0e6"/><section>
    <title>TPI_LSR_SLK_Msk<computeroutput>[2/5]</computeroutput></title>
<indexterm><primary>TPI_LSR_SLK_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_LSR_SLK_Msk</secondary></indexterm>
<para><computeroutput>#define TPI_LSR_SLK_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga641c06d830dac7e2ff9971d95f2432a0">TPI_LSR_SLK_Pos</link>)</computeroutput></para>
<para>TPI LSR: Software Lock status Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00787">787</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab91c42714b86fe5d2b022fc8e5f3d0e6"/><section>
    <title>TPI_LSR_SLK_Msk<computeroutput>[3/5]</computeroutput></title>
<indexterm><primary>TPI_LSR_SLK_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_LSR_SLK_Msk</secondary></indexterm>
<para><computeroutput>#define TPI_LSR_SLK_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga641c06d830dac7e2ff9971d95f2432a0">TPI_LSR_SLK_Pos</link>)</computeroutput></para>
<para>TPI LSR: Software Lock status Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01363">1363</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab91c42714b86fe5d2b022fc8e5f3d0e6"/><section>
    <title>TPI_LSR_SLK_Msk<computeroutput>[4/5]</computeroutput></title>
<indexterm><primary>TPI_LSR_SLK_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_LSR_SLK_Msk</secondary></indexterm>
<para><computeroutput>#define TPI_LSR_SLK_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga641c06d830dac7e2ff9971d95f2432a0">TPI_LSR_SLK_Pos</link>)</computeroutput></para>
<para>TPI LSR: Software Lock status Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01920">1920</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab91c42714b86fe5d2b022fc8e5f3d0e6"/><section>
    <title>TPI_LSR_SLK_Msk<computeroutput>[5/5]</computeroutput></title>
<indexterm><primary>TPI_LSR_SLK_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_LSR_SLK_Msk</secondary></indexterm>
<para><computeroutput>#define TPI_LSR_SLK_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga641c06d830dac7e2ff9971d95f2432a0">TPI_LSR_SLK_Pos</link>)</computeroutput></para>
<para>TPI LSR: Software Lock status Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01825">1825</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga641c06d830dac7e2ff9971d95f2432a0"/><section>
    <title>TPI_LSR_SLK_Pos<computeroutput>[1/5]</computeroutput></title>
<indexterm><primary>TPI_LSR_SLK_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_LSR_SLK_Pos</secondary></indexterm>
<para><computeroutput>#define TPI_LSR_SLK_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>TPI LSR: Software Lock status Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01424">1424</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga641c06d830dac7e2ff9971d95f2432a0"/><section>
    <title>TPI_LSR_SLK_Pos<computeroutput>[2/5]</computeroutput></title>
<indexterm><primary>TPI_LSR_SLK_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_LSR_SLK_Pos</secondary></indexterm>
<para><computeroutput>#define TPI_LSR_SLK_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>TPI LSR: Software Lock status Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00786">786</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga641c06d830dac7e2ff9971d95f2432a0"/><section>
    <title>TPI_LSR_SLK_Pos<computeroutput>[3/5]</computeroutput></title>
<indexterm><primary>TPI_LSR_SLK_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_LSR_SLK_Pos</secondary></indexterm>
<para><computeroutput>#define TPI_LSR_SLK_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>TPI LSR: Software Lock status Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01362">1362</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga641c06d830dac7e2ff9971d95f2432a0"/><section>
    <title>TPI_LSR_SLK_Pos<computeroutput>[4/5]</computeroutput></title>
<indexterm><primary>TPI_LSR_SLK_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_LSR_SLK_Pos</secondary></indexterm>
<para><computeroutput>#define TPI_LSR_SLK_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>TPI LSR: Software Lock status Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01919">1919</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga641c06d830dac7e2ff9971d95f2432a0"/><section>
    <title>TPI_LSR_SLK_Pos<computeroutput>[5/5]</computeroutput></title>
<indexterm><primary>TPI_LSR_SLK_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_LSR_SLK_Pos</secondary></indexterm>
<para><computeroutput>#define TPI_LSR_SLK_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>TPI LSR: Software Lock status Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01824">1824</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga017e1a8b42c9fb4c525d41bafaca9262"/><section>
    <title>TPI_PSCR_PSCount_Msk<computeroutput>[1/5]</computeroutput></title>
<indexterm><primary>TPI_PSCR_PSCount_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_PSCR_PSCount_Msk</secondary></indexterm>
<para><computeroutput>#define TPI_PSCR_PSCount_Msk&#160;&#160;&#160;(0x1FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4235dcb941b49a9e8c1f7616dc210b38">TPI_PSCR_PSCount_Pos</link>*/)</computeroutput></para>
<para>TPI PSCR: TPSCount Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01418">1418</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga017e1a8b42c9fb4c525d41bafaca9262"/><section>
    <title>TPI_PSCR_PSCount_Msk<computeroutput>[2/5]</computeroutput></title>
<indexterm><primary>TPI_PSCR_PSCount_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_PSCR_PSCount_Msk</secondary></indexterm>
<para><computeroutput>#define TPI_PSCR_PSCount_Msk&#160;&#160;&#160;(0x1FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4235dcb941b49a9e8c1f7616dc210b38">TPI_PSCR_PSCount_Pos</link>*/)</computeroutput></para>
<para>TPI PSCR: TPSCount Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00780">780</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga017e1a8b42c9fb4c525d41bafaca9262"/><section>
    <title>TPI_PSCR_PSCount_Msk<computeroutput>[3/5]</computeroutput></title>
<indexterm><primary>TPI_PSCR_PSCount_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_PSCR_PSCount_Msk</secondary></indexterm>
<para><computeroutput>#define TPI_PSCR_PSCount_Msk&#160;&#160;&#160;(0x1FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4235dcb941b49a9e8c1f7616dc210b38">TPI_PSCR_PSCount_Pos</link>*/)</computeroutput></para>
<para>TPI PSCR: TPSCount Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01356">1356</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga017e1a8b42c9fb4c525d41bafaca9262"/><section>
    <title>TPI_PSCR_PSCount_Msk<computeroutput>[4/5]</computeroutput></title>
<indexterm><primary>TPI_PSCR_PSCount_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_PSCR_PSCount_Msk</secondary></indexterm>
<para><computeroutput>#define TPI_PSCR_PSCount_Msk&#160;&#160;&#160;(0x1FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4235dcb941b49a9e8c1f7616dc210b38">TPI_PSCR_PSCount_Pos</link>*/)</computeroutput></para>
<para>TPI PSCR: TPSCount Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01913">1913</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga017e1a8b42c9fb4c525d41bafaca9262"/><section>
    <title>TPI_PSCR_PSCount_Msk<computeroutput>[5/5]</computeroutput></title>
<indexterm><primary>TPI_PSCR_PSCount_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_PSCR_PSCount_Msk</secondary></indexterm>
<para><computeroutput>#define TPI_PSCR_PSCount_Msk&#160;&#160;&#160;(0x1FUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4235dcb941b49a9e8c1f7616dc210b38">TPI_PSCR_PSCount_Pos</link>*/)</computeroutput></para>
<para>TPI PSCR: TPSCount Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01818">1818</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4235dcb941b49a9e8c1f7616dc210b38"/><section>
    <title>TPI_PSCR_PSCount_Pos<computeroutput>[1/5]</computeroutput></title>
<indexterm><primary>TPI_PSCR_PSCount_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_PSCR_PSCount_Pos</secondary></indexterm>
<para><computeroutput>#define TPI_PSCR_PSCount_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>TPI PSCR: PSCount Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01417">1417</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4235dcb941b49a9e8c1f7616dc210b38"/><section>
    <title>TPI_PSCR_PSCount_Pos<computeroutput>[2/5]</computeroutput></title>
<indexterm><primary>TPI_PSCR_PSCount_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_PSCR_PSCount_Pos</secondary></indexterm>
<para><computeroutput>#define TPI_PSCR_PSCount_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>TPI PSCR: PSCount Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00779">779</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4235dcb941b49a9e8c1f7616dc210b38"/><section>
    <title>TPI_PSCR_PSCount_Pos<computeroutput>[3/5]</computeroutput></title>
<indexterm><primary>TPI_PSCR_PSCount_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_PSCR_PSCount_Pos</secondary></indexterm>
<para><computeroutput>#define TPI_PSCR_PSCount_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>TPI PSCR: PSCount Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01355">1355</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4235dcb941b49a9e8c1f7616dc210b38"/><section>
    <title>TPI_PSCR_PSCount_Pos<computeroutput>[4/5]</computeroutput></title>
<indexterm><primary>TPI_PSCR_PSCount_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_PSCR_PSCount_Pos</secondary></indexterm>
<para><computeroutput>#define TPI_PSCR_PSCount_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>TPI PSCR: PSCount Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01912">1912</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4235dcb941b49a9e8c1f7616dc210b38"/><section>
    <title>TPI_PSCR_PSCount_Pos<computeroutput>[5/5]</computeroutput></title>
<indexterm><primary>TPI_PSCR_PSCount_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>TPI_PSCR_PSCount_Pos</secondary></indexterm>
<para><computeroutput>#define TPI_PSCR_PSCount_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>TPI PSCR: PSCount Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01817">1817</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
</section>
    <xi:include href="group___c_m_s_i_s___s_cn_s_c_b.xml" xmlns:xi="http://www.w3.org/2001/XInclude"/>
    <xi:include href="group___c_m_s_i_s___i_c_b.xml" xmlns:xi="http://www.w3.org/2001/XInclude"/>
</section>
