<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>trace.c source code [codebrowser/hw/ppc/trace.c] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'codebrowser/hw/ppc/trace.c'; var root_path = '../../..'; var data_path = '../../../../data';</script>
<script src='../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../..'>codebrowser</a>/<a href='..'>hw</a>/<a href='./'>ppc</a>/<a href='trace.c.html'>trace.c</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* This file is autogenerated by tracetool, do not edit. */</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><u>#include <a href="../../include/qemu/osdep.h.html">"qemu/osdep.h"</a></u></td></tr>
<tr><th id="4">4</th><td><u>#include <a href="trace.h.html">"trace.h"</a></u></td></tr>
<tr><th id="5">5</th><td></td></tr>
<tr><th id="6">6</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_PCI_MSI_DSTATE" title='_TRACE_SPAPR_PCI_MSI_DSTATE' data-ref="_TRACE_SPAPR_PCI_MSI_DSTATE">_TRACE_SPAPR_PCI_MSI_DSTATE</dfn>;</td></tr>
<tr><th id="7">7</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_PCI_MSI_SETUP_DSTATE" title='_TRACE_SPAPR_PCI_MSI_SETUP_DSTATE' data-ref="_TRACE_SPAPR_PCI_MSI_SETUP_DSTATE">_TRACE_SPAPR_PCI_MSI_SETUP_DSTATE</dfn>;</td></tr>
<tr><th id="8">8</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_PCI_RTAS_IBM_CHANGE_MSI_DSTATE" title='_TRACE_SPAPR_PCI_RTAS_IBM_CHANGE_MSI_DSTATE' data-ref="_TRACE_SPAPR_PCI_RTAS_IBM_CHANGE_MSI_DSTATE">_TRACE_SPAPR_PCI_RTAS_IBM_CHANGE_MSI_DSTATE</dfn>;</td></tr>
<tr><th id="9">9</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_PCI_RTAS_IBM_QUERY_INTERRUPT_SOURCE_NUMBER_DSTATE" title='_TRACE_SPAPR_PCI_RTAS_IBM_QUERY_INTERRUPT_SOURCE_NUMBER_DSTATE' data-ref="_TRACE_SPAPR_PCI_RTAS_IBM_QUERY_INTERRUPT_SOURCE_NUMBER_DSTATE">_TRACE_SPAPR_PCI_RTAS_IBM_QUERY_INTERRUPT_SOURCE_NUMBER_DSTATE</dfn>;</td></tr>
<tr><th id="10">10</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_PCI_MSI_WRITE_DSTATE" title='_TRACE_SPAPR_PCI_MSI_WRITE_DSTATE' data-ref="_TRACE_SPAPR_PCI_MSI_WRITE_DSTATE">_TRACE_SPAPR_PCI_MSI_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="11">11</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_PCI_LSI_SET_DSTATE" title='_TRACE_SPAPR_PCI_LSI_SET_DSTATE' data-ref="_TRACE_SPAPR_PCI_LSI_SET_DSTATE">_TRACE_SPAPR_PCI_LSI_SET_DSTATE</dfn>;</td></tr>
<tr><th id="12">12</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_PCI_MSI_RETRY_DSTATE" title='_TRACE_SPAPR_PCI_MSI_RETRY_DSTATE' data-ref="_TRACE_SPAPR_PCI_MSI_RETRY_DSTATE">_TRACE_SPAPR_PCI_MSI_RETRY_DSTATE</dfn>;</td></tr>
<tr><th id="13">13</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_CAS_FAILED_DSTATE" title='_TRACE_SPAPR_CAS_FAILED_DSTATE' data-ref="_TRACE_SPAPR_CAS_FAILED_DSTATE">_TRACE_SPAPR_CAS_FAILED_DSTATE</dfn>;</td></tr>
<tr><th id="14">14</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_CAS_CONTINUE_DSTATE" title='_TRACE_SPAPR_CAS_CONTINUE_DSTATE' data-ref="_TRACE_SPAPR_CAS_CONTINUE_DSTATE">_TRACE_SPAPR_CAS_CONTINUE_DSTATE</dfn>;</td></tr>
<tr><th id="15">15</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_CAS_PVR_TRY_DSTATE" title='_TRACE_SPAPR_CAS_PVR_TRY_DSTATE' data-ref="_TRACE_SPAPR_CAS_PVR_TRY_DSTATE">_TRACE_SPAPR_CAS_PVR_TRY_DSTATE</dfn>;</td></tr>
<tr><th id="16">16</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_CAS_PVR_DSTATE" title='_TRACE_SPAPR_CAS_PVR_DSTATE' data-ref="_TRACE_SPAPR_CAS_PVR_DSTATE">_TRACE_SPAPR_CAS_PVR_DSTATE</dfn>;</td></tr>
<tr><th id="17">17</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_H_RESIZE_HPT_PREPARE_DSTATE" title='_TRACE_SPAPR_H_RESIZE_HPT_PREPARE_DSTATE' data-ref="_TRACE_SPAPR_H_RESIZE_HPT_PREPARE_DSTATE">_TRACE_SPAPR_H_RESIZE_HPT_PREPARE_DSTATE</dfn>;</td></tr>
<tr><th id="18">18</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_H_RESIZE_HPT_COMMIT_DSTATE" title='_TRACE_SPAPR_H_RESIZE_HPT_COMMIT_DSTATE' data-ref="_TRACE_SPAPR_H_RESIZE_HPT_COMMIT_DSTATE">_TRACE_SPAPR_H_RESIZE_HPT_COMMIT_DSTATE</dfn>;</td></tr>
<tr><th id="19">19</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_IOMMU_PUT_DSTATE" title='_TRACE_SPAPR_IOMMU_PUT_DSTATE' data-ref="_TRACE_SPAPR_IOMMU_PUT_DSTATE">_TRACE_SPAPR_IOMMU_PUT_DSTATE</dfn>;</td></tr>
<tr><th id="20">20</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_IOMMU_GET_DSTATE" title='_TRACE_SPAPR_IOMMU_GET_DSTATE' data-ref="_TRACE_SPAPR_IOMMU_GET_DSTATE">_TRACE_SPAPR_IOMMU_GET_DSTATE</dfn>;</td></tr>
<tr><th id="21">21</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_IOMMU_INDIRECT_DSTATE" title='_TRACE_SPAPR_IOMMU_INDIRECT_DSTATE' data-ref="_TRACE_SPAPR_IOMMU_INDIRECT_DSTATE">_TRACE_SPAPR_IOMMU_INDIRECT_DSTATE</dfn>;</td></tr>
<tr><th id="22">22</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_IOMMU_STUFF_DSTATE" title='_TRACE_SPAPR_IOMMU_STUFF_DSTATE' data-ref="_TRACE_SPAPR_IOMMU_STUFF_DSTATE">_TRACE_SPAPR_IOMMU_STUFF_DSTATE</dfn>;</td></tr>
<tr><th id="23">23</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_IOMMU_PCI_PUT_DSTATE" title='_TRACE_SPAPR_IOMMU_PCI_PUT_DSTATE' data-ref="_TRACE_SPAPR_IOMMU_PCI_PUT_DSTATE">_TRACE_SPAPR_IOMMU_PCI_PUT_DSTATE</dfn>;</td></tr>
<tr><th id="24">24</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_IOMMU_PCI_GET_DSTATE" title='_TRACE_SPAPR_IOMMU_PCI_GET_DSTATE' data-ref="_TRACE_SPAPR_IOMMU_PCI_GET_DSTATE">_TRACE_SPAPR_IOMMU_PCI_GET_DSTATE</dfn>;</td></tr>
<tr><th id="25">25</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_IOMMU_PCI_INDIRECT_DSTATE" title='_TRACE_SPAPR_IOMMU_PCI_INDIRECT_DSTATE' data-ref="_TRACE_SPAPR_IOMMU_PCI_INDIRECT_DSTATE">_TRACE_SPAPR_IOMMU_PCI_INDIRECT_DSTATE</dfn>;</td></tr>
<tr><th id="26">26</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_IOMMU_PCI_STUFF_DSTATE" title='_TRACE_SPAPR_IOMMU_PCI_STUFF_DSTATE' data-ref="_TRACE_SPAPR_IOMMU_PCI_STUFF_DSTATE">_TRACE_SPAPR_IOMMU_PCI_STUFF_DSTATE</dfn>;</td></tr>
<tr><th id="27">27</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_IOMMU_XLATE_DSTATE" title='_TRACE_SPAPR_IOMMU_XLATE_DSTATE' data-ref="_TRACE_SPAPR_IOMMU_XLATE_DSTATE">_TRACE_SPAPR_IOMMU_XLATE_DSTATE</dfn>;</td></tr>
<tr><th id="28">28</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_IOMMU_NEW_TABLE_DSTATE" title='_TRACE_SPAPR_IOMMU_NEW_TABLE_DSTATE' data-ref="_TRACE_SPAPR_IOMMU_NEW_TABLE_DSTATE">_TRACE_SPAPR_IOMMU_NEW_TABLE_DSTATE</dfn>;</td></tr>
<tr><th id="29">29</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_IOMMU_PRE_SAVE_DSTATE" title='_TRACE_SPAPR_IOMMU_PRE_SAVE_DSTATE' data-ref="_TRACE_SPAPR_IOMMU_PRE_SAVE_DSTATE">_TRACE_SPAPR_IOMMU_PRE_SAVE_DSTATE</dfn>;</td></tr>
<tr><th id="30">30</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_IOMMU_POST_LOAD_DSTATE" title='_TRACE_SPAPR_IOMMU_POST_LOAD_DSTATE' data-ref="_TRACE_SPAPR_IOMMU_POST_LOAD_DSTATE">_TRACE_SPAPR_IOMMU_POST_LOAD_DSTATE</dfn>;</td></tr>
<tr><th id="31">31</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_IOMMU_DDW_QUERY_DSTATE" title='_TRACE_SPAPR_IOMMU_DDW_QUERY_DSTATE' data-ref="_TRACE_SPAPR_IOMMU_DDW_QUERY_DSTATE">_TRACE_SPAPR_IOMMU_DDW_QUERY_DSTATE</dfn>;</td></tr>
<tr><th id="32">32</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_IOMMU_DDW_CREATE_DSTATE" title='_TRACE_SPAPR_IOMMU_DDW_CREATE_DSTATE' data-ref="_TRACE_SPAPR_IOMMU_DDW_CREATE_DSTATE">_TRACE_SPAPR_IOMMU_DDW_CREATE_DSTATE</dfn>;</td></tr>
<tr><th id="33">33</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_IOMMU_DDW_REMOVE_DSTATE" title='_TRACE_SPAPR_IOMMU_DDW_REMOVE_DSTATE' data-ref="_TRACE_SPAPR_IOMMU_DDW_REMOVE_DSTATE">_TRACE_SPAPR_IOMMU_DDW_REMOVE_DSTATE</dfn>;</td></tr>
<tr><th id="34">34</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_IOMMU_DDW_RESET_DSTATE" title='_TRACE_SPAPR_IOMMU_DDW_RESET_DSTATE' data-ref="_TRACE_SPAPR_IOMMU_DDW_RESET_DSTATE">_TRACE_SPAPR_IOMMU_DDW_RESET_DSTATE</dfn>;</td></tr>
<tr><th id="35">35</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_DSTATE" title='_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_DSTATE' data-ref="_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_DSTATE">_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_DSTATE</dfn>;</td></tr>
<tr><th id="36">36</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_FINALIZING_DSTATE" title='_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_FINALIZING_DSTATE' data-ref="_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_FINALIZING_DSTATE">_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_FINALIZING_DSTATE</dfn>;</td></tr>
<tr><th id="37">37</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_DEFERRING_DSTATE" title='_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_DEFERRING_DSTATE' data-ref="_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_DEFERRING_DSTATE">_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_DEFERRING_DSTATE</dfn>;</td></tr>
<tr><th id="38">38</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_DRC_SET_DR_INDICATOR_DSTATE" title='_TRACE_SPAPR_DRC_SET_DR_INDICATOR_DSTATE' data-ref="_TRACE_SPAPR_DRC_SET_DR_INDICATOR_DSTATE">_TRACE_SPAPR_DRC_SET_DR_INDICATOR_DSTATE</dfn>;</td></tr>
<tr><th id="39">39</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_DSTATE" title='_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_DSTATE' data-ref="_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_DSTATE">_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_DSTATE</dfn>;</td></tr>
<tr><th id="40">40</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_FINALIZING_DSTATE" title='_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_FINALIZING_DSTATE' data-ref="_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_FINALIZING_DSTATE">_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_FINALIZING_DSTATE</dfn>;</td></tr>
<tr><th id="41">41</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_DRC_SET_CONFIGURED_DSTATE" title='_TRACE_SPAPR_DRC_SET_CONFIGURED_DSTATE' data-ref="_TRACE_SPAPR_DRC_SET_CONFIGURED_DSTATE">_TRACE_SPAPR_DRC_SET_CONFIGURED_DSTATE</dfn>;</td></tr>
<tr><th id="42">42</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_DRC_SET_CONFIGURED_SKIPPING_DSTATE" title='_TRACE_SPAPR_DRC_SET_CONFIGURED_SKIPPING_DSTATE' data-ref="_TRACE_SPAPR_DRC_SET_CONFIGURED_SKIPPING_DSTATE">_TRACE_SPAPR_DRC_SET_CONFIGURED_SKIPPING_DSTATE</dfn>;</td></tr>
<tr><th id="43">43</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_DRC_ATTACH_DSTATE" title='_TRACE_SPAPR_DRC_ATTACH_DSTATE' data-ref="_TRACE_SPAPR_DRC_ATTACH_DSTATE">_TRACE_SPAPR_DRC_ATTACH_DSTATE</dfn>;</td></tr>
<tr><th id="44">44</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_DRC_DETACH_DSTATE" title='_TRACE_SPAPR_DRC_DETACH_DSTATE' data-ref="_TRACE_SPAPR_DRC_DETACH_DSTATE">_TRACE_SPAPR_DRC_DETACH_DSTATE</dfn>;</td></tr>
<tr><th id="45">45</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_DRC_AWAITING_QUIESCE_DSTATE" title='_TRACE_SPAPR_DRC_AWAITING_QUIESCE_DSTATE' data-ref="_TRACE_SPAPR_DRC_AWAITING_QUIESCE_DSTATE">_TRACE_SPAPR_DRC_AWAITING_QUIESCE_DSTATE</dfn>;</td></tr>
<tr><th id="46">46</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_DRC_AWAITING_ALLOCATION_DSTATE" title='_TRACE_SPAPR_DRC_AWAITING_ALLOCATION_DSTATE' data-ref="_TRACE_SPAPR_DRC_AWAITING_ALLOCATION_DSTATE">_TRACE_SPAPR_DRC_AWAITING_ALLOCATION_DSTATE</dfn>;</td></tr>
<tr><th id="47">47</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_DRC_RESET_DSTATE" title='_TRACE_SPAPR_DRC_RESET_DSTATE' data-ref="_TRACE_SPAPR_DRC_RESET_DSTATE">_TRACE_SPAPR_DRC_RESET_DSTATE</dfn>;</td></tr>
<tr><th id="48">48</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_DRC_REALIZE_DSTATE" title='_TRACE_SPAPR_DRC_REALIZE_DSTATE' data-ref="_TRACE_SPAPR_DRC_REALIZE_DSTATE">_TRACE_SPAPR_DRC_REALIZE_DSTATE</dfn>;</td></tr>
<tr><th id="49">49</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_DRC_REALIZE_CHILD_DSTATE" title='_TRACE_SPAPR_DRC_REALIZE_CHILD_DSTATE' data-ref="_TRACE_SPAPR_DRC_REALIZE_CHILD_DSTATE">_TRACE_SPAPR_DRC_REALIZE_CHILD_DSTATE</dfn>;</td></tr>
<tr><th id="50">50</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_DRC_REALIZE_COMPLETE_DSTATE" title='_TRACE_SPAPR_DRC_REALIZE_COMPLETE_DSTATE' data-ref="_TRACE_SPAPR_DRC_REALIZE_COMPLETE_DSTATE">_TRACE_SPAPR_DRC_REALIZE_COMPLETE_DSTATE</dfn>;</td></tr>
<tr><th id="51">51</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_DRC_UNREALIZE_DSTATE" title='_TRACE_SPAPR_DRC_UNREALIZE_DSTATE' data-ref="_TRACE_SPAPR_DRC_UNREALIZE_DSTATE">_TRACE_SPAPR_DRC_UNREALIZE_DSTATE</dfn>;</td></tr>
<tr><th id="52">52</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_OVEC_PARSE_VECTOR_DSTATE" title='_TRACE_SPAPR_OVEC_PARSE_VECTOR_DSTATE' data-ref="_TRACE_SPAPR_OVEC_PARSE_VECTOR_DSTATE">_TRACE_SPAPR_OVEC_PARSE_VECTOR_DSTATE</dfn>;</td></tr>
<tr><th id="53">53</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_OVEC_POPULATE_DT_DSTATE" title='_TRACE_SPAPR_OVEC_POPULATE_DT_DSTATE' data-ref="_TRACE_SPAPR_OVEC_POPULATE_DT_DSTATE">_TRACE_SPAPR_OVEC_POPULATE_DT_DSTATE</dfn>;</td></tr>
<tr><th id="54">54</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_NOT_SUPPORTED_DSTATE" title='_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_NOT_SUPPORTED_DSTATE' data-ref="_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_NOT_SUPPORTED_DSTATE">_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_NOT_SUPPORTED_DSTATE</dfn>;</td></tr>
<tr><th id="55">55</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_INVALID_DSTATE" title='_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_INVALID_DSTATE' data-ref="_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_INVALID_DSTATE">_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_INVALID_DSTATE</dfn>;</td></tr>
<tr><th id="56">56</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_INVALID_DSTATE" title='_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_INVALID_DSTATE' data-ref="_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_INVALID_DSTATE">_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_INVALID_DSTATE</dfn>;</td></tr>
<tr><th id="57">57</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_MISSING_FDT_DSTATE" title='_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_MISSING_FDT_DSTATE' data-ref="_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_MISSING_FDT_DSTATE">_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_MISSING_FDT_DSTATE</dfn>;</td></tr>
<tr><th id="58">58</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_VIO_H_REG_CRQ_DSTATE" title='_TRACE_SPAPR_VIO_H_REG_CRQ_DSTATE' data-ref="_TRACE_SPAPR_VIO_H_REG_CRQ_DSTATE">_TRACE_SPAPR_VIO_H_REG_CRQ_DSTATE</dfn>;</td></tr>
<tr><th id="59">59</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SPAPR_VIO_FREE_CRQ_DSTATE" title='_TRACE_SPAPR_VIO_FREE_CRQ_DSTATE' data-ref="_TRACE_SPAPR_VIO_FREE_CRQ_DSTATE">_TRACE_SPAPR_VIO_FREE_CRQ_DSTATE</dfn>;</td></tr>
<tr><th id="60">60</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_PPC_TB_ADJUST_DSTATE" title='_TRACE_PPC_TB_ADJUST_DSTATE' data-ref="_TRACE_PPC_TB_ADJUST_DSTATE">_TRACE_PPC_TB_ADJUST_DSTATE</dfn>;</td></tr>
<tr><th id="61">61</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_PREP_IO_800_WRITEB_DSTATE" title='_TRACE_PREP_IO_800_WRITEB_DSTATE' data-ref="_TRACE_PREP_IO_800_WRITEB_DSTATE">_TRACE_PREP_IO_800_WRITEB_DSTATE</dfn>;</td></tr>
<tr><th id="62">62</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_PREP_IO_800_READB_DSTATE" title='_TRACE_PREP_IO_800_READB_DSTATE' data-ref="_TRACE_PREP_IO_800_READB_DSTATE">_TRACE_PREP_IO_800_READB_DSTATE</dfn>;</td></tr>
<tr><th id="63">63</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_PREP_SYSTEMIO_READ_DSTATE" title='_TRACE_PREP_SYSTEMIO_READ_DSTATE' data-ref="_TRACE_PREP_SYSTEMIO_READ_DSTATE">_TRACE_PREP_SYSTEMIO_READ_DSTATE</dfn>;</td></tr>
<tr><th id="64">64</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_PREP_SYSTEMIO_WRITE_DSTATE" title='_TRACE_PREP_SYSTEMIO_WRITE_DSTATE' data-ref="_TRACE_PREP_SYSTEMIO_WRITE_DSTATE">_TRACE_PREP_SYSTEMIO_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="65">65</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_RS6000MC_ID_READ_DSTATE" title='_TRACE_RS6000MC_ID_READ_DSTATE' data-ref="_TRACE_RS6000MC_ID_READ_DSTATE">_TRACE_RS6000MC_ID_READ_DSTATE</dfn>;</td></tr>
<tr><th id="66">66</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_RS6000MC_PRESENCE_READ_DSTATE" title='_TRACE_RS6000MC_PRESENCE_READ_DSTATE' data-ref="_TRACE_RS6000MC_PRESENCE_READ_DSTATE">_TRACE_RS6000MC_PRESENCE_READ_DSTATE</dfn>;</td></tr>
<tr><th id="67">67</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_RS6000MC_SIZE_READ_DSTATE" title='_TRACE_RS6000MC_SIZE_READ_DSTATE' data-ref="_TRACE_RS6000MC_SIZE_READ_DSTATE">_TRACE_RS6000MC_SIZE_READ_DSTATE</dfn>;</td></tr>
<tr><th id="68">68</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_RS6000MC_SIZE_WRITE_DSTATE" title='_TRACE_RS6000MC_SIZE_WRITE_DSTATE' data-ref="_TRACE_RS6000MC_SIZE_WRITE_DSTATE">_TRACE_RS6000MC_SIZE_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="69">69</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_RS6000MC_PARITY_READ_DSTATE" title='_TRACE_RS6000MC_PARITY_READ_DSTATE' data-ref="_TRACE_RS6000MC_PARITY_READ_DSTATE">_TRACE_RS6000MC_PARITY_READ_DSTATE</dfn>;</td></tr>
<tr><th id="70">70</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_MAC99_UNINORTH_WRITE_DSTATE" title='_TRACE_MAC99_UNINORTH_WRITE_DSTATE' data-ref="_TRACE_MAC99_UNINORTH_WRITE_DSTATE">_TRACE_MAC99_UNINORTH_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="71">71</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_MAC99_UNINORTH_READ_DSTATE" title='_TRACE_MAC99_UNINORTH_READ_DSTATE' data-ref="_TRACE_MAC99_UNINORTH_READ_DSTATE">_TRACE_MAC99_UNINORTH_READ_DSTATE</dfn>;</td></tr>
<tr><th id="72">72</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_PPC4XX_PCI_MAP_IRQ_DSTATE" title='_TRACE_PPC4XX_PCI_MAP_IRQ_DSTATE' data-ref="_TRACE_PPC4XX_PCI_MAP_IRQ_DSTATE">_TRACE_PPC4XX_PCI_MAP_IRQ_DSTATE</dfn>;</td></tr>
<tr><th id="73">73</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_PPC4XX_PCI_SET_IRQ_DSTATE" title='_TRACE_PPC4XX_PCI_SET_IRQ_DSTATE' data-ref="_TRACE_PPC4XX_PCI_SET_IRQ_DSTATE">_TRACE_PPC4XX_PCI_SET_IRQ_DSTATE</dfn>;</td></tr>
<tr><th id="74">74</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_PCI_MSI_EVENT" title='_TRACE_SPAPR_PCI_MSI_EVENT' data-ref="_TRACE_SPAPR_PCI_MSI_EVENT">_TRACE_SPAPR_PCI_MSI_EVENT</dfn> = {</td></tr>
<tr><th id="75">75</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="76">76</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="77">77</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_pci_msi"</q>,</td></tr>
<tr><th id="78">78</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#145" title="1" data-ref="_M/TRACE_SPAPR_PCI_MSI_ENABLED">TRACE_SPAPR_PCI_MSI_ENABLED</a>,</td></tr>
<tr><th id="79">79</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_PCI_MSI_DSTATE" title='_TRACE_SPAPR_PCI_MSI_DSTATE' data-ref="_TRACE_SPAPR_PCI_MSI_DSTATE">_TRACE_SPAPR_PCI_MSI_DSTATE</a> </td></tr>
<tr><th id="80">80</th><td>};</td></tr>
<tr><th id="81">81</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_PCI_MSI_SETUP_EVENT" title='_TRACE_SPAPR_PCI_MSI_SETUP_EVENT' data-ref="_TRACE_SPAPR_PCI_MSI_SETUP_EVENT">_TRACE_SPAPR_PCI_MSI_SETUP_EVENT</dfn> = {</td></tr>
<tr><th id="82">82</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="83">83</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="84">84</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_pci_msi_setup"</q>,</td></tr>
<tr><th id="85">85</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#146" title="1" data-ref="_M/TRACE_SPAPR_PCI_MSI_SETUP_ENABLED">TRACE_SPAPR_PCI_MSI_SETUP_ENABLED</a>,</td></tr>
<tr><th id="86">86</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_PCI_MSI_SETUP_DSTATE" title='_TRACE_SPAPR_PCI_MSI_SETUP_DSTATE' data-ref="_TRACE_SPAPR_PCI_MSI_SETUP_DSTATE">_TRACE_SPAPR_PCI_MSI_SETUP_DSTATE</a> </td></tr>
<tr><th id="87">87</th><td>};</td></tr>
<tr><th id="88">88</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_PCI_RTAS_IBM_CHANGE_MSI_EVENT" title='_TRACE_SPAPR_PCI_RTAS_IBM_CHANGE_MSI_EVENT' data-ref="_TRACE_SPAPR_PCI_RTAS_IBM_CHANGE_MSI_EVENT">_TRACE_SPAPR_PCI_RTAS_IBM_CHANGE_MSI_EVENT</dfn> = {</td></tr>
<tr><th id="89">89</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="90">90</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="91">91</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_pci_rtas_ibm_change_msi"</q>,</td></tr>
<tr><th id="92">92</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#147" title="1" data-ref="_M/TRACE_SPAPR_PCI_RTAS_IBM_CHANGE_MSI_ENABLED">TRACE_SPAPR_PCI_RTAS_IBM_CHANGE_MSI_ENABLED</a>,</td></tr>
<tr><th id="93">93</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_PCI_RTAS_IBM_CHANGE_MSI_DSTATE" title='_TRACE_SPAPR_PCI_RTAS_IBM_CHANGE_MSI_DSTATE' data-ref="_TRACE_SPAPR_PCI_RTAS_IBM_CHANGE_MSI_DSTATE">_TRACE_SPAPR_PCI_RTAS_IBM_CHANGE_MSI_DSTATE</a> </td></tr>
<tr><th id="94">94</th><td>};</td></tr>
<tr><th id="95">95</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_PCI_RTAS_IBM_QUERY_INTERRUPT_SOURCE_NUMBER_EVENT" title='_TRACE_SPAPR_PCI_RTAS_IBM_QUERY_INTERRUPT_SOURCE_NUMBER_EVENT' data-ref="_TRACE_SPAPR_PCI_RTAS_IBM_QUERY_INTERRUPT_SOURCE_NUMBER_EVENT">_TRACE_SPAPR_PCI_RTAS_IBM_QUERY_INTERRUPT_SOURCE_NUMBER_EVENT</dfn> = {</td></tr>
<tr><th id="96">96</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="97">97</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="98">98</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_pci_rtas_ibm_query_interrupt_source_number"</q>,</td></tr>
<tr><th id="99">99</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#148" title="1" data-ref="_M/TRACE_SPAPR_PCI_RTAS_IBM_QUERY_INTERRUPT_SOURCE_NUMBER_ENABLED">TRACE_SPAPR_PCI_RTAS_IBM_QUERY_INTERRUPT_SOURCE_NUMBER_ENABLED</a>,</td></tr>
<tr><th id="100">100</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_PCI_RTAS_IBM_QUERY_INTERRUPT_SOURCE_NUMBER_DSTATE" title='_TRACE_SPAPR_PCI_RTAS_IBM_QUERY_INTERRUPT_SOURCE_NUMBER_DSTATE' data-ref="_TRACE_SPAPR_PCI_RTAS_IBM_QUERY_INTERRUPT_SOURCE_NUMBER_DSTATE">_TRACE_SPAPR_PCI_RTAS_IBM_QUERY_INTERRUPT_SOURCE_NUMBER_DSTATE</a> </td></tr>
<tr><th id="101">101</th><td>};</td></tr>
<tr><th id="102">102</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_PCI_MSI_WRITE_EVENT" title='_TRACE_SPAPR_PCI_MSI_WRITE_EVENT' data-ref="_TRACE_SPAPR_PCI_MSI_WRITE_EVENT">_TRACE_SPAPR_PCI_MSI_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="103">103</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="104">104</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="105">105</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_pci_msi_write"</q>,</td></tr>
<tr><th id="106">106</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#149" title="1" data-ref="_M/TRACE_SPAPR_PCI_MSI_WRITE_ENABLED">TRACE_SPAPR_PCI_MSI_WRITE_ENABLED</a>,</td></tr>
<tr><th id="107">107</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_PCI_MSI_WRITE_DSTATE" title='_TRACE_SPAPR_PCI_MSI_WRITE_DSTATE' data-ref="_TRACE_SPAPR_PCI_MSI_WRITE_DSTATE">_TRACE_SPAPR_PCI_MSI_WRITE_DSTATE</a> </td></tr>
<tr><th id="108">108</th><td>};</td></tr>
<tr><th id="109">109</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_PCI_LSI_SET_EVENT" title='_TRACE_SPAPR_PCI_LSI_SET_EVENT' data-ref="_TRACE_SPAPR_PCI_LSI_SET_EVENT">_TRACE_SPAPR_PCI_LSI_SET_EVENT</dfn> = {</td></tr>
<tr><th id="110">110</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="111">111</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="112">112</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_pci_lsi_set"</q>,</td></tr>
<tr><th id="113">113</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#150" title="1" data-ref="_M/TRACE_SPAPR_PCI_LSI_SET_ENABLED">TRACE_SPAPR_PCI_LSI_SET_ENABLED</a>,</td></tr>
<tr><th id="114">114</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_PCI_LSI_SET_DSTATE" title='_TRACE_SPAPR_PCI_LSI_SET_DSTATE' data-ref="_TRACE_SPAPR_PCI_LSI_SET_DSTATE">_TRACE_SPAPR_PCI_LSI_SET_DSTATE</a> </td></tr>
<tr><th id="115">115</th><td>};</td></tr>
<tr><th id="116">116</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_PCI_MSI_RETRY_EVENT" title='_TRACE_SPAPR_PCI_MSI_RETRY_EVENT' data-ref="_TRACE_SPAPR_PCI_MSI_RETRY_EVENT">_TRACE_SPAPR_PCI_MSI_RETRY_EVENT</dfn> = {</td></tr>
<tr><th id="117">117</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="118">118</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="119">119</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_pci_msi_retry"</q>,</td></tr>
<tr><th id="120">120</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#151" title="1" data-ref="_M/TRACE_SPAPR_PCI_MSI_RETRY_ENABLED">TRACE_SPAPR_PCI_MSI_RETRY_ENABLED</a>,</td></tr>
<tr><th id="121">121</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_PCI_MSI_RETRY_DSTATE" title='_TRACE_SPAPR_PCI_MSI_RETRY_DSTATE' data-ref="_TRACE_SPAPR_PCI_MSI_RETRY_DSTATE">_TRACE_SPAPR_PCI_MSI_RETRY_DSTATE</a> </td></tr>
<tr><th id="122">122</th><td>};</td></tr>
<tr><th id="123">123</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_CAS_FAILED_EVENT" title='_TRACE_SPAPR_CAS_FAILED_EVENT' data-ref="_TRACE_SPAPR_CAS_FAILED_EVENT">_TRACE_SPAPR_CAS_FAILED_EVENT</dfn> = {</td></tr>
<tr><th id="124">124</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="125">125</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="126">126</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_cas_failed"</q>,</td></tr>
<tr><th id="127">127</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#152" title="1" data-ref="_M/TRACE_SPAPR_CAS_FAILED_ENABLED">TRACE_SPAPR_CAS_FAILED_ENABLED</a>,</td></tr>
<tr><th id="128">128</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_CAS_FAILED_DSTATE" title='_TRACE_SPAPR_CAS_FAILED_DSTATE' data-ref="_TRACE_SPAPR_CAS_FAILED_DSTATE">_TRACE_SPAPR_CAS_FAILED_DSTATE</a> </td></tr>
<tr><th id="129">129</th><td>};</td></tr>
<tr><th id="130">130</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_CAS_CONTINUE_EVENT" title='_TRACE_SPAPR_CAS_CONTINUE_EVENT' data-ref="_TRACE_SPAPR_CAS_CONTINUE_EVENT">_TRACE_SPAPR_CAS_CONTINUE_EVENT</dfn> = {</td></tr>
<tr><th id="131">131</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="132">132</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="133">133</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_cas_continue"</q>,</td></tr>
<tr><th id="134">134</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#153" title="1" data-ref="_M/TRACE_SPAPR_CAS_CONTINUE_ENABLED">TRACE_SPAPR_CAS_CONTINUE_ENABLED</a>,</td></tr>
<tr><th id="135">135</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_CAS_CONTINUE_DSTATE" title='_TRACE_SPAPR_CAS_CONTINUE_DSTATE' data-ref="_TRACE_SPAPR_CAS_CONTINUE_DSTATE">_TRACE_SPAPR_CAS_CONTINUE_DSTATE</a> </td></tr>
<tr><th id="136">136</th><td>};</td></tr>
<tr><th id="137">137</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_CAS_PVR_TRY_EVENT" title='_TRACE_SPAPR_CAS_PVR_TRY_EVENT' data-ref="_TRACE_SPAPR_CAS_PVR_TRY_EVENT">_TRACE_SPAPR_CAS_PVR_TRY_EVENT</dfn> = {</td></tr>
<tr><th id="138">138</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="139">139</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="140">140</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_cas_pvr_try"</q>,</td></tr>
<tr><th id="141">141</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#154" title="1" data-ref="_M/TRACE_SPAPR_CAS_PVR_TRY_ENABLED">TRACE_SPAPR_CAS_PVR_TRY_ENABLED</a>,</td></tr>
<tr><th id="142">142</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_CAS_PVR_TRY_DSTATE" title='_TRACE_SPAPR_CAS_PVR_TRY_DSTATE' data-ref="_TRACE_SPAPR_CAS_PVR_TRY_DSTATE">_TRACE_SPAPR_CAS_PVR_TRY_DSTATE</a> </td></tr>
<tr><th id="143">143</th><td>};</td></tr>
<tr><th id="144">144</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_CAS_PVR_EVENT" title='_TRACE_SPAPR_CAS_PVR_EVENT' data-ref="_TRACE_SPAPR_CAS_PVR_EVENT">_TRACE_SPAPR_CAS_PVR_EVENT</dfn> = {</td></tr>
<tr><th id="145">145</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="146">146</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="147">147</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_cas_pvr"</q>,</td></tr>
<tr><th id="148">148</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#155" title="1" data-ref="_M/TRACE_SPAPR_CAS_PVR_ENABLED">TRACE_SPAPR_CAS_PVR_ENABLED</a>,</td></tr>
<tr><th id="149">149</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_CAS_PVR_DSTATE" title='_TRACE_SPAPR_CAS_PVR_DSTATE' data-ref="_TRACE_SPAPR_CAS_PVR_DSTATE">_TRACE_SPAPR_CAS_PVR_DSTATE</a> </td></tr>
<tr><th id="150">150</th><td>};</td></tr>
<tr><th id="151">151</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_H_RESIZE_HPT_PREPARE_EVENT" title='_TRACE_SPAPR_H_RESIZE_HPT_PREPARE_EVENT' data-ref="_TRACE_SPAPR_H_RESIZE_HPT_PREPARE_EVENT">_TRACE_SPAPR_H_RESIZE_HPT_PREPARE_EVENT</dfn> = {</td></tr>
<tr><th id="152">152</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="153">153</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="154">154</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_h_resize_hpt_prepare"</q>,</td></tr>
<tr><th id="155">155</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#156" title="1" data-ref="_M/TRACE_SPAPR_H_RESIZE_HPT_PREPARE_ENABLED">TRACE_SPAPR_H_RESIZE_HPT_PREPARE_ENABLED</a>,</td></tr>
<tr><th id="156">156</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_H_RESIZE_HPT_PREPARE_DSTATE" title='_TRACE_SPAPR_H_RESIZE_HPT_PREPARE_DSTATE' data-ref="_TRACE_SPAPR_H_RESIZE_HPT_PREPARE_DSTATE">_TRACE_SPAPR_H_RESIZE_HPT_PREPARE_DSTATE</a> </td></tr>
<tr><th id="157">157</th><td>};</td></tr>
<tr><th id="158">158</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_H_RESIZE_HPT_COMMIT_EVENT" title='_TRACE_SPAPR_H_RESIZE_HPT_COMMIT_EVENT' data-ref="_TRACE_SPAPR_H_RESIZE_HPT_COMMIT_EVENT">_TRACE_SPAPR_H_RESIZE_HPT_COMMIT_EVENT</dfn> = {</td></tr>
<tr><th id="159">159</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="160">160</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="161">161</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_h_resize_hpt_commit"</q>,</td></tr>
<tr><th id="162">162</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#157" title="1" data-ref="_M/TRACE_SPAPR_H_RESIZE_HPT_COMMIT_ENABLED">TRACE_SPAPR_H_RESIZE_HPT_COMMIT_ENABLED</a>,</td></tr>
<tr><th id="163">163</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_H_RESIZE_HPT_COMMIT_DSTATE" title='_TRACE_SPAPR_H_RESIZE_HPT_COMMIT_DSTATE' data-ref="_TRACE_SPAPR_H_RESIZE_HPT_COMMIT_DSTATE">_TRACE_SPAPR_H_RESIZE_HPT_COMMIT_DSTATE</a> </td></tr>
<tr><th id="164">164</th><td>};</td></tr>
<tr><th id="165">165</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_IOMMU_PUT_EVENT" title='_TRACE_SPAPR_IOMMU_PUT_EVENT' data-ref="_TRACE_SPAPR_IOMMU_PUT_EVENT">_TRACE_SPAPR_IOMMU_PUT_EVENT</dfn> = {</td></tr>
<tr><th id="166">166</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="167">167</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="168">168</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_iommu_put"</q>,</td></tr>
<tr><th id="169">169</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#158" title="1" data-ref="_M/TRACE_SPAPR_IOMMU_PUT_ENABLED">TRACE_SPAPR_IOMMU_PUT_ENABLED</a>,</td></tr>
<tr><th id="170">170</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_IOMMU_PUT_DSTATE" title='_TRACE_SPAPR_IOMMU_PUT_DSTATE' data-ref="_TRACE_SPAPR_IOMMU_PUT_DSTATE">_TRACE_SPAPR_IOMMU_PUT_DSTATE</a> </td></tr>
<tr><th id="171">171</th><td>};</td></tr>
<tr><th id="172">172</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_IOMMU_GET_EVENT" title='_TRACE_SPAPR_IOMMU_GET_EVENT' data-ref="_TRACE_SPAPR_IOMMU_GET_EVENT">_TRACE_SPAPR_IOMMU_GET_EVENT</dfn> = {</td></tr>
<tr><th id="173">173</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="174">174</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="175">175</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_iommu_get"</q>,</td></tr>
<tr><th id="176">176</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#159" title="1" data-ref="_M/TRACE_SPAPR_IOMMU_GET_ENABLED">TRACE_SPAPR_IOMMU_GET_ENABLED</a>,</td></tr>
<tr><th id="177">177</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_IOMMU_GET_DSTATE" title='_TRACE_SPAPR_IOMMU_GET_DSTATE' data-ref="_TRACE_SPAPR_IOMMU_GET_DSTATE">_TRACE_SPAPR_IOMMU_GET_DSTATE</a> </td></tr>
<tr><th id="178">178</th><td>};</td></tr>
<tr><th id="179">179</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_IOMMU_INDIRECT_EVENT" title='_TRACE_SPAPR_IOMMU_INDIRECT_EVENT' data-ref="_TRACE_SPAPR_IOMMU_INDIRECT_EVENT">_TRACE_SPAPR_IOMMU_INDIRECT_EVENT</dfn> = {</td></tr>
<tr><th id="180">180</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="181">181</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="182">182</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_iommu_indirect"</q>,</td></tr>
<tr><th id="183">183</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#160" title="1" data-ref="_M/TRACE_SPAPR_IOMMU_INDIRECT_ENABLED">TRACE_SPAPR_IOMMU_INDIRECT_ENABLED</a>,</td></tr>
<tr><th id="184">184</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_IOMMU_INDIRECT_DSTATE" title='_TRACE_SPAPR_IOMMU_INDIRECT_DSTATE' data-ref="_TRACE_SPAPR_IOMMU_INDIRECT_DSTATE">_TRACE_SPAPR_IOMMU_INDIRECT_DSTATE</a> </td></tr>
<tr><th id="185">185</th><td>};</td></tr>
<tr><th id="186">186</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_IOMMU_STUFF_EVENT" title='_TRACE_SPAPR_IOMMU_STUFF_EVENT' data-ref="_TRACE_SPAPR_IOMMU_STUFF_EVENT">_TRACE_SPAPR_IOMMU_STUFF_EVENT</dfn> = {</td></tr>
<tr><th id="187">187</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="188">188</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="189">189</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_iommu_stuff"</q>,</td></tr>
<tr><th id="190">190</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#161" title="1" data-ref="_M/TRACE_SPAPR_IOMMU_STUFF_ENABLED">TRACE_SPAPR_IOMMU_STUFF_ENABLED</a>,</td></tr>
<tr><th id="191">191</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_IOMMU_STUFF_DSTATE" title='_TRACE_SPAPR_IOMMU_STUFF_DSTATE' data-ref="_TRACE_SPAPR_IOMMU_STUFF_DSTATE">_TRACE_SPAPR_IOMMU_STUFF_DSTATE</a> </td></tr>
<tr><th id="192">192</th><td>};</td></tr>
<tr><th id="193">193</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_IOMMU_PCI_PUT_EVENT" title='_TRACE_SPAPR_IOMMU_PCI_PUT_EVENT' data-ref="_TRACE_SPAPR_IOMMU_PCI_PUT_EVENT">_TRACE_SPAPR_IOMMU_PCI_PUT_EVENT</dfn> = {</td></tr>
<tr><th id="194">194</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="195">195</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="196">196</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_iommu_pci_put"</q>,</td></tr>
<tr><th id="197">197</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#162" title="1" data-ref="_M/TRACE_SPAPR_IOMMU_PCI_PUT_ENABLED">TRACE_SPAPR_IOMMU_PCI_PUT_ENABLED</a>,</td></tr>
<tr><th id="198">198</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_IOMMU_PCI_PUT_DSTATE" title='_TRACE_SPAPR_IOMMU_PCI_PUT_DSTATE' data-ref="_TRACE_SPAPR_IOMMU_PCI_PUT_DSTATE">_TRACE_SPAPR_IOMMU_PCI_PUT_DSTATE</a> </td></tr>
<tr><th id="199">199</th><td>};</td></tr>
<tr><th id="200">200</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_IOMMU_PCI_GET_EVENT" title='_TRACE_SPAPR_IOMMU_PCI_GET_EVENT' data-ref="_TRACE_SPAPR_IOMMU_PCI_GET_EVENT">_TRACE_SPAPR_IOMMU_PCI_GET_EVENT</dfn> = {</td></tr>
<tr><th id="201">201</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="202">202</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="203">203</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_iommu_pci_get"</q>,</td></tr>
<tr><th id="204">204</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#163" title="1" data-ref="_M/TRACE_SPAPR_IOMMU_PCI_GET_ENABLED">TRACE_SPAPR_IOMMU_PCI_GET_ENABLED</a>,</td></tr>
<tr><th id="205">205</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_IOMMU_PCI_GET_DSTATE" title='_TRACE_SPAPR_IOMMU_PCI_GET_DSTATE' data-ref="_TRACE_SPAPR_IOMMU_PCI_GET_DSTATE">_TRACE_SPAPR_IOMMU_PCI_GET_DSTATE</a> </td></tr>
<tr><th id="206">206</th><td>};</td></tr>
<tr><th id="207">207</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_IOMMU_PCI_INDIRECT_EVENT" title='_TRACE_SPAPR_IOMMU_PCI_INDIRECT_EVENT' data-ref="_TRACE_SPAPR_IOMMU_PCI_INDIRECT_EVENT">_TRACE_SPAPR_IOMMU_PCI_INDIRECT_EVENT</dfn> = {</td></tr>
<tr><th id="208">208</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="209">209</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="210">210</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_iommu_pci_indirect"</q>,</td></tr>
<tr><th id="211">211</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#164" title="1" data-ref="_M/TRACE_SPAPR_IOMMU_PCI_INDIRECT_ENABLED">TRACE_SPAPR_IOMMU_PCI_INDIRECT_ENABLED</a>,</td></tr>
<tr><th id="212">212</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_IOMMU_PCI_INDIRECT_DSTATE" title='_TRACE_SPAPR_IOMMU_PCI_INDIRECT_DSTATE' data-ref="_TRACE_SPAPR_IOMMU_PCI_INDIRECT_DSTATE">_TRACE_SPAPR_IOMMU_PCI_INDIRECT_DSTATE</a> </td></tr>
<tr><th id="213">213</th><td>};</td></tr>
<tr><th id="214">214</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_IOMMU_PCI_STUFF_EVENT" title='_TRACE_SPAPR_IOMMU_PCI_STUFF_EVENT' data-ref="_TRACE_SPAPR_IOMMU_PCI_STUFF_EVENT">_TRACE_SPAPR_IOMMU_PCI_STUFF_EVENT</dfn> = {</td></tr>
<tr><th id="215">215</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="216">216</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="217">217</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_iommu_pci_stuff"</q>,</td></tr>
<tr><th id="218">218</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#165" title="1" data-ref="_M/TRACE_SPAPR_IOMMU_PCI_STUFF_ENABLED">TRACE_SPAPR_IOMMU_PCI_STUFF_ENABLED</a>,</td></tr>
<tr><th id="219">219</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_IOMMU_PCI_STUFF_DSTATE" title='_TRACE_SPAPR_IOMMU_PCI_STUFF_DSTATE' data-ref="_TRACE_SPAPR_IOMMU_PCI_STUFF_DSTATE">_TRACE_SPAPR_IOMMU_PCI_STUFF_DSTATE</a> </td></tr>
<tr><th id="220">220</th><td>};</td></tr>
<tr><th id="221">221</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_IOMMU_XLATE_EVENT" title='_TRACE_SPAPR_IOMMU_XLATE_EVENT' data-ref="_TRACE_SPAPR_IOMMU_XLATE_EVENT">_TRACE_SPAPR_IOMMU_XLATE_EVENT</dfn> = {</td></tr>
<tr><th id="222">222</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="223">223</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="224">224</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_iommu_xlate"</q>,</td></tr>
<tr><th id="225">225</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#166" title="1" data-ref="_M/TRACE_SPAPR_IOMMU_XLATE_ENABLED">TRACE_SPAPR_IOMMU_XLATE_ENABLED</a>,</td></tr>
<tr><th id="226">226</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_IOMMU_XLATE_DSTATE" title='_TRACE_SPAPR_IOMMU_XLATE_DSTATE' data-ref="_TRACE_SPAPR_IOMMU_XLATE_DSTATE">_TRACE_SPAPR_IOMMU_XLATE_DSTATE</a> </td></tr>
<tr><th id="227">227</th><td>};</td></tr>
<tr><th id="228">228</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_IOMMU_NEW_TABLE_EVENT" title='_TRACE_SPAPR_IOMMU_NEW_TABLE_EVENT' data-ref="_TRACE_SPAPR_IOMMU_NEW_TABLE_EVENT">_TRACE_SPAPR_IOMMU_NEW_TABLE_EVENT</dfn> = {</td></tr>
<tr><th id="229">229</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="230">230</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="231">231</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_iommu_new_table"</q>,</td></tr>
<tr><th id="232">232</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#167" title="1" data-ref="_M/TRACE_SPAPR_IOMMU_NEW_TABLE_ENABLED">TRACE_SPAPR_IOMMU_NEW_TABLE_ENABLED</a>,</td></tr>
<tr><th id="233">233</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_IOMMU_NEW_TABLE_DSTATE" title='_TRACE_SPAPR_IOMMU_NEW_TABLE_DSTATE' data-ref="_TRACE_SPAPR_IOMMU_NEW_TABLE_DSTATE">_TRACE_SPAPR_IOMMU_NEW_TABLE_DSTATE</a> </td></tr>
<tr><th id="234">234</th><td>};</td></tr>
<tr><th id="235">235</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_IOMMU_PRE_SAVE_EVENT" title='_TRACE_SPAPR_IOMMU_PRE_SAVE_EVENT' data-ref="_TRACE_SPAPR_IOMMU_PRE_SAVE_EVENT">_TRACE_SPAPR_IOMMU_PRE_SAVE_EVENT</dfn> = {</td></tr>
<tr><th id="236">236</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="237">237</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="238">238</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_iommu_pre_save"</q>,</td></tr>
<tr><th id="239">239</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#168" title="1" data-ref="_M/TRACE_SPAPR_IOMMU_PRE_SAVE_ENABLED">TRACE_SPAPR_IOMMU_PRE_SAVE_ENABLED</a>,</td></tr>
<tr><th id="240">240</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_IOMMU_PRE_SAVE_DSTATE" title='_TRACE_SPAPR_IOMMU_PRE_SAVE_DSTATE' data-ref="_TRACE_SPAPR_IOMMU_PRE_SAVE_DSTATE">_TRACE_SPAPR_IOMMU_PRE_SAVE_DSTATE</a> </td></tr>
<tr><th id="241">241</th><td>};</td></tr>
<tr><th id="242">242</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_IOMMU_POST_LOAD_EVENT" title='_TRACE_SPAPR_IOMMU_POST_LOAD_EVENT' data-ref="_TRACE_SPAPR_IOMMU_POST_LOAD_EVENT">_TRACE_SPAPR_IOMMU_POST_LOAD_EVENT</dfn> = {</td></tr>
<tr><th id="243">243</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="244">244</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="245">245</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_iommu_post_load"</q>,</td></tr>
<tr><th id="246">246</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#169" title="1" data-ref="_M/TRACE_SPAPR_IOMMU_POST_LOAD_ENABLED">TRACE_SPAPR_IOMMU_POST_LOAD_ENABLED</a>,</td></tr>
<tr><th id="247">247</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_IOMMU_POST_LOAD_DSTATE" title='_TRACE_SPAPR_IOMMU_POST_LOAD_DSTATE' data-ref="_TRACE_SPAPR_IOMMU_POST_LOAD_DSTATE">_TRACE_SPAPR_IOMMU_POST_LOAD_DSTATE</a> </td></tr>
<tr><th id="248">248</th><td>};</td></tr>
<tr><th id="249">249</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_IOMMU_DDW_QUERY_EVENT" title='_TRACE_SPAPR_IOMMU_DDW_QUERY_EVENT' data-ref="_TRACE_SPAPR_IOMMU_DDW_QUERY_EVENT">_TRACE_SPAPR_IOMMU_DDW_QUERY_EVENT</dfn> = {</td></tr>
<tr><th id="250">250</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="251">251</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="252">252</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_iommu_ddw_query"</q>,</td></tr>
<tr><th id="253">253</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#170" title="1" data-ref="_M/TRACE_SPAPR_IOMMU_DDW_QUERY_ENABLED">TRACE_SPAPR_IOMMU_DDW_QUERY_ENABLED</a>,</td></tr>
<tr><th id="254">254</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_IOMMU_DDW_QUERY_DSTATE" title='_TRACE_SPAPR_IOMMU_DDW_QUERY_DSTATE' data-ref="_TRACE_SPAPR_IOMMU_DDW_QUERY_DSTATE">_TRACE_SPAPR_IOMMU_DDW_QUERY_DSTATE</a> </td></tr>
<tr><th id="255">255</th><td>};</td></tr>
<tr><th id="256">256</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_IOMMU_DDW_CREATE_EVENT" title='_TRACE_SPAPR_IOMMU_DDW_CREATE_EVENT' data-ref="_TRACE_SPAPR_IOMMU_DDW_CREATE_EVENT">_TRACE_SPAPR_IOMMU_DDW_CREATE_EVENT</dfn> = {</td></tr>
<tr><th id="257">257</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="258">258</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="259">259</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_iommu_ddw_create"</q>,</td></tr>
<tr><th id="260">260</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#171" title="1" data-ref="_M/TRACE_SPAPR_IOMMU_DDW_CREATE_ENABLED">TRACE_SPAPR_IOMMU_DDW_CREATE_ENABLED</a>,</td></tr>
<tr><th id="261">261</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_IOMMU_DDW_CREATE_DSTATE" title='_TRACE_SPAPR_IOMMU_DDW_CREATE_DSTATE' data-ref="_TRACE_SPAPR_IOMMU_DDW_CREATE_DSTATE">_TRACE_SPAPR_IOMMU_DDW_CREATE_DSTATE</a> </td></tr>
<tr><th id="262">262</th><td>};</td></tr>
<tr><th id="263">263</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_IOMMU_DDW_REMOVE_EVENT" title='_TRACE_SPAPR_IOMMU_DDW_REMOVE_EVENT' data-ref="_TRACE_SPAPR_IOMMU_DDW_REMOVE_EVENT">_TRACE_SPAPR_IOMMU_DDW_REMOVE_EVENT</dfn> = {</td></tr>
<tr><th id="264">264</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="265">265</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="266">266</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_iommu_ddw_remove"</q>,</td></tr>
<tr><th id="267">267</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#172" title="1" data-ref="_M/TRACE_SPAPR_IOMMU_DDW_REMOVE_ENABLED">TRACE_SPAPR_IOMMU_DDW_REMOVE_ENABLED</a>,</td></tr>
<tr><th id="268">268</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_IOMMU_DDW_REMOVE_DSTATE" title='_TRACE_SPAPR_IOMMU_DDW_REMOVE_DSTATE' data-ref="_TRACE_SPAPR_IOMMU_DDW_REMOVE_DSTATE">_TRACE_SPAPR_IOMMU_DDW_REMOVE_DSTATE</a> </td></tr>
<tr><th id="269">269</th><td>};</td></tr>
<tr><th id="270">270</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_IOMMU_DDW_RESET_EVENT" title='_TRACE_SPAPR_IOMMU_DDW_RESET_EVENT' data-ref="_TRACE_SPAPR_IOMMU_DDW_RESET_EVENT">_TRACE_SPAPR_IOMMU_DDW_RESET_EVENT</dfn> = {</td></tr>
<tr><th id="271">271</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="272">272</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="273">273</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_iommu_ddw_reset"</q>,</td></tr>
<tr><th id="274">274</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#173" title="1" data-ref="_M/TRACE_SPAPR_IOMMU_DDW_RESET_ENABLED">TRACE_SPAPR_IOMMU_DDW_RESET_ENABLED</a>,</td></tr>
<tr><th id="275">275</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_IOMMU_DDW_RESET_DSTATE" title='_TRACE_SPAPR_IOMMU_DDW_RESET_DSTATE' data-ref="_TRACE_SPAPR_IOMMU_DDW_RESET_DSTATE">_TRACE_SPAPR_IOMMU_DDW_RESET_DSTATE</a> </td></tr>
<tr><th id="276">276</th><td>};</td></tr>
<tr><th id="277">277</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_EVENT" title='_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_EVENT' data-ref="_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_EVENT">_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_EVENT</dfn> = {</td></tr>
<tr><th id="278">278</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="279">279</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="280">280</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_drc_set_isolation_state"</q>,</td></tr>
<tr><th id="281">281</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#174" title="1" data-ref="_M/TRACE_SPAPR_DRC_SET_ISOLATION_STATE_ENABLED">TRACE_SPAPR_DRC_SET_ISOLATION_STATE_ENABLED</a>,</td></tr>
<tr><th id="282">282</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_DSTATE" title='_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_DSTATE' data-ref="_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_DSTATE">_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_DSTATE</a> </td></tr>
<tr><th id="283">283</th><td>};</td></tr>
<tr><th id="284">284</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_FINALIZING_EVENT" title='_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_FINALIZING_EVENT' data-ref="_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_FINALIZING_EVENT">_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_FINALIZING_EVENT</dfn> = {</td></tr>
<tr><th id="285">285</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="286">286</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="287">287</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_drc_set_isolation_state_finalizing"</q>,</td></tr>
<tr><th id="288">288</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#175" title="1" data-ref="_M/TRACE_SPAPR_DRC_SET_ISOLATION_STATE_FINALIZING_ENABLED">TRACE_SPAPR_DRC_SET_ISOLATION_STATE_FINALIZING_ENABLED</a>,</td></tr>
<tr><th id="289">289</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_FINALIZING_DSTATE" title='_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_FINALIZING_DSTATE' data-ref="_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_FINALIZING_DSTATE">_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_FINALIZING_DSTATE</a> </td></tr>
<tr><th id="290">290</th><td>};</td></tr>
<tr><th id="291">291</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_DEFERRING_EVENT" title='_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_DEFERRING_EVENT' data-ref="_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_DEFERRING_EVENT">_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_DEFERRING_EVENT</dfn> = {</td></tr>
<tr><th id="292">292</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="293">293</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="294">294</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_drc_set_isolation_state_deferring"</q>,</td></tr>
<tr><th id="295">295</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#176" title="1" data-ref="_M/TRACE_SPAPR_DRC_SET_ISOLATION_STATE_DEFERRING_ENABLED">TRACE_SPAPR_DRC_SET_ISOLATION_STATE_DEFERRING_ENABLED</a>,</td></tr>
<tr><th id="296">296</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_DEFERRING_DSTATE" title='_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_DEFERRING_DSTATE' data-ref="_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_DEFERRING_DSTATE">_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_DEFERRING_DSTATE</a> </td></tr>
<tr><th id="297">297</th><td>};</td></tr>
<tr><th id="298">298</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_DRC_SET_DR_INDICATOR_EVENT" title='_TRACE_SPAPR_DRC_SET_DR_INDICATOR_EVENT' data-ref="_TRACE_SPAPR_DRC_SET_DR_INDICATOR_EVENT">_TRACE_SPAPR_DRC_SET_DR_INDICATOR_EVENT</dfn> = {</td></tr>
<tr><th id="299">299</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="300">300</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="301">301</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_drc_set_dr_indicator"</q>,</td></tr>
<tr><th id="302">302</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#177" title="1" data-ref="_M/TRACE_SPAPR_DRC_SET_DR_INDICATOR_ENABLED">TRACE_SPAPR_DRC_SET_DR_INDICATOR_ENABLED</a>,</td></tr>
<tr><th id="303">303</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_DRC_SET_DR_INDICATOR_DSTATE" title='_TRACE_SPAPR_DRC_SET_DR_INDICATOR_DSTATE' data-ref="_TRACE_SPAPR_DRC_SET_DR_INDICATOR_DSTATE">_TRACE_SPAPR_DRC_SET_DR_INDICATOR_DSTATE</a> </td></tr>
<tr><th id="304">304</th><td>};</td></tr>
<tr><th id="305">305</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_EVENT" title='_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_EVENT' data-ref="_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_EVENT">_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_EVENT</dfn> = {</td></tr>
<tr><th id="306">306</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="307">307</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="308">308</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_drc_set_allocation_state"</q>,</td></tr>
<tr><th id="309">309</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#178" title="1" data-ref="_M/TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_ENABLED">TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_ENABLED</a>,</td></tr>
<tr><th id="310">310</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_DSTATE" title='_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_DSTATE' data-ref="_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_DSTATE">_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_DSTATE</a> </td></tr>
<tr><th id="311">311</th><td>};</td></tr>
<tr><th id="312">312</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_FINALIZING_EVENT" title='_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_FINALIZING_EVENT' data-ref="_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_FINALIZING_EVENT">_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_FINALIZING_EVENT</dfn> = {</td></tr>
<tr><th id="313">313</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="314">314</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="315">315</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_drc_set_allocation_state_finalizing"</q>,</td></tr>
<tr><th id="316">316</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#179" title="1" data-ref="_M/TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_FINALIZING_ENABLED">TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_FINALIZING_ENABLED</a>,</td></tr>
<tr><th id="317">317</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_FINALIZING_DSTATE" title='_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_FINALIZING_DSTATE' data-ref="_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_FINALIZING_DSTATE">_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_FINALIZING_DSTATE</a> </td></tr>
<tr><th id="318">318</th><td>};</td></tr>
<tr><th id="319">319</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_DRC_SET_CONFIGURED_EVENT" title='_TRACE_SPAPR_DRC_SET_CONFIGURED_EVENT' data-ref="_TRACE_SPAPR_DRC_SET_CONFIGURED_EVENT">_TRACE_SPAPR_DRC_SET_CONFIGURED_EVENT</dfn> = {</td></tr>
<tr><th id="320">320</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="321">321</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="322">322</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_drc_set_configured"</q>,</td></tr>
<tr><th id="323">323</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#180" title="1" data-ref="_M/TRACE_SPAPR_DRC_SET_CONFIGURED_ENABLED">TRACE_SPAPR_DRC_SET_CONFIGURED_ENABLED</a>,</td></tr>
<tr><th id="324">324</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_DRC_SET_CONFIGURED_DSTATE" title='_TRACE_SPAPR_DRC_SET_CONFIGURED_DSTATE' data-ref="_TRACE_SPAPR_DRC_SET_CONFIGURED_DSTATE">_TRACE_SPAPR_DRC_SET_CONFIGURED_DSTATE</a> </td></tr>
<tr><th id="325">325</th><td>};</td></tr>
<tr><th id="326">326</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_DRC_SET_CONFIGURED_SKIPPING_EVENT" title='_TRACE_SPAPR_DRC_SET_CONFIGURED_SKIPPING_EVENT' data-ref="_TRACE_SPAPR_DRC_SET_CONFIGURED_SKIPPING_EVENT">_TRACE_SPAPR_DRC_SET_CONFIGURED_SKIPPING_EVENT</dfn> = {</td></tr>
<tr><th id="327">327</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="328">328</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="329">329</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_drc_set_configured_skipping"</q>,</td></tr>
<tr><th id="330">330</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#181" title="1" data-ref="_M/TRACE_SPAPR_DRC_SET_CONFIGURED_SKIPPING_ENABLED">TRACE_SPAPR_DRC_SET_CONFIGURED_SKIPPING_ENABLED</a>,</td></tr>
<tr><th id="331">331</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_DRC_SET_CONFIGURED_SKIPPING_DSTATE" title='_TRACE_SPAPR_DRC_SET_CONFIGURED_SKIPPING_DSTATE' data-ref="_TRACE_SPAPR_DRC_SET_CONFIGURED_SKIPPING_DSTATE">_TRACE_SPAPR_DRC_SET_CONFIGURED_SKIPPING_DSTATE</a> </td></tr>
<tr><th id="332">332</th><td>};</td></tr>
<tr><th id="333">333</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_DRC_ATTACH_EVENT" title='_TRACE_SPAPR_DRC_ATTACH_EVENT' data-ref="_TRACE_SPAPR_DRC_ATTACH_EVENT">_TRACE_SPAPR_DRC_ATTACH_EVENT</dfn> = {</td></tr>
<tr><th id="334">334</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="335">335</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="336">336</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_drc_attach"</q>,</td></tr>
<tr><th id="337">337</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#182" title="1" data-ref="_M/TRACE_SPAPR_DRC_ATTACH_ENABLED">TRACE_SPAPR_DRC_ATTACH_ENABLED</a>,</td></tr>
<tr><th id="338">338</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_DRC_ATTACH_DSTATE" title='_TRACE_SPAPR_DRC_ATTACH_DSTATE' data-ref="_TRACE_SPAPR_DRC_ATTACH_DSTATE">_TRACE_SPAPR_DRC_ATTACH_DSTATE</a> </td></tr>
<tr><th id="339">339</th><td>};</td></tr>
<tr><th id="340">340</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_DRC_DETACH_EVENT" title='_TRACE_SPAPR_DRC_DETACH_EVENT' data-ref="_TRACE_SPAPR_DRC_DETACH_EVENT">_TRACE_SPAPR_DRC_DETACH_EVENT</dfn> = {</td></tr>
<tr><th id="341">341</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="342">342</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="343">343</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_drc_detach"</q>,</td></tr>
<tr><th id="344">344</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#183" title="1" data-ref="_M/TRACE_SPAPR_DRC_DETACH_ENABLED">TRACE_SPAPR_DRC_DETACH_ENABLED</a>,</td></tr>
<tr><th id="345">345</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_DRC_DETACH_DSTATE" title='_TRACE_SPAPR_DRC_DETACH_DSTATE' data-ref="_TRACE_SPAPR_DRC_DETACH_DSTATE">_TRACE_SPAPR_DRC_DETACH_DSTATE</a> </td></tr>
<tr><th id="346">346</th><td>};</td></tr>
<tr><th id="347">347</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_DRC_AWAITING_QUIESCE_EVENT" title='_TRACE_SPAPR_DRC_AWAITING_QUIESCE_EVENT' data-ref="_TRACE_SPAPR_DRC_AWAITING_QUIESCE_EVENT">_TRACE_SPAPR_DRC_AWAITING_QUIESCE_EVENT</dfn> = {</td></tr>
<tr><th id="348">348</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="349">349</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="350">350</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_drc_awaiting_quiesce"</q>,</td></tr>
<tr><th id="351">351</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#184" title="1" data-ref="_M/TRACE_SPAPR_DRC_AWAITING_QUIESCE_ENABLED">TRACE_SPAPR_DRC_AWAITING_QUIESCE_ENABLED</a>,</td></tr>
<tr><th id="352">352</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_DRC_AWAITING_QUIESCE_DSTATE" title='_TRACE_SPAPR_DRC_AWAITING_QUIESCE_DSTATE' data-ref="_TRACE_SPAPR_DRC_AWAITING_QUIESCE_DSTATE">_TRACE_SPAPR_DRC_AWAITING_QUIESCE_DSTATE</a> </td></tr>
<tr><th id="353">353</th><td>};</td></tr>
<tr><th id="354">354</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_DRC_AWAITING_ALLOCATION_EVENT" title='_TRACE_SPAPR_DRC_AWAITING_ALLOCATION_EVENT' data-ref="_TRACE_SPAPR_DRC_AWAITING_ALLOCATION_EVENT">_TRACE_SPAPR_DRC_AWAITING_ALLOCATION_EVENT</dfn> = {</td></tr>
<tr><th id="355">355</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="356">356</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="357">357</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_drc_awaiting_allocation"</q>,</td></tr>
<tr><th id="358">358</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#185" title="1" data-ref="_M/TRACE_SPAPR_DRC_AWAITING_ALLOCATION_ENABLED">TRACE_SPAPR_DRC_AWAITING_ALLOCATION_ENABLED</a>,</td></tr>
<tr><th id="359">359</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_DRC_AWAITING_ALLOCATION_DSTATE" title='_TRACE_SPAPR_DRC_AWAITING_ALLOCATION_DSTATE' data-ref="_TRACE_SPAPR_DRC_AWAITING_ALLOCATION_DSTATE">_TRACE_SPAPR_DRC_AWAITING_ALLOCATION_DSTATE</a> </td></tr>
<tr><th id="360">360</th><td>};</td></tr>
<tr><th id="361">361</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_DRC_RESET_EVENT" title='_TRACE_SPAPR_DRC_RESET_EVENT' data-ref="_TRACE_SPAPR_DRC_RESET_EVENT">_TRACE_SPAPR_DRC_RESET_EVENT</dfn> = {</td></tr>
<tr><th id="362">362</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="363">363</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="364">364</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_drc_reset"</q>,</td></tr>
<tr><th id="365">365</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#186" title="1" data-ref="_M/TRACE_SPAPR_DRC_RESET_ENABLED">TRACE_SPAPR_DRC_RESET_ENABLED</a>,</td></tr>
<tr><th id="366">366</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_DRC_RESET_DSTATE" title='_TRACE_SPAPR_DRC_RESET_DSTATE' data-ref="_TRACE_SPAPR_DRC_RESET_DSTATE">_TRACE_SPAPR_DRC_RESET_DSTATE</a> </td></tr>
<tr><th id="367">367</th><td>};</td></tr>
<tr><th id="368">368</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_DRC_REALIZE_EVENT" title='_TRACE_SPAPR_DRC_REALIZE_EVENT' data-ref="_TRACE_SPAPR_DRC_REALIZE_EVENT">_TRACE_SPAPR_DRC_REALIZE_EVENT</dfn> = {</td></tr>
<tr><th id="369">369</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="370">370</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="371">371</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_drc_realize"</q>,</td></tr>
<tr><th id="372">372</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#187" title="1" data-ref="_M/TRACE_SPAPR_DRC_REALIZE_ENABLED">TRACE_SPAPR_DRC_REALIZE_ENABLED</a>,</td></tr>
<tr><th id="373">373</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_DRC_REALIZE_DSTATE" title='_TRACE_SPAPR_DRC_REALIZE_DSTATE' data-ref="_TRACE_SPAPR_DRC_REALIZE_DSTATE">_TRACE_SPAPR_DRC_REALIZE_DSTATE</a> </td></tr>
<tr><th id="374">374</th><td>};</td></tr>
<tr><th id="375">375</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_DRC_REALIZE_CHILD_EVENT" title='_TRACE_SPAPR_DRC_REALIZE_CHILD_EVENT' data-ref="_TRACE_SPAPR_DRC_REALIZE_CHILD_EVENT">_TRACE_SPAPR_DRC_REALIZE_CHILD_EVENT</dfn> = {</td></tr>
<tr><th id="376">376</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="377">377</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="378">378</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_drc_realize_child"</q>,</td></tr>
<tr><th id="379">379</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#188" title="1" data-ref="_M/TRACE_SPAPR_DRC_REALIZE_CHILD_ENABLED">TRACE_SPAPR_DRC_REALIZE_CHILD_ENABLED</a>,</td></tr>
<tr><th id="380">380</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_DRC_REALIZE_CHILD_DSTATE" title='_TRACE_SPAPR_DRC_REALIZE_CHILD_DSTATE' data-ref="_TRACE_SPAPR_DRC_REALIZE_CHILD_DSTATE">_TRACE_SPAPR_DRC_REALIZE_CHILD_DSTATE</a> </td></tr>
<tr><th id="381">381</th><td>};</td></tr>
<tr><th id="382">382</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_DRC_REALIZE_COMPLETE_EVENT" title='_TRACE_SPAPR_DRC_REALIZE_COMPLETE_EVENT' data-ref="_TRACE_SPAPR_DRC_REALIZE_COMPLETE_EVENT">_TRACE_SPAPR_DRC_REALIZE_COMPLETE_EVENT</dfn> = {</td></tr>
<tr><th id="383">383</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="384">384</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="385">385</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_drc_realize_complete"</q>,</td></tr>
<tr><th id="386">386</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#189" title="1" data-ref="_M/TRACE_SPAPR_DRC_REALIZE_COMPLETE_ENABLED">TRACE_SPAPR_DRC_REALIZE_COMPLETE_ENABLED</a>,</td></tr>
<tr><th id="387">387</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_DRC_REALIZE_COMPLETE_DSTATE" title='_TRACE_SPAPR_DRC_REALIZE_COMPLETE_DSTATE' data-ref="_TRACE_SPAPR_DRC_REALIZE_COMPLETE_DSTATE">_TRACE_SPAPR_DRC_REALIZE_COMPLETE_DSTATE</a> </td></tr>
<tr><th id="388">388</th><td>};</td></tr>
<tr><th id="389">389</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_DRC_UNREALIZE_EVENT" title='_TRACE_SPAPR_DRC_UNREALIZE_EVENT' data-ref="_TRACE_SPAPR_DRC_UNREALIZE_EVENT">_TRACE_SPAPR_DRC_UNREALIZE_EVENT</dfn> = {</td></tr>
<tr><th id="390">390</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="391">391</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="392">392</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_drc_unrealize"</q>,</td></tr>
<tr><th id="393">393</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#190" title="1" data-ref="_M/TRACE_SPAPR_DRC_UNREALIZE_ENABLED">TRACE_SPAPR_DRC_UNREALIZE_ENABLED</a>,</td></tr>
<tr><th id="394">394</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_DRC_UNREALIZE_DSTATE" title='_TRACE_SPAPR_DRC_UNREALIZE_DSTATE' data-ref="_TRACE_SPAPR_DRC_UNREALIZE_DSTATE">_TRACE_SPAPR_DRC_UNREALIZE_DSTATE</a> </td></tr>
<tr><th id="395">395</th><td>};</td></tr>
<tr><th id="396">396</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_OVEC_PARSE_VECTOR_EVENT" title='_TRACE_SPAPR_OVEC_PARSE_VECTOR_EVENT' data-ref="_TRACE_SPAPR_OVEC_PARSE_VECTOR_EVENT">_TRACE_SPAPR_OVEC_PARSE_VECTOR_EVENT</dfn> = {</td></tr>
<tr><th id="397">397</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="398">398</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="399">399</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_ovec_parse_vector"</q>,</td></tr>
<tr><th id="400">400</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#191" title="1" data-ref="_M/TRACE_SPAPR_OVEC_PARSE_VECTOR_ENABLED">TRACE_SPAPR_OVEC_PARSE_VECTOR_ENABLED</a>,</td></tr>
<tr><th id="401">401</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_OVEC_PARSE_VECTOR_DSTATE" title='_TRACE_SPAPR_OVEC_PARSE_VECTOR_DSTATE' data-ref="_TRACE_SPAPR_OVEC_PARSE_VECTOR_DSTATE">_TRACE_SPAPR_OVEC_PARSE_VECTOR_DSTATE</a> </td></tr>
<tr><th id="402">402</th><td>};</td></tr>
<tr><th id="403">403</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_OVEC_POPULATE_DT_EVENT" title='_TRACE_SPAPR_OVEC_POPULATE_DT_EVENT' data-ref="_TRACE_SPAPR_OVEC_POPULATE_DT_EVENT">_TRACE_SPAPR_OVEC_POPULATE_DT_EVENT</dfn> = {</td></tr>
<tr><th id="404">404</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="405">405</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="406">406</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_ovec_populate_dt"</q>,</td></tr>
<tr><th id="407">407</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#192" title="1" data-ref="_M/TRACE_SPAPR_OVEC_POPULATE_DT_ENABLED">TRACE_SPAPR_OVEC_POPULATE_DT_ENABLED</a>,</td></tr>
<tr><th id="408">408</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_OVEC_POPULATE_DT_DSTATE" title='_TRACE_SPAPR_OVEC_POPULATE_DT_DSTATE' data-ref="_TRACE_SPAPR_OVEC_POPULATE_DT_DSTATE">_TRACE_SPAPR_OVEC_POPULATE_DT_DSTATE</a> </td></tr>
<tr><th id="409">409</th><td>};</td></tr>
<tr><th id="410">410</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_NOT_SUPPORTED_EVENT" title='_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_NOT_SUPPORTED_EVENT' data-ref="_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_NOT_SUPPORTED_EVENT">_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_NOT_SUPPORTED_EVENT</dfn> = {</td></tr>
<tr><th id="411">411</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="412">412</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="413">413</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_rtas_get_sensor_state_not_supported"</q>,</td></tr>
<tr><th id="414">414</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#193" title="1" data-ref="_M/TRACE_SPAPR_RTAS_GET_SENSOR_STATE_NOT_SUPPORTED_ENABLED">TRACE_SPAPR_RTAS_GET_SENSOR_STATE_NOT_SUPPORTED_ENABLED</a>,</td></tr>
<tr><th id="415">415</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_NOT_SUPPORTED_DSTATE" title='_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_NOT_SUPPORTED_DSTATE' data-ref="_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_NOT_SUPPORTED_DSTATE">_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_NOT_SUPPORTED_DSTATE</a> </td></tr>
<tr><th id="416">416</th><td>};</td></tr>
<tr><th id="417">417</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_INVALID_EVENT" title='_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_INVALID_EVENT' data-ref="_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_INVALID_EVENT">_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_INVALID_EVENT</dfn> = {</td></tr>
<tr><th id="418">418</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="419">419</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="420">420</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_rtas_get_sensor_state_invalid"</q>,</td></tr>
<tr><th id="421">421</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#194" title="1" data-ref="_M/TRACE_SPAPR_RTAS_GET_SENSOR_STATE_INVALID_ENABLED">TRACE_SPAPR_RTAS_GET_SENSOR_STATE_INVALID_ENABLED</a>,</td></tr>
<tr><th id="422">422</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_INVALID_DSTATE" title='_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_INVALID_DSTATE' data-ref="_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_INVALID_DSTATE">_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_INVALID_DSTATE</a> </td></tr>
<tr><th id="423">423</th><td>};</td></tr>
<tr><th id="424">424</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_INVALID_EVENT" title='_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_INVALID_EVENT' data-ref="_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_INVALID_EVENT">_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_INVALID_EVENT</dfn> = {</td></tr>
<tr><th id="425">425</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="426">426</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="427">427</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_rtas_ibm_configure_connector_invalid"</q>,</td></tr>
<tr><th id="428">428</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#195" title="1" data-ref="_M/TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_INVALID_ENABLED">TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_INVALID_ENABLED</a>,</td></tr>
<tr><th id="429">429</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_INVALID_DSTATE" title='_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_INVALID_DSTATE' data-ref="_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_INVALID_DSTATE">_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_INVALID_DSTATE</a> </td></tr>
<tr><th id="430">430</th><td>};</td></tr>
<tr><th id="431">431</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_MISSING_FDT_EVENT" title='_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_MISSING_FDT_EVENT' data-ref="_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_MISSING_FDT_EVENT">_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_MISSING_FDT_EVENT</dfn> = {</td></tr>
<tr><th id="432">432</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="433">433</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="434">434</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_rtas_ibm_configure_connector_missing_fdt"</q>,</td></tr>
<tr><th id="435">435</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#196" title="1" data-ref="_M/TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_MISSING_FDT_ENABLED">TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_MISSING_FDT_ENABLED</a>,</td></tr>
<tr><th id="436">436</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_MISSING_FDT_DSTATE" title='_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_MISSING_FDT_DSTATE' data-ref="_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_MISSING_FDT_DSTATE">_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_MISSING_FDT_DSTATE</a> </td></tr>
<tr><th id="437">437</th><td>};</td></tr>
<tr><th id="438">438</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_VIO_H_REG_CRQ_EVENT" title='_TRACE_SPAPR_VIO_H_REG_CRQ_EVENT' data-ref="_TRACE_SPAPR_VIO_H_REG_CRQ_EVENT">_TRACE_SPAPR_VIO_H_REG_CRQ_EVENT</dfn> = {</td></tr>
<tr><th id="439">439</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="440">440</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="441">441</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_vio_h_reg_crq"</q>,</td></tr>
<tr><th id="442">442</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#197" title="1" data-ref="_M/TRACE_SPAPR_VIO_H_REG_CRQ_ENABLED">TRACE_SPAPR_VIO_H_REG_CRQ_ENABLED</a>,</td></tr>
<tr><th id="443">443</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_VIO_H_REG_CRQ_DSTATE" title='_TRACE_SPAPR_VIO_H_REG_CRQ_DSTATE' data-ref="_TRACE_SPAPR_VIO_H_REG_CRQ_DSTATE">_TRACE_SPAPR_VIO_H_REG_CRQ_DSTATE</a> </td></tr>
<tr><th id="444">444</th><td>};</td></tr>
<tr><th id="445">445</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SPAPR_VIO_FREE_CRQ_EVENT" title='_TRACE_SPAPR_VIO_FREE_CRQ_EVENT' data-ref="_TRACE_SPAPR_VIO_FREE_CRQ_EVENT">_TRACE_SPAPR_VIO_FREE_CRQ_EVENT</dfn> = {</td></tr>
<tr><th id="446">446</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="447">447</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="448">448</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"spapr_vio_free_crq"</q>,</td></tr>
<tr><th id="449">449</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#198" title="1" data-ref="_M/TRACE_SPAPR_VIO_FREE_CRQ_ENABLED">TRACE_SPAPR_VIO_FREE_CRQ_ENABLED</a>,</td></tr>
<tr><th id="450">450</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_VIO_FREE_CRQ_DSTATE" title='_TRACE_SPAPR_VIO_FREE_CRQ_DSTATE' data-ref="_TRACE_SPAPR_VIO_FREE_CRQ_DSTATE">_TRACE_SPAPR_VIO_FREE_CRQ_DSTATE</a> </td></tr>
<tr><th id="451">451</th><td>};</td></tr>
<tr><th id="452">452</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_PPC_TB_ADJUST_EVENT" title='_TRACE_PPC_TB_ADJUST_EVENT' data-ref="_TRACE_PPC_TB_ADJUST_EVENT">_TRACE_PPC_TB_ADJUST_EVENT</dfn> = {</td></tr>
<tr><th id="453">453</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="454">454</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="455">455</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"ppc_tb_adjust"</q>,</td></tr>
<tr><th id="456">456</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#199" title="1" data-ref="_M/TRACE_PPC_TB_ADJUST_ENABLED">TRACE_PPC_TB_ADJUST_ENABLED</a>,</td></tr>
<tr><th id="457">457</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_PPC_TB_ADJUST_DSTATE" title='_TRACE_PPC_TB_ADJUST_DSTATE' data-ref="_TRACE_PPC_TB_ADJUST_DSTATE">_TRACE_PPC_TB_ADJUST_DSTATE</a> </td></tr>
<tr><th id="458">458</th><td>};</td></tr>
<tr><th id="459">459</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_PREP_IO_800_WRITEB_EVENT" title='_TRACE_PREP_IO_800_WRITEB_EVENT' data-ref="_TRACE_PREP_IO_800_WRITEB_EVENT">_TRACE_PREP_IO_800_WRITEB_EVENT</dfn> = {</td></tr>
<tr><th id="460">460</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="461">461</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="462">462</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"prep_io_800_writeb"</q>,</td></tr>
<tr><th id="463">463</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#200" title="1" data-ref="_M/TRACE_PREP_IO_800_WRITEB_ENABLED">TRACE_PREP_IO_800_WRITEB_ENABLED</a>,</td></tr>
<tr><th id="464">464</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_PREP_IO_800_WRITEB_DSTATE" title='_TRACE_PREP_IO_800_WRITEB_DSTATE' data-ref="_TRACE_PREP_IO_800_WRITEB_DSTATE">_TRACE_PREP_IO_800_WRITEB_DSTATE</a> </td></tr>
<tr><th id="465">465</th><td>};</td></tr>
<tr><th id="466">466</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_PREP_IO_800_READB_EVENT" title='_TRACE_PREP_IO_800_READB_EVENT' data-ref="_TRACE_PREP_IO_800_READB_EVENT">_TRACE_PREP_IO_800_READB_EVENT</dfn> = {</td></tr>
<tr><th id="467">467</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="468">468</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="469">469</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"prep_io_800_readb"</q>,</td></tr>
<tr><th id="470">470</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#201" title="1" data-ref="_M/TRACE_PREP_IO_800_READB_ENABLED">TRACE_PREP_IO_800_READB_ENABLED</a>,</td></tr>
<tr><th id="471">471</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_PREP_IO_800_READB_DSTATE" title='_TRACE_PREP_IO_800_READB_DSTATE' data-ref="_TRACE_PREP_IO_800_READB_DSTATE">_TRACE_PREP_IO_800_READB_DSTATE</a> </td></tr>
<tr><th id="472">472</th><td>};</td></tr>
<tr><th id="473">473</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_PREP_SYSTEMIO_READ_EVENT" title='_TRACE_PREP_SYSTEMIO_READ_EVENT' data-ref="_TRACE_PREP_SYSTEMIO_READ_EVENT">_TRACE_PREP_SYSTEMIO_READ_EVENT</dfn> = {</td></tr>
<tr><th id="474">474</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="475">475</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="476">476</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"prep_systemio_read"</q>,</td></tr>
<tr><th id="477">477</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#202" title="1" data-ref="_M/TRACE_PREP_SYSTEMIO_READ_ENABLED">TRACE_PREP_SYSTEMIO_READ_ENABLED</a>,</td></tr>
<tr><th id="478">478</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_PREP_SYSTEMIO_READ_DSTATE" title='_TRACE_PREP_SYSTEMIO_READ_DSTATE' data-ref="_TRACE_PREP_SYSTEMIO_READ_DSTATE">_TRACE_PREP_SYSTEMIO_READ_DSTATE</a> </td></tr>
<tr><th id="479">479</th><td>};</td></tr>
<tr><th id="480">480</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_PREP_SYSTEMIO_WRITE_EVENT" title='_TRACE_PREP_SYSTEMIO_WRITE_EVENT' data-ref="_TRACE_PREP_SYSTEMIO_WRITE_EVENT">_TRACE_PREP_SYSTEMIO_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="481">481</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="482">482</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="483">483</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"prep_systemio_write"</q>,</td></tr>
<tr><th id="484">484</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#203" title="1" data-ref="_M/TRACE_PREP_SYSTEMIO_WRITE_ENABLED">TRACE_PREP_SYSTEMIO_WRITE_ENABLED</a>,</td></tr>
<tr><th id="485">485</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_PREP_SYSTEMIO_WRITE_DSTATE" title='_TRACE_PREP_SYSTEMIO_WRITE_DSTATE' data-ref="_TRACE_PREP_SYSTEMIO_WRITE_DSTATE">_TRACE_PREP_SYSTEMIO_WRITE_DSTATE</a> </td></tr>
<tr><th id="486">486</th><td>};</td></tr>
<tr><th id="487">487</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_RS6000MC_ID_READ_EVENT" title='_TRACE_RS6000MC_ID_READ_EVENT' data-ref="_TRACE_RS6000MC_ID_READ_EVENT">_TRACE_RS6000MC_ID_READ_EVENT</dfn> = {</td></tr>
<tr><th id="488">488</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="489">489</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="490">490</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"rs6000mc_id_read"</q>,</td></tr>
<tr><th id="491">491</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#204" title="1" data-ref="_M/TRACE_RS6000MC_ID_READ_ENABLED">TRACE_RS6000MC_ID_READ_ENABLED</a>,</td></tr>
<tr><th id="492">492</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_RS6000MC_ID_READ_DSTATE" title='_TRACE_RS6000MC_ID_READ_DSTATE' data-ref="_TRACE_RS6000MC_ID_READ_DSTATE">_TRACE_RS6000MC_ID_READ_DSTATE</a> </td></tr>
<tr><th id="493">493</th><td>};</td></tr>
<tr><th id="494">494</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_RS6000MC_PRESENCE_READ_EVENT" title='_TRACE_RS6000MC_PRESENCE_READ_EVENT' data-ref="_TRACE_RS6000MC_PRESENCE_READ_EVENT">_TRACE_RS6000MC_PRESENCE_READ_EVENT</dfn> = {</td></tr>
<tr><th id="495">495</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="496">496</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="497">497</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"rs6000mc_presence_read"</q>,</td></tr>
<tr><th id="498">498</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#205" title="1" data-ref="_M/TRACE_RS6000MC_PRESENCE_READ_ENABLED">TRACE_RS6000MC_PRESENCE_READ_ENABLED</a>,</td></tr>
<tr><th id="499">499</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_RS6000MC_PRESENCE_READ_DSTATE" title='_TRACE_RS6000MC_PRESENCE_READ_DSTATE' data-ref="_TRACE_RS6000MC_PRESENCE_READ_DSTATE">_TRACE_RS6000MC_PRESENCE_READ_DSTATE</a> </td></tr>
<tr><th id="500">500</th><td>};</td></tr>
<tr><th id="501">501</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_RS6000MC_SIZE_READ_EVENT" title='_TRACE_RS6000MC_SIZE_READ_EVENT' data-ref="_TRACE_RS6000MC_SIZE_READ_EVENT">_TRACE_RS6000MC_SIZE_READ_EVENT</dfn> = {</td></tr>
<tr><th id="502">502</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="503">503</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="504">504</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"rs6000mc_size_read"</q>,</td></tr>
<tr><th id="505">505</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#206" title="1" data-ref="_M/TRACE_RS6000MC_SIZE_READ_ENABLED">TRACE_RS6000MC_SIZE_READ_ENABLED</a>,</td></tr>
<tr><th id="506">506</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_RS6000MC_SIZE_READ_DSTATE" title='_TRACE_RS6000MC_SIZE_READ_DSTATE' data-ref="_TRACE_RS6000MC_SIZE_READ_DSTATE">_TRACE_RS6000MC_SIZE_READ_DSTATE</a> </td></tr>
<tr><th id="507">507</th><td>};</td></tr>
<tr><th id="508">508</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_RS6000MC_SIZE_WRITE_EVENT" title='_TRACE_RS6000MC_SIZE_WRITE_EVENT' data-ref="_TRACE_RS6000MC_SIZE_WRITE_EVENT">_TRACE_RS6000MC_SIZE_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="509">509</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="510">510</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="511">511</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"rs6000mc_size_write"</q>,</td></tr>
<tr><th id="512">512</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#207" title="1" data-ref="_M/TRACE_RS6000MC_SIZE_WRITE_ENABLED">TRACE_RS6000MC_SIZE_WRITE_ENABLED</a>,</td></tr>
<tr><th id="513">513</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_RS6000MC_SIZE_WRITE_DSTATE" title='_TRACE_RS6000MC_SIZE_WRITE_DSTATE' data-ref="_TRACE_RS6000MC_SIZE_WRITE_DSTATE">_TRACE_RS6000MC_SIZE_WRITE_DSTATE</a> </td></tr>
<tr><th id="514">514</th><td>};</td></tr>
<tr><th id="515">515</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_RS6000MC_PARITY_READ_EVENT" title='_TRACE_RS6000MC_PARITY_READ_EVENT' data-ref="_TRACE_RS6000MC_PARITY_READ_EVENT">_TRACE_RS6000MC_PARITY_READ_EVENT</dfn> = {</td></tr>
<tr><th id="516">516</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="517">517</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="518">518</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"rs6000mc_parity_read"</q>,</td></tr>
<tr><th id="519">519</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#208" title="1" data-ref="_M/TRACE_RS6000MC_PARITY_READ_ENABLED">TRACE_RS6000MC_PARITY_READ_ENABLED</a>,</td></tr>
<tr><th id="520">520</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_RS6000MC_PARITY_READ_DSTATE" title='_TRACE_RS6000MC_PARITY_READ_DSTATE' data-ref="_TRACE_RS6000MC_PARITY_READ_DSTATE">_TRACE_RS6000MC_PARITY_READ_DSTATE</a> </td></tr>
<tr><th id="521">521</th><td>};</td></tr>
<tr><th id="522">522</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_MAC99_UNINORTH_WRITE_EVENT" title='_TRACE_MAC99_UNINORTH_WRITE_EVENT' data-ref="_TRACE_MAC99_UNINORTH_WRITE_EVENT">_TRACE_MAC99_UNINORTH_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="523">523</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="524">524</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="525">525</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"mac99_uninorth_write"</q>,</td></tr>
<tr><th id="526">526</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#209" title="1" data-ref="_M/TRACE_MAC99_UNINORTH_WRITE_ENABLED">TRACE_MAC99_UNINORTH_WRITE_ENABLED</a>,</td></tr>
<tr><th id="527">527</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_MAC99_UNINORTH_WRITE_DSTATE" title='_TRACE_MAC99_UNINORTH_WRITE_DSTATE' data-ref="_TRACE_MAC99_UNINORTH_WRITE_DSTATE">_TRACE_MAC99_UNINORTH_WRITE_DSTATE</a> </td></tr>
<tr><th id="528">528</th><td>};</td></tr>
<tr><th id="529">529</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_MAC99_UNINORTH_READ_EVENT" title='_TRACE_MAC99_UNINORTH_READ_EVENT' data-ref="_TRACE_MAC99_UNINORTH_READ_EVENT">_TRACE_MAC99_UNINORTH_READ_EVENT</dfn> = {</td></tr>
<tr><th id="530">530</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="531">531</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="532">532</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"mac99_uninorth_read"</q>,</td></tr>
<tr><th id="533">533</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#210" title="1" data-ref="_M/TRACE_MAC99_UNINORTH_READ_ENABLED">TRACE_MAC99_UNINORTH_READ_ENABLED</a>,</td></tr>
<tr><th id="534">534</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_MAC99_UNINORTH_READ_DSTATE" title='_TRACE_MAC99_UNINORTH_READ_DSTATE' data-ref="_TRACE_MAC99_UNINORTH_READ_DSTATE">_TRACE_MAC99_UNINORTH_READ_DSTATE</a> </td></tr>
<tr><th id="535">535</th><td>};</td></tr>
<tr><th id="536">536</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_PPC4XX_PCI_MAP_IRQ_EVENT" title='_TRACE_PPC4XX_PCI_MAP_IRQ_EVENT' data-ref="_TRACE_PPC4XX_PCI_MAP_IRQ_EVENT">_TRACE_PPC4XX_PCI_MAP_IRQ_EVENT</dfn> = {</td></tr>
<tr><th id="537">537</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="538">538</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="539">539</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"ppc4xx_pci_map_irq"</q>,</td></tr>
<tr><th id="540">540</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#211" title="1" data-ref="_M/TRACE_PPC4XX_PCI_MAP_IRQ_ENABLED">TRACE_PPC4XX_PCI_MAP_IRQ_ENABLED</a>,</td></tr>
<tr><th id="541">541</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_PPC4XX_PCI_MAP_IRQ_DSTATE" title='_TRACE_PPC4XX_PCI_MAP_IRQ_DSTATE' data-ref="_TRACE_PPC4XX_PCI_MAP_IRQ_DSTATE">_TRACE_PPC4XX_PCI_MAP_IRQ_DSTATE</a> </td></tr>
<tr><th id="542">542</th><td>};</td></tr>
<tr><th id="543">543</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_PPC4XX_PCI_SET_IRQ_EVENT" title='_TRACE_PPC4XX_PCI_SET_IRQ_EVENT' data-ref="_TRACE_PPC4XX_PCI_SET_IRQ_EVENT">_TRACE_PPC4XX_PCI_SET_IRQ_EVENT</dfn> = {</td></tr>
<tr><th id="544">544</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="545">545</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="546">546</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"ppc4xx_pci_set_irq"</q>,</td></tr>
<tr><th id="547">547</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#212" title="1" data-ref="_M/TRACE_PPC4XX_PCI_SET_IRQ_ENABLED">TRACE_PPC4XX_PCI_SET_IRQ_ENABLED</a>,</td></tr>
<tr><th id="548">548</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_PPC4XX_PCI_SET_IRQ_DSTATE" title='_TRACE_PPC4XX_PCI_SET_IRQ_DSTATE' data-ref="_TRACE_PPC4XX_PCI_SET_IRQ_DSTATE">_TRACE_PPC4XX_PCI_SET_IRQ_DSTATE</a> </td></tr>
<tr><th id="549">549</th><td>};</td></tr>
<tr><th id="550">550</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> *<dfn class="decl def" id="hw_ppc_trace_events" title='hw_ppc_trace_events' data-ref="hw_ppc_trace_events">hw_ppc_trace_events</dfn>[] = {</td></tr>
<tr><th id="551">551</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_PCI_MSI_EVENT" title='_TRACE_SPAPR_PCI_MSI_EVENT' data-ref="_TRACE_SPAPR_PCI_MSI_EVENT">_TRACE_SPAPR_PCI_MSI_EVENT</a>,</td></tr>
<tr><th id="552">552</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_PCI_MSI_SETUP_EVENT" title='_TRACE_SPAPR_PCI_MSI_SETUP_EVENT' data-ref="_TRACE_SPAPR_PCI_MSI_SETUP_EVENT">_TRACE_SPAPR_PCI_MSI_SETUP_EVENT</a>,</td></tr>
<tr><th id="553">553</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_PCI_RTAS_IBM_CHANGE_MSI_EVENT" title='_TRACE_SPAPR_PCI_RTAS_IBM_CHANGE_MSI_EVENT' data-ref="_TRACE_SPAPR_PCI_RTAS_IBM_CHANGE_MSI_EVENT">_TRACE_SPAPR_PCI_RTAS_IBM_CHANGE_MSI_EVENT</a>,</td></tr>
<tr><th id="554">554</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_PCI_RTAS_IBM_QUERY_INTERRUPT_SOURCE_NUMBER_EVENT" title='_TRACE_SPAPR_PCI_RTAS_IBM_QUERY_INTERRUPT_SOURCE_NUMBER_EVENT' data-ref="_TRACE_SPAPR_PCI_RTAS_IBM_QUERY_INTERRUPT_SOURCE_NUMBER_EVENT">_TRACE_SPAPR_PCI_RTAS_IBM_QUERY_INTERRUPT_SOURCE_NUMBER_EVENT</a>,</td></tr>
<tr><th id="555">555</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_PCI_MSI_WRITE_EVENT" title='_TRACE_SPAPR_PCI_MSI_WRITE_EVENT' data-ref="_TRACE_SPAPR_PCI_MSI_WRITE_EVENT">_TRACE_SPAPR_PCI_MSI_WRITE_EVENT</a>,</td></tr>
<tr><th id="556">556</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_PCI_LSI_SET_EVENT" title='_TRACE_SPAPR_PCI_LSI_SET_EVENT' data-ref="_TRACE_SPAPR_PCI_LSI_SET_EVENT">_TRACE_SPAPR_PCI_LSI_SET_EVENT</a>,</td></tr>
<tr><th id="557">557</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_PCI_MSI_RETRY_EVENT" title='_TRACE_SPAPR_PCI_MSI_RETRY_EVENT' data-ref="_TRACE_SPAPR_PCI_MSI_RETRY_EVENT">_TRACE_SPAPR_PCI_MSI_RETRY_EVENT</a>,</td></tr>
<tr><th id="558">558</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_CAS_FAILED_EVENT" title='_TRACE_SPAPR_CAS_FAILED_EVENT' data-ref="_TRACE_SPAPR_CAS_FAILED_EVENT">_TRACE_SPAPR_CAS_FAILED_EVENT</a>,</td></tr>
<tr><th id="559">559</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_CAS_CONTINUE_EVENT" title='_TRACE_SPAPR_CAS_CONTINUE_EVENT' data-ref="_TRACE_SPAPR_CAS_CONTINUE_EVENT">_TRACE_SPAPR_CAS_CONTINUE_EVENT</a>,</td></tr>
<tr><th id="560">560</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_CAS_PVR_TRY_EVENT" title='_TRACE_SPAPR_CAS_PVR_TRY_EVENT' data-ref="_TRACE_SPAPR_CAS_PVR_TRY_EVENT">_TRACE_SPAPR_CAS_PVR_TRY_EVENT</a>,</td></tr>
<tr><th id="561">561</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_CAS_PVR_EVENT" title='_TRACE_SPAPR_CAS_PVR_EVENT' data-ref="_TRACE_SPAPR_CAS_PVR_EVENT">_TRACE_SPAPR_CAS_PVR_EVENT</a>,</td></tr>
<tr><th id="562">562</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_H_RESIZE_HPT_PREPARE_EVENT" title='_TRACE_SPAPR_H_RESIZE_HPT_PREPARE_EVENT' data-ref="_TRACE_SPAPR_H_RESIZE_HPT_PREPARE_EVENT">_TRACE_SPAPR_H_RESIZE_HPT_PREPARE_EVENT</a>,</td></tr>
<tr><th id="563">563</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_H_RESIZE_HPT_COMMIT_EVENT" title='_TRACE_SPAPR_H_RESIZE_HPT_COMMIT_EVENT' data-ref="_TRACE_SPAPR_H_RESIZE_HPT_COMMIT_EVENT">_TRACE_SPAPR_H_RESIZE_HPT_COMMIT_EVENT</a>,</td></tr>
<tr><th id="564">564</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_IOMMU_PUT_EVENT" title='_TRACE_SPAPR_IOMMU_PUT_EVENT' data-ref="_TRACE_SPAPR_IOMMU_PUT_EVENT">_TRACE_SPAPR_IOMMU_PUT_EVENT</a>,</td></tr>
<tr><th id="565">565</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_IOMMU_GET_EVENT" title='_TRACE_SPAPR_IOMMU_GET_EVENT' data-ref="_TRACE_SPAPR_IOMMU_GET_EVENT">_TRACE_SPAPR_IOMMU_GET_EVENT</a>,</td></tr>
<tr><th id="566">566</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_IOMMU_INDIRECT_EVENT" title='_TRACE_SPAPR_IOMMU_INDIRECT_EVENT' data-ref="_TRACE_SPAPR_IOMMU_INDIRECT_EVENT">_TRACE_SPAPR_IOMMU_INDIRECT_EVENT</a>,</td></tr>
<tr><th id="567">567</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_IOMMU_STUFF_EVENT" title='_TRACE_SPAPR_IOMMU_STUFF_EVENT' data-ref="_TRACE_SPAPR_IOMMU_STUFF_EVENT">_TRACE_SPAPR_IOMMU_STUFF_EVENT</a>,</td></tr>
<tr><th id="568">568</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_IOMMU_PCI_PUT_EVENT" title='_TRACE_SPAPR_IOMMU_PCI_PUT_EVENT' data-ref="_TRACE_SPAPR_IOMMU_PCI_PUT_EVENT">_TRACE_SPAPR_IOMMU_PCI_PUT_EVENT</a>,</td></tr>
<tr><th id="569">569</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_IOMMU_PCI_GET_EVENT" title='_TRACE_SPAPR_IOMMU_PCI_GET_EVENT' data-ref="_TRACE_SPAPR_IOMMU_PCI_GET_EVENT">_TRACE_SPAPR_IOMMU_PCI_GET_EVENT</a>,</td></tr>
<tr><th id="570">570</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_IOMMU_PCI_INDIRECT_EVENT" title='_TRACE_SPAPR_IOMMU_PCI_INDIRECT_EVENT' data-ref="_TRACE_SPAPR_IOMMU_PCI_INDIRECT_EVENT">_TRACE_SPAPR_IOMMU_PCI_INDIRECT_EVENT</a>,</td></tr>
<tr><th id="571">571</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_IOMMU_PCI_STUFF_EVENT" title='_TRACE_SPAPR_IOMMU_PCI_STUFF_EVENT' data-ref="_TRACE_SPAPR_IOMMU_PCI_STUFF_EVENT">_TRACE_SPAPR_IOMMU_PCI_STUFF_EVENT</a>,</td></tr>
<tr><th id="572">572</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_IOMMU_XLATE_EVENT" title='_TRACE_SPAPR_IOMMU_XLATE_EVENT' data-ref="_TRACE_SPAPR_IOMMU_XLATE_EVENT">_TRACE_SPAPR_IOMMU_XLATE_EVENT</a>,</td></tr>
<tr><th id="573">573</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_IOMMU_NEW_TABLE_EVENT" title='_TRACE_SPAPR_IOMMU_NEW_TABLE_EVENT' data-ref="_TRACE_SPAPR_IOMMU_NEW_TABLE_EVENT">_TRACE_SPAPR_IOMMU_NEW_TABLE_EVENT</a>,</td></tr>
<tr><th id="574">574</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_IOMMU_PRE_SAVE_EVENT" title='_TRACE_SPAPR_IOMMU_PRE_SAVE_EVENT' data-ref="_TRACE_SPAPR_IOMMU_PRE_SAVE_EVENT">_TRACE_SPAPR_IOMMU_PRE_SAVE_EVENT</a>,</td></tr>
<tr><th id="575">575</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_IOMMU_POST_LOAD_EVENT" title='_TRACE_SPAPR_IOMMU_POST_LOAD_EVENT' data-ref="_TRACE_SPAPR_IOMMU_POST_LOAD_EVENT">_TRACE_SPAPR_IOMMU_POST_LOAD_EVENT</a>,</td></tr>
<tr><th id="576">576</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_IOMMU_DDW_QUERY_EVENT" title='_TRACE_SPAPR_IOMMU_DDW_QUERY_EVENT' data-ref="_TRACE_SPAPR_IOMMU_DDW_QUERY_EVENT">_TRACE_SPAPR_IOMMU_DDW_QUERY_EVENT</a>,</td></tr>
<tr><th id="577">577</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_IOMMU_DDW_CREATE_EVENT" title='_TRACE_SPAPR_IOMMU_DDW_CREATE_EVENT' data-ref="_TRACE_SPAPR_IOMMU_DDW_CREATE_EVENT">_TRACE_SPAPR_IOMMU_DDW_CREATE_EVENT</a>,</td></tr>
<tr><th id="578">578</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_IOMMU_DDW_REMOVE_EVENT" title='_TRACE_SPAPR_IOMMU_DDW_REMOVE_EVENT' data-ref="_TRACE_SPAPR_IOMMU_DDW_REMOVE_EVENT">_TRACE_SPAPR_IOMMU_DDW_REMOVE_EVENT</a>,</td></tr>
<tr><th id="579">579</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_IOMMU_DDW_RESET_EVENT" title='_TRACE_SPAPR_IOMMU_DDW_RESET_EVENT' data-ref="_TRACE_SPAPR_IOMMU_DDW_RESET_EVENT">_TRACE_SPAPR_IOMMU_DDW_RESET_EVENT</a>,</td></tr>
<tr><th id="580">580</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_EVENT" title='_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_EVENT' data-ref="_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_EVENT">_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_EVENT</a>,</td></tr>
<tr><th id="581">581</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_FINALIZING_EVENT" title='_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_FINALIZING_EVENT' data-ref="_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_FINALIZING_EVENT">_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_FINALIZING_EVENT</a>,</td></tr>
<tr><th id="582">582</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_DEFERRING_EVENT" title='_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_DEFERRING_EVENT' data-ref="_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_DEFERRING_EVENT">_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_DEFERRING_EVENT</a>,</td></tr>
<tr><th id="583">583</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_DRC_SET_DR_INDICATOR_EVENT" title='_TRACE_SPAPR_DRC_SET_DR_INDICATOR_EVENT' data-ref="_TRACE_SPAPR_DRC_SET_DR_INDICATOR_EVENT">_TRACE_SPAPR_DRC_SET_DR_INDICATOR_EVENT</a>,</td></tr>
<tr><th id="584">584</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_EVENT" title='_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_EVENT' data-ref="_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_EVENT">_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_EVENT</a>,</td></tr>
<tr><th id="585">585</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_FINALIZING_EVENT" title='_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_FINALIZING_EVENT' data-ref="_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_FINALIZING_EVENT">_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_FINALIZING_EVENT</a>,</td></tr>
<tr><th id="586">586</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_DRC_SET_CONFIGURED_EVENT" title='_TRACE_SPAPR_DRC_SET_CONFIGURED_EVENT' data-ref="_TRACE_SPAPR_DRC_SET_CONFIGURED_EVENT">_TRACE_SPAPR_DRC_SET_CONFIGURED_EVENT</a>,</td></tr>
<tr><th id="587">587</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_DRC_SET_CONFIGURED_SKIPPING_EVENT" title='_TRACE_SPAPR_DRC_SET_CONFIGURED_SKIPPING_EVENT' data-ref="_TRACE_SPAPR_DRC_SET_CONFIGURED_SKIPPING_EVENT">_TRACE_SPAPR_DRC_SET_CONFIGURED_SKIPPING_EVENT</a>,</td></tr>
<tr><th id="588">588</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_DRC_ATTACH_EVENT" title='_TRACE_SPAPR_DRC_ATTACH_EVENT' data-ref="_TRACE_SPAPR_DRC_ATTACH_EVENT">_TRACE_SPAPR_DRC_ATTACH_EVENT</a>,</td></tr>
<tr><th id="589">589</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_DRC_DETACH_EVENT" title='_TRACE_SPAPR_DRC_DETACH_EVENT' data-ref="_TRACE_SPAPR_DRC_DETACH_EVENT">_TRACE_SPAPR_DRC_DETACH_EVENT</a>,</td></tr>
<tr><th id="590">590</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_DRC_AWAITING_QUIESCE_EVENT" title='_TRACE_SPAPR_DRC_AWAITING_QUIESCE_EVENT' data-ref="_TRACE_SPAPR_DRC_AWAITING_QUIESCE_EVENT">_TRACE_SPAPR_DRC_AWAITING_QUIESCE_EVENT</a>,</td></tr>
<tr><th id="591">591</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_DRC_AWAITING_ALLOCATION_EVENT" title='_TRACE_SPAPR_DRC_AWAITING_ALLOCATION_EVENT' data-ref="_TRACE_SPAPR_DRC_AWAITING_ALLOCATION_EVENT">_TRACE_SPAPR_DRC_AWAITING_ALLOCATION_EVENT</a>,</td></tr>
<tr><th id="592">592</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_DRC_RESET_EVENT" title='_TRACE_SPAPR_DRC_RESET_EVENT' data-ref="_TRACE_SPAPR_DRC_RESET_EVENT">_TRACE_SPAPR_DRC_RESET_EVENT</a>,</td></tr>
<tr><th id="593">593</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_DRC_REALIZE_EVENT" title='_TRACE_SPAPR_DRC_REALIZE_EVENT' data-ref="_TRACE_SPAPR_DRC_REALIZE_EVENT">_TRACE_SPAPR_DRC_REALIZE_EVENT</a>,</td></tr>
<tr><th id="594">594</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_DRC_REALIZE_CHILD_EVENT" title='_TRACE_SPAPR_DRC_REALIZE_CHILD_EVENT' data-ref="_TRACE_SPAPR_DRC_REALIZE_CHILD_EVENT">_TRACE_SPAPR_DRC_REALIZE_CHILD_EVENT</a>,</td></tr>
<tr><th id="595">595</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_DRC_REALIZE_COMPLETE_EVENT" title='_TRACE_SPAPR_DRC_REALIZE_COMPLETE_EVENT' data-ref="_TRACE_SPAPR_DRC_REALIZE_COMPLETE_EVENT">_TRACE_SPAPR_DRC_REALIZE_COMPLETE_EVENT</a>,</td></tr>
<tr><th id="596">596</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_DRC_UNREALIZE_EVENT" title='_TRACE_SPAPR_DRC_UNREALIZE_EVENT' data-ref="_TRACE_SPAPR_DRC_UNREALIZE_EVENT">_TRACE_SPAPR_DRC_UNREALIZE_EVENT</a>,</td></tr>
<tr><th id="597">597</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_OVEC_PARSE_VECTOR_EVENT" title='_TRACE_SPAPR_OVEC_PARSE_VECTOR_EVENT' data-ref="_TRACE_SPAPR_OVEC_PARSE_VECTOR_EVENT">_TRACE_SPAPR_OVEC_PARSE_VECTOR_EVENT</a>,</td></tr>
<tr><th id="598">598</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_OVEC_POPULATE_DT_EVENT" title='_TRACE_SPAPR_OVEC_POPULATE_DT_EVENT' data-ref="_TRACE_SPAPR_OVEC_POPULATE_DT_EVENT">_TRACE_SPAPR_OVEC_POPULATE_DT_EVENT</a>,</td></tr>
<tr><th id="599">599</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_NOT_SUPPORTED_EVENT" title='_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_NOT_SUPPORTED_EVENT' data-ref="_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_NOT_SUPPORTED_EVENT">_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_NOT_SUPPORTED_EVENT</a>,</td></tr>
<tr><th id="600">600</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_INVALID_EVENT" title='_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_INVALID_EVENT' data-ref="_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_INVALID_EVENT">_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_INVALID_EVENT</a>,</td></tr>
<tr><th id="601">601</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_INVALID_EVENT" title='_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_INVALID_EVENT' data-ref="_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_INVALID_EVENT">_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_INVALID_EVENT</a>,</td></tr>
<tr><th id="602">602</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_MISSING_FDT_EVENT" title='_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_MISSING_FDT_EVENT' data-ref="_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_MISSING_FDT_EVENT">_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_MISSING_FDT_EVENT</a>,</td></tr>
<tr><th id="603">603</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_VIO_H_REG_CRQ_EVENT" title='_TRACE_SPAPR_VIO_H_REG_CRQ_EVENT' data-ref="_TRACE_SPAPR_VIO_H_REG_CRQ_EVENT">_TRACE_SPAPR_VIO_H_REG_CRQ_EVENT</a>,</td></tr>
<tr><th id="604">604</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SPAPR_VIO_FREE_CRQ_EVENT" title='_TRACE_SPAPR_VIO_FREE_CRQ_EVENT' data-ref="_TRACE_SPAPR_VIO_FREE_CRQ_EVENT">_TRACE_SPAPR_VIO_FREE_CRQ_EVENT</a>,</td></tr>
<tr><th id="605">605</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_PPC_TB_ADJUST_EVENT" title='_TRACE_PPC_TB_ADJUST_EVENT' data-ref="_TRACE_PPC_TB_ADJUST_EVENT">_TRACE_PPC_TB_ADJUST_EVENT</a>,</td></tr>
<tr><th id="606">606</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_PREP_IO_800_WRITEB_EVENT" title='_TRACE_PREP_IO_800_WRITEB_EVENT' data-ref="_TRACE_PREP_IO_800_WRITEB_EVENT">_TRACE_PREP_IO_800_WRITEB_EVENT</a>,</td></tr>
<tr><th id="607">607</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_PREP_IO_800_READB_EVENT" title='_TRACE_PREP_IO_800_READB_EVENT' data-ref="_TRACE_PREP_IO_800_READB_EVENT">_TRACE_PREP_IO_800_READB_EVENT</a>,</td></tr>
<tr><th id="608">608</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_PREP_SYSTEMIO_READ_EVENT" title='_TRACE_PREP_SYSTEMIO_READ_EVENT' data-ref="_TRACE_PREP_SYSTEMIO_READ_EVENT">_TRACE_PREP_SYSTEMIO_READ_EVENT</a>,</td></tr>
<tr><th id="609">609</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_PREP_SYSTEMIO_WRITE_EVENT" title='_TRACE_PREP_SYSTEMIO_WRITE_EVENT' data-ref="_TRACE_PREP_SYSTEMIO_WRITE_EVENT">_TRACE_PREP_SYSTEMIO_WRITE_EVENT</a>,</td></tr>
<tr><th id="610">610</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_RS6000MC_ID_READ_EVENT" title='_TRACE_RS6000MC_ID_READ_EVENT' data-ref="_TRACE_RS6000MC_ID_READ_EVENT">_TRACE_RS6000MC_ID_READ_EVENT</a>,</td></tr>
<tr><th id="611">611</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_RS6000MC_PRESENCE_READ_EVENT" title='_TRACE_RS6000MC_PRESENCE_READ_EVENT' data-ref="_TRACE_RS6000MC_PRESENCE_READ_EVENT">_TRACE_RS6000MC_PRESENCE_READ_EVENT</a>,</td></tr>
<tr><th id="612">612</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_RS6000MC_SIZE_READ_EVENT" title='_TRACE_RS6000MC_SIZE_READ_EVENT' data-ref="_TRACE_RS6000MC_SIZE_READ_EVENT">_TRACE_RS6000MC_SIZE_READ_EVENT</a>,</td></tr>
<tr><th id="613">613</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_RS6000MC_SIZE_WRITE_EVENT" title='_TRACE_RS6000MC_SIZE_WRITE_EVENT' data-ref="_TRACE_RS6000MC_SIZE_WRITE_EVENT">_TRACE_RS6000MC_SIZE_WRITE_EVENT</a>,</td></tr>
<tr><th id="614">614</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_RS6000MC_PARITY_READ_EVENT" title='_TRACE_RS6000MC_PARITY_READ_EVENT' data-ref="_TRACE_RS6000MC_PARITY_READ_EVENT">_TRACE_RS6000MC_PARITY_READ_EVENT</a>,</td></tr>
<tr><th id="615">615</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_MAC99_UNINORTH_WRITE_EVENT" title='_TRACE_MAC99_UNINORTH_WRITE_EVENT' data-ref="_TRACE_MAC99_UNINORTH_WRITE_EVENT">_TRACE_MAC99_UNINORTH_WRITE_EVENT</a>,</td></tr>
<tr><th id="616">616</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_MAC99_UNINORTH_READ_EVENT" title='_TRACE_MAC99_UNINORTH_READ_EVENT' data-ref="_TRACE_MAC99_UNINORTH_READ_EVENT">_TRACE_MAC99_UNINORTH_READ_EVENT</a>,</td></tr>
<tr><th id="617">617</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_PPC4XX_PCI_MAP_IRQ_EVENT" title='_TRACE_PPC4XX_PCI_MAP_IRQ_EVENT' data-ref="_TRACE_PPC4XX_PCI_MAP_IRQ_EVENT">_TRACE_PPC4XX_PCI_MAP_IRQ_EVENT</a>,</td></tr>
<tr><th id="618">618</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_PPC4XX_PCI_SET_IRQ_EVENT" title='_TRACE_PPC4XX_PCI_SET_IRQ_EVENT' data-ref="_TRACE_PPC4XX_PCI_SET_IRQ_EVENT">_TRACE_PPC4XX_PCI_SET_IRQ_EVENT</a>,</td></tr>
<tr><th id="619">619</th><td>  <span class="macro" title="((void*)0)" data-ref="_M/NULL">NULL</span>,</td></tr>
<tr><th id="620">620</th><td>};</td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="trace_hw_ppc_register_events" title='trace_hw_ppc_register_events' data-type='void trace_hw_ppc_register_events()' data-ref="trace_hw_ppc_register_events">trace_hw_ppc_register_events</dfn>(<em>void</em>)</td></tr>
<tr><th id="623">623</th><td>{</td></tr>
<tr><th id="624">624</th><td>    <a class="ref" href="../../trace/control-internal.h.html#trace_event_register_group" title='trace_event_register_group' data-ref="trace_event_register_group">trace_event_register_group</a>(<a class="ref" href="#hw_ppc_trace_events" title='hw_ppc_trace_events' data-ref="hw_ppc_trace_events">hw_ppc_trace_events</a>);</td></tr>
<tr><th id="625">625</th><td>}</td></tr>
<tr><th id="626">626</th><td><a class="macro" href="../../include/qemu/module.h.html#53" title="static void __attribute__((constructor)) do_qemu_init_trace_hw_ppc_register_events(void) { register_module_init(trace_hw_ppc_register_events, MODULE_INIT_TRACE); }" data-ref="_M/trace_init">trace_init</a>(<a class="tu ref" href="#trace_hw_ppc_register_events" title='trace_hw_ppc_register_events' data-use='r' data-ref="trace_hw_ppc_register_events">trace_hw_ppc_register_events</a>)</td></tr>
<tr><th id="627">627</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2017-Aug-28</em> from project codebrowser revision <em>v2.10.0-rc0-7-g6be37cc</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
