// Seed: 2736597081
module module_0 (
    input tri   id_0,
    input wor   id_1,
    input wor   id_2,
    input uwire id_3
);
  supply1  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ;
  wire id_32, id_33, id_34, id_35;
  wire id_36;
  assign id_5 = id_30 == id_0;
  wire id_37;
  assign module_1.id_0 = 0;
  wire id_38;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd26
) (
    input tri1 id_0,
    output uwire id_1,
    input wor _id_2,
    output supply0 id_3
);
  struct packed {
    id_5  id_6;
    logic id_7;
  } [id_2  !=  -1 'h0 : 1 'b0] id_8;
  ;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0
  );
endmodule
