{
  "questions": [
    {
      "question": "What is the primary function of a Hardware Description Language (HDL) like Verilog or VHDL in digital IC design?",
      "options": [
        "Simulating analog circuits.",
        "Programming microcontrollers directly.",
        "Describing digital logic circuits' behavior and structure.",
        "Managing project documentation.",
        "Performing physical layout routing."
      ],
      "correct": 2
    },
    {
      "question": "In the context of cache coherence in multi-core processors, what is the primary purpose of a protocol like MESI?",
      "options": [
        "To ensure all processors use the same instruction set.",
        "To maintain data consistency of shared memory blocks across multiple private caches.",
        "To arbitrate access to the main system bus.",
        "To define the order of instruction execution within a single core.",
        "To manage virtual memory page tables."
      ],
      "correct": 1
    },
    {
      "question": "What is the fundamental advantage of using a FinFET transistor architecture compared to a planar MOSFET in advanced technology nodes (e.g., 20nm and below)?",
      "options": [
        "Significantly lower manufacturing cost due to simpler processing.",
        "Improved electrostatic control over the channel, leading to reduced leakage and better performance scaling.",
        "Higher breakdown voltage for power applications.",
        "Elimination of the need for a gate oxide layer.",
        "Inherent immunity to soft errors from alpha particles."
      ],
      "correct": 1
    },
    {
      "question": "What is the primary contributor to *dynamic* power consumption in a CMOS digital circuit?",
      "options": [
        "Subthreshold leakage current when transistors are off.",
        "Junction leakage current.",
        "Switching activity, charging and discharging parasitic capacitances.",
        "Gate leakage through the gate oxide.",
        "Static current drawn by pull-up and pull-down networks."
      ],
      "correct": 2
    },
    {
      "question": "Which architectural mechanism in a CPU allows a program to access a larger, contiguous address space than the physical RAM available, by mapping virtual addresses to physical addresses and using disk storage for overflow?",
      "options": [
        "Register renaming.",
        "Cache prefetching.",
        "Virtual memory.",
        "Direct Memory Access (DMA).",
        "Instruction-Level Parallelism (ILP)."
      ],
      "correct": 2
    }
  ]
}