# Reading pref.tcl
# //  ModelSim SE-64 10.6d Feb 23 2018Linux 2.6.32-696.16.1.el6.x86_64
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -do "log -r *;run -all" -gui -novopt -suppress 3016 tb -L ./libs/altera_eth_10g_mac -L ./libs/alt_em10g32_170 -L ./libs/reset_control -L ./libs/altera_xcvr_reset_control_170 -L ./libs/altera_avalon_dc_fifo_170 -L ./libs/dc_fifo_0 -L ./libs/dc_fifo -L ./libs/altera_avalon_sc_fifo_170 -L ./libs/sc_fifo -L ./libs/altera_iopll_170 -L ./libs/pll -L ./libs/altera_merlin_slave_translator_170 -L ./libs/altera_merlin_master_translator_170 -L ./libs/altera_merlin_master_agent_170 -L ./libs/altera_merlin_slave_agent_170 -L ./libs/altera_avalon_sc_fifo_170 -L ./libs/altera_merlin_router_170 -L ./libs/altera_merlin_traffic_limiter_170 -L ./libs/altera_merlin_burst_adapter_170 -L ./libs/altera_merlin_demultiplexer_170 -L ./libs/altera_merlin_multiplexer_170 -L ./libs/altera_avalon_st_handshake_clock_crosser_170 -L ./libs/error_adapter_170 -L ./libs/altera_avalon_st_adapter_170 -L ./libs/altera_mm_interconnect_170 -L ./libs/altera_reset_controller_170 -L ./libs/address_decode -L ./intellibs/lpm_ver -L ./intellibs/altera_ver -L ./intellibs/sgate_ver -L ./intellibs/altera_lnsim_ver -L ./intellibs/altera_mf_ver -L ./intellibs/twentynm_ver -L ./intellibs/twentynm_hip_ver -L ./intellibs/twentynm_hssi_ver 
# Start time: 13:48:24 on Sep 27,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.tb
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.tb_sv_unit
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.ccip_if_pkg
# Loading sv_std.std
# Loading work.ccip_if_pkg
# Loading work.tb_sv_unit
# Loading work.tb
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.pr_hssi_if
# Loading work.pr_hssi_if
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.ccip_std_afu
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.ccip_std_afu_sv_unit
# Loading work.ccip_std_afu_sv_unit
# Loading work.ccip_std_afu
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.ccip_interface_reg
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.ccip_interface_reg_sv_unit
# Loading work.ccip_interface_reg_sv_unit
# Loading work.ccip_interface_reg
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.eth_e2e_e10
# Loading work.eth_e2e_e10
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.alt_mux4w32t1s1
# Loading work.alt_mux4w32t1s1
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.alt_mux4w32t0s1
# Loading work.alt_mux4w32t0s1
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.alt_mux4w32t0s0
# Loading work.alt_mux4w32t0s0
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.i2c_contrl
# Loading work.i2c_contrl
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.trans_bit
# Loading work.trans_bit
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.alt_sync_regs_m2
# Loading work.alt_sync_regs_m2
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.altera_eth_10g_mac_base_r
# Loading work.altera_eth_10g_mac_base_r
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/intellibs/altera_mf_ver.altera_std_synchronizer
# Loading ./intellibs/altera_mf_ver.altera_std_synchronizer
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/libs/altera_eth_10g_mac.altera_eth_10g_mac
# Loading ./libs/altera_eth_10g_mac.altera_eth_10g_mac
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/libs/alt_em10g32_170.alt_em10g32_std_synchronizer
# Loading ./libs/alt_em10g32_170.alt_em10g32_std_synchronizer
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/libs/alt_em10g32_170.altera_std_synchronizer_nocut
# Loading ./libs/alt_em10g32_170.altera_std_synchronizer_nocut
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/libs/alt_em10g32_170.alt_em10g32_dcfifo_synchronizer_bundle
# Loading ./libs/alt_em10g32_170.alt_em10g32_dcfifo_synchronizer_bundle
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/libs/reset_control.reset_control
# Loading ./libs/reset_control.reset_control
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/libs/altera_reset_controller_170.altera_reset_synchronizer
# Loading ./libs/altera_reset_controller_170.altera_reset_synchronizer
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/libs/address_decode.address_decode
# Loading ./libs/address_decode.address_decode
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/libs/altera_merlin_slave_translator_170.altera_merlin_slave_translator
# Loading ./libs/altera_merlin_slave_translator_170.altera_merlin_slave_translator
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/libs/altera_merlin_master_translator_170.altera_merlin_master_translator
# Loading ./libs/altera_merlin_master_translator_170.altera_merlin_master_translator
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/libs/altera_mm_interconnect_170.address_decode_altera_mm_interconnect_170_o4jemda
# Loading ./libs/altera_mm_interconnect_170.address_decode_altera_mm_interconnect_170_o4jemda
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/libs/altera_merlin_master_agent_170.altera_merlin_master_agent
# Loading ./libs/altera_merlin_master_agent_170.altera_merlin_master_agent
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/libs/altera_merlin_slave_agent_170.altera_merlin_slave_agent
# Loading ./libs/altera_merlin_slave_agent_170.altera_merlin_slave_agent
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/libs/altera_merlin_slave_agent_170.altera_merlin_burst_uncompressor
# Loading ./libs/altera_merlin_slave_agent_170.altera_merlin_burst_uncompressor
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/libs/altera_avalon_sc_fifo_170.altera_avalon_sc_fifo
# Loading ./libs/altera_avalon_sc_fifo_170.altera_avalon_sc_fifo
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/libs/altera_merlin_router_170.address_decode_altera_merlin_router_170_tziitua
# Loading ./libs/altera_merlin_router_170.address_decode_altera_merlin_router_170_tziitua
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/libs/altera_merlin_router_170.address_decode_altera_merlin_router_170_tziitua_default_decode
# Loading ./libs/altera_merlin_router_170.address_decode_altera_merlin_router_170_tziitua_default_decode
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/libs/altera_merlin_router_170.address_decode_altera_merlin_router_170_5dqbt4y
# Loading ./libs/altera_merlin_router_170.address_decode_altera_merlin_router_170_5dqbt4y
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/libs/altera_merlin_router_170.address_decode_altera_merlin_router_170_5dqbt4y_default_decode
# Loading ./libs/altera_merlin_router_170.address_decode_altera_merlin_router_170_5dqbt4y_default_decode
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/libs/altera_merlin_traffic_limiter_170.altera_merlin_traffic_limiter
# Loading ./libs/altera_merlin_traffic_limiter_170.altera_merlin_traffic_limiter
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/libs/altera_merlin_burst_adapter_170.altera_merlin_burst_adapter
# Loading ./libs/altera_merlin_burst_adapter_170.altera_merlin_burst_adapter
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/libs/altera_merlin_demultiplexer_170.address_decode_altera_merlin_demultiplexer_170_hxcg55y
# Loading ./libs/altera_merlin_demultiplexer_170.address_decode_altera_merlin_demultiplexer_170_hxcg55y
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/libs/altera_merlin_multiplexer_170.address_decode_altera_merlin_multiplexer_170_4o2qzii
# Loading ./libs/altera_merlin_multiplexer_170.address_decode_altera_merlin_multiplexer_170_4o2qzii
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/libs/altera_merlin_demultiplexer_170.address_decode_altera_merlin_demultiplexer_170_jvvh5ma
# Loading ./libs/altera_merlin_demultiplexer_170.address_decode_altera_merlin_demultiplexer_170_jvvh5ma
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/libs/altera_merlin_multiplexer_170.address_decode_altera_merlin_multiplexer_170_or75vma
# Loading ./libs/altera_merlin_multiplexer_170.address_decode_altera_merlin_multiplexer_170_or75vma
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/libs/altera_merlin_multiplexer_170.altera_merlin_arbitrator
# Loading ./libs/altera_merlin_multiplexer_170.altera_merlin_arbitrator
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/libs/altera_merlin_multiplexer_170.altera_merlin_arb_adder
# Loading ./libs/altera_merlin_multiplexer_170.altera_merlin_arb_adder
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/libs/altera_avalon_st_handshake_clock_crosser_170.altera_avalon_st_handshake_clock_crosser
# Loading ./libs/altera_avalon_st_handshake_clock_crosser_170.altera_avalon_st_handshake_clock_crosser
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/libs/altera_avalon_st_handshake_clock_crosser_170.altera_avalon_st_clock_crosser
# Loading ./libs/altera_avalon_st_handshake_clock_crosser_170.altera_avalon_st_clock_crosser
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/libs/altera_avalon_st_adapter_170.address_decode_altera_avalon_st_adapter_170_4tlgflq
# Loading ./libs/altera_avalon_st_adapter_170.address_decode_altera_avalon_st_adapter_170_4tlgflq
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/libs/error_adapter_170.address_decode_error_adapter_170_mtlhioy
# Loading ./libs/error_adapter_170.address_decode_error_adapter_170_mtlhioy
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/libs/altera_reset_controller_170.altera_reset_controller
# Loading ./libs/altera_reset_controller_170.altera_reset_controller
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/libs/sc_fifo.sc_fifo
# Loading ./libs/sc_fifo.sc_fifo
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.eth_std_traffic_controller_top
# Loading work.eth_std_traffic_controller_top
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.traffic_reset_sync
# Loading work.traffic_reset_sync
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.avalon_st_gen
# Loading work.avalon_st_gen
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.prbs23
# Loading work.prbs23
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.crc32_gen
# Loading work.crc32_gen
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.crc32_calculator
# Loading work.crc32_calculator
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.avalon_st_to_crc_if_bridge
# Loading work.avalon_st_to_crc_if_bridge
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.byte_endian_converter
# Loading work.byte_endian_converter
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.crc_ethernet
# Loading work.crc_ethernet
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.crc_register
# Loading work.crc_register
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.crc_checksum_aligner
# Loading work.crc_checksum_aligner
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.shiftreg_data
# Loading work.shiftreg_data
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/intellibs/altera_mf_ver.altshift_taps
# Loading ./intellibs/altera_mf_ver.altshift_taps
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.shiftreg_ctrl
# Loading work.shiftreg_ctrl
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.avalon_st_mon
# Loading work.avalon_st_mon
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.crc32_chk
# Loading work.crc32_chk
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.crc_comparator
# Loading work.crc_comparator
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.avalon_st_loopback
# Loading work.avalon_st_loopback
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.avalon_st_loopback_csr
# Loading work.avalon_st_loopback_csr
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/intellibs/lpm_ver.lpm_mult
# Loading ./intellibs/lpm_ver.lpm_mult
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/intellibs/lpm_ver.LPM_HINT_EVALUATION
# Loading ./intellibs/lpm_ver.LPM_HINT_EVALUATION
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/libs/altera_merlin_burst_adapter_170.altera_merlin_burst_adapter_13_1
# Loading ./libs/altera_merlin_burst_adapter_170.altera_merlin_burst_adapter_13_1
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/libs/altera_merlin_burst_adapter_170.altera_merlin_address_alignment
# Loading ./libs/altera_merlin_burst_adapter_170.altera_merlin_address_alignment
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/libs/altera_merlin_burst_adapter_170.altera_merlin_burst_adapter_burstwrap_increment
# Loading ./libs/altera_merlin_burst_adapter_170.altera_merlin_burst_adapter_burstwrap_increment
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/libs/altera_merlin_burst_adapter_170.altera_merlin_burst_adapter_min
# Loading ./libs/altera_merlin_burst_adapter_170.altera_merlin_burst_adapter_min
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/libs/altera_merlin_burst_adapter_170.altera_merlin_burst_adapter_subtractor
# Loading ./libs/altera_merlin_burst_adapter_170.altera_merlin_burst_adapter_subtractor
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/libs/altera_merlin_burst_adapter_170.altera_merlin_burst_adapter_adder
# Loading ./libs/altera_merlin_burst_adapter_170.altera_merlin_burst_adapter_adder
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.crc32_dat64_any_byte
# Loading work.crc32_dat64_any_byte
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.crc32_dat8
# Loading work.crc32_dat8
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.crc32_dat16
# Loading work.crc32_dat16
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.crc32_dat24
# Loading work.crc32_dat24
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.crc32_dat32
# Loading work.crc32_dat32
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.crc32_dat40
# Loading work.crc32_dat40
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.crc32_dat48
# Loading work.crc32_dat48
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.crc32_dat56
# Loading work.crc32_dat56
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.crc32_dat64
# Loading work.crc32_dat64
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/libs/alt_em10g32_170.alt_em10g32_avalon_dc_fifo
# Loading ./libs/alt_em10g32_170.alt_em10g32_avalon_dc_fifo
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.alt_mux4w1t0s0
# Loading work.alt_mux4w1t0s0
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.alt_lut6
# Loading work.alt_lut6
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.crc32_dat8_factor
# Loading work.crc32_dat8_factor
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.xor6
# Loading work.xor6
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.crc32_dat16_factor
# Loading work.crc32_dat16_factor
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.crc32_dat24_factor
# Loading work.crc32_dat24_factor
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.crc32_dat32_factor
# Loading work.crc32_dat32_factor
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.crc32_dat40_factor
# Loading work.crc32_dat40_factor
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.crc32_dat48_factor
# Loading work.crc32_dat48_factor
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.crc32_dat56_factor
# Loading work.crc32_dat56_factor
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/work.crc32_dat64_factor
# Loading work.crc32_dat64_factor
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/intellibs/twentynm_ver.twentynm_lcell_comb
# Loading ./intellibs/twentynm_ver.twentynm_lcell_comb
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/intellibs/altera_mf_ver.altsyncram
# Loading ./intellibs/altera_mf_ver.altsyncram
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/intellibs/altera_mf_ver.altsyncram_body
# Loading ./intellibs/altera_mf_ver.altsyncram_body
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/intellibs/altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading ./intellibs/altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/intellibs/altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading ./intellibs/altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Refreshing /data/jixia/dcp/e10_sim_evan/eth_e2e_e10/hw/sim/intellibs/altera_mf_ver.altera_syncram_derived
# Loading ./intellibs/altera_mf_ver.altera_syncram_derived
# ** Warning: (vsim-3015) ../rtl/e10/altera_eth_10g_mac_base_r.v(258): [PCDPC] - Port size (40) does not match connection size (1) for port 'avalon_st_txstatus_data'. The port definition is at: ../rtl/e10/mac/altera_eth_10g_mac/sim/altera_eth_10g_mac.v(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb/afu/prz0/lp0[0]/eth0/mac_inst File: ../rtl/e10/mac/altera_eth_10g_mac/sim/altera_eth_10g_mac.v
# ** Warning: (vsim-3015) ../rtl/e10/altera_eth_10g_mac_base_r.v(258): [PCDPC] - Port size (7) does not match connection size (1) for port 'avalon_st_txstatus_error'. The port definition is at: ../rtl/e10/mac/altera_eth_10g_mac/sim/altera_eth_10g_mac.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb/afu/prz0/lp0[0]/eth0/mac_inst File: ../rtl/e10/mac/altera_eth_10g_mac/sim/altera_eth_10g_mac.v
# ** Warning: (vsim-3015) ../rtl/e10/altera_eth_10g_mac_base_r.v(258): [PCDPC] - Port size (40) does not match connection size (1) for port 'avalon_st_rxstatus_data'. The port definition is at: ../rtl/e10/mac/altera_eth_10g_mac/sim/altera_eth_10g_mac.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /tb/afu/prz0/lp0[0]/eth0/mac_inst File: ../rtl/e10/mac/altera_eth_10g_mac/sim/altera_eth_10g_mac.v
# ** Warning: (vsim-3015) ../rtl/e10/altera_eth_10g_mac_base_r.v(258): [PCDPC] - Port size (7) does not match connection size (1) for port 'avalon_st_rxstatus_error'. The port definition is at: ../rtl/e10/mac/altera_eth_10g_mac/sim/altera_eth_10g_mac.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /tb/afu/prz0/lp0[0]/eth0/mac_inst File: ../rtl/e10/mac/altera_eth_10g_mac/sim/altera_eth_10g_mac.v
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /tb/afu/prz0/lp0[0]/eth0/mac_inst/alt_em10g32_0/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: /tools/acds/17.1/240/linux64/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /tb/afu/prz0/lp0[0]/eth0/mac_inst/alt_em10g32_0/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: /tools/acds/17.1/240/linux64/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /tb/afu/prz0/lp0[0]/eth0/mac_inst/alt_em10g32_0/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: /tools/acds/17.1/240/linux64/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /tb/afu/prz0/lp0[0]/eth0/mac_inst/alt_em10g32_0/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: /tools/acds/17.1/240/linux64/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) ../rtl/e10/altera_eth_10g_mac_base_r.v(507): [TFMPC] - Too few port connections. Expected 123, found 121.
#    Time: 0 ps  Iteration: 0  Instance: /tb/afu/prz0/lp0[0]/eth0/dc_fifo_adapter_inst File: ../rtl/e10/mac/altera_eth_10g_mac/sim/../alt_em10g32_170/sim/mentor/adapters/altera_eth_avalon_st_adapter/altera_eth_avalon_st_adapter.v
# ** Warning: (vsim-3722) ../rtl/e10/altera_eth_10g_mac_base_r.v(507): [TFMPC] - Missing connection for port 'tx_egress_asymmetry_update_156'.
# ** Warning: (vsim-3722) ../rtl/e10/altera_eth_10g_mac_base_r.v(507): [TFMPC] - Missing connection for port 'tx_egress_asymmetry_update_312'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /tb/afu/prz0/lp0[0]/eth0/dc_fifo_adapter_inst/<protected>/<protected>/fifo_mem/<protected>/<protected>/<protected>/<protected> File: /tools/acds/17.1/240/linux64/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /tb/afu/prz0/lp0[0]/eth0/dc_fifo_adapter_inst/<protected>/<protected>/fifo_mem/<protected>/<protected>/<protected>/<protected> File: /tools/acds/17.1/240/linux64/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /tb/afu/prz0/lp0[0]/eth0/dc_fifo_adapter_inst/<protected>/<protected>/fifo_mem/<protected>/<protected>/<protected>/<protected> File: /tools/acds/17.1/240/linux64/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) ../rtl/e10/altera_eth_10g_mac_base_r.v(258): [PCDPC] - Port size (40) does not match connection size (1) for port 'avalon_st_txstatus_data'. The port definition is at: ../rtl/e10/mac/altera_eth_10g_mac/sim/altera_eth_10g_mac.v(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb/afu/prz0/lp0[1]/eth0/mac_inst File: ../rtl/e10/mac/altera_eth_10g_mac/sim/altera_eth_10g_mac.v
# ** Warning: (vsim-3015) ../rtl/e10/altera_eth_10g_mac_base_r.v(258): [PCDPC] - Port size (7) does not match connection size (1) for port 'avalon_st_txstatus_error'. The port definition is at: ../rtl/e10/mac/altera_eth_10g_mac/sim/altera_eth_10g_mac.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb/afu/prz0/lp0[1]/eth0/mac_inst File: ../rtl/e10/mac/altera_eth_10g_mac/sim/altera_eth_10g_mac.v
# ** Warning: (vsim-3015) ../rtl/e10/altera_eth_10g_mac_base_r.v(258): [PCDPC] - Port size (40) does not match connection size (1) for port 'avalon_st_rxstatus_data'. The port definition is at: ../rtl/e10/mac/altera_eth_10g_mac/sim/altera_eth_10g_mac.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /tb/afu/prz0/lp0[1]/eth0/mac_inst File: ../rtl/e10/mac/altera_eth_10g_mac/sim/altera_eth_10g_mac.v
# ** Warning: (vsim-3015) ../rtl/e10/altera_eth_10g_mac_base_r.v(258): [PCDPC] - Port size (7) does not match connection size (1) for port 'avalon_st_rxstatus_error'. The port definition is at: ../rtl/e10/mac/altera_eth_10g_mac/sim/altera_eth_10g_mac.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /tb/afu/prz0/lp0[1]/eth0/mac_inst File: ../rtl/e10/mac/altera_eth_10g_mac/sim/altera_eth_10g_mac.v
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /tb/afu/prz0/lp0[1]/eth0/mac_inst/alt_em10g32_0/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: /tools/acds/17.1/240/linux64/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /tb/afu/prz0/lp0[1]/eth0/mac_inst/alt_em10g32_0/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: /tools/acds/17.1/240/linux64/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /tb/afu/prz0/lp0[1]/eth0/mac_inst/alt_em10g32_0/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: /tools/acds/17.1/240/linux64/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /tb/afu/prz0/lp0[1]/eth0/mac_inst/alt_em10g32_0/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: /tools/acds/17.1/240/linux64/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) ../rtl/e10/altera_eth_10g_mac_base_r.v(507): [TFMPC] - Too few port connections. Expected 123, found 121.
#    Time: 0 ps  Iteration: 0  Instance: /tb/afu/prz0/lp0[1]/eth0/dc_fifo_adapter_inst File: ../rtl/e10/mac/altera_eth_10g_mac/sim/../alt_em10g32_170/sim/mentor/adapters/altera_eth_avalon_st_adapter/altera_eth_avalon_st_adapter.v
# ** Warning: (vsim-3722) ../rtl/e10/altera_eth_10g_mac_base_r.v(507): [TFMPC] - Missing connection for port 'tx_egress_asymmetry_update_156'.
# ** Warning: (vsim-3722) ../rtl/e10/altera_eth_10g_mac_base_r.v(507): [TFMPC] - Missing connection for port 'tx_egress_asymmetry_update_312'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /tb/afu/prz0/lp0[1]/eth0/dc_fifo_adapter_inst/<protected>/<protected>/fifo_mem/<protected>/<protected>/<protected>/<protected> File: /tools/acds/17.1/240/linux64/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /tb/afu/prz0/lp0[1]/eth0/dc_fifo_adapter_inst/<protected>/<protected>/fifo_mem/<protected>/<protected>/<protected>/<protected> File: /tools/acds/17.1/240/linux64/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /tb/afu/prz0/lp0[1]/eth0/dc_fifo_adapter_inst/<protected>/<protected>/fifo_mem/<protected>/<protected>/<protected>/<protected> File: /tools/acds/17.1/240/linux64/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) ../rtl/e10/altera_eth_10g_mac_base_r.v(258): [PCDPC] - Port size (40) does not match connection size (1) for port 'avalon_st_txstatus_data'. The port definition is at: ../rtl/e10/mac/altera_eth_10g_mac/sim/altera_eth_10g_mac.v(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb/afu/prz0/lp0[2]/eth0/mac_inst File: ../rtl/e10/mac/altera_eth_10g_mac/sim/altera_eth_10g_mac.v
# ** Warning: (vsim-3015) ../rtl/e10/altera_eth_10g_mac_base_r.v(258): [PCDPC] - Port size (7) does not match connection size (1) for port 'avalon_st_txstatus_error'. The port definition is at: ../rtl/e10/mac/altera_eth_10g_mac/sim/altera_eth_10g_mac.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb/afu/prz0/lp0[2]/eth0/mac_inst File: ../rtl/e10/mac/altera_eth_10g_mac/sim/altera_eth_10g_mac.v
# ** Warning: (vsim-3015) ../rtl/e10/altera_eth_10g_mac_base_r.v(258): [PCDPC] - Port size (40) does not match connection size (1) for port 'avalon_st_rxstatus_data'. The port definition is at: ../rtl/e10/mac/altera_eth_10g_mac/sim/altera_eth_10g_mac.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /tb/afu/prz0/lp0[2]/eth0/mac_inst File: ../rtl/e10/mac/altera_eth_10g_mac/sim/altera_eth_10g_mac.v
# ** Warning: (vsim-3015) ../rtl/e10/altera_eth_10g_mac_base_r.v(258): [PCDPC] - Port size (7) does not match connection size (1) for port 'avalon_st_rxstatus_error'. The port definition is at: ../rtl/e10/mac/altera_eth_10g_mac/sim/altera_eth_10g_mac.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /tb/afu/prz0/lp0[2]/eth0/mac_inst File: ../rtl/e10/mac/altera_eth_10g_mac/sim/altera_eth_10g_mac.v
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /tb/afu/prz0/lp0[2]/eth0/mac_inst/alt_em10g32_0/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: /tools/acds/17.1/240/linux64/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /tb/afu/prz0/lp0[2]/eth0/mac_inst/alt_em10g32_0/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: /tools/acds/17.1/240/linux64/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /tb/afu/prz0/lp0[2]/eth0/mac_inst/alt_em10g32_0/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: /tools/acds/17.1/240/linux64/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /tb/afu/prz0/lp0[2]/eth0/mac_inst/alt_em10g32_0/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: /tools/acds/17.1/240/linux64/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) ../rtl/e10/altera_eth_10g_mac_base_r.v(507): [TFMPC] - Too few port connections. Expected 123, found 121.
#    Time: 0 ps  Iteration: 0  Instance: /tb/afu/prz0/lp0[2]/eth0/dc_fifo_adapter_inst File: ../rtl/e10/mac/altera_eth_10g_mac/sim/../alt_em10g32_170/sim/mentor/adapters/altera_eth_avalon_st_adapter/altera_eth_avalon_st_adapter.v
# ** Warning: (vsim-3722) ../rtl/e10/altera_eth_10g_mac_base_r.v(507): [TFMPC] - Missing connection for port 'tx_egress_asymmetry_update_156'.
# ** Warning: (vsim-3722) ../rtl/e10/altera_eth_10g_mac_base_r.v(507): [TFMPC] - Missing connection for port 'tx_egress_asymmetry_update_312'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /tb/afu/prz0/lp0[2]/eth0/dc_fifo_adapter_inst/<protected>/<protected>/fifo_mem/<protected>/<protected>/<protected>/<protected> File: /tools/acds/17.1/240/linux64/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /tb/afu/prz0/lp0[2]/eth0/dc_fifo_adapter_inst/<protected>/<protected>/fifo_mem/<protected>/<protected>/<protected>/<protected> File: /tools/acds/17.1/240/linux64/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /tb/afu/prz0/lp0[2]/eth0/dc_fifo_adapter_inst/<protected>/<protected>/fifo_mem/<protected>/<protected>/<protected>/<protected> File: /tools/acds/17.1/240/linux64/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) ../rtl/e10/altera_eth_10g_mac_base_r.v(258): [PCDPC] - Port size (40) does not match connection size (1) for port 'avalon_st_txstatus_data'. The port definition is at: ../rtl/e10/mac/altera_eth_10g_mac/sim/altera_eth_10g_mac.v(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb/afu/prz0/lp0[3]/eth0/mac_inst File: ../rtl/e10/mac/altera_eth_10g_mac/sim/altera_eth_10g_mac.v
# ** Warning: (vsim-3015) ../rtl/e10/altera_eth_10g_mac_base_r.v(258): [PCDPC] - Port size (7) does not match connection size (1) for port 'avalon_st_txstatus_error'. The port definition is at: ../rtl/e10/mac/altera_eth_10g_mac/sim/altera_eth_10g_mac.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb/afu/prz0/lp0[3]/eth0/mac_inst File: ../rtl/e10/mac/altera_eth_10g_mac/sim/altera_eth_10g_mac.v
# ** Warning: (vsim-3015) ../rtl/e10/altera_eth_10g_mac_base_r.v(258): [PCDPC] - Port size (40) does not match connection size (1) for port 'avalon_st_rxstatus_data'. The port definition is at: ../rtl/e10/mac/altera_eth_10g_mac/sim/altera_eth_10g_mac.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /tb/afu/prz0/lp0[3]/eth0/mac_inst File: ../rtl/e10/mac/altera_eth_10g_mac/sim/altera_eth_10g_mac.v
# ** Warning: (vsim-3015) ../rtl/e10/altera_eth_10g_mac_base_r.v(258): [PCDPC] - Port size (7) does not match connection size (1) for port 'avalon_st_rxstatus_error'. The port definition is at: ../rtl/e10/mac/altera_eth_10g_mac/sim/altera_eth_10g_mac.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /tb/afu/prz0/lp0[3]/eth0/mac_inst File: ../rtl/e10/mac/altera_eth_10g_mac/sim/altera_eth_10g_mac.v
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /tb/afu/prz0/lp0[3]/eth0/mac_inst/alt_em10g32_0/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: /tools/acds/17.1/240/linux64/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /tb/afu/prz0/lp0[3]/eth0/mac_inst/alt_em10g32_0/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: /tools/acds/17.1/240/linux64/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /tb/afu/prz0/lp0[3]/eth0/mac_inst/alt_em10g32_0/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: /tools/acds/17.1/240/linux64/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /tb/afu/prz0/lp0[3]/eth0/mac_inst/alt_em10g32_0/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: /tools/acds/17.1/240/linux64/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) ../rtl/e10/altera_eth_10g_mac_base_r.v(507): [TFMPC] - Too few port connections. Expected 123, found 121.
#    Time: 0 ps  Iteration: 0  Instance: /tb/afu/prz0/lp0[3]/eth0/dc_fifo_adapter_inst File: ../rtl/e10/mac/altera_eth_10g_mac/sim/../alt_em10g32_170/sim/mentor/adapters/altera_eth_avalon_st_adapter/altera_eth_avalon_st_adapter.v
# ** Warning: (vsim-3722) ../rtl/e10/altera_eth_10g_mac_base_r.v(507): [TFMPC] - Missing connection for port 'tx_egress_asymmetry_update_156'.
# ** Warning: (vsim-3722) ../rtl/e10/altera_eth_10g_mac_base_r.v(507): [TFMPC] - Missing connection for port 'tx_egress_asymmetry_update_312'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /tb/afu/prz0/lp0[3]/eth0/dc_fifo_adapter_inst/<protected>/<protected>/fifo_mem/<protected>/<protected>/<protected>/<protected> File: /tools/acds/17.1/240/linux64/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /tb/afu/prz0/lp0[3]/eth0/dc_fifo_adapter_inst/<protected>/<protected>/fifo_mem/<protected>/<protected>/<protected>/<protected> File: /tools/acds/17.1/240/linux64/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /tb/afu/prz0/lp0[3]/eth0/dc_fifo_adapter_inst/<protected>/<protected>/fifo_mem/<protected>/<protected>/<protected>/<protected> File: /tools/acds/17.1/240/linux64/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# log -r *
# run -all
####################################
###### ETH_E2E_E10 SIM: Start ######
####################################
# Releasing Reset...
# Performing AFU MMIO scratch test...
# PASSED!
# Performing E2E MMIO scratch test...
# PASSED!
# Releasing Resets from MACs...
# 10G Port 3 : RX path is UP!
# 10G Port 2 : RX path is UP!
# 10G Port 1 : RX path is UP!
# 10G Port 0 : RX path is UP!
# 10G Port 3 : TX path is UP!
# 10G Port 2 : TX path is UP!
# 10G Port 1 : TX path is UP!
# 10G Port 0 : TX path is UP!
# 
# Reading out stat counters...
# 
# TxRx loop : 0000000f
# Freq lock : 0000001f
# Word lock : 000X0000
# 
# *** 10GE port 0
# 
# TX side statistics -- 
# Frames OK:		                   0
# Frames Err:		                   0
# Frames CRC:		                   0
# Bytes OK:		                   0
# 
# RX side statistics -- 
# Frames OK:		                   0
# Frames Err:		                   0
# Frames CRC:		                   0
# Bytes OK:		                   0
# 
# *** 10GE port 1
# 
# TX side statistics -- 
# Frames OK:		                   0
# Frames Err:		                   0
# Frames CRC:		                   0
# Bytes OK:		                   0
# 
# RX side statistics -- 
# Frames OK:		                   0
# Frames Err:		                   0
# Frames CRC:		                   0
# Bytes OK:		                   0
# 
# *** 10GE port 2
# 
# TX side statistics -- 
# Frames OK:		                   0
# Frames Err:		                   0
# Frames CRC:		                   0
# Bytes OK:		                   0
# 
# RX side statistics -- 
# Frames OK:		                   0
# Frames Err:		                   0
# Frames CRC:		                   0
# Bytes OK:		                   0
# 
# *** 10GE port 3
# 
# TX side statistics -- 
# Frames OK:		                   0
# Frames Err:		                   0
# Frames CRC:		                   0
# Bytes OK:		                   0
# 
# RX side statistics -- 
# Frames OK:		                   0
# Frames Err:		                   0
# Frames CRC:		                   0
# Bytes OK:		                   0
# 
# Checking current link status...
# Links are GOOD!
# *** 10GE port 0 sending         10 packets...
# *** 10GE port 1 sending         10 packets...
# *** 10GE port 2 sending         10 packets...
# *** 10GE port 3 sending         10 packets...
# TxRx loop : 0000000f
# Freq lock : 0000001f
# Word lock : 000X0000
# 
# *** 10GE port 0
# 
# TX side statistics -- 
# Frames OK:		                  10
# Frames Err:		                   0
# Frames CRC:		                   0
# Bytes OK:		                1320
# 
# RX side statistics -- 
# Frames OK:		                  10
# Frames Err:		                   0
# Frames CRC:		                   0
# Bytes OK:		                1320
# 
# *** 10GE port 1
# 
# TX side statistics -- 
# Frames OK:		                  10
# Frames Err:		                   0
# Frames CRC:		                   0
# Bytes OK:		                1320
# 
# RX side statistics -- 
# Frames OK:		                  10
# Frames Err:		                   0
# Frames CRC:		                   0
# Bytes OK:		                1320
# 
# *** 10GE port 2
# 
# TX side statistics -- 
# Frames OK:		                  10
# Frames Err:		                   0
# Frames CRC:		                   0
# Bytes OK:		                1320
# 
# RX side statistics -- 
# Frames OK:		                  10
# Frames Err:		                   0
# Frames CRC:		                   0
# Bytes OK:		                1320
# 
# *** 10GE port 3
# 
# TX side statistics -- 
# Frames OK:		                  10
add wave -position insertpoint  \
sim:/tb/afu/prz0/eth_ctrl_addr \
sim:/tb/afu/prz0/eth_wr_data \
sim:/tb/afu/prz0/eth_rd_data
# Frames Err:		                   0
# Frames CRC:		                   0
# Bytes OK:		                1320
# 
# RX side statistics -- 
# Frames OK:		                  10
# Frames Err:		                   0
# Frames CRC:		                   0
# Bytes OK:		                1320
# 
# Comparing port 0 packet counts...
# Packet counts are GOOD!
# Comparing port 1 packet counts...
# Packet counts are GOOD!
# Comparing port 2 packet counts...
# Packet counts are GOOD!
# Comparing port 3 packet counts...
# Packet counts are GOOD!
# All tests passed!
####################################
###### ETH_E2E_E10 SIM: End   ######
####################################
# ** Note: $finish    : ./tb.sv(373)
#    Time: 75917500 ps  Iteration: 1  Instance: /tb
# 1
# Break in Module tb at ./tb.sv line 373
add wave -position insertpoint  \
{sim:/tb/afu/prz0/lp0[3]/xgmii_tx_control} \
{sim:/tb/afu/prz0/lp0[3]/xgmii_tx_data} \
{sim:/tb/afu/prz0/lp0[3]/xgmii_rx_control} \
{sim:/tb/afu/prz0/lp0[3]/xgmii_rx_data}
add wave -position insertpoint  \
sim:/tb/afu/csr_addr_8B \
sim:/tb/afu/csr_rd_data \
sim:/tb/afu/eth_ctrl_addr \
sim:/tb/afu/eth_wr_data \
sim:/tb/afu/eth_ctrl_addr_o \
sim:/tb/afu/eth_rd_data \
sim:/tb/afu/ctrl_addr \
sim:/tb/afu/wr_data \
sim:/tb/afu/rd_data \
sim:/tb/afu/init_start \
sim:/tb/afu/init_done \
sim:/tb/afu/action_r
add wave -position insertpoint  \
sim:/tb/afu/cp2csr_MmioWrEn \
sim:/tb/afu/cp2csr_MmioRdEn
add wave -position insertpoint  \
sim:/tb/afu/pck_cp2af_sRx
# Causality operation skipped due to absence of debug database file
add wave -position insertpoint  \
sim:/tb/afu/hssi/f2a_prmgmt_ctrl_clk
add wave -position insertpoint  \
sim:/tb/afu/clk
add wave -position insertpoint  \
sim:/tb/afu/afu_init
add wave -position insertpoint  \
sim:/tb/afu/init_done_r
add wave -position insertpoint  \
sim:/tb/afu/cp2csr_MmioDin
add wave -position insertpoint  \
sim:/tb/afu/prz0/prmgmt_cmd
add wave -position insertpoint  \
sim:/tb/afu/prz0/prmgmt_addr \
sim:/tb/afu/prz0/prmgmt_din
# End time: 16:52:20 on Sep 27,2018, Elapsed time: 3:03:56
# Errors: 0, Warnings: 86
