
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.4\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis

# Written on Wed May  6 01:57:55 2020

##### DESIGN INFO #######################################################

Top View:                "FIFO_CDC_test"
Constraint File(s):      "E:\Github_Repos\FIFO_CDC\FIFO_CDC\designer\FIFO_CDC_test\synthesis.fdc"




##### SUMMARY ############################################################

Found 2 issues in 2 out of 3 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                    Ending                      |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                      FCCC_C0_0/FCCC_C0_0/GL0     |     8.000            |     No paths         |     No paths         |     No paths                         
System                      FCCC_C0_0/FCCC_C0_0/GL1     |     10.000           |     No paths         |     No paths         |     No paths                         
FCCC_C0_0/FCCC_C0_0/GL0     FCCC_C0_0/FCCC_C0_0/GL0     |     8.000            |     No paths         |     No paths         |     No paths                         
FCCC_C0_0/FCCC_C0_0/GL0     FCCC_C0_0/FCCC_C0_0/GL1     |     2.000            |     No paths         |     No paths         |     No paths                         
FCCC_C0_0/FCCC_C0_0/GL1     FCCC_C0_0/FCCC_C0_0/GL0     |     2.000            |     No paths         |     No paths         |     No paths                         
FCCC_C0_0/FCCC_C0_0/GL1     FCCC_C0_0/FCCC_C0_0/GL1     |     10.000           |     No paths         |     No paths         |     No paths                         
===================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:Board_Buttons[0]
p:Board_Buttons[1]
p:Board_LEDs[0]
p:Board_LEDs[1]
p:Board_LEDs[2]
p:Board_LEDs[3]
p:Board_LEDs[4]
p:Board_LEDs[5]
p:Board_LEDs[6]
p:Board_LEDs[7]


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

create_generated_clock -name FCCC_C0_0/FCCC_C0_0/GL0 -multiply_by 20 -divide_by 8 -source [get_pins { FCCC_C0_0.FCCC_C0_0.CCC_INST.RCOSC_25_50MHZ }] [get_pins { FCCC_C0_0.FCCC_C0_0.CCC_INST.GL0 }]
	@E::"e:/github_repos/fifo_cdc/fifo_cdc/designer/fifo_cdc_test/synthesis.fdc":8:0:8:0|No path from master pin (-source) to source of clock FCCC_C0_0/FCCC_C0_0/GL0
create_generated_clock -name FCCC_C0_0/FCCC_C0_0/GL1 -multiply_by 20 -divide_by 10 -source [get_pins { FCCC_C0_0.FCCC_C0_0.CCC_INST.RCOSC_25_50MHZ }] [get_pins { FCCC_C0_0.FCCC_C0_0.CCC_INST.GL1 }]
	@E::"e:/github_repos/fifo_cdc/fifo_cdc/designer/fifo_cdc_test/synthesis.fdc":9:0:9:0|No path from master pin (-source) to source of clock FCCC_C0_0/FCCC_C0_0/GL1

Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
