// Seed: 3507017948
`timescale 1ps / 1ps
module module_0 (
    input logic id_1,
    input logic id_2,
    output id_3,
    output id_4,
    input id_5,
    output id_6,
    input id_7,
    input logic id_8,
    output id_9,
    input logic id_10,
    input id_11,
    output id_12,
    input id_13,
    input logic id_14,
    input logic id_15#(
        .id_16((1 - 1)),
        .id_17(1)
    ),
    input logic id_18,
    input logic id_19,
    input id_20,
    output id_21,
    output logic id_22,
    input id_23
);
  assign id_8  = 1;
  assign id_13 = "";
  logic id_24 = id_20 ? id_8 - id_13 : id_16, id_25;
  type_37 id_26 (
      .id_0(1),
      .id_1(1 * id_23),
      .id_2(id_23),
      .id_3(1)
  );
endmodule
