#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Wed May 13 04:31:10 2015
# Process ID: 5632
# Log file: /Xilinx/hdl/library/axi_dmac/vivado.log
# Journal file: /Xilinx/hdl/library/axi_dmac/vivado.jou
#-----------------------------------------------------------
source axi_dmac_ip.tcl
# source ../scripts/adi_env.tcl
## set ad_hdl_dir  "../.."
## set ad_phdl_dir "../.."
## if [info exists ::env(ADI_HDL_DIR)] {
##   set ad_hdl_dir $::env(ADI_HDL_DIR)
## }
## if [info exists ::env(ADI_PHDL_DIR)] {
##   set ad_phdl_dir $::env(ADI_PHDL_DIR)
## }
# source $ad_hdl_dir/library/scripts/adi_ip.tcl
## proc adi_ip_create {ip_name} {
## 
##   create_project $ip_name . -force
## 
##   set proj_dir [get_property directory [current_project]]
##   set proj_name [get_projects $ip_name]
## }
## proc adi_ip_files {ip_name ip_files} {
## 
##   set proj_fileset [get_filesets sources_1]
##   add_files -norecurse -scan_for_includes -fileset $proj_fileset $ip_files
##   set_property "top" "$ip_name" $proj_fileset
## }
## proc adi_ip_constraints {ip_name ip_constr_files} {
## 
##   set proj_filegroup [ipx::get_file_group xilinx_verilogsynthesis [ipx::current_core]]
##   ipx::add_file $ip_constr_files $proj_filegroup
##   set_property type {{xdc}} [ipx::get_file $ip_constr_files $proj_filegroup]
##   set_property library_name {} [ipx::get_file $ip_constr_files $proj_filegroup]
## }
## proc adi_ip_properties {ip_name} {
## 
##   ipx::package_project -root_dir .
##   ipx::remove_memory_map {s_axi} [ipx::current_core]
##   ipx::add_memory_map {s_axi} [ipx::current_core]
##   set_property slave_memory_map_ref {s_axi} [ipx::get_bus_interface s_axi [ipx::current_core]]
## 
##   ipx::add_address_block {axi_lite} [ipx::get_memory_map s_axi [ipx::current_core]]
##   set_property range {65536} [ipx::get_address_block axi_lite \
##     [ipx::get_memory_map s_axi [ipx::current_core]]]
## 
##   set_property vendor {analog.com} [ipx::current_core]
##   set_property library {user} [ipx::current_core]
##   set_property taxonomy {{/AXI_Infrastructure}} [ipx::current_core]
##   set_property vendor_display_name {Analog Devices} [ipx::current_core]
##   set_property company_url {www.analog.com} [ipx::current_core]
## 
##   set_property supported_families \
##     {{kintexu}    {Pre-Production} \
##      {virtexu}    {Pre-Production} \
##      {virtex7}    {Production} \
##      {qvirtex7}   {Production} \
##      {kintex7}    {Production} \
##      {kintex7l}   {Production} \
##      {qkintex7}   {Production} \
##      {qkintex7l}  {Production} \
##      {artix7}     {Production} \
##      {artix7l}    {Production} \
##      {aartix7}    {Production} \
##      {qartix7}    {Production} \
##      {zynq}       {Production} \
##      {qzynq}      {Production} \
##      {azynq}      {Production}} \
##   [ipx::current_core]
## }
## proc adi_ip_properties_lite {ip_name} {
## 
##   ipx::package_project -root_dir .
## 
##   set_property vendor {analog.com} [ipx::current_core]
##   set_property library {user} [ipx::current_core]
##   set_property taxonomy {{/AXI_Infrastructure}} [ipx::current_core]
##   set_property vendor_display_name {Analog Devices} [ipx::current_core]
##   set_property company_url {www.analog.com} [ipx::current_core]
## 
##   set_property supported_families \
##     {{kintexu}    {Pre-Production} \
##      {virtexu}    {Pre-Production} \
##      {virtex7}    {Production} \
##      {qvirtex7}   {Production} \
##      {kintex7}    {Production} \
##      {kintex7l}   {Production} \
##      {qkintex7}   {Production} \
##      {qkintex7l}  {Production} \
##      {artix7}     {Production} \
##      {artix7l}    {Production} \
##      {aartix7}    {Production} \
##      {qartix7}    {Production} \
##      {zynq}       {Production} \
##      {qzynq}      {Production} \
##      {azynq}      {Production}} \
##   [ipx::current_core]
## }
## proc adi_set_ports_dependency {port_prefix dependency} {
## 	foreach port [ipx::get_ports [format "%s%s" $port_prefix "*"]] {
## 		set_property ENABLEMENT_DEPENDENCY $dependency $port
## 	}
## }
## proc adi_set_bus_dependency {bus prefix dependency} {
## 	set_property ENABLEMENT_DEPENDENCY $dependency [ipx::get_bus_interface $bus [ipx::current_core]]
## 	adi_set_ports_dependency $prefix $dependency
## }
## proc adi_add_port_map {bus phys logic} {
## 	set map [ipx::add_port_map $phys $bus]
## 	set_property "PHYSICAL_NAME" $phys $map
## 	set_property "LOGICAL_NAME" $logic $map
## }
## proc adi_add_bus {bus_name bus_type mode port_maps} {
## 	set bus [ipx::add_bus_interface $bus_name [ipx::current_core]]
## 	if { $bus_type == "axis" } {
## 		set abst_type "axis_rtl"
## 	} elseif { $bus_type == "aximm" } {
## 		set abst_type "aximm_rtl"
## 	} else {
## 		set abst_type $bus_type
## 	}
## 
## 	set_property "ABSTRACTION_TYPE_LIBRARY" "interface" $bus
## 	set_property "ABSTRACTION_TYPE_NAME" $abst_type $bus
## 	set_property "ABSTRACTION_TYPE_VENDOR" "xilinx.com" $bus
## 	set_property "ABSTRACTION_TYPE_VERSION" "1.0" $bus
## 	set_property "BUS_TYPE_LIBRARY" "interface" $bus
## 	set_property "BUS_TYPE_NAME" $bus_type $bus
## 	set_property "BUS_TYPE_VENDOR" "xilinx.com" $bus
## 	set_property "BUS_TYPE_VERSION" "1.0" $bus
## 	set_property "CLASS" "bus_interface" $bus
## 	set_property "INTERFACE_MODE" $mode $bus
## 
## 	foreach port_map $port_maps {
## 		adi_add_port_map $bus {*}$port_map
## 	}
## }
## proc adi_add_bus_clock {clock_signal_name bus_inf_name {reset_signal_name ""}} {
## 	set bus_inf_name_clean [string map {":" "_"} $bus_inf_name]
## 	set clock_inf_name [format "%s%s" $bus_inf_name_clean "_signal_clock"]
## 	set clock_inf [ipx::add_bus_interface $clock_inf_name [ipx::current_core]]
## 	set_property abstraction_type_vlnv "xilinx.com:signal:clock_rtl:1.0" $clock_inf
## 	set_property bus_type_vlnv "xilinx.com:signal:clock:1.0" $clock_inf
## 	set_property display_name $clock_inf_name $clock_inf
## 	set clock_map [ipx::add_port_map "CLK" $clock_inf]
## 	set_property physical_name $clock_signal_name $clock_map
## 
## 	set assoc_busif [ipx::add_bus_parameter "ASSOCIATED_BUSIF" $clock_inf]
## 	set_property value $bus_inf_name $assoc_busif
## 
## 	if { $reset_signal_name != "" } {
## 		set assoc_reset [ipx::add_bus_parameter "ASSOCIATED_RESET" $clock_inf]
## 		set_property value $reset_signal_name $assoc_reset
## 
## 		set reset_inf_name [format "%s%s" $bus_inf_name_clean "_signal_reset"]
## 		set reset_inf [ipx::add_bus_interface $reset_inf_name [ipx::current_core]]
## 		set_property abstraction_type_vlnv "xilinx.com:signal:reset_rtl:1.0" $reset_inf
## 		set_property bus_type_vlnv "xilinx.com:signal:reset:1.0" $reset_inf
## 		set_property display_name $reset_inf_name $reset_inf
## 		set reset_map [ipx::add_port_map "RST" $reset_inf]
## 		set_property physical_name $reset_signal_name $reset_map
## 
## 		set reset_polarity [ipx::add_bus_parameter "POLARITY" $reset_inf]
## 		set_property value "ACTIVE_LOW" $reset_polarity
## 	}
## }
# adi_ip_create axi_dmac
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
# adi_ip_files axi_dmac [list \
#   "$ad_hdl_dir/library/common/sync_bits.v" \
#   "$ad_hdl_dir/library/common/sync_gray.v" \
#   "$ad_hdl_dir/library/common/up_axi.v" \
#   "$ad_hdl_dir/library/axi_fifo/axi_fifo.v" \
#   "$ad_hdl_dir/library/axi_fifo/address_gray.v" \
#   "$ad_hdl_dir/library/axi_fifo/address_gray_pipelined.v" \
#   "$ad_hdl_dir/library/axi_fifo/address_sync.v" \
#   "address_generator.v" \
#   "data_mover.v" \
#   "request_arb.v" \
#   "request_generator.v" \
#   "response_handler.v" \
#   "axi_register_slice.v" \
#   "2d_transfer.v" \
#   "dest_axi_mm.v" \
#   "dest_axi_stream.v" \
#   "dest_fifo_inf.v" \
#   "src_axi_mm.v" \
#   "src_axi_stream.v" \
#   "src_fifo_inf.v" \
#   "splitter.v" \
#   "response_generator.v" \
#   "axi_dmac.v" \
#   "axi_repack.v" \
#   "axi_dmac_constr.tcl" ]
# adi_ip_properties axi_dmac
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: '/Xilinx/hdl/library/axi_fifo/address_gray.v'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable to for the component vendor name. Setting the vendor name to 'user.org'.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/Xilinx/hdl/library/common/sync_gray.v' appears to be outside of the project area /Xilinx/hdl/library/axi_dmac.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/Xilinx/hdl/library/common/sync_bits.v' appears to be outside of the project area /Xilinx/hdl/library/axi_dmac.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/Xilinx/hdl/library/axi_fifo/address_sync.v' appears to be outside of the project area /Xilinx/hdl/library/axi_dmac.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/Xilinx/hdl/library/axi_fifo/address_gray_pipelined.v' appears to be outside of the project area /Xilinx/hdl/library/axi_dmac.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/Xilinx/hdl/library/axi_fifo/axi_fifo.v' appears to be outside of the project area /Xilinx/hdl/library/axi_dmac.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/Xilinx/hdl/library/common/up_axi.v' appears to be outside of the project area /Xilinx/hdl/library/axi_dmac.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/Xilinx/hdl/library/common/sync_gray.v' appears to be outside of the project area /Xilinx/hdl/library/axi_dmac.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/Xilinx/hdl/library/common/sync_bits.v' appears to be outside of the project area /Xilinx/hdl/library/axi_dmac.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/Xilinx/hdl/library/axi_fifo/address_sync.v' appears to be outside of the project area /Xilinx/hdl/library/axi_dmac.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/Xilinx/hdl/library/axi_fifo/address_gray_pipelined.v' appears to be outside of the project area /Xilinx/hdl/library/axi_dmac.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/Xilinx/hdl/library/axi_fifo/axi_fifo.v' appears to be outside of the project area /Xilinx/hdl/library/axi_dmac.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/Xilinx/hdl/library/common/up_axi.v' appears to be outside of the project area /Xilinx/hdl/library/axi_dmac.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port "up_dma_dest_address" has a dependency on the module local parameter "BYTES_PER_BEAT_WIDTH_DEST".
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port "up_dma_src_address" has a dependency on the module local parameter "BYTES_PER_BEAT_WIDTH_SRC".
INFO: [IP_Flow 19-2418] Expression "((C_DMA_DATA_WIDTH_DEST / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
INFO: [IP_Flow 19-2418] Expression "((C_DMA_DATA_WIDTH_SRC / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
INFO: [IP_Flow 19-2228] Inferred bus interface "m_dest_axi" of definition type "xilinx.com:interface:aximm:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "m_src_axi" of definition type "xilinx.com:interface:aximm:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "s_axi" of definition type "xilinx.com:interface:aximm:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "m_dest_axi_signal_reset" of definition type "xilinx.com:signal:reset:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "m_src_axi_signal_reset" of definition type "xilinx.com:signal:reset:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "s_axi_signal_reset" of definition type "xilinx.com:signal:reset:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "m_dest_axi_signal_clock" of definition type "xilinx.com:signal:clock:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "m_src_axi_signal_clock" of definition type "xilinx.com:signal:clock:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "s_axi_signal_clock" of definition type "xilinx.com:signal:clock:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "signal_interrupt" of definition type "xilinx.com:signal:interrupt:1.0".
INFO: [#UNDEF] INFO: [#UNDEF] INFO: [#UNDEF] INFO: [#UNDEF] INFO: [#UNDEF] INFO: [#UNDEF] INFO: [#UNDEF] INFO: [#UNDEF] # adi_ip_constraints axi_dmac [list \
#   "axi_dmac_constr.tcl" ]
WARNING: [IP_Flow 19-1971] File named "axi_dmac_constr.tcl" already exists in file group "xilinx_verilogsynthesis", cannot add it again.
# set_property physical_name {s_axi_aclk} [ipx::get_port_map CLK \
#   [ipx::get_bus_interface s_axi_signal_clock [ipx::current_core]]]
# adi_add_bus "s_axis" "axis" "slave" \
# 	[list {"s_axis_ready" "TREADY"} \
# 	  {"s_axis_valid" "TVALID"} \
# 	  {"s_axis_data" "TDATA"} \
# 	  {"s_axis_user" "TUSER"} ]
WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
# adi_add_bus_clock "s_axis_aclk" "s_axis"
# adi_add_bus "m_axis" "axis" "master" \
# 	[list {"m_axis_ready" "TREADY"} \
# 	  {"m_axis_valid" "TVALID"} \
# 	  {"m_axis_data" "TDATA"} ]
WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
# adi_add_bus_clock "m_axis_aclk" "m_axis"
# adi_set_bus_dependency "m_src_axi" "m_src_axi" \
# 	"(spirit:decode(id('MODELPARAM_VALUE.C_DMA_TYPE_SRC')) = 0)"
# adi_set_bus_dependency "m_dest_axi" "m_dest_axi" \
# 	"(spirit:decode(id('MODELPARAM_VALUE.C_DMA_TYPE_DEST')) = 0)"
# adi_set_bus_dependency "s_axis" "s_axis" \
# 	"(spirit:decode(id('MODELPARAM_VALUE.C_DMA_TYPE_SRC')) = 1)"
# adi_set_bus_dependency "m_axis" "m_axis" \
# 	"(spirit:decode(id('MODELPARAM_VALUE.C_DMA_TYPE_DEST')) = 1)"
# adi_set_ports_dependency "fifo_rd" \
# 	"(spirit:decode(id('MODELPARAM_VALUE.C_DMA_TYPE_DEST')) = 2)"
# ipx::add_bus_interface {fifo_wr} [ipx::current_core]
# set_property abstraction_type_vlnv {xilinx.com:interface:fifo_write_rtl:1.0} [ipx::get_bus_interface fifo_wr [ipx::current_core]]
# set_property bus_type_vlnv {xilinx.com:interface:fifo_write:1.0} [ipx::get_bus_interface fifo_wr [ipx::current_core]]
# set_property display_name {fifo_wr} [ipx::get_bus_interface fifo_wr [ipx::current_core]]
# ipx::add_port_map {WR_DATA} [ipx::get_bus_interface fifo_wr [ipx::current_core]]
# set_property physical_name {fifo_wr_din} [ipx::get_port_map WR_DATA [ipx::get_bus_interface fifo_wr [ipx::current_core]]]
# ipx::add_port_map {WR_EN} [ipx::get_bus_interface fifo_wr [ipx::current_core]]
# set_property physical_name {fifo_wr_en} [ipx::get_port_map WR_EN [ipx::get_bus_interface fifo_wr [ipx::current_core]]]
# ipx::add_bus_interface {fifo_wr_clock} [ipx::current_core]
# set_property abstraction_type_vlnv {xilinx.com:signal:clock_rtl:1.0} [ipx::get_bus_interface fifo_wr_clock [ipx::current_core]]
# set_property bus_type_vlnv {xilinx.com:signal:clock:1.0} [ipx::get_bus_interface fifo_wr_clock [ipx::current_core]]
# set_property display_name {fifo_wr_clock} [ipx::get_bus_interface fifo_wr_clock [ipx::current_core]]
# ipx::add_port_map {CLK} [ipx::get_bus_interface fifo_wr_clock [ipx::current_core]]
# set_property physical_name {fifo_wr_clk} [ipx::get_port_map CLK [ipx::get_bus_interface fifo_wr_clock [ipx::current_core]]]
# ipx::add_bus_parameter {ASSOCIATED_BUSIF} [ipx::get_bus_interface fifo_wr_clock [ipx::current_core]]
# set_property value {fifo_wr} [ipx::get_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interface fifo_wr_clock [ipx::current_core]]]
# adi_set_bus_dependency "fifo_wr" "fifo_wr" \
# 	"(spirit:decode(id('MODELPARAM_VALUE.C_DMA_TYPE_SRC')) = 2)"
# set_property ENABLEMENT_DEPENDENCY \
# 	"(spirit:decode(id('MODELPARAM_VALUE.C_DMA_TYPE_SRC')) = 2 and spirit:decode(id('MODELPARAM_VALUE.C_SYNC_TRANSFER_START')) = 1)" \
# 	[ipx::get_ports "fifo_wr_sync"]
# foreach port {"m_dest_axi_aresetn" "m_src_axi_aresetn" "s_axis_valid" \
# 	"s_axis_data" "m_axis_ready" "fifo_wr_en" "fifo_wr_din" "fifo_rd_en"} {
# 	set_property DRIVER_VALUE "0" [ipx::get_ports $port]
# }
# foreach port {"s_axis_user" "fifo_wr_sync"} {
# 	set_property DRIVER_VALUE "1" [ipx::get_ports $port]
# }
# ipx::save_core [ipx::current_core]
INFO: [Common 17-206] Exiting Vivado at Wed May 13 04:31:16 2015...
