{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727260144661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727260144662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 25 04:29:04 2024 " "Processing started: Wed Sep 25 04:29:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727260144662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1727260144662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Procesador_Vectorial -c Procesador_Vectorial --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Procesador_Vectorial -c Procesador_Vectorial --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1727260144662 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1727260145098 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1727260145098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/alus.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/alus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Alus " "Found entity 1: Alus" {  } { { "components/Alus.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Alus.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727260153583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727260153583 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Single_ALU.sv(27) " "Verilog HDL warning at Single_ALU.sv(27): extended using \"x\" or \"z\"" {  } { { "components/Single_ALU.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Single_ALU.sv" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1727260153585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/single_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/single_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Single_ALU " "Found entity 1: Single_ALU" {  } { { "components/Single_ALU.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Single_ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727260153586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727260153586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/multi_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/multi_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multi_Alu " "Found entity 1: Multi_Alu" {  } { { "components/Multi_Alu.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Multi_Alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727260153588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727260153588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/vectorial_register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/vectorial_register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Vectorial_Register_File " "Found entity 1: Vectorial_Register_File" {  } { { "components/Vectorial_Register_File.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Vectorial_Register_File.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727260153590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727260153590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/vectorial_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/vectorial_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Vectorial_Register " "Found entity 1: Vectorial_Register" {  } { { "components/Vectorial_Register.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Vectorial_Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727260153592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727260153592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/wbpipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/wbpipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WBPipe " "Found entity 1: WBPipe" {  } { { "top/WBPipe.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/WBPipe.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727260153594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727260153594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top/top.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727260153597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727260153597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/mempipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/mempipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEMPipe " "Found entity 1: MEMPipe" {  } { { "top/MEMPipe.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/MEMPipe.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727260153599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727260153599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/mem_wbreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/mem_wbreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WBReg " "Found entity 1: MEM_WBReg" {  } { { "top/MEM_WBReg.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/MEM_WBReg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727260153601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727260153601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/ifpipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/ifpipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IFPipe " "Found entity 1: IFPipe" {  } { { "top/IFPipe.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/IFPipe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727260153604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727260153604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/if_idreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/if_idreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_IDReg " "Found entity 1: IF_IDReg" {  } { { "top/IF_IDReg.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/IF_IDReg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727260153606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727260153606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/idpipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/idpipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IDPipe " "Found entity 1: IDPipe" {  } { { "top/IDPipe.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/IDPipe.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727260153609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727260153609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/id_exreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/id_exreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EXReg " "Found entity 1: ID_EXReg" {  } { { "top/ID_EXReg.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/ID_EXReg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727260153612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727260153612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/expipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/expipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXPipe " "Found entity 1: EXPipe" {  } { { "top/EXPipe.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/EXPipe.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727260153616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727260153616 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "EX_MEMReg EX_MEMReg.sv(2) " "Verilog Module Declaration warning at EX_MEMReg.sv(2): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"EX_MEMReg\"" {  } { { "top/EX_MEMReg.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/EX_MEMReg.sv" 2 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Design Software" 0 -1 1727260153618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/ex_memreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/ex_memreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEMReg " "Found entity 1: EX_MEMReg" {  } { { "top/EX_MEMReg.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/EX_MEMReg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727260153619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727260153619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "top/Datapath.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/Datapath.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727260153621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727260153621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "top/Controller.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/Controller.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727260153623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727260153623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "components/Shifter.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727260153626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727260153626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "components/Register_File.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Register_File.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727260153628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727260153628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "components/Register.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727260153630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727260153630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/pcregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/pcregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCRegister " "Found entity 1: PCRegister" {  } { { "components/PCRegister.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/PCRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727260153633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727260153633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/nbit_equal_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/nbit_equal_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nbit_Equal_Comp " "Found entity 1: Nbit_Equal_Comp" {  } { { "components/Nbit_Equal_Comp.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Nbit_Equal_Comp.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727260153636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727260153636 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux components/Mux.sv " "Entity \"Mux\" obtained from \"components/Mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "components/Mux.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Mux.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1727260153638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "components/Mux.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727260153638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727260153638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "components/Memory.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727260153640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727260153640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/instmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/instmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstMemory " "Found entity 1: InstMemory" {  } { { "components/InstMemory.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/InstMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727260153643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727260153643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImmGen " "Found entity 1: ImmGen" {  } { { "components/ImmGen.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/ImmGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727260153645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727260153645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/hot_bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/hot_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hot_Bit " "Found entity 1: Hot_Bit" {  } { { "components/Hot_Bit.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Hot_Bit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727260153647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727260153647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/hazardunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/hazardunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HazardUnit " "Found entity 1: HazardUnit" {  } { { "components/HazardUnit.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/HazardUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727260153650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727260153650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/fordwarding_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/fordwarding_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fordwarding_Unit " "Found entity 1: Fordwarding_Unit" {  } { { "components/Fordwarding_Unit.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Fordwarding_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727260153652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727260153652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/equal_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/equal_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Equal_Comp " "Found entity 1: Equal_Comp" {  } { { "components/Equal_Comp.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Equal_Comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727260153654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727260153654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "components/Decoder.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727260153657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727260153657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "components/Alu.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Alu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727260153659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727260153659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/adder1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/adder1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder1bit " "Found entity 1: Adder1bit" {  } { { "components/Adder1bit.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Adder1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727260153661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727260153661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "components/Adder.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Adder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727260153663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727260153663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbs/tb_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file tbs/tb_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_top " "Found entity 1: tb_top" {  } { { "tbs/tb_top.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/tbs/tb_top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727260153666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727260153666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbs/tb_vectorial_register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file tbs/tb_vectorial_register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Vectorial_Register_File " "Found entity 1: tb_Vectorial_Register_File" {  } { { "tbs/tb_Vectorial_Register_File.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/tbs/tb_Vectorial_Register_File.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727260153668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727260153668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbs/tb_vectorial_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file tbs/tb_vectorial_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Vectorial_Register " "Found entity 1: tb_Vectorial_Register" {  } { { "tbs/tb_Vectorial_Register.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/tbs/tb_Vectorial_Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727260153670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727260153670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/s_box.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/s_box.sv" { { "Info" "ISGN_ENTITY_NAME" "1 s_box " "Found entity 1: s_box" {  } { { "components/s_box.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/s_box.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727260153673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727260153673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/tb_s_box.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/tb_s_box.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_s_box " "Found entity 1: tb_s_box" {  } { { "components/tb_s_box.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/tb_s_box.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727260153676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727260153676 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Hot_Bit Hot_Bit.sv(3) " "Verilog HDL Parameter Declaration warning at Hot_Bit.sv(3): Parameter Declaration in module \"Hot_Bit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "components/Hot_Bit.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Hot_Bit.sv" 3 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1727260153677 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_top " "Elaborating entity \"tb_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1727260153747 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_top.sv(17) " "Verilog HDL warning at tb_top.sv(17): ignoring unsupported system task" {  } { { "tbs/tb_top.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/tbs/tb_top.sv" 17 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1727260153749 "|tb_top"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_top.sv(18) " "Verilog HDL warning at tb_top.sv(18): ignoring unsupported system task" {  } { { "tbs/tb_top.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/tbs/tb_top.sv" 18 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1727260153749 "|tb_top"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_top.sv(34) " "Verilog HDL warning at tb_top.sv(34): ignoring unsupported system task" {  } { { "tbs/tb_top.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/tbs/tb_top.sv" 34 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1727260153749 "|tb_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:top1 " "Elaborating entity \"top\" for hierarchy \"top:top1\"" {  } { { "tbs/tb_top.sv" "top1" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/tbs/tb_top.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260153750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFPipe top:top1\|IFPipe:IFPipe " "Elaborating entity \"IFPipe\" for hierarchy \"top:top1\|IFPipe:IFPipe\"" {  } { { "top/top.sv" "IFPipe" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/top.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260153753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCRegister top:top1\|IFPipe:IFPipe\|PCRegister:PCReg " "Elaborating entity \"PCRegister\" for hierarchy \"top:top1\|IFPipe:IFPipe\|PCRegister:PCReg\"" {  } { { "top/IFPipe.sv" "PCReg" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/IFPipe.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260153755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder top:top1\|IFPipe:IFPipe\|Adder:PCAdder " "Elaborating entity \"Adder\" for hierarchy \"top:top1\|IFPipe:IFPipe\|Adder:PCAdder\"" {  } { { "top/IFPipe.sv" "PCAdder" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/IFPipe.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260153756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder1bit top:top1\|IFPipe:IFPipe\|Adder:PCAdder\|Adder1bit:firstAdd " "Elaborating entity \"Adder1bit\" for hierarchy \"top:top1\|IFPipe:IFPipe\|Adder:PCAdder\|Adder1bit:firstAdd\"" {  } { { "components/Adder.sv" "firstAdd" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Adder.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260153757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux top:top1\|IFPipe:IFPipe\|Mux:PCMux " "Elaborating entity \"Mux\" for hierarchy \"top:top1\|IFPipe:IFPipe\|Mux:PCMux\"" {  } { { "top/IFPipe.sv" "PCMux" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/IFPipe.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260153762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstMemory top:top1\|IFPipe:IFPipe\|InstMemory:IMem " "Elaborating entity \"InstMemory\" for hierarchy \"top:top1\|IFPipe:IFPipe\|InstMemory:IMem\"" {  } { { "top/IFPipe.sv" "IMem" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/IFPipe.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260153764 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6 0 1023 InstMemory.sv(14) " "Verilog HDL warning at InstMemory.sv(14): number of words (6) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "components/InstMemory.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/InstMemory.sv" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1727260153764 "|tb_top|top:top1|IFPipe:IFPipe|InstMemory:IMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "registers.data_a 0 InstMemory.sv(6) " "Net \"registers.data_a\" at InstMemory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "components/InstMemory.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/InstMemory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1727260153764 "|tb_top|top:top1|IFPipe:IFPipe|InstMemory:IMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "registers.waddr_a 0 InstMemory.sv(6) " "Net \"registers.waddr_a\" at InstMemory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "components/InstMemory.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/InstMemory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1727260153764 "|tb_top|top:top1|IFPipe:IFPipe|InstMemory:IMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "registers.we_a 0 InstMemory.sv(6) " "Net \"registers.we_a\" at InstMemory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "components/InstMemory.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/InstMemory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1727260153765 "|tb_top|top:top1|IFPipe:IFPipe|InstMemory:IMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_IDReg top:top1\|IF_IDReg:IF_IDReg " "Elaborating entity \"IF_IDReg\" for hierarchy \"top:top1\|IF_IDReg:IF_IDReg\"" {  } { { "top/top.sv" "IF_IDReg" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/top.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260153766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardUnit top:top1\|HazardUnit:HazardUnit " "Elaborating entity \"HazardUnit\" for hierarchy \"top:top1\|HazardUnit:HazardUnit\"" {  } { { "top/top.sv" "HazardUnit" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/top.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260153768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDPipe top:top1\|IDPipe:IDPipe " "Elaborating entity \"IDPipe\" for hierarchy \"top:top1\|IDPipe:IDPipe\"" {  } { { "top/top.sv" "IDPipe" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/top.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260153769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmGen top:top1\|IDPipe:IDPipe\|ImmGen:immGen " "Elaborating entity \"ImmGen\" for hierarchy \"top:top1\|IDPipe:IDPipe\|ImmGen:immGen\"" {  } { { "top/IDPipe.sv" "immGen" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/IDPipe.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260153771 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 ImmGen.sv(11) " "Verilog HDL assignment warning at ImmGen.sv(11): truncated value with size 34 to match size of target (32)" {  } { { "components/ImmGen.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/ImmGen.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1727260153772 "|tb_top|top:top1|IDPipe:IDPipe|ImmGen:immGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 ImmGen.sv(14) " "Verilog HDL assignment warning at ImmGen.sv(14): truncated value with size 34 to match size of target (32)" {  } { { "components/ImmGen.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/ImmGen.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1727260153772 "|tb_top|top:top1|IDPipe:IDPipe|ImmGen:immGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "69 32 ImmGen.sv(17) " "Verilog HDL assignment warning at ImmGen.sv(17): truncated value with size 69 to match size of target (32)" {  } { { "components/ImmGen.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/ImmGen.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1727260153772 "|tb_top|top:top1|IDPipe:IDPipe|ImmGen:immGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 ImmGen.sv(20) " "Verilog HDL assignment warning at ImmGen.sv(20): truncated value with size 64 to match size of target (32)" {  } { { "components/ImmGen.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/ImmGen.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1727260153772 "|tb_top|top:top1|IDPipe:IDPipe|ImmGen:immGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "67 32 ImmGen.sv(23) " "Verilog HDL assignment warning at ImmGen.sv(23): truncated value with size 67 to match size of target (32)" {  } { { "components/ImmGen.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/ImmGen.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1727260153772 "|tb_top|top:top1|IDPipe:IDPipe|ImmGen:immGen"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ImmGen.sv(19) " "Verilog HDL Case Statement warning at ImmGen.sv(19): case item expression covers a value already covered by a previous case item" {  } { { "components/ImmGen.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/ImmGen.sv" 19 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Design Software" 0 -1 1727260153772 "|tb_top|top:top1|IDPipe:IDPipe|ImmGen:immGen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File top:top1\|IDPipe:IDPipe\|Register_File:regFile " "Elaborating entity \"Register_File\" for hierarchy \"top:top1\|IDPipe:IDPipe\|Register_File:regFile\"" {  } { { "top/IDPipe.sv" "regFile" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/IDPipe.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260153776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hot_Bit top:top1\|IDPipe:IDPipe\|Register_File:regFile\|Hot_Bit:hotbit1 " "Elaborating entity \"Hot_Bit\" for hierarchy \"top:top1\|IDPipe:IDPipe\|Register_File:regFile\|Hot_Bit:hotbit1\"" {  } { { "components/Register_File.sv" "hotbit1" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Register_File.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260153779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nbit_Equal_Comp top:top1\|IDPipe:IDPipe\|Register_File:regFile\|Hot_Bit:hotbit1\|Nbit_Equal_Comp:generate_hotbit_outputs\[0\].equal_n_bits " "Elaborating entity \"Nbit_Equal_Comp\" for hierarchy \"top:top1\|IDPipe:IDPipe\|Register_File:regFile\|Hot_Bit:hotbit1\|Nbit_Equal_Comp:generate_hotbit_outputs\[0\].equal_n_bits\"" {  } { { "components/Hot_Bit.sv" "generate_hotbit_outputs\[0\].equal_n_bits" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Hot_Bit.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260153781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Equal_Comp top:top1\|IDPipe:IDPipe\|Register_File:regFile\|Hot_Bit:hotbit1\|Nbit_Equal_Comp:generate_hotbit_outputs\[0\].equal_n_bits\|Equal_Comp:generate_NComps\[0\].equal_one_bit " "Elaborating entity \"Equal_Comp\" for hierarchy \"top:top1\|IDPipe:IDPipe\|Register_File:regFile\|Hot_Bit:hotbit1\|Nbit_Equal_Comp:generate_hotbit_outputs\[0\].equal_n_bits\|Equal_Comp:generate_NComps\[0\].equal_one_bit\"" {  } { { "components/Nbit_Equal_Comp.sv" "generate_NComps\[0\].equal_one_bit" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Nbit_Equal_Comp.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260153783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register top:top1\|IDPipe:IDPipe\|Register_File:regFile\|Register:generate_registers\[1\].register " "Elaborating entity \"Register\" for hierarchy \"top:top1\|IDPipe:IDPipe\|Register_File:regFile\|Register:generate_registers\[1\].register\"" {  } { { "components/Register_File.sv" "generate_registers\[1\].register" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Register_File.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260153817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux top:top1\|IDPipe:IDPipe\|Register_File:regFile\|Mux:mux1 " "Elaborating entity \"Mux\" for hierarchy \"top:top1\|IDPipe:IDPipe\|Register_File:regFile\|Mux:mux1\"" {  } { { "components/Register_File.sv" "mux1" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Register_File.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260153823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Vectorial_Register_File top:top1\|IDPipe:IDPipe\|Vectorial_Register_File:vecRegFile " "Elaborating entity \"Vectorial_Register_File\" for hierarchy \"top:top1\|IDPipe:IDPipe\|Vectorial_Register_File:vecRegFile\"" {  } { { "top/IDPipe.sv" "vecRegFile" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/IDPipe.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260153827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Vectorial_Register top:top1\|IDPipe:IDPipe\|Vectorial_Register_File:vecRegFile\|Vectorial_Register:generate_vectorial_registers\[1\].vectorial_register " "Elaborating entity \"Vectorial_Register\" for hierarchy \"top:top1\|IDPipe:IDPipe\|Vectorial_Register_File:vecRegFile\|Vectorial_Register:generate_vectorial_registers\[1\].vectorial_register\"" {  } { { "components/Vectorial_Register_File.sv" "generate_vectorial_registers\[1\].vectorial_register" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Vectorial_Register_File.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260153870 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "part3 Vectorial_Register.sv(9) " "Verilog HDL or VHDL warning at Vectorial_Register.sv(9): object \"part3\" assigned a value but never read" {  } { { "components/Vectorial_Register.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Vectorial_Register.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1727260153871 "|tb_top|top:top1|IDPipe:IDPipe|Vectorial_Register_File:vecRegFile|Vectorial_Register:generate_vectorial_registers[1].vectorial_register"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "part2 Vectorial_Register.sv(10) " "Verilog HDL or VHDL warning at Vectorial_Register.sv(10): object \"part2\" assigned a value but never read" {  } { { "components/Vectorial_Register.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Vectorial_Register.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1727260153871 "|tb_top|top:top1|IDPipe:IDPipe|Vectorial_Register_File:vecRegFile|Vectorial_Register:generate_vectorial_registers[1].vectorial_register"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "part1 Vectorial_Register.sv(11) " "Verilog HDL or VHDL warning at Vectorial_Register.sv(11): object \"part1\" assigned a value but never read" {  } { { "components/Vectorial_Register.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Vectorial_Register.sv" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1727260153871 "|tb_top|top:top1|IDPipe:IDPipe|Vectorial_Register_File:vecRegFile|Vectorial_Register:generate_vectorial_registers[1].vectorial_register"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "part0 Vectorial_Register.sv(12) " "Verilog HDL or VHDL warning at Vectorial_Register.sv(12): object \"part0\" assigned a value but never read" {  } { { "components/Vectorial_Register.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Vectorial_Register.sv" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1727260153871 "|tb_top|top:top1|IDPipe:IDPipe|Vectorial_Register_File:vecRegFile|Vectorial_Register:generate_vectorial_registers[1].vectorial_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux top:top1\|IDPipe:IDPipe\|Mux:data_1Mux " "Elaborating entity \"Mux\" for hierarchy \"top:top1\|IDPipe:IDPipe\|Mux:data_1Mux\"" {  } { { "top/IDPipe.sv" "data_1Mux" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/IDPipe.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260153877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nbit_Equal_Comp top:top1\|IDPipe:IDPipe\|Nbit_Equal_Comp:equalComp " "Elaborating entity \"Nbit_Equal_Comp\" for hierarchy \"top:top1\|IDPipe:IDPipe\|Nbit_Equal_Comp:equalComp\"" {  } { { "top/IDPipe.sv" "equalComp" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/IDPipe.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260153878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller top:top1\|Controller:Controller " "Elaborating entity \"Controller\" for hierarchy \"top:top1\|Controller:Controller\"" {  } { { "top/top.sv" "Controller" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/top.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260153891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder top:top1\|Controller:Controller\|Decoder:decoder " "Elaborating entity \"Decoder\" for hierarchy \"top:top1\|Controller:Controller\|Decoder:decoder\"" {  } { { "top/Controller.sv" "decoder" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/Controller.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260153892 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Decoder.sv(92) " "Verilog HDL Case Statement warning at Decoder.sv(92): case item expression covers a value already covered by a previous case item" {  } { { "components/Decoder.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Decoder.sv" 92 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Design Software" 0 -1 1727260153893 "|tb_top|top:top1|Controller:Controller|Decoder:decoder"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Decoder.sv(119) " "Verilog HDL Case Statement warning at Decoder.sv(119): case item expression covers a value already covered by a previous case item" {  } { { "components/Decoder.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Decoder.sv" 119 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Design Software" 0 -1 1727260153893 "|tb_top|top:top1|Controller:Controller|Decoder:decoder"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Decoder.sv(137) " "Verilog HDL Case Statement warning at Decoder.sv(137): case item expression covers a value already covered by a previous case item" {  } { { "components/Decoder.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Decoder.sv" 137 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Design Software" 0 -1 1727260153893 "|tb_top|top:top1|Controller:Controller|Decoder:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EXReg top:top1\|ID_EXReg:ID_EXReg " "Elaborating entity \"ID_EXReg\" for hierarchy \"top:top1\|ID_EXReg:ID_EXReg\"" {  } { { "top/top.sv" "ID_EXReg" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/top.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260153908 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ID_EXReg.sv(36) " "Verilog HDL assignment warning at ID_EXReg.sv(36): truncated value with size 2 to match size of target (1)" {  } { { "top/ID_EXReg.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/ID_EXReg.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1727260153911 "|tb_top|top:top1|ID_EXReg:ID_EXReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXPipe top:top1\|EXPipe:EXPipe " "Elaborating entity \"EXPipe\" for hierarchy \"top:top1\|EXPipe:EXPipe\"" {  } { { "top/top.sv" "EXPipe" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/top.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260153912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux top:top1\|EXPipe:EXPipe\|Mux:FwAMux " "Elaborating entity \"Mux\" for hierarchy \"top:top1\|EXPipe:EXPipe\|Mux:FwAMux\"" {  } { { "top/EXPipe.sv" "FwAMux" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/EXPipe.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260153914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu top:top1\|EXPipe:EXPipe\|Alu:alu " "Elaborating entity \"Alu\" for hierarchy \"top:top1\|EXPipe:EXPipe\|Alu:alu\"" {  } { { "top/EXPipe.sv" "alu" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/EXPipe.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260153916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder top:top1\|EXPipe:EXPipe\|Alu:alu\|Adder:sum " "Elaborating entity \"Adder\" for hierarchy \"top:top1\|EXPipe:EXPipe\|Alu:alu\|Adder:sum\"" {  } { { "components/Alu.sv" "sum" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Alu.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260153918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multi_Alu top:top1\|EXPipe:EXPipe\|Multi_Alu:Multi_ALU " "Elaborating entity \"Multi_Alu\" for hierarchy \"top:top1\|EXPipe:EXPipe\|Multi_Alu:Multi_ALU\"" {  } { { "top/EXPipe.sv" "Multi_ALU" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/EXPipe.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260153941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu top:top1\|EXPipe:EXPipe\|Multi_Alu:Multi_ALU\|Alu:alu0 " "Elaborating entity \"Alu\" for hierarchy \"top:top1\|EXPipe:EXPipe\|Multi_Alu:Multi_ALU\|Alu:alu0\"" {  } { { "components/Multi_Alu.sv" "alu0" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Multi_Alu.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260153943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux top:top1\|EXPipe:EXPipe\|Multi_Alu:Multi_ALU\|Alu:alu0\|Mux:mux2 " "Elaborating entity \"Mux\" for hierarchy \"top:top1\|EXPipe:EXPipe\|Multi_Alu:Multi_ALU\|Alu:alu0\|Mux:mux2\"" {  } { { "components/Alu.sv" "mux2" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Alu.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260153944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux top:top1\|EXPipe:EXPipe\|Multi_Alu:Multi_ALU\|Alu:alu0\|Mux:mux4 " "Elaborating entity \"Mux\" for hierarchy \"top:top1\|EXPipe:EXPipe\|Multi_Alu:Multi_ALU\|Alu:alu0\|Mux:mux4\"" {  } { { "components/Alu.sv" "mux4" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Alu.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260153973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEMReg top:top1\|EX_MEMReg:EX_MEMReg " "Elaborating entity \"EX_MEMReg\" for hierarchy \"top:top1\|EX_MEMReg:EX_MEMReg\"" {  } { { "top/top.sv" "EX_MEMReg" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/top.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260154056 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 EX_MEMReg.sv(26) " "Verilog HDL assignment warning at EX_MEMReg.sv(26): truncated value with size 2 to match size of target (1)" {  } { { "top/EX_MEMReg.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/EX_MEMReg.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1727260154057 "|tb_top|top:top1|EX_MEMReg:EX_MEMReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fordwarding_Unit top:top1\|Fordwarding_Unit:ForwardUnit " "Elaborating entity \"Fordwarding_Unit\" for hierarchy \"top:top1\|Fordwarding_Unit:ForwardUnit\"" {  } { { "top/top.sv" "ForwardUnit" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/top.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260154058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMPipe top:top1\|MEMPipe:MEMPipe " "Elaborating entity \"MEMPipe\" for hierarchy \"top:top1\|MEMPipe:MEMPipe\"" {  } { { "top/top.sv" "MEMPipe" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/top.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260154059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_box top:top1\|MEMPipe:MEMPipe\|s_box:Sbox " "Elaborating entity \"s_box\" for hierarchy \"top:top1\|MEMPipe:MEMPipe\|s_box:Sbox\"" {  } { { "top/MEMPipe.sv" "Sbox" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/MEMPipe.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260154061 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "32 0 128 s_box.sv(19) " "Verilog HDL warning at s_box.sv(19): number of words (32) in memory file does not match the number of elements in the address range \[0:128\]" {  } { { "components/s_box.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/s_box.sv" 19 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1727260154061 "|tb_top|top:top1|MEMPipe:MEMPipe|s_box:Sbox"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "registers s_box.sv(18) " "Verilog HDL warning at s_box.sv(18): initial value for variable registers should be constant" {  } { { "components/s_box.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/s_box.sv" 18 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1727260154061 "|tb_top|top:top1|MEMPipe:MEMPipe|s_box:Sbox"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "registers 0 s_box.sv(10) " "Net \"registers\" at s_box.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "components/s_box.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/s_box.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1727260154061 "|tb_top|top:top1|MEMPipe:MEMPipe|s_box:Sbox"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory top:top1\|MEMPipe:MEMPipe\|Memory:mem " "Elaborating entity \"Memory\" for hierarchy \"top:top1\|MEMPipe:MEMPipe\|Memory:mem\"" {  } { { "top/MEMPipe.sv" "mem" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/MEMPipe.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260154062 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "7 0 1023 Memory.sv(21) " "Verilog HDL warning at Memory.sv(21): number of words (7) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "components/Memory.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Memory.sv" 21 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1727260154063 "|tb_top|top:top1|MEMPipe:MEMPipe|Memory:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WBReg top:top1\|MEM_WBReg:MEM_WBReg " "Elaborating entity \"MEM_WBReg\" for hierarchy \"top:top1\|MEM_WBReg:MEM_WBReg\"" {  } { { "top/top.sv" "MEM_WBReg" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/top.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260154064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WBPipe top:top1\|WBPipe:WBPipe " "Elaborating entity \"WBPipe\" for hierarchy \"top:top1\|WBPipe:WBPipe\"" {  } { { "top/top.sv" "WBPipe" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/top.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260154067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux top:top1\|WBPipe:WBPipe\|Mux:MuxWD " "Elaborating entity \"Mux\" for hierarchy \"top:top1\|WBPipe:WBPipe\|Mux:MuxWD\"" {  } { { "top/WBPipe.sv" "MuxWD" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/top/WBPipe.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727260154068 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 sum 8 64 " "Port \"ordered port 0\" on the entity instantiation of \"sum\" is connected to a signal of width 8. The formal width of the signal in the module is 64.  The extra bits will be driven by GND." {  } { { "components/Alu.sv" "sum" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Alu.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1727260154240 "|tb_top|top:top1|EXPipe:EXPipe|Multi_Alu:Multi_ALU|Alu:alu0|Adder:sum"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 sum 8 64 " "Port \"ordered port 1\" on the entity instantiation of \"sum\" is connected to a signal of width 8. The formal width of the signal in the module is 64.  The extra bits will be driven by GND." {  } { { "components/Alu.sv" "sum" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Alu.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1727260154240 "|tb_top|top:top1|EXPipe:EXPipe|Multi_Alu:Multi_ALU|Alu:alu0|Adder:sum"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 sum 8 64 " "Port \"ordered port 3\" on the entity instantiation of \"sum\" is connected to a signal of width 8. The formal width of the signal in the module is 64.  The extra bits will be left dangling without any fan-out logic." {  } { { "components/Alu.sv" "sum" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Alu.sv" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1727260154240 "|tb_top|top:top1|EXPipe:EXPipe|Multi_Alu:Multi_ALU|Alu:alu0|Adder:sum"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 sum 8 64 " "Port \"ordered port 0\" on the entity instantiation of \"sum\" is connected to a signal of width 8. The formal width of the signal in the module is 64.  The extra bits will be driven by GND." {  } { { "components/Alu.sv" "sum" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Alu.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1727260154243 "|tb_top|top:top1|EXPipe:EXPipe|Multi_Alu:Multi_ALU|Alu:alu0|Adder:sum"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 sum 8 64 " "Port \"ordered port 1\" on the entity instantiation of \"sum\" is connected to a signal of width 8. The formal width of the signal in the module is 64.  The extra bits will be driven by GND." {  } { { "components/Alu.sv" "sum" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Alu.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1727260154243 "|tb_top|top:top1|EXPipe:EXPipe|Multi_Alu:Multi_ALU|Alu:alu0|Adder:sum"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 sum 8 64 " "Port \"ordered port 3\" on the entity instantiation of \"sum\" is connected to a signal of width 8. The formal width of the signal in the module is 64.  The extra bits will be left dangling without any fan-out logic." {  } { { "components/Alu.sv" "sum" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Alu.sv" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1727260154243 "|tb_top|top:top1|EXPipe:EXPipe|Multi_Alu:Multi_ALU|Alu:alu0|Adder:sum"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 sum 8 64 " "Port \"ordered port 0\" on the entity instantiation of \"sum\" is connected to a signal of width 8. The formal width of the signal in the module is 64.  The extra bits will be driven by GND." {  } { { "components/Alu.sv" "sum" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Alu.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1727260154246 "|tb_top|top:top1|EXPipe:EXPipe|Multi_Alu:Multi_ALU|Alu:alu0|Adder:sum"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 sum 8 64 " "Port \"ordered port 1\" on the entity instantiation of \"sum\" is connected to a signal of width 8. The formal width of the signal in the module is 64.  The extra bits will be driven by GND." {  } { { "components/Alu.sv" "sum" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Alu.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1727260154246 "|tb_top|top:top1|EXPipe:EXPipe|Multi_Alu:Multi_ALU|Alu:alu0|Adder:sum"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 sum 8 64 " "Port \"ordered port 3\" on the entity instantiation of \"sum\" is connected to a signal of width 8. The formal width of the signal in the module is 64.  The extra bits will be left dangling without any fan-out logic." {  } { { "components/Alu.sv" "sum" { Text "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/components/Alu.sv" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1727260154246 "|tb_top|top:top1|EXPipe:EXPipe|Multi_Alu:Multi_ALU|Alu:alu0|Adder:sum"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1727260154548 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/output_files/Procesador_Vectorial.map.smsg " "Generated suppressed messages file C:/Users/joedu/OneDrive/Escritorio/procesador_vectorial/P1_Arqui2_Arquitectura_SIMD_para_AES/Quartus/output_files/Procesador_Vectorial.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1727260154591 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727260154617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 25 04:29:14 2024 " "Processing ended: Wed Sep 25 04:29:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727260154617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727260154617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727260154617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1727260154617 ""}
