{
  "_cqa_text_report":
    {
      "_objects":
        {
          "image_vec_align":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/vec_align.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_1x64_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x64_512.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_1x32_128":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x32_128.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_4x32_256":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/4x32_256.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_1x64_128":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x64_128.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_4x32_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/4x32_512.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_8x32_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/8x32_512.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_1x32_256":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x32_256.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_2x64_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/2x64_512.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_2x64_256":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/2x64_256.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_1x64_256":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x64_256.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_1x32_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x32_512.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_4x64_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/4x64_512.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_row_maj":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/row_maj.svg",
              "size":
                {
                  "x": 500
                }
            },
          "image_col_maj":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/col_maj.svg",
              "size":
                {
                  "x": 500
                }
            }
        },
      "AVG":
        {
          "hint":
            [
              {
                "title": "Matching between your function (in the source code) and the binary function",
                "txt": "The binary function does not contain any FP arithmetical operations.\nThe binary function is loading 8 bytes.\nThe binary function is storing 24 bytes."
              }
            ],
          "expert":
            [
              {
                "title": "General properties",
                "txt": "nb instructions    : 13\nloop length        : 52\nnb stack references: 0\n"
              },
              {
                "title": "Front-end",
                "txt": "FIT IN UOP CACHE\nfront end: 0.88 cycles\n"
              },
              {
                "title": "Back-end",
                "txt": "       | P0   | P1   | P2   | P3   | P4   | P5   | P6   | P7   | P8   | P9   | P10  | P11  | P12  | P13  | P14  | P15  | P16\n-----------------------------------------------------------------------------------------------------------------------------\nuops   | 0.50 | 0.50 | 0.75 | 0.75 | 0.67 | 0.67 | 0.58 | 0.58 | 0.00 | 0.00 | 0.00 | 0.00 | 1.00 | 1.00 | 1.00 | 1.00 | 1.00\ncycles | 0.50 | 0.50 | 0.75 | 0.75 | 0.67 | 0.67 | 0.58 | 0.58 | 0.00 | 0.00 | 0.00 | 0.00 | 1.00 | 1.00 | 1.00 | 1.00 | 1.00\n\nExecution ports to units layout:\n - P0: BRU\n - P1: BRU\n - P2: ALU\n - P3: ALU\n - P4: ALU\n - P5: ALU\n - P6: ALU\n - P7: ALU\n - P8 (128 bits): VPU, FP store data, ALU, DIV/SQRT\n - P9 (128 bits): VPU, ALU, FP store data\n - P10 (128 bits): VPU, ALU, DIV/SQRT\n - P11 (128 bits): ALU, VPU\n - P12 (256 bits): store address, load\n - P13 (256 bits): store address, load\n - P14 (256 bits): load\n - P15 (64 bits): store data\n - P16 (64 bits): store data\n\nCycles executing div or sqrt instructions: NA\n"
              },
              {
                "title": "Cycles summary",
                "txt": "Front-end : 0.88\nOverall L1: 1.00\n"
              },
              {
                "title": "Vectorization ratios",
                "txt": "all     : 0%\nload    : NA (no load vectorizable/vectorized instructions)\nstore   : 0%\nmul     : NA (no mul vectorizable/vectorized instructions)\nadd-sub : 0%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 0%\n"
              },
              {
                "title": "Cycles and memory resources usage",
                "txt": "Assuming all data fit into the L1 cache, each call to the function takes 1.00 cycles. At this rate:\n - 8% of peak load performance is reached (8.00 out of 96.00 bytes loaded per cycle (GB/s @ 1GHz))\n - 50% of peak store performance is reached (24.00 out of 48.00 bytes stored per cycle (GB/s @ 1GHz))\n"
              },
              {
                "title": "ASM code",
                "txt": "In the binary file, the address of the function is: 4020c0\n\nInstruction                                                                                                                                                        | Nb FU | P0   | P1   | P2   | P3   | P4   | P5   | P6   | P7   | P8 | P9 | P10 | P11 | P12  | P13  | P14  | P15  | P16  | Latency | Recip. throughput | Vectorization\n-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------\nSTP X29, X30, [SP, #992]!                                                                                                                                          | 1     | 0    | 0    | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0  | 0  | 0   | 0   | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 1       | 0.50              | scal (100.0%)\nADD X29, SP, #0                                                                                                                                                    | 1     | 0    | 0    | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0  | 0  | 0   | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.17              | scal (50.0%)\nLDR X2, [X0, #4992]                                                                                                                                                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0  | 0  | 0   | 0   | 0.33 | 0.33 | 0.33 | 0    | 0    | 4       | 0.33              | N/A\nSTR X19, [SP, #16]                                                                                                                                                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0  | 0  | 0   | 0   | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 1       | 0.50              | scal (50.0%)\nORR X19, XZR, X0                                                                                                                                                   | 1     | 0    | 0    | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0  | 0  | 0   | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.17              | scal (50.0%)\nCMP X2, #623                                                                                                                                                       | 1     | 0    | 0    | 0.25 | 0.25 | 0    | 0    | 0.25 | 0.25 | 0  | 0  | 0   | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.33              | N/A\nB.HI 40211c <_ZNSt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEclEv+0x5c> | 1     | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 0    | 0    | 0  | 0  | 0   | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | N/A\nHINT #0                                                                                                                                                            |       |      |      |      |      |      |      |      |      |    |    |     |     |      |      |      |      |      |         |                   | N/A\nHINT #0                                                                                                                                                            |       |      |      |      |      |      |      |      |      |    |    |     |     |      |      |      |      |      |         |                   | N/A\nHINT #0                                                                                                                                                            |       |      |      |      |      |      |      |      |      |    |    |     |     |      |      |      |      |      |         |                   | N/A\nHINT #0                                                                                                                                                            |       |      |      |      |      |      |      |      |      |    |    |     |     |      |      |      |      |      |         |                   | N/A\nHINT #0                                                                                                                                                            |       |      |      |      |      |      |      |      |      |    |    |     |     |      |      |      |      |      |         |                   | N/A\nHINT #0                                                                                                                                                            |       |      |      |      |      |      |      |      |      |    |    |     |     |      |      |      |      |      |         |                   | N/A\n"
              }
            ],
          "header":
            [
            "Warnings:\nget_nb_fused_uops:\n - The number of fused uops of the instruction [HINT	#0] is unknown\n",
            "0% of peak computational performance is used (0.00 out of 32.00 FLOP per cycle (GFLOPS @ 1GHz))"
            ],
          "brief":
            [

            ],
          "gain":
            [
              {
                "details": "All VPU instructions are used in scalar version (process only one data element in vector registers).\n",
                "title": "Vectorization",
                "txt": "Your function is not vectorized.\nOnly 62% of vector register length is used (average across all VPU instructions).\n"
              }
            ],
          "potential":
            [

            ]
        },
      "paths":
        [
          {
            "hint":
              [
                {
                  "title": "Matching between your function (in the source code) and the binary function",
                  "txt": "The binary function does not contain any FP arithmetical operations.\nThe binary function is loading 8 bytes.\nThe binary function is storing 24 bytes."
                }
              ],
            "expert":
              [
                {
                  "title": "General properties",
                  "txt": "nb instructions    : 13\nloop length        : 52\nnb stack references: 0\n"
                },
                {
                  "title": "Front-end",
                  "txt": "FIT IN UOP CACHE\nfront end: 0.88 cycles\n"
                },
                {
                  "title": "Back-end",
                  "txt": "       | P0   | P1   | P2   | P3   | P4   | P5   | P6   | P7   | P8   | P9   | P10  | P11  | P12  | P13  | P14  | P15  | P16\n-----------------------------------------------------------------------------------------------------------------------------\nuops   | 0.50 | 0.50 | 0.75 | 0.75 | 0.67 | 0.67 | 0.58 | 0.58 | 0.00 | 0.00 | 0.00 | 0.00 | 1.00 | 1.00 | 1.00 | 1.00 | 1.00\ncycles | 0.50 | 0.50 | 0.75 | 0.75 | 0.67 | 0.67 | 0.58 | 0.58 | 0.00 | 0.00 | 0.00 | 0.00 | 1.00 | 1.00 | 1.00 | 1.00 | 1.00\n\nExecution ports to units layout:\n - P0: BRU\n - P1: BRU\n - P2: ALU\n - P3: ALU\n - P4: ALU\n - P5: ALU\n - P6: ALU\n - P7: ALU\n - P8 (128 bits): VPU, FP store data, ALU, DIV/SQRT\n - P9 (128 bits): VPU, ALU, FP store data\n - P10 (128 bits): VPU, ALU, DIV/SQRT\n - P11 (128 bits): ALU, VPU\n - P12 (256 bits): store address, load\n - P13 (256 bits): store address, load\n - P14 (256 bits): load\n - P15 (64 bits): store data\n - P16 (64 bits): store data\n\nCycles executing div or sqrt instructions: NA\n"
                },
                {
                  "title": "Cycles summary",
                  "txt": "Front-end : 0.88\nOverall L1: 1.00\n"
                },
                {
                  "title": "Vectorization ratios",
                  "txt": "all     : 0%\nload    : NA (no load vectorizable/vectorized instructions)\nstore   : 0%\nmul     : NA (no mul vectorizable/vectorized instructions)\nadd-sub : 0%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 0%\n"
                },
                {
                  "title": "Cycles and memory resources usage",
                  "txt": "Assuming all data fit into the L1 cache, each call to the function takes 1.00 cycles. At this rate:\n - 8% of peak load performance is reached (8.00 out of 96.00 bytes loaded per cycle (GB/s @ 1GHz))\n - 50% of peak store performance is reached (24.00 out of 48.00 bytes stored per cycle (GB/s @ 1GHz))\n"
                },
                {
                  "title": "ASM code",
                  "txt": "In the binary file, the address of the function is: 4020c0\n\nInstruction                                                                                                                                                        | Nb FU | P0   | P1   | P2   | P3   | P4   | P5   | P6   | P7   | P8 | P9 | P10 | P11 | P12  | P13  | P14  | P15  | P16  | Latency | Recip. throughput | Vectorization\n-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------\nSTP X29, X30, [SP, #992]!                                                                                                                                          | 1     | 0    | 0    | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0  | 0  | 0   | 0   | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 1       | 0.50              | scal (100.0%)\nADD X29, SP, #0                                                                                                                                                    | 1     | 0    | 0    | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0  | 0  | 0   | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.17              | scal (50.0%)\nLDR X2, [X0, #4992]                                                                                                                                                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0  | 0  | 0   | 0   | 0.33 | 0.33 | 0.33 | 0    | 0    | 4       | 0.33              | N/A\nSTR X19, [SP, #16]                                                                                                                                                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0  | 0  | 0   | 0   | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 1       | 0.50              | scal (50.0%)\nORR X19, XZR, X0                                                                                                                                                   | 1     | 0    | 0    | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0.17 | 0  | 0  | 0   | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.17              | scal (50.0%)\nCMP X2, #623                                                                                                                                                       | 1     | 0    | 0    | 0.25 | 0.25 | 0    | 0    | 0.25 | 0.25 | 0  | 0  | 0   | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.33              | N/A\nB.HI 40211c <_ZNSt23mersenne_twister_engineImLm32ELm624ELm397ELm31ELm2567483615ELm11ELm4294967295ELm7ELm2636928640ELm15ELm4022730752ELm18ELm1812433253EEclEv+0x5c> | 1     | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 0    | 0    | 0  | 0  | 0   | 0   | 0    | 0    | 0    | 0    | 0    | 1       | 0.50              | N/A\nHINT #0                                                                                                                                                            |       |      |      |      |      |      |      |      |      |    |    |     |     |      |      |      |      |      |         |                   | N/A\nHINT #0                                                                                                                                                            |       |      |      |      |      |      |      |      |      |    |    |     |     |      |      |      |      |      |         |                   | N/A\nHINT #0                                                                                                                                                            |       |      |      |      |      |      |      |      |      |    |    |     |     |      |      |      |      |      |         |                   | N/A\nHINT #0                                                                                                                                                            |       |      |      |      |      |      |      |      |      |    |    |     |     |      |      |      |      |      |         |                   | N/A\nHINT #0                                                                                                                                                            |       |      |      |      |      |      |      |      |      |    |    |     |     |      |      |      |      |      |         |                   | N/A\nHINT #0                                                                                                                                                            |       |      |      |      |      |      |      |      |      |    |    |     |     |      |      |      |      |      |         |                   | N/A\n"
                }
              ],
            "header":
              [
              "Warnings:\nget_nb_fused_uops:\n - The number of fused uops of the instruction [HINT	#0] is unknown\n",
              "0% of peak computational performance is used (0.00 out of 32.00 FLOP per cycle (GFLOPS @ 1GHz))"
              ],
            "brief":
              [

              ],
            "gain":
              [
                {
                  "details": "All VPU instructions are used in scalar version (process only one data element in vector registers).\n",
                  "title": "Vectorization",
                  "txt": "Your function is not vectorized.\nOnly 62% of vector register length is used (average across all VPU instructions).\n"
                }
              ],
            "potential":
              [

              ]
          }
        ],
      "common":
        {
          "header":
            [
            "The function is defined in /tools/acfl/24.10/gcc-14.2.0_AmazonLinux-2/include/c++/14.2.0/bits/random.tcc:453-469.\n",
            "Warnings:\nget_cqa_results:\n - Ignoring paths for analysis\n"
            ]
        }
    }
}
