info x 56 510 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VHDL
col x 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
radix x 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 onecounter
term mark 174 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

var add 1 0 0 226 8 0 516 100 50 50 10 10 0 0 0 0 CLKInstd_logicRISING_EDGECLK
var add 2 0 0 226 8 0 516 100 50 50 10 10 0 0 0 0 RSTInstd_logicRISING_EDGECLK
var add 3 0 0 226 8 0 516 100 50 50 10 10 0 0 0 0 SDINInstd_logicRISING_EDGECLK
var add 4 0 0 226 8 0 516 100 50 50 10 10 0 0 0 0 ENInstd_logicRISING_EDGECLK
var add 5 0 0 226 9 0 516 100 50 50 10 10 0 0 0 0 OUTBCDOutstd_logicRISING_EDGECLK
vdone xxx 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
npos xxx 91 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cell fill 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 2 176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 52 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 56 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 60 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 72 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 76 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 80 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 84 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 88 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 96 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 100 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 108 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 120 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 128 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 140 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 148 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 152 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 156 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 164 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
time info 50 50 10 10 50 50 1 1 0 0 0 0 0 0 0 0 nsCLK
font save -14 0 400 49 0 0 0 0 0 0 0 0 0 0 0 0 Times New Roman
src mod 0 2058122826 30409489 0 0 0 0 0 0 0 0 0 0 0 0 0 onecounter.vhd
utd false 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
com add 1 1 0 175 7 0 -67 0 0 0 0 0 0 0 0 0 Waveform created by
HDL Bencher 6.1i
Source = onecounter.vhd
Tue Nov 18 10:25:06 2014
opt vhdl87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
NumClocks x 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
clock_1 name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CLK
Zoom_level x 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3.37500000000000
