

================================================================
== Vitis HLS Report for 'addrbound'
================================================================
* Date:           Sun Feb 25 01:46:28 2024

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        canny_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.784 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    3|    3|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.78>
ST_1 : Operation 5 [1/1] (3.63ns)   --->   "%rows_read = read i22 @_ssdm_op_Read.ap_fifo.i22P0A, i22 %rows"   --->   Operation 5 'read' 'rows_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (3.63ns)   --->   "%cols_read = read i11 @_ssdm_op_Read.ap_fifo.i11P0A, i11 %cols" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:996]   --->   Operation 6 'read' 'cols_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln997 = zext i11 %cols_read" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:997]   --->   Operation 7 'zext' 'zext_ln997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln997 = mul i22 %rows_read, i22 %zext_ln997" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:997]   --->   Operation 8 'mul' 'mul_ln997' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 9 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln997 = mul i22 %rows_read, i22 %zext_ln997" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:997]   --->   Operation 9 'mul' 'mul_ln997' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 10 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln997 = mul i22 %rows_read, i22 %zext_ln997" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:997]   --->   Operation 10 'mul' 'mul_ln997' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.28>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %cols, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %rows, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln997 = mul i22 %rows_read, i22 %zext_ln997" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:997]   --->   Operation 13 'mul' 'mul_ln997' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i22.i1, i22 %mul_ln997, i1 0" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:997]   --->   Operation 14 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (2.28ns)   --->   "%add_ln997 = add i23 %shl_ln, i23 63" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:997]   --->   Operation 15 'add' 'add_ln997' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i17 @_ssdm_op_PartSelect.i17.i23.i32.i32, i23 %add_ln997, i32 6, i32 22" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:997]   --->   Operation 16 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%write_ln997 = write void @_ssdm_op_Write.ap_auto.volatile.i17P0A, i17 %return_r, i17 %trunc_ln" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:997]   --->   Operation 17 'write' 'write_ln997' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln301 = ret"   --->   Operation 18 'ret' 'ret_ln301' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.78ns
The critical path consists of the following:
	fifo read on port 'rows' [6]  (3.63 ns)
	'mul' operation of DSP[9] ('mul_ln997', ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:997) [9]  (2.15 ns)

 <State 2>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[9] ('mul_ln997', ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:997) [9]  (2.15 ns)

 <State 3>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[9] ('mul_ln997', ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:997) [9]  (2.15 ns)

 <State 4>: 2.28ns
The critical path consists of the following:
	'mul' operation of DSP[9] ('mul_ln997', ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:997) [9]  (0 ns)
	'add' operation ('add_ln997', ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:997) [11]  (2.28 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
