ARM GAS  C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_TIM_Base_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_TIM_Base_MspInit:
  28              	.LVL0:
  29              	.LFB321:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** DMA_HandleTypeDef hdma_tim2_ch1;
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s 			page 2


  30:Core/Src/tim.c **** 
  31:Core/Src/tim.c **** /* TIM1 init function */
  32:Core/Src/tim.c **** void MX_TIM1_Init(void)
  33:Core/Src/tim.c **** {
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  41:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  42:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  45:Core/Src/tim.c **** 
  46:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  47:Core/Src/tim.c ****   htim1.Instance = TIM1;
  48:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
  49:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  50:Core/Src/tim.c ****   htim1.Init.Period = 65535;
  51:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  52:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  53:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  54:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  55:Core/Src/tim.c ****   {
  56:Core/Src/tim.c ****     Error_Handler();
  57:Core/Src/tim.c ****   }
  58:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  59:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  60:Core/Src/tim.c ****   {
  61:Core/Src/tim.c ****     Error_Handler();
  62:Core/Src/tim.c ****   }
  63:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  64:Core/Src/tim.c ****   {
  65:Core/Src/tim.c ****     Error_Handler();
  66:Core/Src/tim.c ****   }
  67:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  68:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
  69:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  70:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  71:Core/Src/tim.c ****   {
  72:Core/Src/tim.c ****     Error_Handler();
  73:Core/Src/tim.c ****   }
  74:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  75:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  76:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  77:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  78:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  79:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  80:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  81:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  82:Core/Src/tim.c ****   {
  83:Core/Src/tim.c ****     Error_Handler();
  84:Core/Src/tim.c ****   }
  85:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  86:Core/Src/tim.c ****   {
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s 			page 3


  87:Core/Src/tim.c ****     Error_Handler();
  88:Core/Src/tim.c ****   }
  89:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  90:Core/Src/tim.c ****   {
  91:Core/Src/tim.c ****     Error_Handler();
  92:Core/Src/tim.c ****   }
  93:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
  94:Core/Src/tim.c ****   {
  95:Core/Src/tim.c ****     Error_Handler();
  96:Core/Src/tim.c ****   }
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 103:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 104:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 105:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 106:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 107:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 108:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 109:Core/Src/tim.c ****   {
 110:Core/Src/tim.c ****     Error_Handler();
 111:Core/Src/tim.c ****   }
 112:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 113:Core/Src/tim.c **** 
 114:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
 115:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
 116:Core/Src/tim.c **** 
 117:Core/Src/tim.c **** }
 118:Core/Src/tim.c **** /* TIM2 init function */
 119:Core/Src/tim.c **** void MX_TIM2_Init(void)
 120:Core/Src/tim.c **** {
 121:Core/Src/tim.c **** 
 122:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 123:Core/Src/tim.c **** 
 124:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
 125:Core/Src/tim.c **** 
 126:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 127:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 128:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 129:Core/Src/tim.c **** 
 130:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 131:Core/Src/tim.c **** 
 132:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
 133:Core/Src/tim.c ****   htim2.Instance = TIM2;
 134:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
 135:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 136:Core/Src/tim.c ****   htim2.Init.Period = 100-1;
 137:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 138:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 139:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 140:Core/Src/tim.c ****   {
 141:Core/Src/tim.c ****     Error_Handler();
 142:Core/Src/tim.c ****   }
 143:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s 			page 4


 144:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 145:Core/Src/tim.c ****   {
 146:Core/Src/tim.c ****     Error_Handler();
 147:Core/Src/tim.c ****   }
 148:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 149:Core/Src/tim.c ****   {
 150:Core/Src/tim.c ****     Error_Handler();
 151:Core/Src/tim.c ****   }
 152:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 153:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 154:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 155:Core/Src/tim.c ****   {
 156:Core/Src/tim.c ****     Error_Handler();
 157:Core/Src/tim.c ****   }
 158:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 159:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 160:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 161:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 162:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 163:Core/Src/tim.c ****   {
 164:Core/Src/tim.c ****     Error_Handler();
 165:Core/Src/tim.c ****   }
 166:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 167:Core/Src/tim.c **** 
 168:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 169:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim2);
 170:Core/Src/tim.c **** 
 171:Core/Src/tim.c **** }
 172:Core/Src/tim.c **** 
 173:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 174:Core/Src/tim.c **** {
  30              		.loc 1 174 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 8
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 174 1 is_stmt 0 view .LVU1
  35 0000 10B5     		push	{r4, lr}
  36              		.cfi_def_cfa_offset 8
  37              		.cfi_offset 4, -8
  38              		.cfi_offset 14, -4
  39 0002 82B0     		sub	sp, sp, #8
  40              		.cfi_def_cfa_offset 16
 175:Core/Src/tim.c **** 
 176:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
  41              		.loc 1 176 3 is_stmt 1 view .LVU2
  42              		.loc 1 176 20 is_stmt 0 view .LVU3
  43 0004 0368     		ldr	r3, [r0]
  44              		.loc 1 176 5 view .LVU4
  45 0006 1E4A     		ldr	r2, .L9
  46 0008 9342     		cmp	r3, r2
  47 000a 05D0     		beq	.L6
  48 000c 0446     		mov	r4, r0
 177:Core/Src/tim.c ****   {
 178:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 179:Core/Src/tim.c **** 
 180:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 181:Core/Src/tim.c ****     /* TIM1 clock enable */
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s 			page 5


 182:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 183:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 184:Core/Src/tim.c **** 
 185:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 186:Core/Src/tim.c ****   }
 187:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
  49              		.loc 1 187 8 is_stmt 1 view .LVU5
  50              		.loc 1 187 10 is_stmt 0 view .LVU6
  51 000e B3F1804F 		cmp	r3, #1073741824
  52 0012 0CD0     		beq	.L7
  53              	.LVL1:
  54              	.L1:
 188:Core/Src/tim.c ****   {
 189:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 190:Core/Src/tim.c **** 
 191:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 192:Core/Src/tim.c ****     /* TIM2 clock enable */
 193:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 194:Core/Src/tim.c **** 
 195:Core/Src/tim.c ****     /* TIM2 DMA Init */
 196:Core/Src/tim.c ****     /* TIM2_CH1 Init */
 197:Core/Src/tim.c ****     hdma_tim2_ch1.Instance = DMA1_Channel5;
 198:Core/Src/tim.c ****     hdma_tim2_ch1.Init.Request = DMA_REQUEST_4;
 199:Core/Src/tim.c ****     hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 200:Core/Src/tim.c ****     hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 201:Core/Src/tim.c ****     hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 202:Core/Src/tim.c ****     hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 203:Core/Src/tim.c ****     hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 204:Core/Src/tim.c ****     hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 205:Core/Src/tim.c ****     hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 206:Core/Src/tim.c ****     if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 207:Core/Src/tim.c ****     {
 208:Core/Src/tim.c ****       Error_Handler();
 209:Core/Src/tim.c ****     }
 210:Core/Src/tim.c **** 
 211:Core/Src/tim.c ****     __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 212:Core/Src/tim.c **** 
 213:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 214:Core/Src/tim.c **** 
 215:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 216:Core/Src/tim.c ****   }
 217:Core/Src/tim.c **** }
  55              		.loc 1 217 1 view .LVU7
  56 0014 02B0     		add	sp, sp, #8
  57              		.cfi_remember_state
  58              		.cfi_def_cfa_offset 8
  59              		@ sp needed
  60 0016 10BD     		pop	{r4, pc}
  61              	.LVL2:
  62              	.L6:
  63              		.cfi_restore_state
 182:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  64              		.loc 1 182 5 is_stmt 1 view .LVU8
  65              	.LBB2:
 182:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  66              		.loc 1 182 5 view .LVU9
 182:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s 			page 6


  67              		.loc 1 182 5 view .LVU10
  68 0018 1A4B     		ldr	r3, .L9+4
  69 001a 1A6E     		ldr	r2, [r3, #96]
  70 001c 42F40062 		orr	r2, r2, #2048
  71 0020 1A66     		str	r2, [r3, #96]
 182:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  72              		.loc 1 182 5 view .LVU11
  73 0022 1B6E     		ldr	r3, [r3, #96]
  74 0024 03F40063 		and	r3, r3, #2048
  75 0028 0093     		str	r3, [sp]
 182:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  76              		.loc 1 182 5 view .LVU12
  77 002a 009B     		ldr	r3, [sp]
  78              	.LBE2:
 182:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  79              		.loc 1 182 5 view .LVU13
  80 002c F2E7     		b	.L1
  81              	.L7:
 193:Core/Src/tim.c **** 
  82              		.loc 1 193 5 view .LVU14
  83              	.LBB3:
 193:Core/Src/tim.c **** 
  84              		.loc 1 193 5 view .LVU15
 193:Core/Src/tim.c **** 
  85              		.loc 1 193 5 view .LVU16
  86 002e 03F50433 		add	r3, r3, #135168
  87 0032 9A6D     		ldr	r2, [r3, #88]
  88 0034 42F00102 		orr	r2, r2, #1
  89 0038 9A65     		str	r2, [r3, #88]
 193:Core/Src/tim.c **** 
  90              		.loc 1 193 5 view .LVU17
  91 003a 9B6D     		ldr	r3, [r3, #88]
  92 003c 03F00103 		and	r3, r3, #1
  93 0040 0193     		str	r3, [sp, #4]
 193:Core/Src/tim.c **** 
  94              		.loc 1 193 5 view .LVU18
  95 0042 019B     		ldr	r3, [sp, #4]
  96              	.LBE3:
 193:Core/Src/tim.c **** 
  97              		.loc 1 193 5 view .LVU19
 197:Core/Src/tim.c ****     hdma_tim2_ch1.Init.Request = DMA_REQUEST_4;
  98              		.loc 1 197 5 view .LVU20
 197:Core/Src/tim.c ****     hdma_tim2_ch1.Init.Request = DMA_REQUEST_4;
  99              		.loc 1 197 28 is_stmt 0 view .LVU21
 100 0044 1048     		ldr	r0, .L9+8
 101              	.LVL3:
 197:Core/Src/tim.c ****     hdma_tim2_ch1.Init.Request = DMA_REQUEST_4;
 102              		.loc 1 197 28 view .LVU22
 103 0046 114B     		ldr	r3, .L9+12
 104 0048 0360     		str	r3, [r0]
 198:Core/Src/tim.c ****     hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 105              		.loc 1 198 5 is_stmt 1 view .LVU23
 198:Core/Src/tim.c ****     hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 106              		.loc 1 198 32 is_stmt 0 view .LVU24
 107 004a 0423     		movs	r3, #4
 108 004c 4360     		str	r3, [r0, #4]
 199:Core/Src/tim.c ****     hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s 			page 7


 109              		.loc 1 199 5 is_stmt 1 view .LVU25
 199:Core/Src/tim.c ****     hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 110              		.loc 1 199 34 is_stmt 0 view .LVU26
 111 004e 1023     		movs	r3, #16
 112 0050 8360     		str	r3, [r0, #8]
 200:Core/Src/tim.c ****     hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 113              		.loc 1 200 5 is_stmt 1 view .LVU27
 200:Core/Src/tim.c ****     hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 114              		.loc 1 200 34 is_stmt 0 view .LVU28
 115 0052 0023     		movs	r3, #0
 116 0054 C360     		str	r3, [r0, #12]
 201:Core/Src/tim.c ****     hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 117              		.loc 1 201 5 is_stmt 1 view .LVU29
 201:Core/Src/tim.c ****     hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 118              		.loc 1 201 31 is_stmt 0 view .LVU30
 119 0056 8022     		movs	r2, #128
 120 0058 0261     		str	r2, [r0, #16]
 202:Core/Src/tim.c ****     hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 121              		.loc 1 202 5 is_stmt 1 view .LVU31
 202:Core/Src/tim.c ****     hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 122              		.loc 1 202 44 is_stmt 0 view .LVU32
 123 005a 4FF40072 		mov	r2, #512
 124 005e 4261     		str	r2, [r0, #20]
 203:Core/Src/tim.c ****     hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 125              		.loc 1 203 5 is_stmt 1 view .LVU33
 203:Core/Src/tim.c ****     hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 126              		.loc 1 203 41 is_stmt 0 view .LVU34
 127 0060 8361     		str	r3, [r0, #24]
 204:Core/Src/tim.c ****     hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 128              		.loc 1 204 5 is_stmt 1 view .LVU35
 204:Core/Src/tim.c ****     hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 129              		.loc 1 204 29 is_stmt 0 view .LVU36
 130 0062 C361     		str	r3, [r0, #28]
 205:Core/Src/tim.c ****     if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 131              		.loc 1 205 5 is_stmt 1 view .LVU37
 205:Core/Src/tim.c ****     if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 132              		.loc 1 205 33 is_stmt 0 view .LVU38
 133 0064 4FF44053 		mov	r3, #12288
 134 0068 0362     		str	r3, [r0, #32]
 206:Core/Src/tim.c ****     {
 135              		.loc 1 206 5 is_stmt 1 view .LVU39
 206:Core/Src/tim.c ****     {
 136              		.loc 1 206 9 is_stmt 0 view .LVU40
 137 006a FFF7FEFF 		bl	HAL_DMA_Init
 138              	.LVL4:
 206:Core/Src/tim.c ****     {
 139              		.loc 1 206 8 view .LVU41
 140 006e 18B9     		cbnz	r0, .L8
 141              	.L4:
 211:Core/Src/tim.c **** 
 142              		.loc 1 211 5 is_stmt 1 view .LVU42
 211:Core/Src/tim.c **** 
 143              		.loc 1 211 5 view .LVU43
 144 0070 054B     		ldr	r3, .L9+8
 145 0072 6362     		str	r3, [r4, #36]
 211:Core/Src/tim.c **** 
 146              		.loc 1 211 5 view .LVU44
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s 			page 8


 147 0074 9C62     		str	r4, [r3, #40]
 211:Core/Src/tim.c **** 
 148              		.loc 1 211 5 view .LVU45
 149              		.loc 1 217 1 is_stmt 0 view .LVU46
 150 0076 CDE7     		b	.L1
 151              	.L8:
 208:Core/Src/tim.c ****     }
 152              		.loc 1 208 7 is_stmt 1 view .LVU47
 153 0078 FFF7FEFF 		bl	Error_Handler
 154              	.LVL5:
 155 007c F8E7     		b	.L4
 156              	.L10:
 157 007e 00BF     		.align	2
 158              	.L9:
 159 0080 002C0140 		.word	1073818624
 160 0084 00100240 		.word	1073876992
 161 0088 00000000 		.word	hdma_tim2_ch1
 162 008c 58000240 		.word	1073872984
 163              		.cfi_endproc
 164              	.LFE321:
 166              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 167              		.align	1
 168              		.global	HAL_TIM_MspPostInit
 169              		.syntax unified
 170              		.thumb
 171              		.thumb_func
 173              	HAL_TIM_MspPostInit:
 174              	.LVL6:
 175              	.LFB322:
 218:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 219:Core/Src/tim.c **** {
 176              		.loc 1 219 1 view -0
 177              		.cfi_startproc
 178              		@ args = 0, pretend = 0, frame = 32
 179              		@ frame_needed = 0, uses_anonymous_args = 0
 180              		.loc 1 219 1 is_stmt 0 view .LVU49
 181 0000 00B5     		push	{lr}
 182              		.cfi_def_cfa_offset 4
 183              		.cfi_offset 14, -4
 184 0002 89B0     		sub	sp, sp, #36
 185              		.cfi_def_cfa_offset 40
 220:Core/Src/tim.c **** 
 221:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 186              		.loc 1 221 3 is_stmt 1 view .LVU50
 187              		.loc 1 221 20 is_stmt 0 view .LVU51
 188 0004 0023     		movs	r3, #0
 189 0006 0393     		str	r3, [sp, #12]
 190 0008 0493     		str	r3, [sp, #16]
 191 000a 0593     		str	r3, [sp, #20]
 192 000c 0693     		str	r3, [sp, #24]
 193 000e 0793     		str	r3, [sp, #28]
 222:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 194              		.loc 1 222 3 is_stmt 1 view .LVU52
 195              		.loc 1 222 15 is_stmt 0 view .LVU53
 196 0010 0368     		ldr	r3, [r0]
 197              		.loc 1 222 5 view .LVU54
 198 0012 1B4A     		ldr	r2, .L17
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s 			page 9


 199 0014 9342     		cmp	r3, r2
 200 0016 05D0     		beq	.L15
 223:Core/Src/tim.c ****   {
 224:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 225:Core/Src/tim.c **** 
 226:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 227:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 228:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 229:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 230:Core/Src/tim.c ****     PA9     ------> TIM1_CH2
 231:Core/Src/tim.c ****     PA10     ------> TIM1_CH3
 232:Core/Src/tim.c ****     PA11     ------> TIM1_CH4
 233:Core/Src/tim.c ****     */
 234:Core/Src/tim.c ****     GPIO_InitStruct.Pin = TIM_PWM1_Pin|TIM_PWM2_Pin|TIM_PWM3_Pin|TIM_PWM4_Pin;
 235:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 236:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 237:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 238:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 239:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 240:Core/Src/tim.c **** 
 241:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 242:Core/Src/tim.c **** 
 243:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 244:Core/Src/tim.c ****   }
 245:Core/Src/tim.c ****   else if(timHandle->Instance==TIM2)
 201              		.loc 1 245 8 is_stmt 1 view .LVU55
 202              		.loc 1 245 10 is_stmt 0 view .LVU56
 203 0018 B3F1804F 		cmp	r3, #1073741824
 204 001c 19D0     		beq	.L16
 205              	.LVL7:
 206              	.L11:
 246:Core/Src/tim.c ****   {
 247:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 248:Core/Src/tim.c **** 
 249:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 250:Core/Src/tim.c **** 
 251:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 252:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 253:Core/Src/tim.c ****     PA0-CK_IN     ------> TIM2_CH1
 254:Core/Src/tim.c ****     */
 255:Core/Src/tim.c ****     GPIO_InitStruct.Pin = PWM_Neopixel_Pin;
 256:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 257:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 258:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 259:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 260:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_Neopixel_GPIO_Port, &GPIO_InitStruct);
 261:Core/Src/tim.c **** 
 262:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 263:Core/Src/tim.c **** 
 264:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 265:Core/Src/tim.c ****   }
 266:Core/Src/tim.c **** 
 267:Core/Src/tim.c **** }
 207              		.loc 1 267 1 view .LVU57
 208 001e 09B0     		add	sp, sp, #36
 209              		.cfi_remember_state
 210              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s 			page 10


 211              		@ sp needed
 212 0020 5DF804FB 		ldr	pc, [sp], #4
 213              	.LVL8:
 214              	.L15:
 215              		.cfi_restore_state
 227:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 216              		.loc 1 227 5 is_stmt 1 view .LVU58
 217              	.LBB4:
 227:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 218              		.loc 1 227 5 view .LVU59
 227:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 219              		.loc 1 227 5 view .LVU60
 220 0024 174B     		ldr	r3, .L17+4
 221 0026 DA6C     		ldr	r2, [r3, #76]
 222 0028 42F00102 		orr	r2, r2, #1
 223 002c DA64     		str	r2, [r3, #76]
 227:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 224              		.loc 1 227 5 view .LVU61
 225 002e DB6C     		ldr	r3, [r3, #76]
 226 0030 03F00103 		and	r3, r3, #1
 227 0034 0193     		str	r3, [sp, #4]
 227:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 228              		.loc 1 227 5 view .LVU62
 229 0036 019B     		ldr	r3, [sp, #4]
 230              	.LBE4:
 227:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 231              		.loc 1 227 5 view .LVU63
 234:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 232              		.loc 1 234 5 view .LVU64
 234:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 233              		.loc 1 234 25 is_stmt 0 view .LVU65
 234 0038 4FF47063 		mov	r3, #3840
 235 003c 0393     		str	r3, [sp, #12]
 235:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 236              		.loc 1 235 5 is_stmt 1 view .LVU66
 235:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 237              		.loc 1 235 26 is_stmt 0 view .LVU67
 238 003e 0223     		movs	r3, #2
 239 0040 0493     		str	r3, [sp, #16]
 236:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 240              		.loc 1 236 5 is_stmt 1 view .LVU68
 237:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 241              		.loc 1 237 5 view .LVU69
 238:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 242              		.loc 1 238 5 view .LVU70
 238:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 243              		.loc 1 238 31 is_stmt 0 view .LVU71
 244 0042 0123     		movs	r3, #1
 245 0044 0793     		str	r3, [sp, #28]
 239:Core/Src/tim.c **** 
 246              		.loc 1 239 5 is_stmt 1 view .LVU72
 247 0046 03A9     		add	r1, sp, #12
 248 0048 4FF09040 		mov	r0, #1207959552
 249              	.LVL9:
 239:Core/Src/tim.c **** 
 250              		.loc 1 239 5 is_stmt 0 view .LVU73
 251 004c FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s 			page 11


 252              	.LVL10:
 253 0050 E5E7     		b	.L11
 254              	.LVL11:
 255              	.L16:
 251:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 256              		.loc 1 251 5 is_stmt 1 view .LVU74
 257              	.LBB5:
 251:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 258              		.loc 1 251 5 view .LVU75
 251:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 259              		.loc 1 251 5 view .LVU76
 260 0052 03F50433 		add	r3, r3, #135168
 261 0056 DA6C     		ldr	r2, [r3, #76]
 262 0058 42F00102 		orr	r2, r2, #1
 263 005c DA64     		str	r2, [r3, #76]
 251:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 264              		.loc 1 251 5 view .LVU77
 265 005e DB6C     		ldr	r3, [r3, #76]
 266 0060 03F00103 		and	r3, r3, #1
 267 0064 0293     		str	r3, [sp, #8]
 251:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 268              		.loc 1 251 5 view .LVU78
 269 0066 029B     		ldr	r3, [sp, #8]
 270              	.LBE5:
 251:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 271              		.loc 1 251 5 view .LVU79
 255:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 272              		.loc 1 255 5 view .LVU80
 255:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 273              		.loc 1 255 25 is_stmt 0 view .LVU81
 274 0068 0123     		movs	r3, #1
 275 006a 0393     		str	r3, [sp, #12]
 256:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 276              		.loc 1 256 5 is_stmt 1 view .LVU82
 256:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 277              		.loc 1 256 26 is_stmt 0 view .LVU83
 278 006c 0222     		movs	r2, #2
 279 006e 0492     		str	r2, [sp, #16]
 257:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 280              		.loc 1 257 5 is_stmt 1 view .LVU84
 258:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 281              		.loc 1 258 5 view .LVU85
 259:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_Neopixel_GPIO_Port, &GPIO_InitStruct);
 282              		.loc 1 259 5 view .LVU86
 259:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_Neopixel_GPIO_Port, &GPIO_InitStruct);
 283              		.loc 1 259 31 is_stmt 0 view .LVU87
 284 0070 0793     		str	r3, [sp, #28]
 260:Core/Src/tim.c **** 
 285              		.loc 1 260 5 is_stmt 1 view .LVU88
 286 0072 03A9     		add	r1, sp, #12
 287 0074 4FF09040 		mov	r0, #1207959552
 288              	.LVL12:
 260:Core/Src/tim.c **** 
 289              		.loc 1 260 5 is_stmt 0 view .LVU89
 290 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 291              	.LVL13:
 292              		.loc 1 267 1 view .LVU90
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s 			page 12


 293 007c CFE7     		b	.L11
 294              	.L18:
 295 007e 00BF     		.align	2
 296              	.L17:
 297 0080 002C0140 		.word	1073818624
 298 0084 00100240 		.word	1073876992
 299              		.cfi_endproc
 300              	.LFE322:
 302              		.section	.text.MX_TIM1_Init,"ax",%progbits
 303              		.align	1
 304              		.global	MX_TIM1_Init
 305              		.syntax unified
 306              		.thumb
 307              		.thumb_func
 309              	MX_TIM1_Init:
 310              	.LFB319:
  33:Core/Src/tim.c **** 
 311              		.loc 1 33 1 is_stmt 1 view -0
 312              		.cfi_startproc
 313              		@ args = 0, pretend = 0, frame = 104
 314              		@ frame_needed = 0, uses_anonymous_args = 0
 315 0000 10B5     		push	{r4, lr}
 316              		.cfi_def_cfa_offset 8
 317              		.cfi_offset 4, -8
 318              		.cfi_offset 14, -4
 319 0002 9AB0     		sub	sp, sp, #104
 320              		.cfi_def_cfa_offset 112
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 321              		.loc 1 39 3 view .LVU92
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 322              		.loc 1 39 26 is_stmt 0 view .LVU93
 323 0004 0024     		movs	r4, #0
 324 0006 1694     		str	r4, [sp, #88]
 325 0008 1794     		str	r4, [sp, #92]
 326 000a 1894     		str	r4, [sp, #96]
 327 000c 1994     		str	r4, [sp, #100]
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 328              		.loc 1 40 3 is_stmt 1 view .LVU94
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 329              		.loc 1 40 27 is_stmt 0 view .LVU95
 330 000e 1394     		str	r4, [sp, #76]
 331 0010 1494     		str	r4, [sp, #80]
 332 0012 1594     		str	r4, [sp, #84]
  41:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 333              		.loc 1 41 3 is_stmt 1 view .LVU96
  41:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 334              		.loc 1 41 22 is_stmt 0 view .LVU97
 335 0014 0C94     		str	r4, [sp, #48]
 336 0016 0D94     		str	r4, [sp, #52]
 337 0018 0E94     		str	r4, [sp, #56]
 338 001a 0F94     		str	r4, [sp, #60]
 339 001c 1094     		str	r4, [sp, #64]
 340 001e 1194     		str	r4, [sp, #68]
 341 0020 1294     		str	r4, [sp, #72]
  42:Core/Src/tim.c **** 
 342              		.loc 1 42 3 is_stmt 1 view .LVU98
  42:Core/Src/tim.c **** 
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s 			page 13


 343              		.loc 1 42 34 is_stmt 0 view .LVU99
 344 0022 2C22     		movs	r2, #44
 345 0024 2146     		mov	r1, r4
 346 0026 01A8     		add	r0, sp, #4
 347 0028 FFF7FEFF 		bl	memset
 348              	.LVL14:
  47:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 349              		.loc 1 47 3 is_stmt 1 view .LVU100
  47:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 350              		.loc 1 47 18 is_stmt 0 view .LVU101
 351 002c 3F48     		ldr	r0, .L39
 352 002e 404B     		ldr	r3, .L39+4
 353 0030 0360     		str	r3, [r0]
  48:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 354              		.loc 1 48 3 is_stmt 1 view .LVU102
  48:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 355              		.loc 1 48 24 is_stmt 0 view .LVU103
 356 0032 4460     		str	r4, [r0, #4]
  49:Core/Src/tim.c ****   htim1.Init.Period = 65535;
 357              		.loc 1 49 3 is_stmt 1 view .LVU104
  49:Core/Src/tim.c ****   htim1.Init.Period = 65535;
 358              		.loc 1 49 26 is_stmt 0 view .LVU105
 359 0034 8460     		str	r4, [r0, #8]
  50:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 360              		.loc 1 50 3 is_stmt 1 view .LVU106
  50:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 361              		.loc 1 50 21 is_stmt 0 view .LVU107
 362 0036 4FF6FF73 		movw	r3, #65535
 363 003a C360     		str	r3, [r0, #12]
  51:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 364              		.loc 1 51 3 is_stmt 1 view .LVU108
  51:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 365              		.loc 1 51 28 is_stmt 0 view .LVU109
 366 003c 0461     		str	r4, [r0, #16]
  52:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 367              		.loc 1 52 3 is_stmt 1 view .LVU110
  52:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 368              		.loc 1 52 32 is_stmt 0 view .LVU111
 369 003e 4461     		str	r4, [r0, #20]
  53:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 370              		.loc 1 53 3 is_stmt 1 view .LVU112
  53:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 371              		.loc 1 53 32 is_stmt 0 view .LVU113
 372 0040 8461     		str	r4, [r0, #24]
  54:Core/Src/tim.c ****   {
 373              		.loc 1 54 3 is_stmt 1 view .LVU114
  54:Core/Src/tim.c ****   {
 374              		.loc 1 54 7 is_stmt 0 view .LVU115
 375 0042 FFF7FEFF 		bl	HAL_TIM_Base_Init
 376              	.LVL15:
  54:Core/Src/tim.c ****   {
 377              		.loc 1 54 6 view .LVU116
 378 0046 0028     		cmp	r0, #0
 379 0048 54D1     		bne	.L30
 380              	.L20:
  58:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 381              		.loc 1 58 3 is_stmt 1 view .LVU117
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s 			page 14


  58:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 382              		.loc 1 58 34 is_stmt 0 view .LVU118
 383 004a 4FF48053 		mov	r3, #4096
 384 004e 1693     		str	r3, [sp, #88]
  59:Core/Src/tim.c ****   {
 385              		.loc 1 59 3 is_stmt 1 view .LVU119
  59:Core/Src/tim.c ****   {
 386              		.loc 1 59 7 is_stmt 0 view .LVU120
 387 0050 16A9     		add	r1, sp, #88
 388 0052 3648     		ldr	r0, .L39
 389 0054 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 390              	.LVL16:
  59:Core/Src/tim.c ****   {
 391              		.loc 1 59 6 view .LVU121
 392 0058 0028     		cmp	r0, #0
 393 005a 4ED1     		bne	.L31
 394              	.L21:
  63:Core/Src/tim.c ****   {
 395              		.loc 1 63 3 is_stmt 1 view .LVU122
  63:Core/Src/tim.c ****   {
 396              		.loc 1 63 7 is_stmt 0 view .LVU123
 397 005c 3348     		ldr	r0, .L39
 398 005e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 399              	.LVL17:
  63:Core/Src/tim.c ****   {
 400              		.loc 1 63 6 view .LVU124
 401 0062 0028     		cmp	r0, #0
 402 0064 4CD1     		bne	.L32
 403              	.L22:
  67:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 404              		.loc 1 67 3 is_stmt 1 view .LVU125
  67:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 405              		.loc 1 67 37 is_stmt 0 view .LVU126
 406 0066 0023     		movs	r3, #0
 407 0068 1393     		str	r3, [sp, #76]
  68:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 408              		.loc 1 68 3 is_stmt 1 view .LVU127
  68:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 409              		.loc 1 68 38 is_stmt 0 view .LVU128
 410 006a 1493     		str	r3, [sp, #80]
  69:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 411              		.loc 1 69 3 is_stmt 1 view .LVU129
  69:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 412              		.loc 1 69 33 is_stmt 0 view .LVU130
 413 006c 1593     		str	r3, [sp, #84]
  70:Core/Src/tim.c ****   {
 414              		.loc 1 70 3 is_stmt 1 view .LVU131
  70:Core/Src/tim.c ****   {
 415              		.loc 1 70 7 is_stmt 0 view .LVU132
 416 006e 13A9     		add	r1, sp, #76
 417 0070 2E48     		ldr	r0, .L39
 418 0072 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 419              	.LVL18:
  70:Core/Src/tim.c ****   {
 420              		.loc 1 70 6 view .LVU133
 421 0076 0028     		cmp	r0, #0
 422 0078 45D1     		bne	.L33
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s 			page 15


 423              	.L23:
  74:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 424              		.loc 1 74 3 is_stmt 1 view .LVU134
  74:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 425              		.loc 1 74 20 is_stmt 0 view .LVU135
 426 007a 6023     		movs	r3, #96
 427 007c 0C93     		str	r3, [sp, #48]
  75:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 428              		.loc 1 75 3 is_stmt 1 view .LVU136
  75:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 429              		.loc 1 75 19 is_stmt 0 view .LVU137
 430 007e 0022     		movs	r2, #0
 431 0080 0D92     		str	r2, [sp, #52]
  76:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 432              		.loc 1 76 3 is_stmt 1 view .LVU138
  76:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 433              		.loc 1 76 24 is_stmt 0 view .LVU139
 434 0082 0E92     		str	r2, [sp, #56]
  77:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 435              		.loc 1 77 3 is_stmt 1 view .LVU140
  77:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 436              		.loc 1 77 25 is_stmt 0 view .LVU141
 437 0084 0F92     		str	r2, [sp, #60]
  78:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 438              		.loc 1 78 3 is_stmt 1 view .LVU142
  78:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 439              		.loc 1 78 24 is_stmt 0 view .LVU143
 440 0086 1092     		str	r2, [sp, #64]
  79:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 441              		.loc 1 79 3 is_stmt 1 view .LVU144
  79:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 442              		.loc 1 79 25 is_stmt 0 view .LVU145
 443 0088 1192     		str	r2, [sp, #68]
  80:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 444              		.loc 1 80 3 is_stmt 1 view .LVU146
  80:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 445              		.loc 1 80 26 is_stmt 0 view .LVU147
 446 008a 1292     		str	r2, [sp, #72]
  81:Core/Src/tim.c ****   {
 447              		.loc 1 81 3 is_stmt 1 view .LVU148
  81:Core/Src/tim.c ****   {
 448              		.loc 1 81 7 is_stmt 0 view .LVU149
 449 008c 0CA9     		add	r1, sp, #48
 450 008e 2748     		ldr	r0, .L39
 451 0090 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 452              	.LVL19:
  81:Core/Src/tim.c ****   {
 453              		.loc 1 81 6 view .LVU150
 454 0094 0028     		cmp	r0, #0
 455 0096 39D1     		bne	.L34
 456              	.L24:
  85:Core/Src/tim.c ****   {
 457              		.loc 1 85 3 is_stmt 1 view .LVU151
  85:Core/Src/tim.c ****   {
 458              		.loc 1 85 7 is_stmt 0 view .LVU152
 459 0098 0422     		movs	r2, #4
 460 009a 0CA9     		add	r1, sp, #48
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s 			page 16


 461 009c 2348     		ldr	r0, .L39
 462 009e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 463              	.LVL20:
  85:Core/Src/tim.c ****   {
 464              		.loc 1 85 6 view .LVU153
 465 00a2 0028     		cmp	r0, #0
 466 00a4 35D1     		bne	.L35
 467              	.L25:
  89:Core/Src/tim.c ****   {
 468              		.loc 1 89 3 is_stmt 1 view .LVU154
  89:Core/Src/tim.c ****   {
 469              		.loc 1 89 7 is_stmt 0 view .LVU155
 470 00a6 0822     		movs	r2, #8
 471 00a8 0CA9     		add	r1, sp, #48
 472 00aa 2048     		ldr	r0, .L39
 473 00ac FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 474              	.LVL21:
  89:Core/Src/tim.c ****   {
 475              		.loc 1 89 6 view .LVU156
 476 00b0 0028     		cmp	r0, #0
 477 00b2 31D1     		bne	.L36
 478              	.L26:
  93:Core/Src/tim.c ****   {
 479              		.loc 1 93 3 is_stmt 1 view .LVU157
  93:Core/Src/tim.c ****   {
 480              		.loc 1 93 7 is_stmt 0 view .LVU158
 481 00b4 0C22     		movs	r2, #12
 482 00b6 0CA9     		add	r1, sp, #48
 483 00b8 1C48     		ldr	r0, .L39
 484 00ba FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 485              	.LVL22:
  93:Core/Src/tim.c ****   {
 486              		.loc 1 93 6 view .LVU159
 487 00be 70BB     		cbnz	r0, .L37
 488              	.L27:
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 489              		.loc 1 97 3 is_stmt 1 view .LVU160
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 490              		.loc 1 97 40 is_stmt 0 view .LVU161
 491 00c0 0023     		movs	r3, #0
 492 00c2 0193     		str	r3, [sp, #4]
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 493              		.loc 1 98 3 is_stmt 1 view .LVU162
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 494              		.loc 1 98 41 is_stmt 0 view .LVU163
 495 00c4 0293     		str	r3, [sp, #8]
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 496              		.loc 1 99 3 is_stmt 1 view .LVU164
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 497              		.loc 1 99 34 is_stmt 0 view .LVU165
 498 00c6 0393     		str	r3, [sp, #12]
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 499              		.loc 1 100 3 is_stmt 1 view .LVU166
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 500              		.loc 1 100 33 is_stmt 0 view .LVU167
 501 00c8 0493     		str	r3, [sp, #16]
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s 			page 17


 502              		.loc 1 101 3 is_stmt 1 view .LVU168
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 503              		.loc 1 101 35 is_stmt 0 view .LVU169
 504 00ca 0593     		str	r3, [sp, #20]
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 505              		.loc 1 102 3 is_stmt 1 view .LVU170
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 506              		.loc 1 102 38 is_stmt 0 view .LVU171
 507 00cc 4FF40052 		mov	r2, #8192
 508 00d0 0692     		str	r2, [sp, #24]
 103:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 509              		.loc 1 103 3 is_stmt 1 view .LVU172
 103:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 510              		.loc 1 103 36 is_stmt 0 view .LVU173
 511 00d2 0793     		str	r3, [sp, #28]
 104:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 512              		.loc 1 104 3 is_stmt 1 view .LVU174
 104:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 513              		.loc 1 104 36 is_stmt 0 view .LVU175
 514 00d4 0893     		str	r3, [sp, #32]
 105:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 515              		.loc 1 105 3 is_stmt 1 view .LVU176
 105:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 516              		.loc 1 105 39 is_stmt 0 view .LVU177
 517 00d6 4FF00072 		mov	r2, #33554432
 518 00da 0992     		str	r2, [sp, #36]
 106:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 519              		.loc 1 106 3 is_stmt 1 view .LVU178
 106:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 520              		.loc 1 106 37 is_stmt 0 view .LVU179
 521 00dc 0A93     		str	r3, [sp, #40]
 107:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 522              		.loc 1 107 3 is_stmt 1 view .LVU180
 107:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 523              		.loc 1 107 40 is_stmt 0 view .LVU181
 524 00de 0B93     		str	r3, [sp, #44]
 108:Core/Src/tim.c ****   {
 525              		.loc 1 108 3 is_stmt 1 view .LVU182
 108:Core/Src/tim.c ****   {
 526              		.loc 1 108 7 is_stmt 0 view .LVU183
 527 00e0 01A9     		add	r1, sp, #4
 528 00e2 1248     		ldr	r0, .L39
 529 00e4 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 530              	.LVL23:
 108:Core/Src/tim.c ****   {
 531              		.loc 1 108 6 view .LVU184
 532 00e8 E0B9     		cbnz	r0, .L38
 533              	.L28:
 115:Core/Src/tim.c **** 
 534              		.loc 1 115 3 is_stmt 1 view .LVU185
 535 00ea 1048     		ldr	r0, .L39
 536 00ec FFF7FEFF 		bl	HAL_TIM_MspPostInit
 537              	.LVL24:
 117:Core/Src/tim.c **** /* TIM2 init function */
 538              		.loc 1 117 1 is_stmt 0 view .LVU186
 539 00f0 1AB0     		add	sp, sp, #104
 540              		.cfi_remember_state
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s 			page 18


 541              		.cfi_def_cfa_offset 8
 542              		@ sp needed
 543 00f2 10BD     		pop	{r4, pc}
 544              	.L30:
 545              		.cfi_restore_state
  56:Core/Src/tim.c ****   }
 546              		.loc 1 56 5 is_stmt 1 view .LVU187
 547 00f4 FFF7FEFF 		bl	Error_Handler
 548              	.LVL25:
 549 00f8 A7E7     		b	.L20
 550              	.L31:
  61:Core/Src/tim.c ****   }
 551              		.loc 1 61 5 view .LVU188
 552 00fa FFF7FEFF 		bl	Error_Handler
 553              	.LVL26:
 554 00fe ADE7     		b	.L21
 555              	.L32:
  65:Core/Src/tim.c ****   }
 556              		.loc 1 65 5 view .LVU189
 557 0100 FFF7FEFF 		bl	Error_Handler
 558              	.LVL27:
 559 0104 AFE7     		b	.L22
 560              	.L33:
  72:Core/Src/tim.c ****   }
 561              		.loc 1 72 5 view .LVU190
 562 0106 FFF7FEFF 		bl	Error_Handler
 563              	.LVL28:
 564 010a B6E7     		b	.L23
 565              	.L34:
  83:Core/Src/tim.c ****   }
 566              		.loc 1 83 5 view .LVU191
 567 010c FFF7FEFF 		bl	Error_Handler
 568              	.LVL29:
 569 0110 C2E7     		b	.L24
 570              	.L35:
  87:Core/Src/tim.c ****   }
 571              		.loc 1 87 5 view .LVU192
 572 0112 FFF7FEFF 		bl	Error_Handler
 573              	.LVL30:
 574 0116 C6E7     		b	.L25
 575              	.L36:
  91:Core/Src/tim.c ****   }
 576              		.loc 1 91 5 view .LVU193
 577 0118 FFF7FEFF 		bl	Error_Handler
 578              	.LVL31:
 579 011c CAE7     		b	.L26
 580              	.L37:
  95:Core/Src/tim.c ****   }
 581              		.loc 1 95 5 view .LVU194
 582 011e FFF7FEFF 		bl	Error_Handler
 583              	.LVL32:
 584 0122 CDE7     		b	.L27
 585              	.L38:
 110:Core/Src/tim.c ****   }
 586              		.loc 1 110 5 view .LVU195
 587 0124 FFF7FEFF 		bl	Error_Handler
 588              	.LVL33:
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s 			page 19


 589 0128 DFE7     		b	.L28
 590              	.L40:
 591 012a 00BF     		.align	2
 592              	.L39:
 593 012c 00000000 		.word	htim1
 594 0130 002C0140 		.word	1073818624
 595              		.cfi_endproc
 596              	.LFE319:
 598              		.section	.text.MX_TIM2_Init,"ax",%progbits
 599              		.align	1
 600              		.global	MX_TIM2_Init
 601              		.syntax unified
 602              		.thumb
 603              		.thumb_func
 605              	MX_TIM2_Init:
 606              	.LFB320:
 120:Core/Src/tim.c **** 
 607              		.loc 1 120 1 view -0
 608              		.cfi_startproc
 609              		@ args = 0, pretend = 0, frame = 56
 610              		@ frame_needed = 0, uses_anonymous_args = 0
 611 0000 00B5     		push	{lr}
 612              		.cfi_def_cfa_offset 4
 613              		.cfi_offset 14, -4
 614 0002 8FB0     		sub	sp, sp, #60
 615              		.cfi_def_cfa_offset 64
 126:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 616              		.loc 1 126 3 view .LVU197
 126:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 617              		.loc 1 126 26 is_stmt 0 view .LVU198
 618 0004 0023     		movs	r3, #0
 619 0006 0A93     		str	r3, [sp, #40]
 620 0008 0B93     		str	r3, [sp, #44]
 621 000a 0C93     		str	r3, [sp, #48]
 622 000c 0D93     		str	r3, [sp, #52]
 127:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 623              		.loc 1 127 3 is_stmt 1 view .LVU199
 127:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 624              		.loc 1 127 27 is_stmt 0 view .LVU200
 625 000e 0793     		str	r3, [sp, #28]
 626 0010 0893     		str	r3, [sp, #32]
 627 0012 0993     		str	r3, [sp, #36]
 128:Core/Src/tim.c **** 
 628              		.loc 1 128 3 is_stmt 1 view .LVU201
 128:Core/Src/tim.c **** 
 629              		.loc 1 128 22 is_stmt 0 view .LVU202
 630 0014 0093     		str	r3, [sp]
 631 0016 0193     		str	r3, [sp, #4]
 632 0018 0293     		str	r3, [sp, #8]
 633 001a 0393     		str	r3, [sp, #12]
 634 001c 0493     		str	r3, [sp, #16]
 635 001e 0593     		str	r3, [sp, #20]
 636 0020 0693     		str	r3, [sp, #24]
 133:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
 637              		.loc 1 133 3 is_stmt 1 view .LVU203
 133:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
 638              		.loc 1 133 18 is_stmt 0 view .LVU204
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s 			page 20


 639 0022 2048     		ldr	r0, .L53
 640 0024 4FF08042 		mov	r2, #1073741824
 641 0028 0260     		str	r2, [r0]
 134:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 642              		.loc 1 134 3 is_stmt 1 view .LVU205
 134:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 643              		.loc 1 134 24 is_stmt 0 view .LVU206
 644 002a 4360     		str	r3, [r0, #4]
 135:Core/Src/tim.c ****   htim2.Init.Period = 100-1;
 645              		.loc 1 135 3 is_stmt 1 view .LVU207
 135:Core/Src/tim.c ****   htim2.Init.Period = 100-1;
 646              		.loc 1 135 26 is_stmt 0 view .LVU208
 647 002c 8360     		str	r3, [r0, #8]
 136:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 648              		.loc 1 136 3 is_stmt 1 view .LVU209
 136:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 649              		.loc 1 136 21 is_stmt 0 view .LVU210
 650 002e 6322     		movs	r2, #99
 651 0030 C260     		str	r2, [r0, #12]
 137:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 652              		.loc 1 137 3 is_stmt 1 view .LVU211
 137:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 653              		.loc 1 137 28 is_stmt 0 view .LVU212
 654 0032 0361     		str	r3, [r0, #16]
 138:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 655              		.loc 1 138 3 is_stmt 1 view .LVU213
 138:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 656              		.loc 1 138 32 is_stmt 0 view .LVU214
 657 0034 8361     		str	r3, [r0, #24]
 139:Core/Src/tim.c ****   {
 658              		.loc 1 139 3 is_stmt 1 view .LVU215
 139:Core/Src/tim.c ****   {
 659              		.loc 1 139 7 is_stmt 0 view .LVU216
 660 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 661              	.LVL34:
 139:Core/Src/tim.c ****   {
 662              		.loc 1 139 6 view .LVU217
 663 003a 20BB     		cbnz	r0, .L48
 664              	.L42:
 143:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 665              		.loc 1 143 3 is_stmt 1 view .LVU218
 143:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 666              		.loc 1 143 34 is_stmt 0 view .LVU219
 667 003c 4FF48053 		mov	r3, #4096
 668 0040 0A93     		str	r3, [sp, #40]
 144:Core/Src/tim.c ****   {
 669              		.loc 1 144 3 is_stmt 1 view .LVU220
 144:Core/Src/tim.c ****   {
 670              		.loc 1 144 7 is_stmt 0 view .LVU221
 671 0042 0AA9     		add	r1, sp, #40
 672 0044 1748     		ldr	r0, .L53
 673 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 674              	.LVL35:
 144:Core/Src/tim.c ****   {
 675              		.loc 1 144 6 view .LVU222
 676 004a F8B9     		cbnz	r0, .L49
 677              	.L43:
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s 			page 21


 148:Core/Src/tim.c ****   {
 678              		.loc 1 148 3 is_stmt 1 view .LVU223
 148:Core/Src/tim.c ****   {
 679              		.loc 1 148 7 is_stmt 0 view .LVU224
 680 004c 1548     		ldr	r0, .L53
 681 004e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 682              	.LVL36:
 148:Core/Src/tim.c ****   {
 683              		.loc 1 148 6 view .LVU225
 684 0052 F0B9     		cbnz	r0, .L50
 685              	.L44:
 152:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 686              		.loc 1 152 3 is_stmt 1 view .LVU226
 152:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 687              		.loc 1 152 37 is_stmt 0 view .LVU227
 688 0054 0023     		movs	r3, #0
 689 0056 0793     		str	r3, [sp, #28]
 153:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 690              		.loc 1 153 3 is_stmt 1 view .LVU228
 153:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 691              		.loc 1 153 33 is_stmt 0 view .LVU229
 692 0058 0993     		str	r3, [sp, #36]
 154:Core/Src/tim.c ****   {
 693              		.loc 1 154 3 is_stmt 1 view .LVU230
 154:Core/Src/tim.c ****   {
 694              		.loc 1 154 7 is_stmt 0 view .LVU231
 695 005a 07A9     		add	r1, sp, #28
 696 005c 1148     		ldr	r0, .L53
 697 005e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 698              	.LVL37:
 154:Core/Src/tim.c ****   {
 699              		.loc 1 154 6 view .LVU232
 700 0062 C8B9     		cbnz	r0, .L51
 701              	.L45:
 158:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 702              		.loc 1 158 3 is_stmt 1 view .LVU233
 158:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 703              		.loc 1 158 20 is_stmt 0 view .LVU234
 704 0064 6023     		movs	r3, #96
 705 0066 0093     		str	r3, [sp]
 159:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 706              		.loc 1 159 3 is_stmt 1 view .LVU235
 159:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 707              		.loc 1 159 19 is_stmt 0 view .LVU236
 708 0068 0022     		movs	r2, #0
 709 006a 0192     		str	r2, [sp, #4]
 160:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 710              		.loc 1 160 3 is_stmt 1 view .LVU237
 160:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 711              		.loc 1 160 24 is_stmt 0 view .LVU238
 712 006c 0292     		str	r2, [sp, #8]
 161:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 713              		.loc 1 161 3 is_stmt 1 view .LVU239
 161:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 714              		.loc 1 161 24 is_stmt 0 view .LVU240
 715 006e 0492     		str	r2, [sp, #16]
 162:Core/Src/tim.c ****   {
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s 			page 22


 716              		.loc 1 162 3 is_stmt 1 view .LVU241
 162:Core/Src/tim.c ****   {
 717              		.loc 1 162 7 is_stmt 0 view .LVU242
 718 0070 6946     		mov	r1, sp
 719 0072 0C48     		ldr	r0, .L53
 720 0074 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 721              	.LVL38:
 162:Core/Src/tim.c ****   {
 722              		.loc 1 162 6 view .LVU243
 723 0078 88B9     		cbnz	r0, .L52
 724              	.L46:
 169:Core/Src/tim.c **** 
 725              		.loc 1 169 3 is_stmt 1 view .LVU244
 726 007a 0A48     		ldr	r0, .L53
 727 007c FFF7FEFF 		bl	HAL_TIM_MspPostInit
 728              	.LVL39:
 171:Core/Src/tim.c **** 
 729              		.loc 1 171 1 is_stmt 0 view .LVU245
 730 0080 0FB0     		add	sp, sp, #60
 731              		.cfi_remember_state
 732              		.cfi_def_cfa_offset 4
 733              		@ sp needed
 734 0082 5DF804FB 		ldr	pc, [sp], #4
 735              	.L48:
 736              		.cfi_restore_state
 141:Core/Src/tim.c ****   }
 737              		.loc 1 141 5 is_stmt 1 view .LVU246
 738 0086 FFF7FEFF 		bl	Error_Handler
 739              	.LVL40:
 740 008a D7E7     		b	.L42
 741              	.L49:
 146:Core/Src/tim.c ****   }
 742              		.loc 1 146 5 view .LVU247
 743 008c FFF7FEFF 		bl	Error_Handler
 744              	.LVL41:
 745 0090 DCE7     		b	.L43
 746              	.L50:
 150:Core/Src/tim.c ****   }
 747              		.loc 1 150 5 view .LVU248
 748 0092 FFF7FEFF 		bl	Error_Handler
 749              	.LVL42:
 750 0096 DDE7     		b	.L44
 751              	.L51:
 156:Core/Src/tim.c ****   }
 752              		.loc 1 156 5 view .LVU249
 753 0098 FFF7FEFF 		bl	Error_Handler
 754              	.LVL43:
 755 009c E2E7     		b	.L45
 756              	.L52:
 164:Core/Src/tim.c ****   }
 757              		.loc 1 164 5 view .LVU250
 758 009e FFF7FEFF 		bl	Error_Handler
 759              	.LVL44:
 760 00a2 EAE7     		b	.L46
 761              	.L54:
 762              		.align	2
 763              	.L53:
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s 			page 23


 764 00a4 00000000 		.word	htim2
 765              		.cfi_endproc
 766              	.LFE320:
 768              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 769              		.align	1
 770              		.global	HAL_TIM_Base_MspDeInit
 771              		.syntax unified
 772              		.thumb
 773              		.thumb_func
 775              	HAL_TIM_Base_MspDeInit:
 776              	.LVL45:
 777              	.LFB323:
 268:Core/Src/tim.c **** 
 269:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 270:Core/Src/tim.c **** {
 778              		.loc 1 270 1 view -0
 779              		.cfi_startproc
 780              		@ args = 0, pretend = 0, frame = 0
 781              		@ frame_needed = 0, uses_anonymous_args = 0
 782              		.loc 1 270 1 is_stmt 0 view .LVU252
 783 0000 08B5     		push	{r3, lr}
 784              		.cfi_def_cfa_offset 8
 785              		.cfi_offset 3, -8
 786              		.cfi_offset 14, -4
 271:Core/Src/tim.c **** 
 272:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 787              		.loc 1 272 3 is_stmt 1 view .LVU253
 788              		.loc 1 272 20 is_stmt 0 view .LVU254
 789 0002 0368     		ldr	r3, [r0]
 790              		.loc 1 272 5 view .LVU255
 791 0004 0B4A     		ldr	r2, .L61
 792 0006 9342     		cmp	r3, r2
 793 0008 03D0     		beq	.L59
 273:Core/Src/tim.c ****   {
 274:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 275:Core/Src/tim.c **** 
 276:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 277:Core/Src/tim.c ****     /* Peripheral clock disable */
 278:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 279:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 280:Core/Src/tim.c **** 
 281:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 282:Core/Src/tim.c ****   }
 283:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 794              		.loc 1 283 8 is_stmt 1 view .LVU256
 795              		.loc 1 283 10 is_stmt 0 view .LVU257
 796 000a B3F1804F 		cmp	r3, #1073741824
 797 000e 07D0     		beq	.L60
 798              	.LVL46:
 799              	.L55:
 284:Core/Src/tim.c ****   {
 285:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 286:Core/Src/tim.c **** 
 287:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 288:Core/Src/tim.c ****     /* Peripheral clock disable */
 289:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 290:Core/Src/tim.c **** 
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s 			page 24


 291:Core/Src/tim.c ****     /* TIM2 DMA DeInit */
 292:Core/Src/tim.c ****     HAL_DMA_DeInit(tim_baseHandle->hdma[TIM_DMA_ID_CC1]);
 293:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 294:Core/Src/tim.c **** 
 295:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 296:Core/Src/tim.c ****   }
 297:Core/Src/tim.c **** }
 800              		.loc 1 297 1 view .LVU258
 801 0010 08BD     		pop	{r3, pc}
 802              	.LVL47:
 803              	.L59:
 278:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 804              		.loc 1 278 5 is_stmt 1 view .LVU259
 805 0012 02F56442 		add	r2, r2, #58368
 806 0016 136E     		ldr	r3, [r2, #96]
 807 0018 23F40063 		bic	r3, r3, #2048
 808 001c 1366     		str	r3, [r2, #96]
 809 001e F7E7     		b	.L55
 810              	.L60:
 289:Core/Src/tim.c **** 
 811              		.loc 1 289 5 view .LVU260
 812 0020 054A     		ldr	r2, .L61+4
 813 0022 936D     		ldr	r3, [r2, #88]
 814 0024 23F00103 		bic	r3, r3, #1
 815 0028 9365     		str	r3, [r2, #88]
 292:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 816              		.loc 1 292 5 view .LVU261
 817 002a 406A     		ldr	r0, [r0, #36]
 818              	.LVL48:
 292:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 819              		.loc 1 292 5 is_stmt 0 view .LVU262
 820 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 821              	.LVL49:
 822              		.loc 1 297 1 view .LVU263
 823 0030 EEE7     		b	.L55
 824              	.L62:
 825 0032 00BF     		.align	2
 826              	.L61:
 827 0034 002C0140 		.word	1073818624
 828 0038 00100240 		.word	1073876992
 829              		.cfi_endproc
 830              	.LFE323:
 832              		.global	hdma_tim2_ch1
 833              		.section	.bss.hdma_tim2_ch1,"aw",%nobits
 834              		.align	2
 837              	hdma_tim2_ch1:
 838 0000 00000000 		.space	72
 838      00000000 
 838      00000000 
 838      00000000 
 838      00000000 
 839              		.global	htim2
 840              		.section	.bss.htim2,"aw",%nobits
 841              		.align	2
 844              	htim2:
 845 0000 00000000 		.space	76
 845      00000000 
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s 			page 25


 845      00000000 
 845      00000000 
 845      00000000 
 846              		.global	htim1
 847              		.section	.bss.htim1,"aw",%nobits
 848              		.align	2
 851              	htim1:
 852 0000 00000000 		.space	76
 852      00000000 
 852      00000000 
 852      00000000 
 852      00000000 
 853              		.text
 854              	.Letext0:
 855              		.file 2 "c:\\users\\billa\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 856              		.file 3 "c:\\users\\billa\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 857              		.file 4 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l412xx.h"
 858              		.file 5 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 859              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 860              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 861              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 862              		.file 9 "Core/Inc/tim.h"
 863              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim_ex.h"
 864              		.file 11 "Core/Inc/main.h"
 865              		.file 12 "<built-in>"
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s 			page 26


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s:21     .text.HAL_TIM_Base_MspInit:0000000000000000 $t
C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s:27     .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s:159    .text.HAL_TIM_Base_MspInit:0000000000000080 $d
C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s:837    .bss.hdma_tim2_ch1:0000000000000000 hdma_tim2_ch1
C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s:167    .text.HAL_TIM_MspPostInit:0000000000000000 $t
C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s:173    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s:297    .text.HAL_TIM_MspPostInit:0000000000000080 $d
C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s:303    .text.MX_TIM1_Init:0000000000000000 $t
C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s:309    .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s:593    .text.MX_TIM1_Init:000000000000012c $d
C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s:851    .bss.htim1:0000000000000000 htim1
C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s:599    .text.MX_TIM2_Init:0000000000000000 $t
C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s:605    .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s:764    .text.MX_TIM2_Init:00000000000000a4 $d
C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s:844    .bss.htim2:0000000000000000 htim2
C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s:769    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s:775    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s:827    .text.HAL_TIM_Base_MspDeInit:0000000000000034 $d
C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s:834    .bss.hdma_tim2_ch1:0000000000000000 $d
C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s:841    .bss.htim2:0000000000000000 $d
C:\Users\billa\AppData\Local\Temp\ccsEZA6b.s:848    .bss.htim1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_DMA_Init
Error_Handler
HAL_GPIO_Init
memset
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_DMA_DeInit
