platform: nangate45

design_name: top

verilog_files:
- top.v
sdc_file: main_constraints.sdc

die_area: "0 0 500 500"
core_area: "10 10 400 400"
