{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1761870670910 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761870670910 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 30 21:31:10 2025 " "Processing started: Thu Oct 30 21:31:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1761870670910 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1761870670910 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off JK -c JK " "Command: quartus_map --read_settings_files=on --write_settings_files=off JK -c JK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1761870670910 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1761870672355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JK-comportamiento " "Found design unit 1: JK-comportamiento" {  } { { "JK.vhd" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Preguntas/JK.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761870673779 ""} { "Info" "ISGN_ENTITY_NAME" "1 JK " "Found entity 1: JK" {  } { { "JK.vhd" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Preguntas/JK.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761870673779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761870673779 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "JK " "Elaborating entity \"JK\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1761870673904 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "JK_Vector JK.vhd(17) " "VHDL Signal Declaration warning at JK.vhd(17): used implicit default value for signal \"JK_Vector\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JK.vhd" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Preguntas/JK.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1761870673986 "|JK"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Q GND " "Pin \"Q\" is stuck at GND" {  } { { "JK.vhd" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Preguntas/JK.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1761870676131 "|JK|Q"} { "Warning" "WMLS_MLS_STUCK_PIN" "QN VCC " "Pin \"QN\" is stuck at VCC" {  } { { "JK.vhd" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Preguntas/JK.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1761870676131 "|JK|QN"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1761870676131 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1761870677230 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761870677230 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "JK.vhd" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Preguntas/JK.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761870678357 "|JK|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLR " "No output dependent on input pin \"CLR\"" {  } { { "JK.vhd" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Preguntas/JK.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761870678357 "|JK|CLR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "J " "No output dependent on input pin \"J\"" {  } { { "JK.vhd" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Preguntas/JK.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761870678357 "|JK|J"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "K " "No output dependent on input pin \"K\"" {  } { { "JK.vhd" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Preguntas/JK.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761870678357 "|JK|K"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1761870678357 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1761870678389 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1761870678389 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1761870678389 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1761870678467 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 30 21:31:18 2025 " "Processing ended: Thu Oct 30 21:31:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1761870678467 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1761870678467 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1761870678467 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1761870678467 ""}
