Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Oct 28 10:44:53 2020
| Host         : pc running 64-bit Ubuntu 19.10
| Command      : report_control_sets -verbose -file factor_control_sets_placed.rpt
| Design       : factor
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   304 |
|    Minimum number of control sets                        |   304 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   661 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   304 |
| >= 0 to < 4        |    46 |
| >= 4 to < 6        |    22 |
| >= 6 to < 8        |    12 |
| >= 8 to < 10       |    54 |
| >= 10 to < 12      |    12 |
| >= 12 to < 14      |    27 |
| >= 14 to < 16      |     1 |
| >= 16              |   130 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2299 |          698 |
| No           | No                    | Yes                    |              24 |            7 |
| No           | Yes                   | No                     |              56 |           20 |
| Yes          | No                    | No                     |            3386 |         1362 |
| Yes          | No                    | Yes                    |              80 |           19 |
| Yes          | Yes                   | No                     |             694 |          202 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|       Clock Signal      |                                                                                     Enable Signal                                                                                    |                                                                          Set/Reset Signal                                                                         | Slice Load Count | Bel Load Count |
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  pll_inst/inst/clk_out2 | mac_inst/zero_st[6]_i_2_n_0                                                                                                                                                          |                                                                                                                                                                   |                1 |              1 |
|  pll_inst/inst/clk_out3 | rs485_skp_inst/tx/tx_i_1_n_0                                                                                                                                                         |                                                                                                                                                                   |                1 |              1 |
|  pll_inst/inst/clk_out2 | fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/base_max_cntrl                                                                                                        | fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/flush_data1                                                                                        |                1 |              1 |
|  pll_inst/inst/clk_out2 | fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/base_en_cntrl                                                                                                         | fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.gen_coef_addr[3]_i_1_n_0                                                  |                1 |              1 |
|  pll_inst/inst/clk_out2 | fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_wrap_buff_re/RE                                                                      | fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/phase_max0 |                1 |              1 |
|  pll_inst/inst/clk_out2 | fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/base_en_cntrl                                                                                                         | fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.gen_coef_addr[3]_i_1_n_0                                                  |                1 |              1 |
|  pll_inst/inst/clk_out2 | fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/base_max_cntrl                                                                                                        | fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/flush_data1                                                                                        |                1 |              1 |
|  pll_inst/inst/clk_out2 | fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_wrap_buff_re/RE                                                                      | fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/phase_max0 |                1 |              1 |
|  pll_inst/inst/clk_out2 | fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_latch_op/wr_enable                                                                         | fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_latch_op/SR[0]                                                          |                1 |              1 |
|  pll_inst/inst/clk_out2 | mac_inst/apo_alg_reg[1]                                                                                                                                                              | mac_inst/apo_alg_reg[0]                                                                                                                                           |                1 |              1 |
|  pll_inst/inst/clk_out2 | mac_inst/addr_26010[3]_i_2_n_0                                                                                                                                                       |                                                                                                                                                                   |                1 |              1 |
|  ad9850_inst/sclk_t     | ad9850_inst/update_i_1_n_0                                                                                                                                                           |                                                                                                                                                                   |                1 |              1 |
|  lrck_OBUF              |                                                                                                                                                                                      |                                                                                                                                                                   |                1 |              1 |
|  pll_inst/inst/clk_out1 |                                                                                                                                                                                      |                                                                                                                                                                   |                1 |              1 |
|  pll_inst/inst/clk_out1 | clk_adc_o_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                   |                1 |              1 |
|  pll_inst/inst/clk_out2 | mac_inst/eth_txen_i_1_n_0                                                                                                                                                            |                                                                                                                                                                   |                1 |              1 |
|  pll_inst/inst/clk_out2 | mac_inst/eth_tx_j                                                                                                                                                                    |                                                                                                                                                                   |                1 |              1 |
|  pll_inst/inst/clk_out2 | rk_o_i_1_n_0                                                                                                                                                                         | fd_tim[31]_i_1_n_0                                                                                                                                                |                1 |              1 |
|  pll_inst/inst/clk_out2 | rs485_skp_inst/skp_st_reg[0]                                                                                                                                                         |                                                                                                                                                                   |                1 |              1 |
|  pll_inst/inst/clk_out2 |                                                                                                                                                                                      | fd_tim[31]_i_1_n_0                                                                                                                                                |                1 |              1 |
|  pll_inst/inst/clk_out1 | fd0                                                                                                                                                                                  |                                                                                                                                                                   |                1 |              1 |
|  ad9850_inst/sclk_t     | ad9850_inst/reset_i_1_n_0                                                                                                                                                            |                                                                                                                                                                   |                1 |              1 |
|  ad9850_inst/sclk_t     |                                                                                                                                                                                      |                                                                                                                                                                   |                1 |              1 |
|  pll_inst/inst/clk_out3 | rs485_dfs_inst/uart_tx_dfs/o_TX_Serial_i_1_n_0                                                                                                                                       |                                                                                                                                                                   |                1 |              1 |
|  pll_inst/inst/clk_out3 | rs485_dfs_inst/uart_rx_dfs/r_RX_Byte[0]_i_1_n_0                                                                                                                                      |                                                                                                                                                                   |                1 |              1 |
|  ad9850_inst/sclk_t     | ad9850_inst/FSM_onehot_alg_dds_reg_n_0_[7]                                                                                                                                           |                                                                                                                                                                   |                1 |              1 |
|  pll_inst/inst/clk_out3 | rs485_dfs_inst/uart_rx_dfs/r_RX_Byte[1]_i_1_n_0                                                                                                                                      |                                                                                                                                                                   |                1 |              1 |
|  pll_inst/inst/clk_out3 | rs485_dfs_inst/uart_rx_dfs/r_RX_Byte[2]_i_1_n_0                                                                                                                                      |                                                                                                                                                                   |                1 |              1 |
|  pll_inst/inst/clk_out3 | rs485_dfs_inst/uart_rx_dfs/r_RX_Byte[7]_i_1_n_0                                                                                                                                      |                                                                                                                                                                   |                1 |              1 |
|  pll_inst/inst/clk_out3 | rs485_dfs_inst/uart_rx_dfs/r_RX_Byte[6]_i_1_n_0                                                                                                                                      |                                                                                                                                                                   |                1 |              1 |
|  pll_inst/inst/clk_out3 | rs485_dfs_inst/uart_rx_dfs/r_RX_Byte[5]_i_1_n_0                                                                                                                                      |                                                                                                                                                                   |                1 |              1 |
|  ad9850_inst/sclk_t     | ad9850_inst/clkw                                                                                                                                                                     |                                                                                                                                                                   |                1 |              1 |
|  pll_inst/inst/clk_out3 | rs485_dfs_inst/uart_rx_dfs/r_RX_Byte[4]_i_1_n_0                                                                                                                                      |                                                                                                                                                                   |                1 |              1 |
|  pll_inst/inst/clk_out3 | rs485_dfs_inst/uart_rx_dfs/r_RX_Byte[3]_i_1_n_0                                                                                                                                      |                                                                                                                                                                   |                1 |              1 |
|  pll_inst/inst/clk_out2 | mac_inst/eth_26100_crc[31]                                                                                                                                                           |                                                                                                                                                                   |                2 |              2 |
|  pll_inst/inst/clk_out2 | mac_inst/dfs_zero                                                                                                                                                                    | mac_inst/dfs_zero[5]_i_1_n_0                                                                                                                                      |                1 |              2 |
|  pll_inst/inst/clk_out2 | timer_rst[31]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                   |                1 |              2 |
|  ad9850_inst/sclk_t     | ad9850_inst/bit_no                                                                                                                                                                   |                                                                                                                                                                   |                1 |              2 |
|  pll_inst/inst/clk_out2 | mac_inst/eth_adc_crc[18]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                   |                2 |              2 |
|  mac_inst/wr_clk_BUFG   |                                                                                                                                                                                      | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                         |                1 |              2 |
|  pll_inst/inst/clk_out2 | mac_inst/eth_26010_crc[18]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                   |                2 |              2 |
|  pll_inst/inst/clk_out2 | mac_inst/ram_skp_26100_rd_addr[5]_i_2_n_0                                                                                                                                            |                                                                                                                                                                   |                1 |              3 |
|  pll_inst/inst/clk_out2 | mac_inst/ram_skp_26100_rd_addr[5]_i_2_n_0                                                                                                                                            | mac_inst/ram_skp_26100_rd_addr[5]_i_1_n_0                                                                                                                         |                1 |              3 |
|  pll_inst/inst/clk_out2 | mac_inst/addr_26010[3]_i_2_n_0                                                                                                                                                       | mac_inst/addr_26010[3]_i_1_n_0                                                                                                                                    |                2 |              3 |
|  pll_inst/inst/clk_out2 |                                                                                                                                                                                      | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                   |                1 |              3 |
|  ad9850_inst/sclk_t     | ad9850_inst/bit_no                                                                                                                                                                   | ad9850_inst/FSM_onehot_alg_dds[10]_i_1_n_0                                                                                                                        |                1 |              3 |
|  pll_inst/inst/clk_out2 | mac_inst/fifo_26100_st[4]_i_1_n_0                                                                                                                                                    | mac_inst/fifo_26100_st[7]_i_1_n_0                                                                                                                                 |                2 |              4 |
|  pll_inst/inst/clk_out2 | mac_inst/eth_tx_igp[3]_i_2_n_0                                                                                                                                                       | mac_inst/eth_tx_igp                                                                                                                                               |                1 |              4 |
|  pll_inst/inst/clk_out2 | mac_inst/fifo_26100_st[4]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                   |                2 |              4 |
|  pll_inst/inst/clk_out2 | mac_inst/eth_tx_state[3]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                   |                1 |              4 |
|  ad9850_inst/sclk_t     | ad9850_inst/delay_cnt                                                                                                                                                                |                                                                                                                                                                   |                1 |              4 |
|  pll_inst/inst/clk_out2 | mac_inst/apo_alg_reg[1]                                                                                                                                                              |                                                                                                                                                                   |                2 |              4 |
|  pll_inst/inst/clk_out2 | fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/p_1_in                                                                                                                | fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/base_max_cntrl                                                                                     |                1 |              4 |
|  pll_inst/inst/clk_out2 | mac_inst/ram_adc/E[0]                                                                                                                                                                |                                                                                                                                                                   |                2 |              4 |
| ~PHY_RXC_IBUF_BUFG      | mac_inst/FSM_sequential_eth_rx_state[3]_i_1_n_0                                                                                                                                      |                                                                                                                                                                   |                3 |              4 |
|  pll_inst/inst/clk_out2 | fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/p_1_in                                                                                                                | fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/base_max_cntrl                                                                                     |                1 |              4 |
|  pll_inst/inst/clk_out2 | mac_inst/dfs_zero                                                                                                                                                                    |                                                                                                                                                                   |                2 |              4 |
|  dac_fd_BUFG            |                                                                                                                                                                                      |                                                                                                                                                                   |                3 |              5 |
|  pll_inst/inst/clk_out2 | byte_cnt[31]_i_2_n_0                                                                                                                                                                 | byte_cnt[4]_i_1_n_0                                                                                                                                               |                2 |              5 |
|  pll_inst/inst/clk_out2 | cic_I/U0/i_synth/decimator.decimation_filter/op_rate_en                                                                                                                              |                                                                                                                                                                   |                1 |              5 |
|  pll_inst/inst/clk_out2 | rs485_skp_inst/skp_st_reg[0]                                                                                                                                                         | rs485_skp_inst/skp_st_reg[1]_3                                                                                                                                    |                1 |              5 |
|  pll_inst/inst/clk_out2 | fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_wrap_buff_re/RE                                                                      |                                                                                                                                                                   |                2 |              5 |
|  pll_inst/inst/clk_out2 | cic_Q/U0/i_synth/decimator.decimation_filter/op_rate_en                                                                                                                              |                                                                                                                                                                   |                1 |              5 |
|  pll_inst/inst/clk_out2 | mac_inst/FSM_sequential_eth_prepare[4]_i_1_n_0                                                                                                                                       |                                                                                                                                                                   |                3 |              5 |
|  pll_inst/inst/clk_out2 | skp_data_timeout[6]_i_2_n_0                                                                                                                                                          | skp_data_timeout[6]_i_1_n_0                                                                                                                                       |                2 |              5 |
|  pll_inst/inst/clk_out2 | fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_wrap_buff_re/RE                                                                      |                                                                                                                                                                   |                2 |              5 |
|  pll_inst/inst/clk_out2 | mac_inst/fifo_26010_st[6]_i_2_n_0                                                                                                                                                    | mac_inst/fifo_26010_st[6]_i_1_n_0                                                                                                                                 |                2 |              5 |
|  pll_inst/inst/clk_out3 | rs485_skp_inst/sync                                                                                                                                                                  | rs485_skp_inst/sync[21]_i_1_n_0                                                                                                                                   |                1 |              5 |
|  pll_inst/inst/clk_out3 | rs485_skp_inst/write_cnt[7]_i_1_n_0                                                                                                                                                  | rs485_skp_inst/write_cnt[5]_i_1_n_0                                                                                                                               |                2 |              6 |
| ~PHY_RXC_IBUF_BUFG      |                                                                                                                                                                                      | mac_inst/event_eth_arp_wr0                                                                                                                                        |                6 |              6 |
|  pll_inst/inst/clk_out2 | fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cin                                                                                                                   | fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_fifo.g_no_tready.op_rate_cnt[5]_i_1_n_0                                              |                2 |              6 |
|  pll_inst/inst/clk_out2 | fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/base_max_cntrl                                                                                                        |                                                                                                                                                                   |                2 |              6 |
|  pll_inst/inst/clk_out2 | mac_inst/event_26100_skp/skp_st_reg[1]                                                                                                                                               | mac_inst/event_26100_skp/skp_st_reg[0]                                                                                                                            |                2 |              6 |
|  pll_inst/inst/clk_out2 | mac_inst/zero_st[6]_i_2_n_0                                                                                                                                                          | mac_inst/zero_st[6]_i_1_n_0                                                                                                                                       |                2 |              6 |
|  pll_inst/inst/clk_out2 | mac_inst/addr_26100                                                                                                                                                                  |                                                                                                                                                                   |                3 |              6 |
|  pll_inst/inst/clk_out2 | fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/base_max_cntrl                                                                                                        |                                                                                                                                                                   |                2 |              6 |
|  pll_inst/inst/clk_out2 | fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cin                                                                                                                   | fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_fifo.g_no_tready.op_rate_cnt[5]_i_1_n_0                                              |                2 |              6 |
|  pll_inst/inst/clk_out2 |                                                                                                                                                                                      | ad9850_inst/clear                                                                                                                                                 |                2 |              7 |
|  dac_fd_BUFG            | dac_dat[30]_i_2_n_0                                                                                                                                                                  | ram_varu/dac_st_reg[0]                                                                                                                                            |                7 |              7 |
|  pll_inst/inst/clk_out2 | mac_inst/arp_byte_cnt                                                                                                                                                                |                                                                                                                                                                   |                3 |              7 |
|  pll_inst/inst/clk_out2 | apo_comm_reg[13]0                                                                                                                                                                    |                                                                                                                                                                   |                2 |              8 |
|  pll_inst/inst/clk_out2 | apo_comm_reg[16]0                                                                                                                                                                    |                                                                                                                                                                   |                2 |              8 |
|  pll_inst/inst/clk_out2 | apo_comm_reg[12]0                                                                                                                                                                    |                                                                                                                                                                   |                2 |              8 |
|  pll_inst/inst/clk_out2 | apo_comm_reg[11]0                                                                                                                                                                    |                                                                                                                                                                   |                2 |              8 |
|  pll_inst/inst/clk_out2 | apo_comm_reg[10]0                                                                                                                                                                    |                                                                                                                                                                   |                2 |              8 |
|  pll_inst/inst/clk_out2 | apo_comm_reg[0]0                                                                                                                                                                     | apo_comm[0][7]_i_1_n_0                                                                                                                                            |                2 |              8 |
|  pll_inst/inst/clk_out2 | adc_data[7]_i_2_n_0                                                                                                                                                                  | adc_data[7]_i_1_n_0                                                                                                                                               |                4 |              8 |
|  pll_inst/inst/clk_out2 | apo_comm_reg[8]0                                                                                                                                                                     | apo_comm[8][7]_i_1_n_0                                                                                                                                            |                3 |              8 |
|  pll_inst/inst/clk_out2 | apo_comm_reg[14]0                                                                                                                                                                    |                                                                                                                                                                   |                1 |              8 |
|  pll_inst/inst/clk_out2 | apo_comm_reg[15]0                                                                                                                                                                    |                                                                                                                                                                   |                1 |              8 |
|  pll_inst/inst/clk_out2 | mac_inst/fifo_26010_din[7]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                   |                4 |              8 |
|  pll_inst/inst/clk_out2 | apo_comm_reg[17]0                                                                                                                                                                    |                                                                                                                                                                   |                3 |              8 |
|  pll_inst/inst/clk_out2 | apo_comm_reg[6]0                                                                                                                                                                     | apo_comm[6][7]_i_1_n_0                                                                                                                                            |                3 |              8 |
|  pll_inst/inst/clk_out2 | apo_comm_reg[7]0                                                                                                                                                                     | apo_comm[7][7]_i_1_n_0                                                                                                                                            |                2 |              8 |
|  pll_dac1/inst/clk_out1 |                                                                                                                                                                                      |                                                                                                                                                                   |                3 |              8 |
|  pll_inst/inst/clk_out2 | apo_comm_reg[9]0                                                                                                                                                                     | apo_comm[9][7]_i_1_n_0                                                                                                                                            |                2 |              8 |
|  pll_inst/inst/clk_out2 | cic_cnt[7]_i_1_n_0                                                                                                                                                                   | fd_tim[31]_i_1_n_0                                                                                                                                                |                3 |              8 |
|  pll_inst/inst/clk_out2 | ram_skp_25700_din[7]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                   |                2 |              8 |
|  pll_inst/inst/clk_out2 | skp_clear_st[7]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                   |                2 |              8 |
|  pll_inst/inst/clk_out3 | rs485_dfs_inst/uart_tx_dfs/r_TX_Data_0                                                                                                                                               |                                                                                                                                                                   |                1 |              8 |
|  pll_inst/inst/clk_out2 | mac_inst/ram_skp_26100_wr_en_reg_0                                                                                                                                                   | mac_inst/ram_skp_26100_wr_en_reg                                                                                                                                  |                2 |              8 |
|  pll_inst/inst/clk_out2 | mac_inst/fifo_eth_arp_din                                                                                                                                                            |                                                                                                                                                                   |                7 |              8 |
|  pll_inst/inst/clk_out3 | rs485_dfs_inst/uart_tx_dfs/E[0]                                                                                                                                                      |                                                                                                                                                                   |                1 |              8 |
|  pll_inst/inst/clk_out2 | mac_inst/fifo_26100_din[7]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                   |                6 |              8 |
| ~PHY_RXC_IBUF_BUFG      | mac_inst/eth_ARP_IP_src[23]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                   |                3 |              8 |
| ~PHY_RXC_IBUF_BUFG      | mac_inst/eth_UDP_DP[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                   |                3 |              8 |
| ~PHY_RXC_IBUF_BUFG      | mac_inst/eth_rx_alg_state__0                                                                                                                                                         |                                                                                                                                                                   |                5 |              8 |
| ~PHY_RXC_IBUF_BUFG      | mac_inst/eth_type[15]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                   |                3 |              8 |
| ~PHY_RXC_IBUF_BUFG      | mac_inst/eth_type[7]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                   |                3 |              8 |
| ~PHY_RXC_IBUF_BUFG      | mac_inst/fifo_eth_apo_din                                                                                                                                                            |                                                                                                                                                                   |                3 |              8 |
| ~PHY_RXC_IBUF_BUFG      | mac_inst/varu_din                                                                                                                                                                    |                                                                                                                                                                   |                3 |              8 |
| ~PHY_RXC_IBUF_BUFG      | mac_inst/eth_ARP_IP_dst[15]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                   |                2 |              8 |
| ~PHY_RXC_IBUF_BUFG      | mac_inst/eth_IPv4_IP_dst[7]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                   |                2 |              8 |
| ~PHY_RXC_IBUF_BUFG      | mac_inst/eth_UDP_data_len[7]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                   |                3 |              8 |
| ~PHY_RXC_IBUF_BUFG      | mac_inst/eth_ARP_IP_dst[23]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                   |                2 |              8 |
| ~PHY_RXC_IBUF_BUFG      | mac_inst/eth_ARP_IP_dst[31]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                   |                1 |              8 |
| ~PHY_RXC_IBUF_BUFG      | mac_inst/dfs_tx_din[7]_i_1_n_0                                                                                                                                                       | mac_inst/event_eth_arp_wr0                                                                                                                                        |                1 |              8 |
| ~PHY_RXC_IBUF_BUFG      | mac_inst/eth_ARP_IP_src[15]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                   |                4 |              8 |
| ~PHY_RXC_IBUF_BUFG      | mac_inst/eth_IPv4_IP_dst[31]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                   |                2 |              8 |
| ~PHY_RXC_IBUF_BUFG      | mac_inst/eth_IPv4_IP_dst[23]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                   |                2 |              8 |
| ~PHY_RXC_IBUF_BUFG      | mac_inst/eth_ARP_IP_src[31]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                   |                5 |              8 |
| ~PHY_RXC_IBUF_BUFG      | mac_inst/eth_ARP_IP_src[7]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                   |                4 |              8 |
| ~PHY_RXC_IBUF_BUFG      | mac_inst/eth_ARP_MAC_src[15]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                   |                4 |              8 |
| ~PHY_RXC_IBUF_BUFG      | mac_inst/eth_IPv4_IP_dst[15]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                   |                2 |              8 |
| ~PHY_RXC_IBUF_BUFG      | mac_inst/eth_ARP_MAC_src[7]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                   |                2 |              8 |
| ~PHY_RXC_IBUF_BUFG      | mac_inst/eth_ARP_MAC_src[47]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                   |                5 |              8 |
| ~PHY_RXC_IBUF_BUFG      | mac_inst/eth_ARP_MAC_src[23]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                   |                2 |              8 |
| ~PHY_RXC_IBUF_BUFG      | mac_inst/eth_ARP_MAC_src[31]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                   |                3 |              8 |
| ~PHY_RXC_IBUF_BUFG      | mac_inst/eth_ARP_MAC_src[39]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                   |                3 |              8 |
|  pll_inst/inst/clk_out1 | cs_o[7]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                   |                2 |              8 |
| ~PHY_RXC_IBUF_BUFG      | mac_inst/eth_UDP_data_len[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                   |                1 |              8 |
| ~PHY_RXC_IBUF_BUFG      | mac_inst/eth_IPv4_type                                                                                                                                                               |                                                                                                                                                                   |                3 |              8 |
| ~PHY_RXC_IBUF_BUFG      | mac_inst/eth_UDP_DP[7]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                   |                4 |              8 |
|  mac_inst/wr_clk_BUFG   |                                                                                                                                                                                      | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                           |                2 |              9 |
|  pll_inst/inst/clk_out2 | mac_inst/fifo_arp_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                |                                                                                                                                                                   |                4 |             10 |
|  pll_inst/inst/clk_out3 | rs485_skp_inst/uart_period_rx[9]_i_1_n_0                                                                                                                                             | rs485_skp_inst/tx/SR[0]                                                                                                                                           |                3 |             10 |
|  pll_inst/inst/clk_out3 |                                                                                                                                                                                      | rs485_skp_inst/baud_rate_gen_inst/tx_acc[9]_i_1_n_0                                                                                                               |                3 |             10 |
|  pll_inst/inst/clk_out3 | rs485_skp_inst/write_cnt[7]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                   |                3 |             10 |
| ~PHY_RXC_IBUF_BUFG      | mac_inst/varu_wr_addr                                                                                                                                                                | mac_inst/event_eth_arp_wr0                                                                                                                                        |                4 |             10 |
|  pll_inst/inst/clk_out2 | ram_skp_25700_rd_addr[5]_i_2_n_0                                                                                                                                                     | ram_skp_25700_rd_addr[5]_i_1_n_0                                                                                                                                  |                3 |             10 |
|  dac_fd_BUFG            | ram_varu_rd_addr[0]_i_1_n_0                                                                                                                                                          | dac_byte_cnt[9]_i_1_n_0                                                                                                                                           |                2 |             10 |
|  dac_fd_BUFG            | dac_byte_cnt[9]_i_2_n_0                                                                                                                                                              | dac_byte_cnt[9]_i_1_n_0                                                                                                                                           |                3 |             10 |
|  pll_inst/inst/clk_out2 |                                                                                                                                                                                      | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                             |                3 |             10 |
|  PHY_RXC_IBUF_BUFG      |                                                                                                                                                                                      |                                                                                                                                                                   |                7 |             11 |
|  pll_inst/inst/clk_out3 | rs485_skp_inst/bit_rx_nn                                                                                                                                                             | rs485_skp_inst/tx/SR[0]                                                                                                                                           |                2 |             11 |
|  pll_inst/inst/clk_out2 | adc_cnt[6]_i_1_n_0                                                                                                                                                                   | fd_tim[31]_i_1_n_0                                                                                                                                                |                3 |             11 |
|  PHY_RXC_IBUF_BUFG      | mac_inst/varu_wr_addr_reg[9]_3                                                                                                                                                       |                                                                                                                                                                   |                3 |             12 |
|  PHY_RXC_IBUF_BUFG      | mac_inst/varu_wr_en_reg_2                                                                                                                                                            |                                                                                                                                                                   |                3 |             12 |
|  PHY_RXC_IBUF_BUFG      | mac_inst/varu_wr_addr_reg[8]_0                                                                                                                                                       |                                                                                                                                                                   |                3 |             12 |
|  PHY_RXC_IBUF_BUFG      | mac_inst/varu_wr_addr_reg[6]_0                                                                                                                                                       |                                                                                                                                                                   |                3 |             12 |
| ~PHY_RXC_IBUF_BUFG_1    | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg                                                                         |                                                                                                                                                                   |                3 |             12 |
|  pll_inst/inst/clk_out2 | ram_skp_26100_wr_en_reg_n_0                                                                                                                                                          |                                                                                                                                                                   |                3 |             12 |
|  pll_inst/inst/clk_out2 | ram_skp_25700_wr_en_reg_n_0                                                                                                                                                          |                                                                                                                                                                   |                3 |             12 |
|  PHY_RXC_IBUF_BUFG      | mac_inst/varu_wr_addr_reg[8]_1                                                                                                                                                       |                                                                                                                                                                   |                3 |             12 |
|  PHY_RXC_IBUF_BUFG      | mac_inst/varu_wr_addr_reg[8]_2                                                                                                                                                       |                                                                                                                                                                   |                3 |             12 |
|  PHY_RXC_IBUF_BUFG      | mac_inst/varu_wr_addr_reg[9]_0                                                                                                                                                       |                                                                                                                                                                   |                3 |             12 |
|  PHY_RXC_IBUF_BUFG      | mac_inst/varu_wr_addr_reg[9]_1                                                                                                                                                       |                                                                                                                                                                   |                3 |             12 |
| ~PHY_RXC_IBUF_BUFG_1    | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_1                                                                |                                                                                                                                                                   |                3 |             12 |
|  PHY_RXC_IBUF_BUFG      | mac_inst/varu_wr_addr_reg[9]_2                                                                                                                                                       |                                                                                                                                                                   |                3 |             12 |
|  ad9850_inst/sclk_t     | ad9850_inst/FSM_onehot_alg_dds[11]_i_1_n_0                                                                                                                                           |                                                                                                                                                                   |                2 |             12 |
|  PHY_RXC_IBUF_BUFG      | mac_inst/varu_wr_en_reg_0                                                                                                                                                            |                                                                                                                                                                   |                3 |             12 |
|  PHY_RXC_IBUF_BUFG      | mac_inst/varu_wr_addr_reg[7]_0                                                                                                                                                       |                                                                                                                                                                   |                3 |             12 |
| ~PHY_RXC_IBUF_BUFG_1    | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_0                                                                       |                                                                                                                                                                   |                3 |             12 |
|  PHY_RXC_IBUF_BUFG      | mac_inst/varu_wr_en_reg_5                                                                                                                                                            |                                                                                                                                                                   |                3 |             12 |
| ~PHY_RXC_IBUF_BUFG_1    | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_0                                                                |                                                                                                                                                                   |                3 |             12 |
|  PHY_RXC_IBUF_BUFG      | mac_inst/varu_wr_en_reg_4                                                                                                                                                            |                                                                                                                                                                   |                3 |             12 |
|  PHY_RXC_IBUF_BUFG      | mac_inst/varu_wr_en_reg_1                                                                                                                                                            |                                                                                                                                                                   |                3 |             12 |
|  pll_inst/inst/clk_out3 | rs485_skp_inst/baud_rate_gen_inst/FSM_sequential_state_reg                                                                                                                           |                                                                                                                                                                   |                4 |             12 |
|  PHY_RXC_IBUF_BUFG      | mac_inst/varu_wr_en_reg_3                                                                                                                                                            |                                                                                                                                                                   |                3 |             12 |
|  pll_inst/inst/clk_out2 | adc_wr_addr[11]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                   |                5 |             12 |
|  PHY_RXC_IBUF_BUFG      | mac_inst/varu_wr_addr_reg[7]_1                                                                                                                                                       |                                                                                                                                                                   |                3 |             12 |
|  pll_inst/inst/clk_out3 | rs485_dfs_inst/uart_rx_dfs/r_Clock_Count                                                                                                                                             |                                                                                                                                                                   |                4 |             13 |
|  pll_inst/inst/clk_out3 | rs485_dfs_inst/uart_tx_dfs/r_Clock_Count                                                                                                                                             | rs485_dfs_inst/uart_tx_dfs/r_Clock_Count0                                                                                                                         |                4 |             13 |
|  pll_inst/inst/clk_out2 | mac_inst/eth_tx_j                                                                                                                                                                    | mac_inst/eth_tx_j[15]_i_1_n_0                                                                                                                                     |                4 |             15 |
|  pll_inst/inst/clk_out2 | cic_Q/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/comb_nd_out                                                                 |                                                                                                                                                                   |                8 |             16 |
|  pll_inst/inst/clk_out2 | mac_inst/eth_tx_26010_data[32][7]_i_1_n_0                                                                                                                                            | mac_inst/eth_tx_26010_data[27][7]_i_1_n_0                                                                                                                         |                8 |             16 |
|  pll_inst/inst/clk_out2 | mac_inst/eth_tx_26100_data[32][7]_i_1_n_0                                                                                                                                            | mac_inst/eth_tx_26100_data                                                                                                                                        |                6 |             16 |
|  pll_inst/inst/clk_out2 | mac_inst/eth_tx_adc_data[32][7]_i_2_n_0                                                                                                                                              | mac_inst/eth_tx_adc_data[32][7]_i_1_n_0                                                                                                                           |                6 |             16 |
|  pll_inst/inst/clk_out2 | mac_inst/eth_txd[7]_i_2_n_0                                                                                                                                                          | mac_inst/eth_txd[7]_i_1_n_0                                                                                                                                       |                5 |             16 |
|  pll_inst/inst/clk_out2 | fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_mem_allign/re_mem           |                                                                                                                                                                   |                5 |             16 |
|  pll_inst/inst/clk_out1 | data_adc[72][15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                   |               11 |             16 |
|  pll_inst/inst/clk_out3 | rs485_dfs_inst/timer_sw[0]_i_1_n_0                                                                                                                                                   | rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg_0                                                                                                                      |                4 |             16 |
|  pll_inst/inst/clk_out2 | fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/rfd_int                                                                                                               |                                                                                                                                                                   |               16 |             16 |
|  pll_inst/inst/clk_out2 | fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/m_axis_data_tdata_int0                                                                                                |                                                                                                                                                                   |                4 |             16 |
|  pll_inst/inst/clk_out2 | fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/rfd_int                                                                                                               |                                                                                                                                                                   |               16 |             16 |
|  pll_inst/inst/clk_out2 | adc_ch_cnt[15]_i_2_n_0                                                                                                                                                               | adc_ch_cnt[15]_i_1_n_0                                                                                                                                            |                4 |             16 |
|  pll_inst/inst/clk_out2 | fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_mem_allign/re_mem           |                                                                                                                                                                   |                4 |             16 |
|  pll_inst/inst/clk_out2 | cic_I/U0/i_synth/decimator.decimation_filter/E[0]                                                                                                                                    |                                                                                                                                                                   |                4 |             16 |
| ~PHY_RXC_IBUF_BUFG      | mac_inst/eth_rx_byte_cnt[0]_i_1_n_0                                                                                                                                                  | mac_inst/event_eth_arp_wr0                                                                                                                                        |                4 |             16 |
|  pll_inst/inst/clk_out2 | cic_Q/U0/i_synth/decimator.decimation_filter/E[0]                                                                                                                                    |                                                                                                                                                                   |                5 |             16 |
|  pll_inst/inst/clk_out2 | env_timer[0]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                   |                4 |             16 |
|  pll_inst/inst/clk_out2 | cic_I/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/comb_nd_out                                                                 |                                                                                                                                                                   |                7 |             16 |
|  pll_inst/inst/clk_out2 | mac_inst/eth_26010_crc[16]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                   |                3 |             17 |
|  pll_inst/inst/clk_out2 | mac_inst/eth_adc_crc[16]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                   |                4 |             17 |
|  pll_inst/inst/clk_out2 | fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/rd_enable                                                                 |                                                                                                                                                                   |               17 |             17 |
|  pll_inst/inst/clk_out2 | mac_inst/eth_26100_crc[15]                                                                                                                                                           |                                                                                                                                                                   |                4 |             17 |
|  pll_inst/inst/clk_out3 | rs485_dfs_inst/rcv_time[0]_i_1_n_0                                                                                                                                                   | rs485_dfs_inst/uart_rx_dfs/serial_rdy                                                                                                                             |                5 |             18 |
|  pll_inst/inst/clk_out3 | rs485_skp_inst/sync                                                                                                                                                                  |                                                                                                                                                                   |                4 |             19 |
|  pll_inst/inst/clk_out2 | rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                  |                                                                                                                                                                   |                4 |             20 |
|  pll_inst/inst/clk_out2 | rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                  |                                                                                                                                                                   |                4 |             20 |
|  pll_inst/inst/clk_out2 | mac_inst/fifo_arp_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                  |                                                                                                                                                                   |                4 |             20 |
|  pll_inst/inst/clk_out2 | mac_inst/fifo_26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                     |                                                                                                                                                                   |                7 |             20 |
|  pll_inst/inst/clk_out2 | mac_inst/fifo_arp_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                  |                                                                                                                                                                   |                6 |             20 |
|  pll_inst/inst/clk_out2 | mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                     |                                                                                                                                                                   |                4 |             20 |
|  pll_inst/inst/clk_out3 | rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                  |                                                                                                                                                                   |                4 |             20 |
|  pll_inst/inst/clk_out2 | mac_inst/ram_adc/E[0]                                                                                                                                                                | mac_inst/eth_tx_pre_reg[1]_1                                                                                                                                      |                6 |             20 |
|  pll_inst/inst/clk_out3 | rs485_skp_inst/delay                                                                                                                                                                 |                                                                                                                                                                   |                5 |             20 |
|  pll_inst/inst/clk_out2 | fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/m_axis_data_tdata_int0                                                                                                |                                                                                                                                                                   |                5 |             23 |
|  mac_inst/wr_clk_BUFG   | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                  | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                          |                5 |             24 |
|  pll_inst/inst/clk_out2 | mac_inst/fcs_t[23]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                   |                8 |             24 |
|  pll_inst/inst/clk_out2 | fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/rd_enable                                                                 |                                                                                                                                                                   |               24 |             24 |
|  pll_inst/inst/clk_out2 | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                  | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                             |                6 |             24 |
|  pll_inst/inst/clk_out2 | mac_inst/dfs_26100_timeout                                                                                                                                                           | mac_inst/dfs_26100_timeout[25]_i_1_n_0                                                                                                                            |                8 |             26 |
|  pll_inst/inst/clk_out2 | mac_inst/dfs_26010_timeout                                                                                                                                                           | mac_inst/dfs_26010_timeout[25]_i_1_n_0                                                                                                                            |                7 |             26 |
|  pll_inst/inst/clk_out2 | byte_cnt[31]_i_2_n_0                                                                                                                                                                 | byte_cnt[31]_i_1_n_0                                                                                                                                              |                7 |             27 |
| ~PHY_RXC_IBUF_BUFG_1    |                                                                                                                                                                                      |                                                                                                                                                                   |                6 |             30 |
|  pll_inst/inst/clk_out2 | mac_inst/fifo_26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                     |                                                                                                                                                                   |                5 |             30 |
|  pll_inst/inst/clk_out2 | mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                     |                                                                                                                                                                   |                9 |             30 |
| ~PHY_RXC_IBUF_BUFG_1    | rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                  |                                                                                                                                                                   |                7 |             30 |
|  pll_inst/inst/clk_out3 | rs485_skp_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                  |                                                                                                                                                                   |                6 |             30 |
|  pll_inst/inst/clk_out3 | rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                  |                                                                                                                                                                   |                8 |             30 |
|  pll_inst/inst/clk_out2 | timer_rst[31]_i_2_n_0                                                                                                                                                                | timer_rst[31]_i_1_n_0                                                                                                                                             |                8 |             31 |
|  pll_inst/inst/clk_out2 | mac_inst/skp_26100_timeout                                                                                                                                                           |                                                                                                                                                                   |                8 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[37][15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                   |               14 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[4][15]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                   |               10 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[49][15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                   |                9 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[48][15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                   |               10 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[41][15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                   |               14 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[40][15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                   |               11 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[3][15]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                   |               12 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[39][15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                   |                8 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[38][15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                   |                9 |             32 |
|  pll_inst/inst/clk_out2 | rs485_skp_inst/E[0]                                                                                                                                                                  | fd_tim[31]_i_1_n_0                                                                                                                                                |                6 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[36][15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                   |               10 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[2][15]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                   |               13 |             32 |
|  pll_inst/inst/clk_out2 | ad9850_inst/dds_word[31]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                   |                8 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[28][15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                   |               13 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[27][15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                   |               15 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[26][15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                   |               13 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[25][15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                   |               11 |             32 |
|  pll_inst/inst/clk_out2 | cnt_get_pkt[31]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                   |                5 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[62][15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                   |               17 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[65][15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                   |               11 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[73][15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                   |               14 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[74][15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                   |               18 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[75][15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                   |               15 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[76][15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                   |               14 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[77][15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                   |               15 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[78][15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                   |               18 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[63][15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                   |               18 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[29][15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                   |               14 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[61][15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                   |               16 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[60][15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                   |               16 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[5][15]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                   |               10 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[53][15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                   |               10 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[52][15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                   |               11 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[51][15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                   |                8 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[50][15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                   |               10 |             32 |
|  pll_inst/inst/clk_out2 | dout_Q                                                                                                                                                                               |                                                                                                                                                                   |               11 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[13][15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                   |               14 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[12][15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                   |               18 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[14][15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                   |                9 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[0][15]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                   |                8 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[15][15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                   |               17 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[16][15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                   |               14 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[17][15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                   |                7 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[1][15]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                   |               14 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[24][15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                   |               13 |             32 |
|  pll_inst/inst/clk_out1 |                                                                                                                                                                                      | fd_tim[31]_i_1_n_0                                                                                                                                                |                8 |             32 |
|  dac_fd_BUFG            | dac_div_cnt[0]_i_1_n_0                                                                                                                                                               | dac_byte_cnt[9]_i_1_n_0                                                                                                                                           |                8 |             32 |
|  pll_inst/inst/clk_out2 | packet_cnt[31]_i_2_n_0                                                                                                                                                               | packet_cnt[31]_i_1_n_0                                                                                                                                            |                5 |             32 |
|  pll_inst/inst/clk_out2 | get_time_t[31]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                   |               10 |             32 |
|  pll_inst/inst/clk_out1 | data_adc[64][15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                   |               12 |             32 |
|  pll_inst/inst/clk_out2 | mac_inst/crcen                                                                                                                                                                       | mac_inst/crcrst                                                                                                                                                   |                8 |             32 |
|  pll_inst/inst/clk_out2 | fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/base_en_cntrl                                                                                                         |                                                                                                                                                                   |               11 |             36 |
|  pll_inst/inst/clk_out2 | fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/base_en_cntrl                                                                                                         |                                                                                                                                                                   |               11 |             36 |
|  mac_inst/wr_clk_BUFG   |                                                                                                                                                                                      |                                                                                                                                                                   |               14 |             50 |
|  pll_inst/inst/clk_out2 | fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_latch_op/wr_enable                                                                         |                                                                                                                                                                   |               16 |             64 |
|  pll_inst/inst/clk_out2 | fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                       |                                                                                                                                                                   |               16 |             64 |
|  pll_inst/inst/clk_out1 | time_t0                                                                                                                                                                              |                                                                                                                                                                   |               16 |             64 |
|  pll_inst/inst/clk_out2 | fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                       |                                                                                                                                                                   |               16 |             64 |
|  pll_inst/inst/clk_out2 | period_varu[31]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                   |               16 |             65 |
|  pll_inst/inst/clk_out3 | rs485_skp_inst/baud_rate_gen_inst/FSM_sequential_state_reg                                                                                                                           | rs485_skp_inst/tx/uart_data_addr[0]_i_1_n_0                                                                                                                       |               11 |             68 |
|  pll_inst/inst/clk_out2 | mac_inst/eth_tx_26010_data[27][7]_i_1_n_0                                                                                                                                            |                                                                                                                                                                   |               21 |             80 |
|  pll_inst/inst/clk_out2 | mac_inst/eth_tx_26100_data                                                                                                                                                           |                                                                                                                                                                   |               22 |             80 |
|  pll_inst/inst/clk_out2 | mac_inst/eth_tx_adc_data_reg[49]0                                                                                                                                                    |                                                                                                                                                                   |               20 |             80 |
|  pll_inst/inst/clk_out2 | cic_Q/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_128_255_0_0_i_1_n_0                                                                        |                                                                                                                                                                   |               23 |             92 |
|  pll_inst/inst/clk_out2 | cic_Q/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_127_0_0_i_1_n_0                                                                          |                                                                                                                                                                   |               23 |             92 |
|  pll_inst/inst/clk_out2 | cic_I/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_0_127_0_0_i_1_n_0                                                                          |                                                                                                                                                                   |               23 |             92 |
|  pll_inst/inst/clk_out2 | cic_I/U0/i_synth/decimator.decimation_filter/gen_multi_chan.buff/gen_dram.gen_rtl.ram_reg_128_255_0_0_i_1_n_0                                                                        |                                                                                                                                                                   |               23 |             92 |
|  pll_inst/inst/clk_out2 | fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_latch_op/wr_enable                                                                         |                                                                                                                                                                   |               25 |             98 |
|  pll_inst/inst/clk_out2 | fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl_signals[4].g_others.i_delay/cntrl[0]_4[0]                                            |                                                                                                                                                                   |               32 |            144 |
|  pll_inst/inst/clk_out2 | fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl_signals[4].g_others.i_delay/cntrl[0]_4[0]                                            |                                                                                                                                                                   |               32 |            144 |
|  pll_inst/inst/clk_out2 | fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl_signals[6].g_others.i_delay/gen_dly.gen_regs.delay_bus_reg[3][0]_0[0]                |                                                                                                                                                                   |               32 |            144 |
|  pll_inst/inst/clk_out2 | fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl_signals[6].g_others.i_delay/gen_dly.gen_regs.delay_bus_reg[3][0]_0[0]                |                                                                                                                                                                   |               32 |            144 |
|  pll_inst/inst/clk_out2 | fir_Q/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_store_accum/store_accum                                                                    |                                                                                                                                                                   |               33 |            165 |
|  pll_inst/inst/clk_out2 | fir_I/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_store_accum/store_accum                                                                    |                                                                                                                                                                   |               33 |            165 |
|  pll_inst/inst/clk_out3 |                                                                                                                                                                                      |                                                                                                                                                                   |               46 |            174 |
|  pll_inst/inst/clk_out2 | cic_I/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we/WE                                                            |                                                                                                                                                                   |               69 |            299 |
|  pll_inst/inst/clk_out2 | cic_Q/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we/WE                                                            |                                                                                                                                                                   |               69 |            299 |
|  pll_inst/inst/clk_out2 | cic_I/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[1]_0 |                                                                                                                                                                   |               78 |            322 |
|  pll_inst/inst/clk_out2 | cic_Q/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[1]_0 |                                                                                                                                                                   |               77 |            322 |
|  pll_inst/inst/clk_out4 |                                                                                                                                                                                      |                                                                                                                                                                   |              249 |            944 |
|  pll_inst/inst/clk_out2 |                                                                                                                                                                                      |                                                                                                                                                                   |              367 |           1146 |
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


