GIT ?= git
BENDER ?= bender
VSIM ?= vsim
DPI-LIB ?= work-dpi
compile_script := compile.tcl
compile_script_preload := compile_preload.tcl
run_script := start.tcl
run_script_preload := start_preload.tcl

# Ensure half-built targets are purged
.DELETE_ON_ERROR:

# --------------
# RTL SIMULATION
# --------------

ifdef jtag
  VLOG_ARGS += +define+IBEX_JTAG
endif

VLOG_ARGS += -incr -64 -nologo -quiet -suppress vlog-2583 -suppress vlog-13314 -suppress vlog-13198 -suppress vlog-7033 +nospecify +define+ +notimingchecks  -suppress vopt-13276 -suppress vlog-13233 -timescale \"1 ns / 1 ps\" 
XVLOG_ARGS += -64bit -compile -vtimescale 1ns/1ns -quiet +nospecify +notimingchecks

define generate_vsim
	echo 'set ROOT [file normalize [file dirname [info script]]/$3]' > $1
	bender script $(VSIM) --vlog-arg="$(VLOG_ARGS)" $2 | grep -v "set ROOT" >> $1
	echo >> $1
endef

define generate_vsim_preload
	echo 'set ROOT [file normalize [file dirname [info script]]/$3]' > $1
	bender script $(VSIM) --vlog-arg="$(VLOG_ARGS) +define+FLASH_PRELOAD" $2 | grep -v "set ROOT" >> $1
	echo >> $1
endef

build: compile.tcl
	vsim -c -do 'source $(compile_script); quit'

build_preload: compile_preload.tcl
	vsim -c -do 'source $(compile_script_preload); quit'

run: build
	vsim -do 'source $(run_script)'

run_preload: build_preload
	vsim -do 'source $(run_script_preload)'

sim: build run

preload_sim: build_preload run_preload

update:
	bender update

clean:
	rm -rf compile.tcl
	rm -rf work
	rm -rf *.log
	rm -rf transcript
	rm -rf modelsim.ini
	rm -rf vsim.wlf
	rm -rf uart

compile.tcl: ../Bender.yml
	$(call generate_vsim, $@, -t rtl -t test,..)

compile_preload.tcl: ../Bender.yml
	$(call generate_vsim_preload, $@, -t rtl -t test,..)
