{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 17:00:57 2015 " "Info: Processing started: Mon Nov 16 17:00:57 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off InstructionSetOperations -c InstructionSetOperations --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off InstructionSetOperations -c InstructionSetOperations --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "InstructionSetOperations.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/InstructionSetOperations.v" 6 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Register:regA\|A_Reg\[3\] RAMout\[2\] clk 5.486 ns register " "Info: tsu for register \"Register:regA\|A_Reg\[3\]\" (data pin = \"RAMout\[2\]\", clock pin = \"clk\") is 5.486 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.869 ns + Longest pin register " "Info: + Longest pin to register delay is 7.869 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns RAMout\[2\] 1 PIN PIN_D17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_D17; Fanout = 2; PIN Node = 'RAMout\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMout[2] } "NODE_NAME" } } { "InstructionSetOperations.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/InstructionSetOperations.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.524 ns) + CELL(0.436 ns) 5.797 ns AddSubtract:AddSub\|Add0~15 2 COMB LCCOMB_X2_Y2_N6 2 " "Info: 2: + IC(4.524 ns) + CELL(0.436 ns) = 5.797 ns; Loc. = LCCOMB_X2_Y2_N6; Fanout = 2; COMB Node = 'AddSubtract:AddSub\|Add0~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.960 ns" { RAMout[2] AddSubtract:AddSub|Add0~15 } "NODE_NAME" } } { "AddSubtract.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/AddSubtract.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 5.922 ns AddSubtract:AddSub\|Add0~18 3 COMB LCCOMB_X2_Y2_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 5.922 ns; Loc. = LCCOMB_X2_Y2_N8; Fanout = 2; COMB Node = 'AddSubtract:AddSub\|Add0~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { AddSubtract:AddSub|Add0~15 AddSubtract:AddSub|Add0~18 } "NODE_NAME" } } { "AddSubtract.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/AddSubtract.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.378 ns) 7.714 ns MUX_4_To_1:Mux1\|Mux4~0 4 COMB LCCOMB_X19_Y2_N0 2 " "Info: 4: + IC(1.414 ns) + CELL(0.378 ns) = 7.714 ns; Loc. = LCCOMB_X19_Y2_N0; Fanout = 2; COMB Node = 'MUX_4_To_1:Mux1\|Mux4~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.792 ns" { AddSubtract:AddSub|Add0~18 MUX_4_To_1:Mux1|Mux4~0 } "NODE_NAME" } } { "MUX_4_To_1.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/MUX_4_To_1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 7.869 ns Register:regA\|A_Reg\[3\] 5 REG LCFF_X19_Y2_N1 2 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 7.869 ns; Loc. = LCFF_X19_Y2_N1; Fanout = 2; REG Node = 'Register:regA\|A_Reg\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { MUX_4_To_1:Mux1|Mux4~0 Register:regA|A_Reg[3] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/Register.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.931 ns ( 24.54 % ) " "Info: Total cell delay = 1.931 ns ( 24.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.938 ns ( 75.46 % ) " "Info: Total interconnect delay = 5.938 ns ( 75.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.869 ns" { RAMout[2] AddSubtract:AddSub|Add0~15 AddSubtract:AddSub|Add0~18 MUX_4_To_1:Mux1|Mux4~0 Register:regA|A_Reg[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.869 ns" { RAMout[2] {} RAMout[2]~combout {} AddSubtract:AddSub|Add0~15 {} AddSubtract:AddSub|Add0~18 {} MUX_4_To_1:Mux1|Mux4~0 {} Register:regA|A_Reg[3] {} } { 0.000ns 0.000ns 4.524ns 0.000ns 1.414ns 0.000ns } { 0.000ns 0.837ns 0.436ns 0.125ns 0.378ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/Register.v" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.473 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "InstructionSetOperations.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/InstructionSetOperations.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "InstructionSetOperations.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/InstructionSetOperations.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 2.473 ns Register:regA\|A_Reg\[3\] 3 REG LCFF_X19_Y2_N1 2 " "Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X19_Y2_N1; Fanout = 2; REG Node = 'Register:regA\|A_Reg\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { clk~clkctrl Register:regA|A_Reg[3] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/Register.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.52 % ) " "Info: Total cell delay = 1.472 ns ( 59.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 40.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 40.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clk clk~clkctrl Register:regA|A_Reg[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clk {} clk~combout {} clk~clkctrl {} Register:regA|A_Reg[3] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.869 ns" { RAMout[2] AddSubtract:AddSub|Add0~15 AddSubtract:AddSub|Add0~18 MUX_4_To_1:Mux1|Mux4~0 Register:regA|A_Reg[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.869 ns" { RAMout[2] {} RAMout[2]~combout {} AddSubtract:AddSub|Add0~15 {} AddSubtract:AddSub|Add0~18 {} MUX_4_To_1:Mux1|Mux4~0 {} Register:regA|A_Reg[3] {} } { 0.000ns 0.000ns 4.524ns 0.000ns 1.414ns 0.000ns } { 0.000ns 0.837ns 0.436ns 0.125ns 0.378ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clk clk~clkctrl Register:regA|A_Reg[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clk {} clk~combout {} clk~clkctrl {} Register:regA|A_Reg[3] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Aeq0 Register:regA\|A_Reg\[0\] 7.863 ns register " "Info: tco from clock \"clk\" to destination pin \"Aeq0\" through register \"Register:regA\|A_Reg\[0\]\" is 7.863 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.473 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "InstructionSetOperations.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/InstructionSetOperations.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "InstructionSetOperations.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/InstructionSetOperations.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 2.473 ns Register:regA\|A_Reg\[0\] 3 REG LCFF_X19_Y2_N29 3 " "Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X19_Y2_N29; Fanout = 3; REG Node = 'Register:regA\|A_Reg\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { clk~clkctrl Register:regA|A_Reg[0] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/Register.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.52 % ) " "Info: Total cell delay = 1.472 ns ( 59.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 40.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 40.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clk clk~clkctrl Register:regA|A_Reg[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clk {} clk~combout {} clk~clkctrl {} Register:regA|A_Reg[0] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/Register.v" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.296 ns + Longest register pin " "Info: + Longest register to pin delay is 5.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Register:regA\|A_Reg\[0\] 1 REG LCFF_X19_Y2_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y2_N29; Fanout = 3; REG Node = 'Register:regA\|A_Reg\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register:regA|A_Reg[0] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/Register.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.285 ns) + CELL(0.225 ns) 1.510 ns Equal0~0 2 COMB LCCOMB_X2_Y2_N18 1 " "Info: 2: + IC(1.285 ns) + CELL(0.225 ns) = 1.510 ns; Loc. = LCCOMB_X2_Y2_N18; Fanout = 1; COMB Node = 'Equal0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { Register:regA|A_Reg[0] Equal0~0 } "NODE_NAME" } } { "InstructionSetOperations.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/InstructionSetOperations.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.154 ns) 2.730 ns Equal0~1 3 COMB LCCOMB_X19_Y2_N22 1 " "Info: 3: + IC(1.066 ns) + CELL(0.154 ns) = 2.730 ns; Loc. = LCCOMB_X19_Y2_N22; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.220 ns" { Equal0~0 Equal0~1 } "NODE_NAME" } } { "InstructionSetOperations.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/InstructionSetOperations.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.568 ns) + CELL(1.998 ns) 5.296 ns Aeq0 4 PIN PIN_AB13 0 " "Info: 4: + IC(0.568 ns) + CELL(1.998 ns) = 5.296 ns; Loc. = PIN_AB13; Fanout = 0; PIN Node = 'Aeq0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.566 ns" { Equal0~1 Aeq0 } "NODE_NAME" } } { "InstructionSetOperations.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/InstructionSetOperations.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.377 ns ( 44.88 % ) " "Info: Total cell delay = 2.377 ns ( 44.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.919 ns ( 55.12 % ) " "Info: Total interconnect delay = 2.919 ns ( 55.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.296 ns" { Register:regA|A_Reg[0] Equal0~0 Equal0~1 Aeq0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.296 ns" { Register:regA|A_Reg[0] {} Equal0~0 {} Equal0~1 {} Aeq0 {} } { 0.000ns 1.285ns 1.066ns 0.568ns } { 0.000ns 0.225ns 0.154ns 1.998ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clk clk~clkctrl Register:regA|A_Reg[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clk {} clk~combout {} clk~clkctrl {} Register:regA|A_Reg[0] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.296 ns" { Register:regA|A_Reg[0] Equal0~0 Equal0~1 Aeq0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.296 ns" { Register:regA|A_Reg[0] {} Equal0~0 {} Equal0~1 {} Aeq0 {} } { 0.000ns 1.285ns 1.066ns 0.568ns } { 0.000ns 0.225ns 0.154ns 1.998ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "RAMout\[2\] MuxOut\[7\] 12.569 ns Longest " "Info: Longest tpd from source pin \"RAMout\[2\]\" to destination pin \"MuxOut\[7\]\" is 12.569 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns RAMout\[2\] 1 PIN PIN_D17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_D17; Fanout = 2; PIN Node = 'RAMout\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMout[2] } "NODE_NAME" } } { "InstructionSetOperations.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/InstructionSetOperations.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.524 ns) + CELL(0.436 ns) 5.797 ns AddSubtract:AddSub\|Add0~15 2 COMB LCCOMB_X2_Y2_N6 2 " "Info: 2: + IC(4.524 ns) + CELL(0.436 ns) = 5.797 ns; Loc. = LCCOMB_X2_Y2_N6; Fanout = 2; COMB Node = 'AddSubtract:AddSub\|Add0~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.960 ns" { RAMout[2] AddSubtract:AddSub|Add0~15 } "NODE_NAME" } } { "AddSubtract.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/AddSubtract.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.832 ns AddSubtract:AddSub\|Add0~19 3 COMB LCCOMB_X2_Y2_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 5.832 ns; Loc. = LCCOMB_X2_Y2_N8; Fanout = 2; COMB Node = 'AddSubtract:AddSub\|Add0~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { AddSubtract:AddSub|Add0~15 AddSubtract:AddSub|Add0~19 } "NODE_NAME" } } { "AddSubtract.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/AddSubtract.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.867 ns AddSubtract:AddSub\|Add0~23 4 COMB LCCOMB_X2_Y2_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 5.867 ns; Loc. = LCCOMB_X2_Y2_N10; Fanout = 2; COMB Node = 'AddSubtract:AddSub\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { AddSubtract:AddSub|Add0~19 AddSubtract:AddSub|Add0~23 } "NODE_NAME" } } { "AddSubtract.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/AddSubtract.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.902 ns AddSubtract:AddSub\|Add0~27 5 COMB LCCOMB_X2_Y2_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 5.902 ns; Loc. = LCCOMB_X2_Y2_N12; Fanout = 2; COMB Node = 'AddSubtract:AddSub\|Add0~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { AddSubtract:AddSub|Add0~23 AddSubtract:AddSub|Add0~27 } "NODE_NAME" } } { "AddSubtract.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/AddSubtract.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 6.026 ns AddSubtract:AddSub\|Add0~31 6 COMB LCCOMB_X2_Y2_N14 1 " "Info: 6: + IC(0.000 ns) + CELL(0.124 ns) = 6.026 ns; Loc. = LCCOMB_X2_Y2_N14; Fanout = 1; COMB Node = 'AddSubtract:AddSub\|Add0~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { AddSubtract:AddSub|Add0~27 AddSubtract:AddSub|Add0~31 } "NODE_NAME" } } { "AddSubtract.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/AddSubtract.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.151 ns AddSubtract:AddSub\|Add0~34 7 COMB LCCOMB_X2_Y2_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 6.151 ns; Loc. = LCCOMB_X2_Y2_N16; Fanout = 2; COMB Node = 'AddSubtract:AddSub\|Add0~34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { AddSubtract:AddSub|Add0~31 AddSubtract:AddSub|Add0~34 } "NODE_NAME" } } { "AddSubtract.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/AddSubtract.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.053 ns) 6.475 ns MUX_4_To_1:Mux1\|Mux0~0 8 COMB LCCOMB_X2_Y2_N24 2 " "Info: 8: + IC(0.271 ns) + CELL(0.053 ns) = 6.475 ns; Loc. = LCCOMB_X2_Y2_N24; Fanout = 2; COMB Node = 'MUX_4_To_1:Mux1\|Mux0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.324 ns" { AddSubtract:AddSub|Add0~34 MUX_4_To_1:Mux1|Mux0~0 } "NODE_NAME" } } { "MUX_4_To_1.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/MUX_4_To_1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.950 ns) + CELL(2.144 ns) 12.569 ns MuxOut\[7\] 9 PIN PIN_H2 0 " "Info: 9: + IC(3.950 ns) + CELL(2.144 ns) = 12.569 ns; Loc. = PIN_H2; Fanout = 0; PIN Node = 'MuxOut\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.094 ns" { MUX_4_To_1:Mux1|Mux0~0 MuxOut[7] } "NODE_NAME" } } { "InstructionSetOperations.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/InstructionSetOperations.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.824 ns ( 30.42 % ) " "Info: Total cell delay = 3.824 ns ( 30.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.745 ns ( 69.58 % ) " "Info: Total interconnect delay = 8.745 ns ( 69.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.569 ns" { RAMout[2] AddSubtract:AddSub|Add0~15 AddSubtract:AddSub|Add0~19 AddSubtract:AddSub|Add0~23 AddSubtract:AddSub|Add0~27 AddSubtract:AddSub|Add0~31 AddSubtract:AddSub|Add0~34 MUX_4_To_1:Mux1|Mux0~0 MuxOut[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.569 ns" { RAMout[2] {} RAMout[2]~combout {} AddSubtract:AddSub|Add0~15 {} AddSubtract:AddSub|Add0~19 {} AddSubtract:AddSub|Add0~23 {} AddSubtract:AddSub|Add0~27 {} AddSubtract:AddSub|Add0~31 {} AddSubtract:AddSub|Add0~34 {} MUX_4_To_1:Mux1|Mux0~0 {} MuxOut[7] {} } { 0.000ns 0.000ns 4.524ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.271ns 3.950ns } { 0.000ns 0.837ns 0.436ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Register:regA\|A_Reg\[3\] GND\[3\] clk -2.140 ns register " "Info: th for register \"Register:regA\|A_Reg\[3\]\" (data pin = \"GND\[3\]\", clock pin = \"clk\") is -2.140 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.473 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "InstructionSetOperations.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/InstructionSetOperations.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "InstructionSetOperations.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/InstructionSetOperations.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 2.473 ns Register:regA\|A_Reg\[3\] 3 REG LCFF_X19_Y2_N1 2 " "Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X19_Y2_N1; Fanout = 2; REG Node = 'Register:regA\|A_Reg\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { clk~clkctrl Register:regA|A_Reg[3] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/Register.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.52 % ) " "Info: Total cell delay = 1.472 ns ( 59.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 40.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 40.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clk clk~clkctrl Register:regA|A_Reg[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clk {} clk~combout {} clk~clkctrl {} Register:regA|A_Reg[3] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/Register.v" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.762 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns GND\[3\] 1 PIN PIN_AA12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA12; Fanout = 1; PIN Node = 'GND\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { GND[3] } "NODE_NAME" } } { "InstructionSetOperations.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/InstructionSetOperations.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.745 ns) + CELL(0.053 ns) 4.607 ns MUX_4_To_1:Mux1\|Mux4~0 2 COMB LCCOMB_X19_Y2_N0 2 " "Info: 2: + IC(3.745 ns) + CELL(0.053 ns) = 4.607 ns; Loc. = LCCOMB_X19_Y2_N0; Fanout = 2; COMB Node = 'MUX_4_To_1:Mux1\|Mux4~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.798 ns" { GND[3] MUX_4_To_1:Mux1|Mux4~0 } "NODE_NAME" } } { "MUX_4_To_1.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/MUX_4_To_1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.762 ns Register:regA\|A_Reg\[3\] 3 REG LCFF_X19_Y2_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.762 ns; Loc. = LCFF_X19_Y2_N1; Fanout = 2; REG Node = 'Register:regA\|A_Reg\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { MUX_4_To_1:Mux1|Mux4~0 Register:regA|A_Reg[3] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionSetOperations/Register.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.017 ns ( 21.36 % ) " "Info: Total cell delay = 1.017 ns ( 21.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.745 ns ( 78.64 % ) " "Info: Total interconnect delay = 3.745 ns ( 78.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.762 ns" { GND[3] MUX_4_To_1:Mux1|Mux4~0 Register:regA|A_Reg[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.762 ns" { GND[3] {} GND[3]~combout {} MUX_4_To_1:Mux1|Mux4~0 {} Register:regA|A_Reg[3] {} } { 0.000ns 0.000ns 3.745ns 0.000ns } { 0.000ns 0.809ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clk clk~clkctrl Register:regA|A_Reg[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clk {} clk~combout {} clk~clkctrl {} Register:regA|A_Reg[3] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.762 ns" { GND[3] MUX_4_To_1:Mux1|Mux4~0 Register:regA|A_Reg[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.762 ns" { GND[3] {} GND[3]~combout {} MUX_4_To_1:Mux1|Mux4~0 {} Register:regA|A_Reg[3] {} } { 0.000ns 0.000ns 3.745ns 0.000ns } { 0.000ns 0.809ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "162 " "Info: Peak virtual memory: 162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 16 17:00:58 2015 " "Info: Processing ended: Mon Nov 16 17:00:58 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
