8086/87/88/186 MACRO ASSEMBLER    STARTUP                                                  15:11:46  05/07/;6  PAGE    1


DOS 5.0 (038-N) 8086/87/88/186 MACRO ASSEMBLER V3.1 ASSEMBLY OF MODULE STARTUP
OBJECT MODULE PLACED IN STARTUP.OBJ
ASSEMBLER INVOKED BY:  C:\WINDOWS\SYSTEM32\ASM86.EXE STARTUP.ASM M1 EP DB


LOC  OBJ                  LINE     SOURCE

                             1             NAME    STARTUP
                             2     
                             3     ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4     ;                                                                            ;
                             5     ;                                   C0SMROM                                  ;
                             6     ;                               Startup Template                             ;
                             7     ;                    Intel C Small Memory Model, ROM Option                  ;
                             8     ;                                                                            ;
                             9     ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10     
                            11     ; This file contains a template for the startup code used when interfacing to
                            12     ; C code compiled with the Intel C compiler using the small memory model and
                            13     ; ROM option.  It assumes nothing about the system hardware, it's main purpose
                            14     ; is to setup the groups and segments correctly.  Note that most segments are
                            15     ; empty, they are present only for the GROUP definitions.  The actual startup
                            16     ; code for a system would include definitions for the global variables and all
                            17     ; of the system initialization.  Note that the CONST segment does not exist
                            18     ; for ROMmable code (it is automatically made part of the CODE segment by the
                            19     ; compiler).
                            20     ;
                            21     ;
                            22     ; Revision History:
                            23     ;    3/7/94   Glen George       Initial revision.
                            24     ;    2/28/95  Glen George       Fixed segment alignments.
                            25     ;                               Fixed SP initialization.
                            26     ;                               Removed CS:IP initialization (END Start -> END).
                            27     ;                               Updated comments.
                            28     ;    2/29/96  Glen George       Updated comments.
                            29     ;    2/24/98  Glen George       Updated comments.
                            30     ;   11/18/98  Glen George       Updated comments.
                            31     ;   12/26/99  Glen George       Changed formatting.
                            32     ;    1/30/02  Glen George       Added proper assume for ES.
                            33     ;    1/27/03  Glen George       Changed to looping if main() returns instead
                            34     ;                                  of halting
                            35     ;    4/19/16  Tim Liu       Added initcs and created infinite loop
                            36     ;    4/19/16  Tim Liu       Changed name to STARTUP
                            37     ;    4/19/16  Tim Liu       Reordered assumes and group declarations
                            38     ;    4/19/16  Tim Liu       Added START and END START CS:IP init
                            39     ;    4/20/16  Tim Liu       Added write to LMCS before func calls
                            40     ;    4/21/16  Tim Liu       Added calls to set up timer0 and buttons
                            41     ;    4/28/16  Tim Liu       Temporarily replaced main call with infinite loop
                            42     ;    5/7/16   Tim Liu       Added call to InitClock
                            43     ; local include files
                            44     
                            45 +1  $INCLUDE(INITREG.INC)
                      =1    46     ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                      =1    47     ;                                                                            ;
                      =1    48     ;                                 initreg.INC                                ;
                      =1    49     ;                       Initialize Registers MP3 Include File                ;
                      =1    50     ;                                   EE/CS 52                                 ;
8086/87/88/186 MACRO ASSEMBLER    STARTUP                                                  15:11:46  05/07/;6  PAGE    2


LOC  OBJ                  LINE     SOURCE

                      =1    51     ;                                                                            ;
                      =1    52     ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                      =1    53     
                      =1    54     ; This file contains the definitions for initcs.asm.
                      =1    55     ;
                      =1    56     ; Revision History:
                      =1    57     ;    11/4/15     Timothy Liu     initial revision
                      =1    58     ;    11/5/15     Timothy Liu     fixed formatting
                      =1    59     ;    11/17/15    Timothy Liu     changed to only have values for initcs.asm
                      =1    60     ;    4/4/16      Timothy Liu     changed name to InitCSM to signify file
                      =1    61     ;                                is for 80188 MP3 player
                      =1    62     ;    4/4/16      Timothy Liu     added MMCS, LMCs UMCS reg and val definitions
                      =1    63     ;                                but no values
                      =1    64     ;    4/5/16      Timothy Liu     NOTE: control reg vals/address not added yet
                      =1    65     ;    4/19/16     Timothy Liu     wrote register addresses and control reg vals
                      =1    66     
                      =1    67     
                      =1    68     ; Chip Select Unit Definitions
                      =1    69     
                      =1    70     ; Addresses
  FFA4                =1    71     PACSreg         EQU     0FFA4H          ;address of PACS register
  FFA8                =1    72     MPCSreg         EQU     0FFA8H          ;address of MPCS register
  FFA6                =1    73     MMCSreg         EQU     0FFA6H          ;address of MMCS register
  FFA2                =1    74     LMCSreg         EQU     0FFA2H          ;address of LMCS register
  FFA0                =1    75     UMCSreg         EQU     0FFA0H          ;address of UMCS register
                      =1    76     
                      =1    77     ; Control Register Values
  0003                =1    78     PACSval         EQU     00003H          ;PCS base at 0, 3 wait states
                      =1    79                                             ;0000000000------  starts at address 0
                      =1    80                                             ;----------000---  reserved
                      =1    81                                             ;-------------0--  wait for RDY inputs
                      =1    82                                             ;--------------11  3 wait states
  0883                =1    83     MPCSval         EQU     00883H          ;PCS in I/O space, use PCS5/6, 3 wait states
                      =1    84                                             ;0---------000---  reserved
                      =1    85                                             ;-0001000--------  MCS is 64KB
                      =1    86                                             ;--------1-------  output PCS5/PCS6
                      =1    87                                             ;---------0------  PCS in I/O space
                      =1    88                                             ;-------------0--  wait for RDY inputs
                      =1    89                                             ;--------------11  3 wait states
                      =1    90     
  7003                =1    91     MMCSval        EQU     07003H           ;MMCS base 70000H, 3 wait states
                      =1    92                                             ;0111000---------  start address
                      =1    93                                             ;-------000000---  reserved
                      =1    94                                             ;-------------0--  enable bus ready
                      =1    95                                             ;--------------11  3 wait states
                      =1    96     
  07C3                =1    97     LMCSval        EQU     007C3H           ;LCS end at 07FFFFH, 3 wait states
                      =1    98                                             ;00--------------  reserved
                      =1    99                                             ;--00011111------  end address
                      =1   100                                             ;----------000---  reserved
                      =1   101                                             ;-------------0--  enable bus ready
                      =1   102                                             ;--------------11  3 wait states
                      =1   103     
  3003                =1   104     UMCSval        EQU     03003H           ;UCS base at F0000H, 3 wait states
                      =1   105                                             ;00--------------  reserved
8086/87/88/186 MACRO ASSEMBLER    STARTUP                                                  15:11:46  05/07/;6  PAGE    3


LOC  OBJ                  LINE     SOURCE

                      =1   106                                             ;--11000000------  start address F0000
                      =1   107                                             ;----------000---  reserved
                      =1   108                                             ;-------------0--  enable bus ready
                      =1   109                                             ;--------------11  3 wait states
                      =1   110     
                      =1   111     
                      =1   112     
                      =1   113     
                      =1   114     
                      =1   115     
                      =1   116     
                      =1   117     
                      =1   118     
                      =1   119     
                      =1   120     
                      =1   121     
                      =1   122     
                           123     
                           124     
                           125     ; setup code and data groups
                           126     CGROUP  GROUP   CODE
                           127     DGROUP  GROUP   DATA, STACK
                           128     
                           129     
                           130     
                           131     ; the actual startup code - should be executed (jumped to) after reset
                           132     
----                       133     CODE    SEGMENT  WORD  PUBLIC  'CODE'
                           134     
                           135     ; segment register assumptions
                           136     
                           137             ASSUME  CS:CGROUP, DS:DGROUP, ES:NOTHING, SS:DGROUP
                           138     
                           139     
                           140     
                           141             EXTRN    main:NEAR              ;declare the main function
                           142             EXTRN    InitCS:NEAR            ;initialize chip selects
                           143             EXTRN    ClrIRQVectors:NEAR     ;clear interrupt vector table
                           144             EXTRN    InstallTimer0Handler:NEAR  ;install timer 0 handler
                           145             EXTRN    InitTimer0:NEAR        ;start up timer0
                           146             EXTRN    InitButtons:NEAR       ;initialize the buttons
                           147             EXTRN    InitDisplayLCD:NEAR    ;initialize the LCD display
                           148             EXTRN    InitClock:NEAR         ;initialize MP3 clock
                           149             EXTRN    InstallTimer1Handler:NEAR  ;install timer 1 handler
                           150             EXTRN    InitTimer1:NEAR        ;start up timer 1
                           151     
0000                       152     START:
                           153     
                           154     
0000                       155     BEGIN:                                  ;start the program
0000 FA                    156             CLI                             ;disable interrupts
0001 B8----         R      157             MOV     AX, DGROUP              ;initialize the stack pointer
0004 8ED0                  158             MOV     SS, AX
0006 BC800290       R      159             MOV     SP, OFFSET(DGROUP:TopOfStack)
                           160     
8086/87/88/186 MACRO ASSEMBLER    STARTUP                                                  15:11:46  05/07/;6  PAGE    4


LOC  OBJ                  LINE     SOURCE

000A B8----         R      161             MOV     AX, DGROUP              ;initialize the data segment
000D 8ED8                  162             MOV     DS, AX
                           163     
                           164             ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                           165             ; user initialization code goes here ;
                           166             ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                           167     
000F BAA2FF                168             MOV     DX, LMCSreg             ;setup to write to MPCS register
0012 B8C307                169             MOV     AX, LMCSval
0015 EE                    170             OUT     DX, AL                  ;write MPCSval to MPCS
                           171     
0016 E80000         E      172             CALL    InitCS                  ;initialize chip selects
0019 E80000         E      173             CALL    ClrIRQVectors           ;clear interrupt vector table
                           174     
001C E80000         E      175             CALL    InitButtons             ;initialize the buttons
001F E80000         E      176             CALL    InitDisplayLCD          ;initialize the LCD display
0022 E80000         E      177             CALL    InitClock               ;initialize the MP3 clock
                           178     
0025 E80000         E      179             CALL    InstallTimer0Handler    ;install handler
0028 E80000         E      180             CALL    InstallTimer1Handler    ;install timer1 handler
002B E80000         E      181             CALL    InitTimer0              ;initialize timer0 for button interrupt
002E E80000         E      182             CALL    InitTimer1              ;initialize timer1 for DRAM refresh
                           183     
0031 FB                    184             STI                             ;enable interrupts
                           185     
0032 E80000         E      186             CALL    main                    ;run the main function (no arguments)
0035                       187     Infinite:
0035 EBFE                  188             JMP    Infinite
                           189     
0037 EBC7                  190             JMP     Start                   ;if return - reinitialize and try again
                           191     
                           192     
----                       193     CODE    ENDS
                           194     
                           195     ; the stack segment - used for subroutine linkage, argument passing, and
                           196     ; local variables
                           197     
----                       198     STACK   SEGMENT  WORD  STACK  'STACK'
                           199     
                           200     
0000 (80                   201             DB      80 DUP ('Stack   ')             ;320 words
     537461636B2020
     20
     )
                           202     
0280                       203     TopOfStack      LABEL   WORD
                           204     
                           205     
----                       206     STACK   ENDS
                           207     
                           208     ; the data segment - used for static and global variables
                           209     
----                       210     DATA    SEGMENT  WORD  PUBLIC  'DATA'
                           211     
                           212     
8086/87/88/186 MACRO ASSEMBLER    STARTUP                                                  15:11:46  05/07/;6  PAGE    5


LOC  OBJ                  LINE     SOURCE

----                       213     DATA    ENDS
                           214     
                           215     
                           216     
                           217     
                           218             END START

ASSEMBLY COMPLETE, NO ERRORS FOUND
