

================================================================
== Vitis HLS Report for 'fulladder_4x'
================================================================
* Date:           Wed Jul 24 22:50:14 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Ex2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  0.592 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       40|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|        -|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        0|       40|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |and_ln13_1_fu_169_p2  |       and|   0|  0|   2|           1|           1|
    |and_ln13_2_fu_194_p2  |       and|   0|  0|   2|           1|           1|
    |and_ln13_3_fu_206_p2  |       and|   0|  0|   2|           1|           1|
    |and_ln13_4_fu_231_p2  |       and|   0|  0|   2|           1|           1|
    |and_ln13_5_fu_243_p2  |       and|   0|  0|   2|           1|           1|
    |and_ln13_fu_157_p2    |       and|   0|  0|   2|           1|           1|
    |c0_fu_138_p2          |       and|   0|  0|   2|           1|           1|
    |c1_fu_175_p2          |        or|   0|  0|   2|           1|           1|
    |c2_fu_212_p2          |        or|   0|  0|   2|           1|           1|
    |cout                  |        or|   0|  0|   2|           1|           1|
    |or_ln13_1_fu_200_p2   |        or|   0|  0|   2|           1|           1|
    |or_ln13_2_fu_237_p2   |        or|   0|  0|   2|           1|           1|
    |or_ln13_fu_163_p2     |        or|   0|  0|   2|           1|           1|
    |s0                    |       xor|   0|  0|   2|           1|           1|
    |s1                    |       xor|   0|  0|   2|           1|           1|
    |s2                    |       xor|   0|  0|   2|           1|           1|
    |s3                    |       xor|   0|  0|   2|           1|           1|
    |xor_ln12_1_fu_144_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln12_3_fu_181_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln12_5_fu_218_p2  |       xor|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  40|          20|          20|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+---------+--------------+---------+
| RTL Ports| Dir | Bits| Protocol| Source Object|  C Type |
+----------+-----+-----+---------+--------------+---------+
|a0        |   in|    1|  ap_none|            a0|   scalar|
|a1        |   in|    1|  ap_none|            a1|   scalar|
|a2        |   in|    1|  ap_none|            a2|   scalar|
|a3        |   in|    1|  ap_none|            a3|   scalar|
|b0        |   in|    1|  ap_none|            b0|   scalar|
|b1        |   in|    1|  ap_none|            b1|   scalar|
|b2        |   in|    1|  ap_none|            b2|   scalar|
|b3        |   in|    1|  ap_none|            b3|   scalar|
|s0        |  out|    1|  ap_none|            s0|  pointer|
|s1        |  out|    1|  ap_none|            s1|  pointer|
|s2        |  out|    1|  ap_none|            s2|  pointer|
|s3        |  out|    1|  ap_none|            s3|  pointer|
|cout      |  out|    1|  ap_none|          cout|  pointer|
+----------+-----+-----+---------+--------------+---------+

