xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../cores.srcs/sources_1/ip/vio_ctrl/hdl/verilog"incdir="../../../../cores.srcs/sources_1/ip/vio_ctrl/hdl"
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../cores.srcs/sources_1/ip/vio_ctrl/hdl/verilog"incdir="../../../../cores.srcs/sources_1/ip/vio_ctrl/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../cores.srcs/sources_1/ip/vio_ctrl/hdl/verilog"incdir="../../../../cores.srcs/sources_1/ip/vio_ctrl/hdl"
vio_ctrl.vhd,vhdl,xil_defaultlib,../../../../cores.srcs/sources_1/ip/vio_ctrl/sim/vio_ctrl.vhd,incdir="../../../../cores.srcs/sources_1/ip/vio_ctrl/hdl/verilog"incdir="../../../../cores.srcs/sources_1/ip/vio_ctrl/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
