[AHDL]
Type=Implementation
Handle=132364
Project=c:\My_Designs\project\project\project.adf
[Xilinx]
Path=C:\Xilinx\14.7\ISE_DS\ISE\bin\nt
[GUI]
AutoClose=0
[ChipScope]
InserterEnable=0
InserterGuiEnable=1
NetlistMergingEnable=1
InserterProjectPath=c:/My_Designs/project/project/synthesis/vga_bsprite2a_top.cdc
UseInserterBat=0
BinariesFolder=C:\Xilinx\14.7\ISE_DS\ISE\bin\nt
[Design.PartSelector]
Family=SPARTAN3E
Device=3s500efg320
Speed=-5
Part=3s500efg320-5
[Design.Input]
Netlist=c:\My_Designs\project\project\synthesis\vga_bsprite2a_top.ngc
UCF=c:\My_Designs\nexys2_500k.ucf
OutputPath=c:\My_Designs\project\project\implement
OutputRelativePath=implement
StdOutputFile=c:\My_Designs\project\project\log\implementation.htm
Version=ver1
Revision=rev1
Format=VHDL
EffortLevel=2
InputTristateTermMode=Keeper
UnusedIOPadTermMode=Keeper
Mode=batch
SDF_path=c:\My_Designs\project\project\implement
Corelate=1
ExeName=ise.exe
ImplToolName=MV_ISE146
SynthToolName=MV_XST146
DirectoryList={c:\My_Designs\project\project\synthesis} {c:\My_Designs\project\project\compile} {c:\My_Designs\project\project\src} {C:\Aldec\Active-HDL Student Edition\vlib\SPARTAN3E\compile}
DestinationPath=c:\My_Designs\project\project\implement
SynthesisPath=c:\My_Designs\project\project\synthesis
ClbPackingStrategy=100
PackClbRegisters=0
UseBufg=0
IgnoreRlocConstr=1
DetailedReport=0
Place_And_Route_Mode=Normal
MultiPassPattern=S_S_
dont_run_translate=0
dont_run_map=0
dont_run_place=0
dont_run_trace=0
dont_run_post_map_trace=0
dont_run_simulation=0
dont_run_fit=0
dont_run_bitgen=0
use_ngdbuild_file=0
use_par_file=0
use_map_file=0
use_post_map_file=0
use_trace_file=0
use_netgen_file=0
use_cpld_ndg2vhdl_file=0
use_cgsm_ndg2vhdl_file=0
use_bitgen_file=0
use_use_cpldfit_file=0
use_hprep6_file=0
use_tsim_file=0
Generate_Asynchronous_Delay_Report=0
Generate_Clock_Region_Report=0
DoCopyGlblFile=0
[Engine.Command]
Command=Implement
[Ngdbuild]
Switches=  -aul 
[Map]
Switches=  -pr off  -cm area  -ir off  -c 100 
[PostMap]
Switches=  -v 3  -s 5  -n 3  -fastpaths 
[Par]
Switches=  -ol std  -t  1 
[PostPar]
Switches=  -v 3  -s  5  -n 3  -fastpaths 
[FPGANetgenGeneral]
Switches= 
[FPGANetgenVhdl]
Switches=  -tpw 0  -rpw 100  -s  5  -ar  Structure  -insert_pp_buffers true 
[FPGABitgen]
Switches=  -g Binary:No  -g IEEE1532:No  -g DebugBitstream:No  -g CRC:Enable  -g Security:None  -g StartupClk:Cclk  -g DonePipe:No  -g DONE_cycle:4  -g GTS_cycle:5  -g GWE_cycle:6  -g LCK_cycle:NoWait  -g DriveDone:No  -g ConfigRate:1  -g ProgPin:Pullup  -g DonePin:Pullup  -g TckPin:Pullup  -g TdiPin:Pullup  -g TdoPin:Pullup  -g TmsPin:Pullup  -g UnusedPin:Pulldown  -g UserID:0xFFFFFFFF  -g DCMShutDown:Disable 
[Engine.Implement.Output]
Changed=0
Stage=Configure
State=OK
Netlist=C:/MY_DESIGNS/PROJECT/PROJECT/IMPLEMENT/TIME_SIM.VHD
SDF=C:/MY_DESIGNS/PROJECT/PROJECT/IMPLEMENT/TIME_SIM.SDF
Abort=NO
Errors=0
Warnings=86
Status=Warning
[Engine.Reports.Output]
Path=implement/ver1/rev1
Files=vga_bsprite2a_top.bld map.mrp vga_bsprite2a_top.par vga_bsprite2a_top.pad vga_bsprite2a_top_postpar.twr vga_bsprite2a_top_postmap.twr vga_bsprite2a_top.bgn implementation.htm
Names=Translation Map {Place & Route} Pad {Post-Place & Route Static Timing Report} {Post-Map Static Timing Report} Bitgen {Implement Log}
