<?xml version='1.0' encoding='UTF-8'?>
<avr-tools-device-file xmlns:xalan="http://xml.apache.org/xalan" xmlns:NumHelper="NumHelper" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" schema-version="0.3" xsi:noNamespaceSchemaLocation="../../schema/avr_tools_device_file.xsd">
  <variants>
    <variant tempmin="0" tempmax="0" speedmax="0" pinout="" package="" ordercode="standard" vccmin="1.8" vccmax="5.5"/>
  </variants>
  <devices>
    <device name="ATtiny861A" architecture="AVR8" family="tinyAVR">
      <address-spaces>
        <address-space endianness="little" name="prog" id="prog" start="0x0000" size="0x2000">
          <memory-segment start="0x0000" size="0x2000" type="flash" rw="RW" exec="1" name="FLASH" pagesize="0x40"/>
        </address-space>
        <address-space endianness="little" name="signatures" id="signatures" start="0" size="3">
          <memory-segment start="0" size="3" type="signatures" rw="R" exec="0" name="SIGNATURES"/>
        </address-space>
        <address-space endianness="little" name="fuses" id="fuses" start="0" size="0x0003">
          <memory-segment start="0" size="0x0003" type="fuses" rw="RW" exec="0" name="FUSES"/>
        </address-space>
        <address-space endianness="little" name="lockbits" id="lockbits" start="0" size="0x0001">
          <memory-segment start="0" size="0x0001" type="lockbits" rw="RW" exec="0" name="LOCKBITS"/>
        </address-space>
        <address-space endianness="little" name="data" id="data" start="0x0000" size="0x0260">
          <memory-segment external="0" type="regs" size="0x0020" start="0x0000" name="REGISTERS"/>
          <memory-segment name="MAPPED_IO" start="0x0020" size="0x0040" type="io" external="0"/>
          <memory-segment name="IRAM" start="0x0060" size="0x0200" type="ram" external="0"/>
        </address-space>
        <address-space endianness="little" name="eeprom" id="eeprom" start="0x0000" size="0x0200">
          <memory-segment start="0x0000" size="0x0200" type="eeprom" rw="RW" exec="0" name="EEPROM" pagesize="0x04"/>
        </address-space>
        <address-space size="0x40" start="0x00" endianness="little" name="io" id="io"/>
        <address-space endianness="little" name="osccal" id="osccal" start="0" size="1">
          <memory-segment start="0" size="1" type="osccal" rw="R" exec="0" name="OSCCAL"/>
        </address-space>
      </address-spaces>
      <peripherals>
        <module name="PORTA">
          <instance name="PORTA">
            <register-group name="PORTA" name-in-module="PORTA" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="PORTB">
          <instance name="PORTB">
            <register-group name="PORTB" name-in-module="PORTB" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="AD_CONVERTER">
          <instance name="AD_CONVERTER">
            <register-group name="AD_CONVERTER" name-in-module="AD_CONVERTER" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="ANALOG_COMPARATOR">
          <instance name="ANALOG_COMPARATOR">
            <register-group name="ANALOG_COMPARATOR" name-in-module="ANALOG_COMPARATOR" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="USI">
          <instance name="USI">
            <register-group name="USI" name-in-module="USI" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="EEPROM">
          <instance name="EEPROM">
            <register-group name="EEPROM" name-in-module="EEPROM" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="WATCHDOG">
          <instance name="WATCHDOG">
            <register-group name="WATCHDOG" name-in-module="WATCHDOG" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="TIMER_COUNTER_0">
          <instance name="TIMER_COUNTER_0">
            <register-group name="TIMER_COUNTER_0" name-in-module="TIMER_COUNTER_0" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="TIMER_COUNTER_1">
          <instance name="TIMER_COUNTER_1">
            <register-group name="TIMER_COUNTER_1" name-in-module="TIMER_COUNTER_1" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="BOOT_LOAD">
          <instance name="BOOT_LOAD">
            <register-group name="BOOT_LOAD" name-in-module="BOOT_LOAD" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="EXTERNAL_INTERRUPT">
          <instance name="EXTERNAL_INTERRUPT">
            <register-group name="EXTERNAL_INTERRUPT" name-in-module="EXTERNAL_INTERRUPT" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="CPU">
          <instance name="CPU">
            <register-group name="CPU" name-in-module="CPU" offset="0x00" address-space="data"/>
          </instance>
        </module>
        <module name="FUSE">
          <instance name="FUSE">
            <register-group name="FUSE" name-in-module="FUSE" offset="0" address-space="fuses"/>
          </instance>
        </module>
        <module name="LOCKBIT">
          <instance name="LOCKBIT">
            <register-group name="LOCKBIT" name-in-module="LOCKBIT" offset="0" address-space="lockbits"/>
          </instance>
        </module>
      </peripherals>
      <interrupts>
        <interrupt index="0" name="RESET" caption="External Reset, Power-on Reset and Watchdog Reset"/>
        <interrupt index="1" name="INT0" caption="External Interrupt 0"/>
        <interrupt index="2" name="PCINT" caption="Pin Change Interrupt"/>
        <interrupt index="3" name="TIMER1_COMPA" caption="Timer/Counter1 Compare Match 1A"/>
        <interrupt index="4" name="TIMER1_COMPB" caption="Timer/Counter1 Compare Match 1B"/>
        <interrupt index="5" name="TIMER1_OVF" caption="Timer/Counter1 Overflow"/>
        <interrupt index="6" name="TIMER0_OVF" caption="Timer/Counter0 Overflow"/>
        <interrupt index="7" name="USI_START" caption="USI Start"/>
        <interrupt index="8" name="USI_OVF" caption="USI Overflow"/>
        <interrupt index="9" name="EE_RDY" caption="EEPROM Ready"/>
        <interrupt index="10" name="ANA_COMP" caption="Analog Comparator"/>
        <interrupt index="11" name="ADC" caption="ADC Conversion Complete"/>
        <interrupt index="12" name="WDT" caption="Watchdog Time-Out"/>
        <interrupt index="13" name="INT1" caption="External Interrupt 1"/>
        <interrupt index="14" name="TIMER0_COMPA" caption="Timer/Counter0 Compare Match A"/>
        <interrupt index="15" name="TIMER0_COMPB" caption="Timer/Counter0 Compare Match B"/>
        <interrupt index="16" name="TIMER0_CAPT" caption="ADC Conversion Complete"/>
        <interrupt index="17" name="TIMER1_COMPD" caption="Timer/Counter1 Compare Match D"/>
        <interrupt index="18" name="FAULT_PROTECTION" caption="Timer/Counter1 Fault Protection"/>
      </interrupts>
      <interfaces>
        <interface name="ISP" type="isp"/>
        <interface name="HVPP" type="hvpp"/>
        <interface name="debugWIRE" type="dw"/>
      </interfaces>
      <property-groups>
        <property-group name="SIGNATURES">
          <property name="JTAGID" value="0x930D"/>
          <property name="SIGNATURE0" value="0x1e"/>
          <property name="SIGNATURE1" value="0x93"/>
          <property name="SIGNATURE2" value="0x0d"/>
        </property-group>
        <property-group name="OCD">
          <property name="OCD_REVISION" value="1"/>
          <property name="OCD_DATAREG" value="0x20"/>
          <property name="PROGBASE" value="0x0000"/>
        </property-group>
        <property-group name="JTAG_INTERFACE">
          <property name="ALLOWFULLPAGESTREAM" value="0x00"/>
        </property-group>
        <property-group name="ISP_INTERFACE">
          <property name="IspEnterProgMode_timeout" value="200"/>
          <property name="IspEnterProgMode_stabDelay" value="100"/>
          <property name="IspEnterProgMode_cmdexeDelay" value="25"/>
          <property name="IspEnterProgMode_synchLoops" value="32"/>
          <property name="IspEnterProgMode_byteDelay" value="0"/>
          <property name="IspEnterProgMode_pollIndex" value="3"/>
          <property name="IspEnterProgMode_pollValue" value="0x53"/>
          <property name="IspLeaveProgMode_preDelay" value="1"/>
          <property name="IspLeaveProgMode_postDelay" value="1"/>
          <property name="IspChipErase_eraseDelay" value="10"/>
          <property name="IspChipErase_pollMethod" value="0"/>
          <property name="IspProgramFlash_mode" value="0x41"/>
          <property name="IspProgramFlash_blockSize" value="64"/>
          <property name="IspProgramFlash_delay" value="10"/>
          <property name="IspProgramFlash_cmd1" value="0x40"/>
          <property name="IspProgramFlash_cmd2" value="0x4C"/>
          <property name="IspProgramFlash_cmd3" value="0x00"/>
          <property name="IspProgramFlash_pollVal1" value="0x00"/>
          <property name="IspProgramFlash_pollVal2" value="0x00"/>
          <property name="IspProgramEeprom_mode" value="0x41"/>
          <property name="IspProgramEeprom_blockSize" value="4"/>
          <property name="IspProgramEeprom_delay" value="10"/>
          <property name="IspProgramEeprom_cmd1" value="0xC1"/>
          <property name="IspProgramEeprom_cmd2" value="0xC2"/>
          <property name="IspProgramEeprom_cmd3" value="0x00"/>
          <property name="IspProgramEeprom_pollVal1" value="0x00"/>
          <property name="IspProgramEeprom_pollVal2" value="0x00"/>
          <property name="IspReadFlash_blockSize" value="256"/>
          <property name="IspReadEeprom_blockSize" value="256"/>
          <property name="IspReadFuse_pollIndex" value="4"/>
          <property name="IspReadLock_pollIndex" value="4"/>
          <property name="IspReadSign_pollIndex" value="4"/>
          <property name="IspReadOsccal_pollIndex" value="4"/>
        </property-group>
        <property-group name="PP_INTERFACE">
          <property name="PpControlStack" value="0xC4 0xE4 0xC4 0xE4 0xCC 0xEC 0xCC 0xEC 0xD4 0xF4 0xD4 0xF4 0xDC 0xFC 0xDC 0xFC 0xC8 0xE8 0xD8 0xF8 0x4C 0x6C 0x5C 0x7C 0xEC 0xBC 0x00 0x06 0x00 0x00 0x00 0x00"/>
          <property name="PpEnterProgMode_stabDelay" value="100"/>
          <property name="PpEnterProgMode_progModeDelay" value="0"/>
          <property name="PpEnterProgMode_latchCycles" value="5"/>
          <property name="PpEnterProgMode_toggleVtg" value="1"/>
          <property name="PpEnterProgMode_powerOffDelay" value="15"/>
          <property name="PpEnterProgMode_resetDelayMs" value="1"/>
          <property name="PpEnterProgMode_resetDelayUs" value="0"/>
          <property name="PpLeaveProgMode_stabDelay" value="15"/>
          <property name="PpLeaveProgMode_resetDelay" value="15"/>
          <property name="PpChipErase_pulseWidth" value="0"/>
          <property name="PpChipErase_pollTimeout" value="10"/>
          <property name="PpProgramFlash_pollTimeout" value="5"/>
          <property name="PpProgramFlash_mode" value="0x0D"/>
          <property name="PpProgramFlash_blockSize" value="256"/>
          <property name="PpReadFlash_blockSize" value="256"/>
          <property name="PpProgramEeprom_pollTimeout" value="5"/>
          <property name="PpProgramEeprom_mode" value="0x05"/>
          <property name="PpProgramEeprom_blockSize" value="256"/>
          <property name="PpReadEeprom_blockSize" value="256"/>
          <property name="PpProgramFuse_pulseWidth" value="0"/>
          <property name="PpProgramFuse_pollTimeout" value="5"/>
          <property name="PpProgramLock_pulseWidth" value="0"/>
          <property name="PpProgramLock_pollTimeout" value="5"/>
        </property-group>
        <property-group name="ISP_INTERFACE_STK600">
          <property name="IspEnterProgMode_timeout" value="200"/>
          <property name="IspEnterProgMode_stabDelay" value="100"/>
          <property name="IspEnterProgMode_cmdexeDelay" value="25"/>
          <property name="IspEnterProgMode_synchLoops" value="32"/>
          <property name="IspEnterProgMode_byteDelay" value="0"/>
          <property name="IspEnterProgMode_pollIndex" value="3"/>
          <property name="IspEnterProgMode_pollValue" value="0x53"/>
          <property name="IspLeaveProgMode_preDelay" value="1"/>
          <property name="IspLeaveProgMode_postDelay" value="1"/>
          <property name="IspChipErase_eraseDelay" value="10"/>
          <property name="IspChipErase_pollMethod" value="0"/>
          <property name="IspProgramFlash_mode" value="0x41"/>
          <property name="IspProgramFlash_blockSize" value="64"/>
          <property name="IspProgramFlash_delay" value="10"/>
          <property name="IspProgramFlash_cmd1" value="0x40"/>
          <property name="IspProgramFlash_cmd2" value="0x4C"/>
          <property name="IspProgramFlash_cmd3" value="0x00"/>
          <property name="IspProgramFlash_pollVal1" value="0x00"/>
          <property name="IspProgramFlash_pollVal2" value="0x00"/>
          <property name="IspProgramEeprom_mode" value="0x41"/>
          <property name="IspProgramEeprom_blockSize" value="4"/>
          <property name="IspProgramEeprom_delay" value="10"/>
          <property name="IspProgramEeprom_cmd1" value="0xC1"/>
          <property name="IspProgramEeprom_cmd2" value="0xC2"/>
          <property name="IspProgramEeprom_cmd3" value="0x00"/>
          <property name="IspProgramEeprom_pollVal1" value="0x00"/>
          <property name="IspProgramEeprom_pollVal2" value="0x00"/>
          <property name="IspReadFlash_blockSize" value="256"/>
          <property name="IspReadEeprom_blockSize" value="256"/>
          <property name="IspReadFuse_pollIndex" value="4"/>
          <property name="IspReadLock_pollIndex" value="4"/>
          <property name="IspReadSign_pollIndex" value="4"/>
          <property name="IspReadOsccal_pollIndex" value="4"/>
        </property-group>
        <property-group name="PP_INTERFACE_STK600">
          <property name="PpControlStack" value="0x0E 0x1E 0x0E 0x1E 0x2E 0x3E 0x2E 0x3E 0x4E 0x5E 0x4E 0x5E 0x6E 0x7E 0x6E 0x7E 0x06 0x16 0x46 0x56 0x0A 0x1A 0x4A 0x5A 0x1E 0x7C 0x00 0x01 0x00 0x00 0x00 0x00"/>
          <property name="PpEnterProgMode_stabDelay" value="100"/>
          <property name="PpEnterProgMode_progModeDelay" value="0"/>
          <property name="PpEnterProgMode_latchCycles" value="5"/>
          <property name="PpEnterProgMode_toggleVtg" value="1"/>
          <property name="PpEnterProgMode_powerOffDelay" value="20"/>
          <property name="PpEnterProgMode_resetDelayMs" value="1"/>
          <property name="PpEnterProgMode_resetDelayUs" value="0"/>
          <property name="PpLeaveProgMode_stabDelay" value="15"/>
          <property name="PpLeaveProgMode_resetDelay" value="15"/>
          <property name="PpChipErase_pulseWidth" value="0"/>
          <property name="PpChipErase_pollTimeout" value="10"/>
          <property name="PpProgramFlash_pollTimeout" value="5"/>
          <property name="PpProgramFlash_mode" value="0x0B"/>
          <property name="PpProgramFlash_blockSize" value="256"/>
          <property name="PpReadFlash_blockSize" value="256"/>
          <property name="PpProgramEeprom_pollTimeout" value="5"/>
          <property name="PpProgramEeprom_mode" value="0x05"/>
          <property name="PpProgramEeprom_blockSize" value="256"/>
          <property name="PpReadEeprom_blockSize" value="256"/>
          <property name="PpProgramFuse_pulseWidth" value="0"/>
          <property name="PpProgramFuse_pollTimeout" value="5"/>
          <property name="PpProgramLock_pulseWidth" value="0"/>
          <property name="PpProgramLock_pollTimeout" value="5"/>
        </property-group>
        <property-group name="PP_INTERFACE_AVRDRAGON">
          <property name="PpControlStack" value="0xC4 0xE4 0xC4 0xE4 0xCC 0xEC 0xCC 0xEC 0xD4 0xF4 0xD4 0xF4 0xDC 0xFC 0xDC 0xFC 0xC8 0xE8 0xD8 0xF8 0x4C 0x6C 0x5C 0x7C 0xEC 0xBC 0x80 0x06 0x00 0x00 0x00 0x00"/>
          <property name="PpEnterProgMode_stabDelay" value="100"/>
          <property name="PpEnterProgMode_progModeDelay" value="0"/>
          <property name="PpEnterProgMode_latchCycles" value="5"/>
          <property name="PpEnterProgMode_toggleVtg" value="1"/>
          <property name="PpEnterProgMode_powerOffDelay" value="15"/>
          <property name="PpEnterProgMode_resetDelayMs" value="1"/>
          <property name="PpEnterProgMode_resetDelayUs" value="0"/>
          <property name="PpLeaveProgMode_stabDelay" value="15"/>
          <property name="PpLeaveProgMode_resetDelay" value="15"/>
          <property name="PpChipErase_pulseWidth" value="0"/>
          <property name="PpChipErase_pollTimeout" value="10"/>
          <property name="PpProgramFlash_pollTimeout" value="5"/>
          <property name="PpProgramFlash_mode" value="0x0D"/>
          <property name="PpProgramFlash_blockSize" value="256"/>
          <property name="PpReadFlash_blockSize" value="256"/>
          <property name="PpProgramEeprom_pollTimeout" value="5"/>
          <property name="PpProgramEeprom_mode" value="0x05"/>
          <property name="PpProgramEeprom_blockSize" value="256"/>
          <property name="PpReadEeprom_blockSize" value="256"/>
          <property name="PpProgramFuse_pulseWidth" value="0"/>
          <property name="PpProgramFuse_pollTimeout" value="5"/>
          <property name="PpProgramLock_pulseWidth" value="0"/>
          <property name="PpProgramLock_pollTimeout" value="5"/>
        </property-group>
      </property-groups>
    </device>
  </devices>
  <modules>
    <module caption="" name="FUSE">
      <register-group caption="" name="FUSE">
        <register caption="" name="EXTENDED" offset="0x02" size="1">
          <bitfield caption="Self Programming enable" mask="0x01" name="SELFPRGEN"/>
        </register>
        <register caption="" name="HIGH" offset="0x01" size="1">
          <bitfield caption="Reset Disabled (Enable PB7 as i/o pin)" mask="0x80" name="RSTDISBL"/>
          <bitfield caption="Debug Wire enable" mask="0x40" name="DWEN"/>
          <bitfield caption="Serial program downloading (SPI) enabled" mask="0x20" name="SPIEN"/>
          <bitfield caption="Watch-dog Timer always on" mask="0x10" name="WDTON"/>
          <bitfield caption="Preserve EEPROM through the Chip Erase cycle" mask="0x08" name="EESAVE"/>
          <bitfield caption="Brown-out Detector trigger level" mask="0x07" name="BODLEVEL" values="ENUM_BODLEVEL"/>
        </register>
        <register caption="" name="LOW" offset="0x00" size="1">
          <bitfield caption="Divide clock by 8 internally" mask="0x80" name="CKDIV8"/>
          <bitfield caption="Clock output on PORTB5" mask="0x40" name="CKOUT"/>
          <bitfield caption="Select Clock source" mask="0x3F" name="SUT_CKSEL" values="ENUM_SUT_CKSEL"/>
        </register>
      </register-group>
      <value-group caption="" name="ENUM_SUT_CKSEL">
        <value caption="Ext. Clock; Start-up time PWRDWN/RESET: 6 CK/14 CK + 0 ms" name="EXTCLK_6CK_14CK_0MS" value="0x00"/>
        <value caption="Ext. Clock; Start-up time PWRDWN/RESET: 6 CK/14 CK + 4 ms" name="EXTCLK_6CK_14CK_4MS" value="0x10"/>
        <value caption="Ext. Clock; Start-up time PWRDWN/RESET: 6 CK/14 CK + 64 ms" name="EXTCLK_6CK_14CK_64MS" value="0x20"/>
        <value caption="PLL Clock; Start-up time PWRDWN/RESET: 1K CK/14 CK + 8 ms" name="PLLCLK_1KCK_14CK_8MS" value="0x01"/>
        <value caption="PLL Clock; Start-up time PWRDWN/RESET: 16K CK/14 CK + 8 ms" name="PLLCLK_16KCK_14CK_8MS" value="0x11"/>
        <value caption="PLL Clock; Start-up time PWRDWN/RESET: 1K CK/14 CK + 68 ms" name="PLLCLK_1KCK_14CK_68MS" value="0x21"/>
        <value caption="PLL Clock; Start-up time PWRDWN/RESET: 16K CK/14 CK + 68 ms" name="PLLCLK_16KCK_14CK_68MS" value="0x31"/>
        <value caption="Int. RC Osc. 8 MHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 0 ms" name="INTRCOSC_8MHZ_6CK_14CK_0MS" value="0x02"/>
        <value caption="Int. RC Osc. 8 MHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 4 ms" name="INTRCOSC_8MHZ_6CK_14CK_4MS" value="0x12"/>
        <value caption="Int. RC Osc. 8 MHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 64 ms" name="INTRCOSC_8MHZ_6CK_14CK_64MS" value="0x22"/>
        <value caption="WD. Osc. 128 kHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 0 ms" name="WDOSC_128KHZ_6CK_14CK_0MS" value="0x03"/>
        <value caption="WD. Osc. 128 kHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 4 ms" name="WDOSC_128KHZ_6CK_14CK_4MS" value="0x13"/>
        <value caption="WD. Osc. 128 kHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 64 ms" name="WDOSC_128KHZ_6CK_14CK_64MS" value="0x23"/>
        <value caption="Ext. Low-Freq. Crystal; Start-up time PWRDWN/RESET: 1 CK 4 ms" name="EXTLOFXTAL_1CK_4MS" value="0x04"/>
        <value caption="Ext. Low-Freq. Crystal; Start-up time PWRDWN/RESET: 1 CK + 64 ms" name="EXTLOFXTAL_1CK_64MS" value="0x14"/>
        <value caption="Ext. Low-Freq. Crystal; Start-up time PWRDWN/RESET: 32 CK + 64 ms" name="EXTLOFXTAL_32CK_64MS" value="0x24"/>
        <value caption="Ext. Ceramic Res. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 4.1 ms" name="EXTCRES_0MHZ4_0MHZ9_258CK_14CK_4MS1" value="0x08"/>
        <value caption="Ext. Ceramic Res. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 65 ms" name="EXTCRES_0MHZ4_0MHZ9_258CK_14CK_65MS" value="0x18"/>
        <value caption="Ext. Ceramic Res. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 0 ms" name="EXTCRES_0MHZ4_0MHZ9_1KCK_14CK_0MS" value="0x28"/>
        <value caption="Ext. Ceramic Res. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 4.1 ms" name="EXTCRES_0MHZ4_0MHZ9_1KCK_14CK_4MS1" value="0x38"/>
        <value caption="Ext. Ceramic Res. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 65 ms" name="EXTCRES_0MHZ4_0MHZ9_1KCK_14CK_65MS" value="0x09"/>
        <value caption="Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 0 ms" name="EXTXOSC_0MHZ4_0MHZ9_16KCK_14CK_0MS" value="0x19"/>
        <value caption="Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 4.1 ms" name="EXTXOSC_0MHZ4_0MHZ9_16KCK_14CK_4MS1" value="0x29"/>
        <value caption="Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 65 ms" name="EXTXOSC_0MHZ4_0MHZ9_16KCK_14CK_65MS" value="0x39"/>
        <value caption="Ext. Ceramic Res. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 4.1 ms" name="EXTCRES_0MHZ9_3MHZ_258CK_14CK_4MS1" value="0x0A"/>
        <value caption="Ext. Ceramic Res. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 65 ms" name="EXTCRES_0MHZ9_3MHZ_258CK_14CK_65MS" value="0x1A"/>
        <value caption="Ext. Ceramic Res. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 0 ms" name="EXTCRES_0MHZ9_3MHZ_1KCK_14CK_0MS" value="0x2A"/>
        <value caption="Ext. Ceramic Res. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 4.1 ms" name="EXTCRES_0MHZ9_3MHZ_1KCK_14CK_4MS1" value="0x3A"/>
        <value caption="Ext. Ceramic Res. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 65 ms" name="EXTCRES_0MHZ9_3MHZ_1KCK_14CK_65MS" value="0x0B"/>
        <value caption="Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 0 ms" name="EXTXOSC_0MHZ9_3MHZ_16KCK_14CK_0MS" value="0x1B"/>
        <value caption="Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 4.1 ms" name="EXTXOSC_0MHZ9_3MHZ_16KCK_14CK_4MS1" value="0x2B"/>
        <value caption="Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 65 ms" name="EXTXOSC_0MHZ9_3MHZ_16KCK_14CK_65MS" value="0x3B"/>
        <value caption="Ext. Ceramic Res. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 4.1 ms" name="EXTCRES_3MHZ_8MHZ_258CK_14CK_4MS1" value="0x0C"/>
        <value caption="Ext. Ceramic Res. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 65 ms" name="EXTCRES_3MHZ_8MHZ_258CK_14CK_65MS" value="0x1C"/>
        <value caption="Ext. Ceramic Res. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 0 ms" name="EXTCRES_3MHZ_8MHZ_1KCK_14CK_0MS" value="0x2C"/>
        <value caption="Ext. Ceramic Res. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 4.1 ms" name="EXTCRES_3MHZ_8MHZ_1KCK_14CK_4MS1" value="0x3C"/>
        <value caption="Ext. Ceramic Res. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 65 ms" name="EXTCRES_3MHZ_8MHZ_1KCK_14CK_65MS" value="0x0D"/>
        <value caption="Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 0 ms" name="EXTXOSC_3MHZ_8MHZ_16KCK_14CK_0MS" value="0x1D"/>
        <value caption="Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 4.1 ms" name="EXTXOSC_3MHZ_8MHZ_16KCK_14CK_4MS1" value="0x2D"/>
        <value caption="Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 65 ms" name="EXTXOSC_3MHZ_8MHZ_16KCK_14CK_65MS" value="0x3D"/>
        <value caption="Ext. Ceramic Res. 8.0-    MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 4.1 ms" name="EXTCRES_8MHZ_XX_258CK_14CK_4MS1" value="0x0E"/>
        <value caption="Ext. Ceramic Res. 8.0-    MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 65 ms" name="EXTCRES_8MHZ_XX_258CK_14CK_65MS" value="0x1E"/>
        <value caption="Ext. Ceramic Res. 8.0-    MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 0 ms" name="EXTCRES_8MHZ_XX_1KCK_14CK_0MS" value="0x2E"/>
        <value caption="Ext. Ceramic Res. 8.0-    MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 4.1 ms" name="EXTCRES_8MHZ_XX_1KCK_14CK_4MS1" value="0x3E"/>
        <value caption="Ext. Ceramic Res. 8.0-    MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 65 ms" name="EXTCRES_8MHZ_XX_1KCK_14CK_65MS" value="0x0F"/>
        <value caption="Ext. Crystal Osc. 8.0-    MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 0 ms" name="EXTXOSC_8MHZ_XX_16KCK_14CK_0MS" value="0x1F"/>
        <value caption="Ext. Crystal Osc. 8.0-    MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 4.1 ms" name="EXTXOSC_8MHZ_XX_16KCK_14CK_4MS1" value="0x2F"/>
        <value caption="Ext. Crystal Osc. 8.0-    MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 65 ms" name="EXTXOSC_8MHZ_XX_16KCK_14CK_65MS" value="0x3F"/>
      </value-group>
      <value-group caption="" name="ENUM_BODLEVEL">
        <value caption="Brown-out detection at VCC=4.3 V" name="4V3" value="0x04"/>
        <value caption="Brown-out detection at VCC=2.7 V" name="2V7" value="0x05"/>
        <value caption="Brown-out detection at VCC=1.8 V" name="1V8" value="0x06"/>
        <value caption="Brown-out detection at VCC=2.3 V" name="2V3" value="0x03"/>
        <value caption="Brown-out detection at VCC=2.2 V" name="2V2" value="0x02"/>
        <value caption="Brown-out detection at VCC=1.9 V" name="1V9" value="0x01"/>
        <value caption="Brown-out detection at VCC=2.0 V" name="2V0" value="0x00"/>
        <value caption="Brown-out detection disabled" name="DISABLED" value="0x07"/>
      </value-group>
    </module>
    <module caption="" name="LOCKBIT">
      <register-group caption="" name="LOCKBIT">
        <register caption="" name="LOCKBIT" offset="0x00" size="1">
          <bitfield caption="Memory Lock" mask="0x03" name="LB" values="ENUM_LB"/>
        </register>
      </register-group>
      <value-group caption="" name="ENUM_LB">
        <value caption="Further programming and verification disabled" name="PROG_VER_DISABLED" value="0x00"/>
        <value caption="Further programming disabled" name="PROG_DISABLED" value="0x02"/>
        <value caption="No memory lock features enabled" name="NO_LOCK" value="0x03"/>
      </value-group>
    </module>
    <module caption="" name="PORTA">
      <register-group caption="" name="PORTA">
        <register caption="Port A Data Register" name="PORTA" offset="0x3B" size="1" mask="0xFF"/>
        <register caption="Port A Data Direction Register" name="DDRA" offset="0x3A" size="1" mask="0xFF"/>
        <register caption="Port A Input Pins" name="PINA" offset="0x39" size="1" mask="0xFF" ocd-rw="R"/>
      </register-group>
    </module>
    <module caption="" name="PORTB">
      <register-group caption="" name="PORTB">
        <register caption="Port B Data Register" name="PORTB" offset="0x38" size="1" mask="0xFF"/>
        <register caption="Port B Data Direction Register" name="DDRB" offset="0x37" size="1" mask="0xFF"/>
        <register caption="Port B Input Pins" name="PINB" offset="0x36" size="1" mask="0xFF" ocd-rw="R"/>
      </register-group>
    </module>
    <module caption="" name="AD_CONVERTER">
      <register-group caption="" name="AD_CONVERTER">
        <register caption="The ADC multiplexer Selection Register" name="ADMUX" offset="0x27" size="1">
          <bitfield caption="Reference Selection Bits" mask="0xC0" name="REFS"/>
          <bitfield caption="Left Adjust Result" mask="0x20" name="ADLAR"/>
          <bitfield caption="Analog Channel and Gain Selection Bits" mask="0x1F" name="MUX"/>
        </register>
        <register caption="The ADC Control and Status register" name="ADCSRA" offset="0x26" size="1" ocd-rw="R">
          <bitfield caption="ADC Enable" mask="0x80" name="ADEN"/>
          <bitfield caption="ADC Start Conversion" mask="0x40" name="ADSC"/>
          <bitfield caption="ADC Auto Trigger Enable" mask="0x20" name="ADATE"/>
          <bitfield caption="ADC Interrupt Flag" mask="0x10" name="ADIF"/>
          <bitfield caption="ADC Interrupt Enable" mask="0x08" name="ADIE"/>
          <bitfield caption="ADC Prescaler Select Bits" mask="0x07" name="ADPS" values="ANALIG_ADC_PRESCALER"/>
        </register>
        <register caption="ADC Data Register  Bytes" name="ADC" offset="0x24" size="2" mask="0xFFFF"/>
        <register caption="ADC Control and Status Register B" name="ADCSRB" offset="0x23" size="1">
          <bitfield caption="Bipolar Input Mode" mask="0x80" name="BIN"/>
          <bitfield caption="Gain Select" mask="0x40" name="GSEL"/>
          <bitfield caption="Input Polarity Mode" mask="0x20" name="IPR"/>
          <bitfield caption="" mask="0x10" name="REFS2"/>
          <bitfield caption="" mask="0x08" name="MUX5"/>
          <bitfield caption="ADC Auto Trigger Sources" mask="0x07" name="ADTS" values="ANALIG_ADC_AUTO_TRIGGER3"/>
        </register>
        <register caption="Digital Input Disable Register 1" name="DIDR1" offset="0x22" size="1">
          <bitfield caption="ADC10 Digital input Disable" mask="0x80" name="ADC10D"/>
          <bitfield caption="ADC9 Digital input Disable" mask="0x40" name="ADC9D"/>
          <bitfield caption="ADC8 Digital input Disable" mask="0x20" name="ADC8D"/>
          <bitfield caption="ADC7 Digital input Disable" mask="0x10" name="ADC7D"/>
        </register>
        <register caption="Digital Input Disable Register 0" name="DIDR0" offset="0x21" size="1">
          <bitfield caption="ADC6 Digital input Disable" mask="0x80" name="ADC6D"/>
          <bitfield caption="ADC5 Digital input Disable" mask="0x40" name="ADC5D"/>
          <bitfield caption="ADC4 Digital input Disable" mask="0x20" name="ADC4D"/>
          <bitfield caption="ADC3 Digital input Disable" mask="0x10" name="ADC3D"/>
          <bitfield caption="AREF Digital Input Disable" mask="0x08" name="AREFD"/>
          <bitfield caption="ADC2 Digital input Disable" mask="0x04" name="ADC2D"/>
          <bitfield caption="ADC1 Digital input Disable" mask="0x02" name="ADC1D"/>
          <bitfield caption="ADC0 Digital input Disable" mask="0x01" name="ADC0D"/>
        </register>
      </register-group>
      <value-group caption="" name="ANALIG_ADC_PRESCALER">
        <value caption="2" name="VAL_0x00" value="0x00"/>
        <value caption="2" name="VAL_0x01" value="0x01"/>
        <value caption="4" name="VAL_0x02" value="0x02"/>
        <value caption="8" name="VAL_0x03" value="0x03"/>
        <value caption="16" name="VAL_0x04" value="0x04"/>
        <value caption="32" name="VAL_0x05" value="0x05"/>
        <value caption="64" name="VAL_0x06" value="0x06"/>
        <value caption="128" name="VAL_0x07" value="0x07"/>
      </value-group>
      <value-group caption="" name="ANALIG_ADC_AUTO_TRIGGER3">
        <value caption="Free Running mode" name="VAL_0x00" value="0x00"/>
        <value caption="Analog Comparator" name="VAL_0x01" value="0x01"/>
        <value caption="External Interrupt Request 0" name="VAL_0x02" value="0x02"/>
        <value caption="Timer/Counter0 Compare Match A" name="VAL_0x03" value="0x03"/>
        <value caption="Timer/Counter0 Overflow" name="VAL_0x04" value="0x04"/>
        <value caption="Timer/Counter1 Compare Match B" name="VAL_0x05" value="0x05"/>
        <value caption="Timer/Counter1 Overflow" name="VAL_0x06" value="0x06"/>
        <value caption="Watchdog Interrupt Request" name="VAL_0x07" value="0x07"/>
      </value-group>
    </module>
    <module caption="" name="ANALOG_COMPARATOR">
      <register-group caption="" name="ANALOG_COMPARATOR">
        <register caption="Analog Comparator Control And Status Register B" name="ACSRB" offset="0x29" size="1">
          <bitfield caption="Hysteresis Select" mask="0x80" name="HSEL"/>
          <bitfield caption="Hysteresis Level" mask="0x40" name="HLEV"/>
          <bitfield caption="Analog Comparator Multiplexer" mask="0x07" name="ACM"/>
        </register>
        <register caption="Analog Comparator Control And Status Register A" name="ACSRA" offset="0x28" size="1">
          <bitfield caption="Analog Comparator Disable" mask="0x80" name="ACD"/>
          <bitfield caption="Analog Comparator Bandgap Select" mask="0x40" name="ACBG"/>
          <bitfield caption="Analog Compare Output" mask="0x20" name="ACO"/>
          <bitfield caption="Analog Comparator Interrupt Flag" mask="0x10" name="ACI"/>
          <bitfield caption="Analog Comparator Interrupt Enable" mask="0x08" name="ACIE"/>
          <bitfield caption="Analog Comparator Multiplexer Enable" mask="0x04" name="ACME"/>
          <bitfield caption="Analog Comparator Interrupt Mode Select bits" mask="0x03" name="ACIS" values="ANALOG_COMP_INTERRUPT"/>
        </register>
      </register-group>
      <value-group caption="" name="ANALOG_COMP_INTERRUPT">
        <value caption="Interrupt on Toggle" name="VAL_0x00" value="0x00"/>
        <value caption="Reserved" name="VAL_0x01" value="0x01"/>
        <value caption="Interrupt on Falling Edge" name="VAL_0x02" value="0x02"/>
        <value caption="Interrupt on Rising Edge" name="VAL_0x03" value="0x03"/>
      </value-group>
    </module>
    <module caption="" name="USI">
      <register-group caption="" name="USI">
        <register caption="USI Pin Position" name="USIPP" offset="0x31" size="1" mask="0x01"/>
        <register caption="USI Buffer Register" name="USIBR" offset="0x30" size="1" mask="0xFF" ocd-rw="R"/>
        <register caption="USI Data Register" name="USIDR" offset="0x2F" size="1" mask="0xFF"/>
        <register caption="USI Status Register" name="USISR" offset="0x2E" size="1" ocd-rw="R">
          <bitfield caption="Start Condition Interrupt Flag" mask="0x80" name="USISIF"/>
          <bitfield caption="Counter Overflow Interrupt Flag" mask="0x40" name="USIOIF"/>
          <bitfield caption="Stop Condition Flag" mask="0x20" name="USIPF"/>
          <bitfield caption="Data Output Collision" mask="0x10" name="USIDC"/>
          <bitfield caption="USI Counter Value Bits" mask="0x0F" name="USICNT"/>
        </register>
        <register caption="USI Control Register" name="USICR" offset="0x2D" size="1">
          <bitfield caption="Start Condition Interrupt Enable" mask="0x80" name="USISIE"/>
          <bitfield caption="Counter Overflow Interrupt Enable" mask="0x40" name="USIOIE"/>
          <bitfield caption="USI Wire Mode Bits" mask="0x30" name="USIWM" values="COMM_USI_OP"/>
          <bitfield caption="USI Clock Source Select Bits" mask="0x0C" name="USICS"/>
          <bitfield caption="Clock Strobe" mask="0x02" name="USICLK"/>
          <bitfield caption="Toggle Clock Port Pin" mask="0x01" name="USITC"/>
        </register>
      </register-group>
      <value-group caption="" name="COMM_USI_OP">
        <value caption="Normal Operation" name="VAL_0x00" value="0x00"/>
        <value caption="Three-Wire Mode" name="VAL_0x01" value="0x01"/>
        <value caption="Two-Wire Mode" name="VAL_0x02" value="0x02"/>
        <value caption="Two-Wire Mode Held Low" name="VAL_0x03" value="0x03"/>
      </value-group>
    </module>
    <module caption="" name="EEPROM">
      <register-group caption="" name="EEPROM">
        <register caption="EEPROM Address Register  Bytes" name="EEAR" offset="0x3E" size="2" mask="0x01FF"/>
        <register caption="EEPROM Data Register" name="EEDR" offset="0x3D" size="1" mask="0xFF"/>
        <register caption="EEPROM Control Register" name="EECR" offset="0x3C" size="1">
          <bitfield caption="EEPROM Programming Mode Bits" mask="0x30" name="EEPM" values="EEP_MODE"/>
          <bitfield caption="EEPROM Ready Interrupt Enable" mask="0x08" name="EERIE"/>
          <bitfield caption="EEPROM Master Write Enable" mask="0x04" name="EEMPE"/>
          <bitfield caption="EEPROM Write Enable" mask="0x02" name="EEPE"/>
          <bitfield caption="EEPROM Read Enable" mask="0x01" name="EERE"/>
        </register>
      </register-group>
      <value-group caption="" name="EEP_MODE">
        <value caption="Erase and Write in one operation" name="VAL_0x00" value="0x00"/>
        <value caption="Erase Only" name="VAL_0x01" value="0x01"/>
        <value caption="Write Only" name="VAL_0x02" value="0x02"/>
      </value-group>
    </module>
    <module caption="" name="WATCHDOG">
      <register-group caption="" name="WATCHDOG">
        <register caption="Watchdog Timer Control Register" name="WDTCR" offset="0x41" size="1" ocd-rw="R">
          <bitfield caption="Watchdog Timeout Interrupt Flag" mask="0x80" name="WDIF"/>
          <bitfield caption="Watchdog Timeout Interrupt Enable" mask="0x40" name="WDIE"/>
          <bitfield caption="Watchdog Timer Prescaler Bits" mask="0x27" name="WDP" values="WDOG_TIMER_PRESCALE_4BITS"/>
          <bitfield caption="Watchdog Change Enable" mask="0x10" name="WDCE"/>
          <bitfield caption="Watch Dog Enable" mask="0x08" name="WDE"/>
        </register>
      </register-group>
      <value-group caption="" name="WDOG_TIMER_PRESCALE_4BITS">
        <value caption="Oscillator Cycles 2K" name="VAL_0x00" value="0x00"/>
        <value caption="Oscillator Cycles 4K" name="VAL_0x01" value="0x01"/>
        <value caption="Oscillator Cycles 8K" name="VAL_0x02" value="0x02"/>
        <value caption="Oscillator Cycles 16K" name="VAL_0x03" value="0x03"/>
        <value caption="Oscillator Cycles 32K" name="VAL_0x04" value="0x04"/>
        <value caption="Oscillator Cycles 64K" name="VAL_0x05" value="0x05"/>
        <value caption="Oscillator Cycles 128K" name="VAL_0x06" value="0x06"/>
        <value caption="Oscillator Cycles 256K" name="VAL_0x07" value="0x07"/>
        <value caption="Oscillator Cycles 512K" name="VAL_0x08" value="0x08"/>
        <value caption="Oscillator Cycles 1024K" name="VAL_0x09" value="0x09"/>
      </value-group>
    </module>
    <module caption="" name="TIMER_COUNTER_0">
      <register-group caption="" name="TIMER_COUNTER_0">
        <register caption="Timer/Counter Interrupt Mask Register" name="TIMSK" offset="0x59" size="1">
          <bitfield caption="Timer/Counter0 Output Compare Match A Interrupt Enable" mask="0x10" name="OCIE0A"/>
          <bitfield caption="Timer/Counter0 Output Compare Match B Interrupt Enable" mask="0x08" name="OCIE0B"/>
          <bitfield caption="Timer/Counter0 Overflow Interrupt Enable" mask="0x02" name="TOIE0"/>
          <bitfield caption="Timer/Counter0 Input Capture Interrupt Enable" mask="0x01" name="TICIE0"/>
        </register>
        <register caption="Timer/Counter0 Interrupt Flag register" name="TIFR" offset="0x58" size="1" ocd-rw="R">
          <bitfield caption="Timer/Counter0 Output Compare Flag 0A" mask="0x10" name="OCF0A"/>
          <bitfield caption="Timer/Counter0 Output Compare Flag 0B" mask="0x08" name="OCF0B"/>
          <bitfield caption="Timer/Counter0 Overflow Flag" mask="0x02" name="TOV0"/>
          <bitfield caption="Timer/Counter0 Input Capture Flag" mask="0x01" name="ICF0"/>
        </register>
        <register caption="Timer/Counter  Control Register A" name="TCCR0A" offset="0x35" size="1">
          <bitfield caption="Timer/Counter 0 Width" mask="0x80" name="TCW0"/>
          <bitfield caption="Input Capture Mode Enable" mask="0x40" name="ICEN0"/>
          <bitfield caption="Input Capture Noice Canceler" mask="0x20" name="ICNC0"/>
          <bitfield caption="Input Capture Edge Select" mask="0x10" name="ICES0"/>
          <bitfield caption="Analog Comparator Input Capture Enable" mask="0x08" name="ACIC0"/>
          <bitfield caption="Waveform Generation Mode" mask="0x01" name="WGM00"/>
        </register>
        <register caption="Timer/Counter Control Register B" name="TCCR0B" offset="0x53" size="1">
          <bitfield caption="Timer/Counter Synchronization Mode" mask="0x10" name="TSM"/>
          <bitfield caption="Timer/Counter 0 Prescaler Reset" mask="0x08" name="PSR0"/>
          <bitfield caption="Clock Select" mask="0x07" name="CS0" values="CLK_SEL_3BIT_EXT"/>
        </register>
        <register caption="Timer/Counter0 High" name="TCNT0H" offset="0x34" size="1" mask="0xFF"/>
        <register caption="Timer/Counter0 Low" name="TCNT0L" offset="0x52" size="1" mask="0xFF"/>
        <register caption="Timer/Counter0 Output Compare Register" name="OCR0A" offset="0x33" size="1" mask="0xFF"/>
        <register caption="Timer/Counter0 Output Compare Register" name="OCR0B" offset="0x32" size="1" mask="0xFF"/>
      </register-group>
      <value-group caption="" name="CLK_SEL_3BIT_EXT">
        <value caption="No Clock Source (Stopped)" name="VAL_0x00" value="0x00"/>
        <value caption="Running, No Prescaling" name="VAL_0x01" value="0x01"/>
        <value caption="Running, CLK/8" name="VAL_0x02" value="0x02"/>
        <value caption="Running, CLK/64" name="VAL_0x03" value="0x03"/>
        <value caption="Running, CLK/256" name="VAL_0x04" value="0x04"/>
        <value caption="Running, CLK/1024" name="VAL_0x05" value="0x05"/>
        <value caption="Running, ExtClk Tx Falling Edge" name="VAL_0x06" value="0x06"/>
        <value caption="Running, ExtClk Tx Rising Edge" name="VAL_0x07" value="0x07"/>
      </value-group>
    </module>
    <module caption="" name="TIMER_COUNTER_1">
      <register-group caption="" name="TIMER_COUNTER_1">
        <register caption="Timer/Counter Control Register A" name="TCCR1A" offset="0x50" size="1">
          <bitfield caption="Compare Output Mode, Bits" mask="0xC0" name="COM1A"/>
          <bitfield caption="Compare Output Mode, Bits" mask="0x30" name="COM1B"/>
          <bitfield caption="Force Output Compare Match 1A" mask="0x08" name="FOC1A"/>
          <bitfield caption="Force Output Compare Match 1B" mask="0x04" name="FOC1B"/>
          <bitfield caption="Pulse Width Modulator Enable" mask="0x02" name="PWM1A"/>
          <bitfield caption="Pulse Width Modulator Enable" mask="0x01" name="PWM1B"/>
        </register>
        <register caption="Timer/Counter Control Register B" name="TCCR1B" offset="0x4F" size="1">
          <bitfield caption="Timer/Counter 1 Prescaler reset" mask="0x40" name="PSR1"/>
          <bitfield caption="Dead Time Prescaler" mask="0x30" name="DTPS1" values="MISC_2BIT_SCALE"/>
          <bitfield caption="Clock Select Bits" mask="0x0F" name="CS1" values="CLK_SEL_4BIT"/>
        </register>
        <register caption="Timer/Counter Control Register C" name="TCCR1C" offset="0x47" size="1">
          <bitfield caption="COM1A1 Shadow Bit" mask="0x80" name="COM1A1S"/>
          <bitfield caption="COM1A0 Shadow Bit" mask="0x40" name="COM1A0S"/>
          <bitfield caption="COM1B1 Shadow Bit" mask="0x20" name="COM1B1S"/>
          <bitfield caption="COM1B0 Shadow Bit" mask="0x10" name="COM1B0S"/>
          <bitfield caption="Comparator D output mode" mask="0x0C" name="COM1D"/>
          <bitfield caption="Force Output Compare Match 1D" mask="0x02" name="FOC1D"/>
          <bitfield caption="Pulse Width Modulator D Enable" mask="0x01" name="PWM1D"/>
        </register>
        <register caption="Timer/Counter Control Register D" name="TCCR1D" offset="0x46" size="1">
          <bitfield caption="Fault Protection Interrupt Enable" mask="0x80" name="FPIE1"/>
          <bitfield caption="Fault Protection Mode Enable" mask="0x40" name="FPEN1"/>
          <bitfield caption="Fault Protection Noise Canceler" mask="0x20" name="FPNC1"/>
          <bitfield caption="Fault Protection Edge Select" mask="0x10" name="FPES1"/>
          <bitfield caption="Fault Protection Analog Comparator Enable" mask="0x08" name="FPAC1"/>
          <bitfield caption="Fault Protection Interrupt Flag" mask="0x04" name="FPF1"/>
          <bitfield caption="Waveform Generation Mode Bit" mask="0x03" name="WGM1" values="PULSE_WIDTH_MODU2"/>
        </register>
        <register caption="Timer/Counter1 Control Register E" name="TCCR1E" offset="0x20" size="1">
          <bitfield caption="Ouput Compare Override Enable Bits" mask="0x3F" name="OC1OE"/>
        </register>
        <register caption="Timer/Counter Register" name="TCNT1" offset="0x4E" size="1" mask="0xFF" ocd-rw="R"/>
        <register caption="Timer/Counter 1 Register High" name="TC1H" offset="0x45" size="1" mask="0x03"/>
        <register caption="Output Compare Register" name="OCR1A" offset="0x4D" size="1" mask="0xFF"/>
        <register caption="Output Compare Register" name="OCR1B" offset="0x4C" size="1" mask="0xFF"/>
        <register caption="Output compare register" name="OCR1C" offset="0x4B" size="1" mask="0xFF"/>
        <register caption="Output compare register" name="OCR1D" offset="0x4A" size="1" mask="0xFF" ocd-rw="R"/>
        <register caption="Timer/Counter Interrupt Mask Register" name="TIMSK" offset="0x59" size="1">
          <bitfield caption="OCIE1D: Timer/Counter1 Output Compare Interrupt Enable" mask="0x80" name="OCIE1D"/>
          <bitfield caption="OCIE1A: Timer/Counter1 Output Compare Interrupt Enable" mask="0x40" name="OCIE1A"/>
          <bitfield caption="OCIE1A: Timer/Counter1 Output Compare B Interrupt Enable" mask="0x20" name="OCIE1B"/>
          <bitfield caption="Timer/Counter1 Overflow Interrupt Enable" mask="0x04" name="TOIE1"/>
        </register>
        <register caption="Timer/Counter Interrupt Flag Register" name="TIFR" offset="0x58" size="1" ocd-rw="R">
          <bitfield caption="Timer/Counter1 Output Compare Flag 1D" mask="0x80" name="OCF1D"/>
          <bitfield caption="Timer/Counter1 Output Compare Flag 1A" mask="0x40" name="OCF1A"/>
          <bitfield caption="Timer/Counter1 Output Compare Flag 1B" mask="0x20" name="OCF1B"/>
          <bitfield caption="Timer/Counter1 Overflow Flag" mask="0x04" name="TOV1"/>
        </register>
        <register caption="Timer/Counter 1 Dead Time Value" name="DT1" offset="0x44" size="1">
          <bitfield caption="" mask="0xF0" name="DT1H"/>
          <bitfield caption="" mask="0x0F" name="DT1L"/>
        </register>
      </register-group>
      <value-group caption="" name="MISC_2BIT_SCALE">
        <value caption="1x" name="VAL_0x00" value="0x00"/>
        <value caption="2x" name="VAL_0x01" value="0x01"/>
        <value caption="4x" name="VAL_0x02" value="0x02"/>
        <value caption="8x" name="VAL_0x03" value="0x03"/>
      </value-group>
      <value-group caption="" name="CLK_SEL_4BIT">
        <value caption="No Clock Source (Stopped)" name="VAL_0x00" value="0x00"/>
        <value caption="Running, No Prescaling" name="VAL_0x01" value="0x01"/>
        <value caption="Running, CLK/2" name="VAL_0x02" value="0x02"/>
        <value caption="Running, CLK/4" name="VAL_0x03" value="0x03"/>
        <value caption="Running, CLK/8" name="VAL_0x04" value="0x04"/>
        <value caption="Running, CLK/16" name="VAL_0x05" value="0x05"/>
        <value caption="Running, CLK/32" name="VAL_0x06" value="0x06"/>
        <value caption="Running, CLK/64" name="VAL_0x07" value="0x07"/>
        <value caption="Running, CLK/128" name="VAL_0x08" value="0x08"/>
        <value caption="Running, CLK/256" name="VAL_0x09" value="0x09"/>
        <value caption="Running, CLK/512" name="VAL_0x0A" value="0x0A"/>
        <value caption="Running, CLK/1024" name="VAL_0x0B" value="0x0B"/>
        <value caption="Running, CLK/2048" name="VAL_0x0C" value="0x0C"/>
        <value caption="Running, CLK/4096" name="VAL_0x0D" value="0x0D"/>
        <value caption="Running, CLK/8192" name="VAL_0x0E" value="0x0E"/>
        <value caption="Running, CLK/16384" name="VAL_0x0F" value="0x0F"/>
      </value-group>
      <value-group caption="" name="PULSE_WIDTH_MODU2">
        <value caption="Fast PWM (NB! PWMx must be set!)" name="VAL_0x00" value="0x00"/>
        <value caption="Phase and Frequency Correct PWM" name="VAL_0x01" value="0x01"/>
        <value caption="PWM6/Single-slope" name="VAL_0x02" value="0x02"/>
        <value caption="PWM6/Dual-slope" name="VAL_0x03" value="0x03"/>
      </value-group>
    </module>
    <module caption="" name="BOOT_LOAD">
      <register-group caption="" name="BOOT_LOAD">
        <register caption="Store Program Memory Control Register" name="SPMCSR" offset="0x57" size="1" ocd-rw="R">
          <bitfield caption="Clear temporary page buffer" mask="0x10" name="CTPB"/>
          <bitfield caption="Read fuse and lock bits" mask="0x08" name="RFLB"/>
          <bitfield caption="Page Write" mask="0x04" name="PGWRT"/>
          <bitfield caption="Page Erase" mask="0x02" name="PGERS"/>
          <bitfield caption="Store Program Memory Enable" mask="0x01" name="SPMEN"/>
        </register>
      </register-group>
    </module>
    <module caption="" name="EXTERNAL_INTERRUPT">
      <register-group caption="" name="EXTERNAL_INTERRUPT">
        <register caption="MCU Control Register" name="MCUCR" offset="0x55" size="1">
          <bitfield caption="Interrupt Sense Control 0 Bit 1" mask="0x02" name="ISC01"/>
          <bitfield caption="Interrupt Sense Control 0 Bit 0" mask="0x01" name="ISC00" values="INTERRUPT_SENSE_CONTROL"/>
        </register>
        <register caption="General Interrupt Mask Register" name="GIMSK" offset="0x5B" size="1">
          <bitfield caption="External Interrupt Request 1 Enable" mask="0xC0" name="INT"/>
          <bitfield caption="Pin Change Interrupt Enables" mask="0x30" name="PCIE"/>
        </register>
        <register caption="General Interrupt Flag register" name="GIFR" offset="0x5A" size="1" ocd-rw="R">
          <bitfield caption="External Interrupt Flags" mask="0xC0" name="INTF"/>
          <bitfield caption="Pin Change Interrupt Flag" mask="0x20" name="PCIF"/>
        </register>
        <register caption="Pin Change Enable Mask 1" name="PCMSK1" offset="0x42" size="1" mask="0xFF"/>
        <register caption="Pin Change Enable Mask 0" name="PCMSK0" offset="0x43" size="1" mask="0xFF"/>
      </register-group>
      <value-group caption="Interrupt Sense Control" name="INTERRUPT_SENSE_CONTROL">
        <value caption="Low Level of INTX" name="VAL_0x00" value="0x00"/>
        <value caption="Any Logical Change of INTX" name="VAL_0x01" value="0x01"/>
        <value caption="Falling Edge of INTX" name="VAL_0x02" value="0x02"/>
        <value caption="Rising Edge of INTX" name="VAL_0x03" value="0x03"/>
      </value-group>
    </module>
    <module caption="" name="CPU">
      <register-group caption="" name="CPU">
        <register caption="Status Register" name="SREG" offset="0x5F" size="1">
          <bitfield caption="Global Interrupt Enable" mask="0x80" name="I"/>
          <bitfield caption="Bit Copy Storage" mask="0x40" name="T"/>
          <bitfield caption="Half Carry Flag" mask="0x20" name="H"/>
          <bitfield caption="Sign Bit" mask="0x10" name="S"/>
          <bitfield caption="Two's Complement Overflow Flag" mask="0x08" name="V"/>
          <bitfield caption="Negative Flag" mask="0x04" name="N"/>
          <bitfield caption="Zero Flag" mask="0x02" name="Z"/>
          <bitfield caption="Carry Flag" mask="0x01" name="C"/>
        </register>
        <register caption="Power Reduction Register" name="PRR" offset="0x56" size="1">
          <bitfield caption="Power Reduction Timer/Counter1" mask="0x08" name="PRTIM1"/>
          <bitfield caption="Power Reduction Timer/Counter0" mask="0x04" name="PRTIM0"/>
          <bitfield caption="Power Reduction USI" mask="0x02" name="PRUSI"/>
          <bitfield caption="Power Reduction ADC" mask="0x01" name="PRADC"/>
        </register>
        <register caption="Stack Pointer  Bytes" name="SP" offset="0x5D" size="2" mask="0x03FF"/>
        <register caption="MCU Control Register" name="MCUCR" offset="0x55" size="1">
          <bitfield caption="BOD Sleep" mask="0x80" name="BODS"/>
          <bitfield caption="Pull-up Disable" mask="0x40" name="PUD"/>
          <bitfield caption="Sleep Enable" mask="0x20" name="SE"/>
          <bitfield caption="Sleep Mode Select Bits" mask="0x18" name="SM" values="CPU_SLEEP_MODE"/>
          <bitfield caption="BOD Sleep Enable" mask="0x04" name="BODSE"/>
          <bitfield caption="Interrupt Sense Control 0 bits" mask="0x03" name="ISC0" values="INTERRUPT_SENSE_CONTROL2"/>
        </register>
        <register caption="MCU Status register" name="MCUSR" offset="0x54" size="1">
          <bitfield caption="Watchdog Reset Flag" mask="0x08" name="WDRF"/>
          <bitfield caption="Brown-out Reset Flag" mask="0x04" name="BORF"/>
          <bitfield caption="External Reset Flag" mask="0x02" name="EXTRF"/>
          <bitfield caption="Power-On Reset Flag" mask="0x01" name="PORF"/>
        </register>
        <register caption="Oscillator Calibration Register" name="OSCCAL" offset="0x51" size="1" mask="0xFF" ocd-rw="R">
          <bitfield caption="Oscillator Calibration " mask="0xFF" name="OSCCAL"/>
        </register>
        <register caption="Clock Prescale Register" name="CLKPR" offset="0x48" size="1" ocd-rw="R">
          <bitfield caption="Clock Prescaler Change Enable" mask="0x80" name="CLKPCE"/>
          <bitfield caption="Clock Prescaler Select Bits" mask="0x0F" name="CLKPS" values="CPU_CLK_PRESCALE_4_BITS_SMALL"/>
        </register>
        <register caption="PLL Control and status register" name="PLLCSR" offset="0x49" size="1">
          <bitfield caption="Low speed mode" mask="0x80" name="LSM"/>
          <bitfield caption="PCK Enable" mask="0x04" name="PCKE"/>
          <bitfield caption="PLL Enable" mask="0x02" name="PLLE"/>
          <bitfield caption="PLL Lock detector" mask="0x01" name="PLOCK"/>
        </register>
        <register caption="debugWire data register" name="DWDR" offset="0x40" size="1" mask="0xFF" ocd-rw=""/>
        <register caption="General Purpose IO register 2" name="GPIOR2" offset="0x2C" size="1" mask="0xFF"/>
        <register caption="General Purpose register 1" name="GPIOR1" offset="0x2B" size="1" mask="0xFF"/>
        <register caption="General purpose register 0" name="GPIOR0" offset="0x2A" size="1" mask="0xFF"/>
      </register-group>
      <value-group caption="" name="CPU_SLEEP_MODE">
        <value caption="Idle" name="IDLE" value="0x00"/>
        <value caption="ADC Noise Reduction (If Available)" name="ADC" value="0x01"/>
        <value caption="Power Down" name="PDOWN" value="0x02"/>
        <value caption="Standby" name="STDBY" value="0x03"/>
      </value-group>
      <value-group caption="" name="INTERRUPT_SENSE_CONTROL2">
        <value caption="Low Level of INTX" name="VAL_0x00" value="0x00"/>
        <value caption="Any Logical Change in INTX" name="VAL_0x01" value="0x01"/>
        <value caption="Falling Edge of INTX" name="VAL_0x02" value="0x02"/>
        <value caption="Rising Edge of INTX" name="VAL_0x03" value="0x03"/>
      </value-group>
      <value-group caption="" name="CPU_CLK_PRESCALE_4_BITS_SMALL">
        <value caption="1" name="VAL_0x00" value="0x00"/>
        <value caption="2" name="VAL_0x01" value="0x01"/>
        <value caption="4" name="VAL_0x02" value="0x02"/>
        <value caption="8" name="VAL_0x03" value="0x03"/>
        <value caption="16" name="VAL_0x04" value="0x04"/>
        <value caption="32" name="VAL_0x05" value="0x05"/>
        <value caption="64" name="VAL_0x06" value="0x06"/>
        <value caption="128" name="VAL_0x07" value="0x07"/>
        <value caption="256" name="VAL_0x08" value="0x08"/>
      </value-group>
      <value-group caption="Oscillator Calibration Values" name="OSCCAL_VALUE_ADDRESSES">
        <value value="0x00" caption="8.0 MHz" name="8_0_MHz"/>
      </value-group>
      <parameters>
        <param name="CORE_VERSION" value="V2"/>
        <param name="NEW_INSTRUCTIONS" value="lpm rd,z+"/>
      </parameters>
    </module>
  </modules>
</avr-tools-device-file>
n-out Reset Flag" mask="0x04" name="BORF" />
          <bitfield caption="External Reset Flag" mask="0x02" name="EXTRF" />
          <bitfield caption="Power-on reset flag" mask="0x01" name="PORF" />
        </register>
        <register caption="General Purpose I/O Register 2" name="GPIOR2" offset="0x35" size="1" mask="0xFF" />
        <register caption="General Purpose I/O Register 1" name="GPIOR1" offset="0x34" size="1" mask="0xFF" />
        <register caption="General Purpose I/O Register 0" name="GPIOR0" offset="0x33" size="1" mask="0xFF" />
        <register caption="Store Program Memory Control and Status Register" name="SPMCSR" offset="0x57" size="1" ocd-rw="R">
          <bitfield caption="Read Device Signature Imprint Table" mask="0x20" name="RSIG" />
          <bitfield caption="Clear Temporary Page Buffer" mask="0x10" name="CTPB" />
          <bitfield caption="Read Fuse and Lock Bits" mask="0x08" name="RFLB" />
          <bitfield caption="Page Write" mask="0x04" name="PGWRT" />
          <bitfield caption="Page Erase" mask="0x02" name="PGERS" />
          <bitfield caption="Store program Memory Enable" mask="0x01" name="SPMEN" />
        </register>
        <register caption="Oscillator Calibration Register 8MHz" name="OSCCAL0" offset="0x74" size="1" mask="0xFF" />
        <register caption="Oscillator Calibration Register 32kHz" name="OSCCAL1" offset="0x77" size="1" mask="0x03" />
        <register caption="Oscillator Temperature Calibration Register A" name="OSCTCAL0A" offset="0x75" size="1" mask="0xFF"/>
        <register caption="Oscillator Temperature Calibration Register B" name="OSCTCAL0B" offset="0x76" size="1" mask="0xFF"/>
      </register-group>
      <value-group caption="Oscillator Calibration Values" name="OSCCAL_VALUE_ADDRESSES">
        <value value="0x00" caption="8.0 MHz" name="8_0_MHz"/>
        <value value="0x03" caption="32 kHz" name="32_kHz"/>
      </value-group>
      <value-group caption="" name="CPU_CLK_PRESCALE_4_BITS_SMALL">
        <value caption="1" name="VAL_0x00" value="0x00" />
        <value caption="2" name="VAL_0x01" value="0x01" />
        <value caption="4" name="VAL_0x02" value="0x02" />
        <value caption="8" name="VAL_0x03" value="0x03" />
        <value caption="16" name="VAL_0x04" value="0x04" />
        <value caption="32" name="VAL_0x05" value="0x05" />
        <value caption="64" name="VAL_0x06" value="0x06" />
        <value caption="128" name="VAL_0x07" value="0x07" />
        <value caption="256" name="VAL_0x08" value="0x08" />
      </value-group>
      <value-group caption="" name="CPU_SLEEP_MODE">
        <value caption="Idle" name="IDLE" value="0x00" />
        <value caption="ADC Noise Reduction (If Available)" name="ADC" value="0x01" />
        <value caption="Power Down" name="PDOWN" value="0x02" />
        <value caption="Standby" name="STDBY" value="0x03" />
      </value-group>
      <parameters>
        <param name="CORE_VERSION" value="V2" />
        <param name="NEW_INSTRUCTIONS" value="lpm rd,z+" />
      </parameters>
    </module>
    <module caption="" name="TOCPM">
      <register-group caption="" name="TOCPM">
        <register caption="Timer Output Compare Pin Mux Selection 1" name="TOCPMSA1" offset="0x68" size="1">
          <bitfield caption="Timer Output Compare Channel 7 Selection Bits" mask="0xC0" name="TOCC7S" />
          <bitfield caption="Timer Output Compare Channel 6 Selection Bits" mask="0x30" name="TOCC6S" />
          <bitfield caption="Timer Output Compare Channel 5 Selection Bits" mask="0x0C" name="TOCC5S" />
          <bitfield caption="Timer Output Compare Channel 4 Selection Bits" mask="0x03" name="TOCC4S" />
        </register>
        <register caption="Timer Output Compare Pin Mux Selection 0" name="TOCPMSA0" offset="0x67" size="1">
          <bitfield caption="Timer Output Compare Channel 3 Selection Bits" mask="0xC0" name="TOCC3S" />
          <bitfield caption="Timer Output Compare Channel 2 Selection Bits" mask="0x30" name="TOCC2S" />
          <bitfield caption="Timer Output Compare Channel 1 Selection Bits" mask="0x0C" name="TOCC1S" />
          <bitfield caption="Timer Output Compare Channel 0 Selection Bits" mask="0x03" name="TOCC0S" />
        </register>
        <register caption="Timer Output Compare Pin Mux Channel Output Enable" name="TOCPMCOE" offset="0x66" size="1">
          <bitfield caption="Timer Output Compare Channel 7 Output Enable" mask="0x80" name="TOCC7OE" />
          <bitfield caption="Timer Output Compare Channel 6 Output Enable" mask="0x40" name="TOCC6OE" />
          <bitfield caption="Timer Output Compare Channel 5 Output Enable" mask="0x20" name="TOCC5OE" />
          <bitfield caption="Timer Output Compare Channel 4 Output Enable" mask="0x10" name="TOCC4OE" />
          <bitfield caption="Timer Output Compare Channel 3 Output Enable" mask="0x08" name="TOCC3OE" />
          <bitfield caption="Timer Output Compare Channel 2 Output Enable" mask="0x04" name="TOCC2OE" />
          <bitfield caption="Timer Output Compare Channel 1 Output Enable" mask="0x02" name="TOCC1OE" />
          <bitfield caption="Timer Output Compare Channel 0 Output Enable" mask="0x01" name="TOCC0OE" />
        </register>
      </register-group>
    </module>
    <module caption="" name="USART0">
      <register-group caption="" name="USART0">
        <register caption="USART I/O Data Register" name="UDR0" offset="0x80" size="1" mask="0xFF" ocd-rw="" />
        <register caption="USART Control and Status Register A" name="UCSR0A" offset="0x86" size="1" ocd-rw="R">
          <bitfield caption="USART Receive Complete" mask="0x80" name="RXC0" />
          <bitfield caption="USART Transmitt Complete" mask="0x40" name="TXC0" />
          <bitfield caption="USART Data Register Empty" mask="0x20" name="UDRE0" />
          <bitfield caption="Framing Error" mask="0x10" name="FE0" />
          <bitfield caption="Data overRun" mask="0x08" name="DOR0" />
          <bitfield caption="Parity Error" mask="0x04" name="UPE0" />
          <bitfield caption="Double the USART transmission speed" mask="0x02" name="U2X0" />
          <bitfield caption="Multi-processor Communication Mode" mask="0x01" name="MPCM0" />
        </register>
        <register caption="USART Control and Status Register B" name="UCSR0B" offset="0x85" size="1">
          <bitfield caption="RX Complete Interrupt Enable" mask="0x80" name="RXCIE0" />
          <bitfield caption="TX Complete Interrupt Enable" mask="0x40" name="TXCIE0" />
          <bitfield caption="USART Data register Empty Interrupt Enable" mask="0x20" name="UDRIE0" />
          <bitfield caption="Receiver Enable" mask="0x10" name="RXEN0" />
          <bitfield caption="Transmitter Enable" mask="0x08" name="TXEN0" />
          <bitfield caption="Character Size" mask="0x04" name="UCSZ02" />
          <bitfield caption="Receive Data Bit 8" mask="0x02" name="RXB80" />
          <bitfield caption="Transmit Data Bit 8" mask="0x01" name="TXB80" />
        </register>
        <register caption="USART Control and Status Register C" name="UCSR0C" offset="0x84" size="1">
          <bitfield caption="USART Mode Select" mask="0xC0" name="UMSEL0" values="COMM_USART_MODE" />
          <bitfield caption="Parity Mode Bits" mask="0x30" name="UPM0" values="COMM_UPM_PARITY_MODE" />
          <bitfield caption="Stop Bit Select" mask="0x08" name="USBS0" values="COMM_STOP_BIT_SEL" />
          <bitfield caption="Character Size" mask="0x06" name="UCSZ0" />
          <bitfield caption="Clock Polarity" mask="0x01" name="UCPOL0" />
        </register>
        <register caption="USART Control and Status Register D" name="UCSR0D" offset="0x83" size="1">
          <bitfield caption="USART RX Start Interrupt Enable" mask="0x80" name="RXSIE0" />
          <bitfield caption="USART RX Start Flag" mask="0x40" name="RXS0" />
          <bitfield caption="USART RX Start Frame Detection Enable" mask="0x20" name="SFDE0" />
        </register>
        <register caption="USART Baud Rate Register  Bytes" name="UBRR0" offset="0x81" size="2" mask="0x0FFF" />
        <register caption="Remap Port Pins" name="REMAP" offset="0x65" size="1">
          <bitfield caption="USART0 Pin Mapping" mask="0x01" name="U0MAP" />
        </register>
      </register-group>
      <value-group caption="" name="COMM_USART_MODE">
        <value caption="Asynchronous Operation" name="VAL_0x00" value="0x00" />
        <value caption="Synchronous Operation" name="VAL_0x01" value="0x01" />
      </value-group>
      <value-group caption="" name="COMM_UPM_PARITY_MODE">
        <value caption="Disabled" name="VAL_0x00" value="0x00" />
        <value caption="Reserved" name="VAL_0x01" value="0x01" />
        <value caption="Enabled, Even Parity" name="VAL_0x02" value="0x02" />
        <value caption="Enabled, Odd Parity" name="VAL_0x03" value="0x03" />
      </value-group>
      <value-group caption="" name="COMM_STOP_BIT_SEL">
        <value caption="1-bit" name="VAL_0x00" value="0x00" />
        <value caption="2-bit" name="VAL_0x01" value="0x01" />
      </value-group>
    </module>
    <module caption="" name="SPI">
      <register-group caption="" name="SPI">
        <register caption="SPI Control Register" name="SPCR" offset="0xB2" size="1">
          <bitfield caption="SPI Interrupt Enable" mask="0x80" name="SPIE" />
          <bitfield caption="SPI Enable" mask="0x40" name="SPE" />
          <bitfield caption="Data Order" mask="0x20" name="DORD" />
          <bitfield caption="Master/Slave Select" mask="0x10" name="MSTR" />
          <bitfield caption="Clock polarity" mask="0x08" name="CPOL" />
          <bitfield caption="Clock Phase" mask="0x04" name="CPHA" />
          <bitfield caption="SPI Clock Rate Selects" mask="0x03" name="SPR" values="COMM_SCK_RATE" />
        </register>
        <register caption="SPI Status Register" name="SPSR" offset="0xB1" size="1">
          <bitfield caption="SPI Interrupt Flag" mask="0x80" name="SPIF" />
          <bitfield caption="Write Collision Flag" mask="0x40" name="WCOL" />
          <bitfield caption="Double SPI Speed Bit" mask="0x01" name="SPI2X" />
        </register>
        <register caption="SPI Data Register" name="SPDR" offset="0xB0" size="1" mask="0xFF" />
        <register caption="Remap Port Pins" name="REMAP" offset="0x65" size="1">
          <bitfield caption="SPI Pin Mapping" mask="0x02" name="SPIMAP" />
        </register>
      </register-group>
      <value-group caption="" name="COMM_SCK_RATE">
        <value caption="fcl/4" name="VAL_0x00" value="0x00" />
        <value caption="fcl/16" name="VAL_0x01" value="0x01" />
        <value caption="fcl/64" name="VAL_0x02" value="0x02" />
        <value caption="fcl/128" name="VAL_0x03" value="0x03" />
      </value-group>
    </module>
    <module caption="" name="PORTA">
      <register-group caption="" name="PORTA">
        <register caption="Port Control Register" name="PORTCR" offset="0x64" size="1">
          <bitfield caption="Break-Before-Make Mode Enable" mask="0x01" name="BBMA" />
        </register>
        <register caption="Pull-up Enable Control Register" name="PUEA" offset="0x63" size="1" mask="0xFF" />
        <register caption="Port A Data Register" name="PORTA" offset="0x3B" size="1" mask="0xFF" />
        <register caption="Data Direction Register, Port A" name="DDRA" offset="0x3A" size="1" mask="0xFF" />
        <register caption="Port A Input Pins" name="PINA" offset="0x39" size="1" mask="0xFF" />
        <register caption="Port High Drive Enable Register" name="PHDE" offset="0x6A" size="1">
          <bitfield caption="PortA High Drive Enable" mask="0x03" name="PHDEA" />
        </register>
      </register-group>
    </module>
  </modules>
</avr-tools-device-file>
 caption="Watchdog Change Enable" mask="0x10" name="WDCE"/>
          <bitfield caption="Watch Dog Enable" mask="0x08" name="WDE"/>
        </register>
      </register-group>
      <value-group caption="" name="WDOG_TIMER_PRESCALE_4BITS">
        <value caption="Oscillator Cycles 2K" name="VAL_0x00" value="0x00"/>
        <value caption="Oscillator Cycles 4K" name="VAL_0x01" value="0x01"/>
        <value caption="Oscillator Cycles 8K" name="VAL_0x02" value="0x02"/>
        <value caption="Oscillator Cycles 16K" name="VAL_0x03" value="0x03"/>
        <value caption="Oscillator Cycles 32K" name="VAL_0x04" value="0x04"/>
        <value caption="Oscillator Cycles 64K" name="VAL_0x05" value="0x05"/>
        <value caption="Oscillator Cycles 128K" name="VAL_0x06" value="0x06"/>
        <value caption="Oscillator Cycles 256K" name="VAL_0x07" value="0x07"/>
        <value caption="Oscillator Cycles 512K" name="VAL_0x08" value="0x08"/>
        <value caption="Oscillator Cycles 1024K" name="VAL_0x09" value="0x09"/>
      </value-group>
    </module>
    <module caption="" name="TIMER_COUNTER_5">
      <register-group caption="" name="TIMER_COUNTER_5">
        <register caption="Timer/Counter5 Control Register A" name="TCCR5A" offset="0x120" size="1">
          <bitfield caption="Compare Output Mode for Channel A" mask="0xC0" name="COM5A" values="TC4_COMNX_BITF"/>
          <bitfield caption="Compare Output Mode for Channel B" mask="0x30" name="COM5B" values="TC4_COMNX_BITF"/>
          <bitfield caption="Compare Output Mode for Channel C" mask="0x0C" name="COM5C" values="TC4_COMNX_BITF"/>
          <bitfield caption="Waveform Generation Mode" mask="0x03" name="WGM5" values="TC1_WGMX_BITF"/>
        </register>
        <register caption="Timer/Counter5 Control Register B" name="TCCR5B" offset="0x121" size="1">
          <bitfield caption="Input Capture 5 Noise Canceller" mask="0x80" name="ICNC5"/>
          <bitfield caption="Input Capture 5 Edge Select" mask="0x40" name="ICES5"/>
          <bitfield caption="Reserved Bit" mask="0x20" name="Res"/>
          <bitfield caption="Waveform Generation Mode" mask="0x18" name="WGM5" values="TC1_WGMX_BITF" lsb="2"/>
          <bitfield caption="Clock Select" mask="0x07" name="CS5" values="CLK_SEL_3BIT_NOEXT_MEGARF"/>
        </register>
        <register caption="Timer/Counter5 Control Register C" name="TCCR5C" offset="0x122" size="1">
          <bitfield caption="Force Output Compare for Channel A" mask="0x80" name="FOC5A"/>
          <bitfield caption="Force Output Compare for Channel B" mask="0x40" name="FOC5B"/>
          <bitfield caption="Force Output Compare for Channel C" mask="0x20" name="FOC5C"/>
          <bitfield caption="Reserved" mask="0x1F" name="Res"/>
        </register>
        <register caption="Timer/Counter5  Bytes" name="TCNT5" offset="0x124" size="2" mask="0xFFFF"/>
        <register caption="Timer/Counter5 Output Compare Register A  Bytes" name="OCR5A" offset="0x128" size="2" mask="0xFFFF"/>
        <register caption="Timer/Counter5 Output Compare Register B  Bytes" name="OCR5B" offset="0x12A" size="2" mask="0xFFFF"/>
        <register caption="Timer/Counter5 Output Compare Register C  Bytes" name="OCR5C" offset="0x12C" size="2" mask="0xFFFF"/>
        <register caption="Timer/Counter5 Input Capture Register  Bytes" name="ICR5" offset="0x126" size="2" mask="0xFFFF"/>
        <register caption="Timer/Counter5 Interrupt Mask Register" name="TIMSK5" offset="0x73" size="1">
          <bitfield caption="Reserved Bit" mask="0xC0" name="Res"/>
          <bitfield caption="Timer/Counter5 Input Capture Interrupt Enable" mask="0x20" name="ICIE5"/>
          <bitfield caption="Reserved Bit" mask="0x10" name="Res"/>
          <bitfield caption="Timer/Counter5 Output Compare C Match Interrupt Enable" mask="0x08" name="OCIE5C"/>
          <bitfield caption="Timer/Counter5 Output Compare B Match Interrupt Enable" mask="0x04" name="OCIE5B"/>
          <bitfield caption="Timer/Counter5 Output Compare A Match Interrupt Enable" mask="0x02" name="OCIE5A"/>
          <bitfield caption="Timer/Counter5 Overflow Interrupt Enable" mask="0x01" name="TOIE5"/>
        </register>
        <register caption="Timer/Counter5 Interrupt Flag Register" name="TIFR5" offset="0x3A" size="1" ocd-rw="">
          <bitfield caption="Reserved Bit" mask="0xC0" name="Res"/>
          <bitfield caption="Timer/Counter5 Input Capture Flag" mask="0x20" name="ICF5"/>
          <bitfield caption="Reserved Bit" mask="0x10" name="Res"/>
          <bitfield caption="Timer/Counter5 Output Compare C Match Flag" mask="0x08" name="OCF5C"/>
          <bitfield caption="Timer/Counter5 Output Compare B Match Flag" mask="0x04" name="OCF5B"/>
          <bitfield caption="Timer/Counter5 Output Compare A Match Flag" mask="0x02" name="OCF5A"/>
          <bitfield caption="Timer/Counter5 Overflow Flag" mask="0x01" name="TOV5"/>
        </register>
      </register-group>
      <value-group caption="" name="TC4_COMNX_BITF">
        <value caption="Normal operation" name="VAL_0" value="0"/>
        <value caption="Reserved" name="VAL_1" value="1"/>
        <value caption="Reserved" name="VAL_2" value="2"/>
        <value caption="Reserved" name="VAL_3" value="3"/>
      </value-group>
      <value-group caption="" name="TC1_WGMX_BITF">
        <value caption="Normal mode of operation" name="VAL_0x0" value="0x0"/>
        <value caption="PWM, phase correct, 8-bit" name="VAL_0x1" value="0x1"/>
        <value caption="PWM, phase correct, 9-bit" name="VAL_0x2" value="0x2"/>
        <value caption="PWM, phase correct, 10-bit" name="VAL_0x3" value="0x3"/>
        <value caption="CTC, TOP = OCRnA" name="VAL_0x4" value="0x4"/>
        <value caption="Fast PWM, 8-bit" name="VAL_0x5" value="0x5"/>
        <value caption="Fast PWM, 9-bit" name="VAL_0x6" value="0x6"/>
        <value caption="Fast PWM, 10-bit" name="VAL_0x7" value="0x7"/>
        <value caption="PWM, Phase and frequency correct, TOP = ICRn" name="VAL_0x8" value="0x8"/>
        <value caption="PWM, Phase and frequency correct, TOP = OCRnA" name="VAL_0x9" value="0x9"/>
        <value caption="PWM, Phase correct, TOP = ICRn" name="VAL_0xA" value="0xA"/>
        <value caption="PWM, Phase correct, TOP = OCRnA" name="VAL_0xB" value="0xB"/>
        <value caption="CTC, TOP = OCRnA" name="VAL_0xC" value="0xC"/>
        <value caption="Reserved" name="VAL_0xD" value="0xD"/>
        <value caption="Fast PWM, TOP = ICRn" name="VAL_0xE" value="0xE"/>
        <value caption="Fast PWM, TOP = OCRnA" name="VAL_0xF" value="0xF"/>
      </value-group>
      <value-group caption="" name="CLK_SEL_3BIT_NOEXT_MEGARF">
        <value caption="No clock source (Timer/Counter stopped)" name="VAL_0x00" value="0x00"/>
        <value caption="clk_IO/1 (no prescaling)" name="VAL_0x01" value="0x01"/>
        <value caption="clk_IO/8 (from prescaler)" name="VAL_0x02" value="0x02"/>
        <value caption="clk_IO/64 (from prescaler)" name="VAL_0x03" value="0x03"/>
        <value caption="clk_IO/256 (from prescaler)" name="VAL_0x04" value="0x04"/>
        <value caption="clk_IO/1024 (from prescaler)" name="VAL_0x05" value="0x05"/>
        <value caption="Reserved" name="VAL_0x06" value="0x06"/>
        <value caption="Reserved" name="VAL_0x07" value="0x07"/>
      </value-group>
    </module>
    <module caption="" name="TIMER_COUNTER_4">
      <register-group caption="" name="TIMER_COUNTER_4">
        <register caption="Timer/Counter4 Control Register A" name="TCCR4A" offset="0xA0" size="1">
          <bitfield caption="Compare Output Mode for Channel A" mask="0xC0" name="COM4A" values="TC4_COMNX_BITF"/>
          <bitfield caption="Compare Output Mode for Channel B" mask="0x30" name="COM4B" values="TC4_COMNX_BITF"/>
          <bitfield caption="Compare Output Mode for Channel C" mask="0x0C" name="COM4C" values="TC4_COMNX_BITF"/>
          <bitfield caption="Waveform Generation Mode" mask="0x03" name="WGM4" values="TC1_WGMX_BITF"/>
        </register>
        <register caption="Timer/Counter4 Control Register B" name="TCCR4B" offset="0xA1" size="1">
          <bitfield caption="Input Capture 4 Noise Canceller" mask="0x80" name="ICNC4"/>
          <bitfield caption="Input Capture 4 Edge Select" mask="0x40" name="ICES4"/>
          <bitfield caption="Reserved Bit" mask="0x20" name="Res"/>
          <bitfield caption="Waveform Generation Mode" mask="0x18" name="WGM4" values="TC1_WGMX_BITF" lsb="2"/>
          <bitfield caption="Clock Select" mask="0x07" name="CS4" values="CLK_SEL_3BIT_NOEXT_MEGARF"/>
        </register>
        <register caption="Timer/Counter4 Control Register C" name="TCCR4C" offset="0xA2" size="1">
          <bitfield caption="Force Output Compare for Channel A" mask="0x80" name="FOC4A"/>
          <bitfield caption="Force Output Compare for Channel B" mask="0x40" name="FOC4B"/>
          <bitfield caption="Force Output Compare for Channel C" mask="0x20" name="FOC4C"/>
          <bitfield caption="Reserved" mask="0x1F" name="Res"/>
        </register>
        <register caption="Timer/Counter4  Bytes" name="TCNT4" offset="0xA4" size="2" mask="0xFFFF"/>
        <register caption="Timer/Counter4 Output Compare Register A  Bytes" name="OCR4A" offset="0xA8" size="2" mask="0xFFFF"/>
        <register caption="Timer/Counter4 Output Compare Register B  Bytes" name="OCR4B" offset="0xAA" size="2" mask="0xFFFF"/>
        <register caption="Timer/Counter4 Output Compare Register C  Bytes" name="OCR4C" offset="0xAC" size="2" mask="0xFFFF"/>
        <register caption="Timer/Counter4 Input Capture Register  Bytes" name="ICR4" offset="0xA6" size="2" mask="0xFFFF"/>
        <register caption="Timer/Counter4 Interrupt Mask Register" name="TIMSK4" offset="0x72" size="1">
          <bitfield caption="Reserved Bit" mask="0xC0" name="Res"/>
          <bitfield caption="Timer/Counter4 Input Capture Interrupt Enable" mask="0x20" name="ICIE4"/>
          <bitfield caption="Reserved Bit" mask="0x10" name="Res"/>
          <bitfield caption="Timer/Counter4 Output Compare C Match Interrupt Enable" mask="0x08" name="OCIE4C"/>
          <bitfield caption="Timer/Counter4 Output Compare B Match Interrupt Enable" mask="0x04" name="OCIE4B"/>
          <bitfield caption="Timer/Counter4 Output Compare A Match Interrupt Enable" mask="0x02" name="OCIE4A"/>
          <bitfield caption="Timer/Counter4 Overflow Interrupt Enable" mask="0x01" name="TOIE4"/>
        </register>
        <register caption="Timer/Counter4 Interrupt Flag Register" name="TIFR4" offset="0x39" size="1" ocd-rw="">
          <bitfield caption="Reserved Bit" mask="0xC0" name="Res"/>
          <bitfield caption="Timer/Counter4 Input Capture Flag" mask="0x20" name="ICF4"/>
          <bitfield caption="Reserved Bit" mask="0x10" name="Res"/>
          <bitfield caption="Timer/Counter4 Output Compare C Match Flag" mask="0x08" name="OCF4C"/>
          <bitfield caption="Timer/Counter4 Output Compare B Match Flag" mask="0x04" name="OCF4B"/>
          <bitfield caption="Timer/Counter4 Output Compare A Match Flag" mask="0x02" name="OCF4A"/>
          <bitfield caption="Timer/Counter4 Overflow Flag" mask="0x01" name="TOV4"/>
        </register>
      </register-group>
      <value-group caption="" name="TC4_COMNX_BITF">
        <value caption="Normal operation" name="VAL_0" value="0"/>
        <value caption="Reserved" name="VAL_1" value="1"/>
        <value caption="Reserved" name="VAL_2" value="2"/>
        <value caption="Reserved" name="VAL_3" value="3"/>
      </value-group>
      <value-group caption="" name="TC1_WGMX_BITF">
        <value caption="Normal mode of operation" name="VAL_0x0" value="0x0"/>
        <value caption="PWM, phase correct, 8-bit" name="VAL_0x1" value="0x1"/>
        <value caption="PWM, phase correct, 9-bit" name="VAL_0x2" value="0x2"/>
        <value caption="PWM, phase correct, 10-bit" name="VAL_0x3" value="0x3"/>
        <value caption="CTC, TOP = OCRnA" name="VAL_0x4" value="0x4"/>
        <value caption="Fast PWM, 8-bit" name="VAL_0x5" value="0x5"/>
        <value caption="Fast PWM, 9-bit" name="VAL_0x6" value="0x6"/>
        <value caption="Fast PWM, 10-bit" name="VAL_0x7" value="0x7"/>
        <value caption="PWM, Phase and frequency correct, TOP = ICRn" name="VAL_0x8" value="0x8"/>
        <value caption="PWM, Phase and frequency correct, TOP = OCRnA" name="VAL_0x9" value="0x9"/>
        <value caption="PWM, Phase correct, TOP = ICRn" name="VAL_0xA" value="0xA"/>
        <value caption="PWM, Phase correct, TOP = OCRnA" name="VAL_0xB" value="0xB"/>
        <value caption="CTC, TOP = OCRnA" name="VAL_0xC" value="0xC"/>
        <value caption="Reserved" name="VAL_0xD" value="0xD"/>
        <value caption="Fast PWM, TOP = ICRn" name="VAL_0xE" value="0xE"/>
        <value caption="Fast PWM, TOP = OCRnA" name="VAL_0xF" value="0xF"/>
      </value-group>
      <value-group caption="" name="CLK_SEL_3BIT_NOEXT_MEGARF">
        <value caption="No clock source (Timer/Counter stopped)" name="VAL_0x00" value="0x00"/>
        <value caption="clk_IO/1 (no prescaling)" name="VAL_0x01" value="0x01"/>
        <value caption="clk_IO/8 (from prescaler)" name="VAL_0x02" value="0x02"/>
        <value caption="clk_IO/64 (from prescaler)" name="VAL_0x03" value="0x03"/>
        <value caption="clk_IO/256 (from prescaler)" name="VAL_0x04" value="0x04"/>
        <value caption="clk_IO/1024 (from prescaler)" name="VAL_0x05" value="0x05"/>
        <value caption="Reserved" name="VAL_0x06" value="0x06"/>
        <value caption="Reserved" name="VAL_0x07" value="0x07"/>
      </value-group>
    </module>
    <module caption="" name="TIMER_COUNTER_3">
      <register-group caption="" name="TIMER_COUNTER_3">
        <register caption="Timer/Counter3 Control Register A" name="TCCR3A" offset="0x90" size="1">
          <bitfield caption="Compare Output Mode for Channel A" mask="0xC0" name="COM3A" values="TC1_COMNX_BITF"/>
          <bitfield caption="Compare Output Mode for Channel B" mask="0x30" name="COM3B" values="TC1_COMNX_BITF"/>
          <bitfield caption="Compare Output Mode for Channel C" mask="0x0C" name="COM3C" values="TC1_COMNX_BITF"/>
          <bitfield caption="Waveform Generation Mode" mask="0x03" name="WGM3" values="TC1_WGMX_BITF"/>
        </register>
        <register caption="Timer/Counter3 Control Register B" name="TCCR3B" offset="0x91" size="1">
          <bitfield caption="Input Capture 3 Noise Canceller" mask="0x80" name="ICNC3"/>
          <bitfield caption="Input Capture 3 Edge Select" mask="0x40" name="ICES3"/>
          <bitfield caption="Reserved Bit" mask="0x20" name="Res"/>
          <bitfield caption="Waveform Generation Mode" mask="0x18" name="WGM3" values="TC1_WGMX_BITF" lsb="2"/>
          <bitfield caption="Clock Select" mask="0x07" name="CS3" values="CLK_SEL_3BIT_EXT_MEGARF"/>
        </register>
        <register caption="Timer/Counter3 Control Register C" name="TCCR3C" offset="0x92" size="1">
          <bitfield caption="Force Output Compare for Channel A" mask="0x80" name="FOC3A"/>
          <bitfield caption="Force Output Compare for Channel B" mask="0x40" name="FOC3B"/>
          <bitfield caption="Force Output Compare for Channel C" mask="0x20" name="FOC3C"/>
          <bitfield caption="Reserved" mask="0x1F" name="Res"/>
        </register>
        <register caption="Timer/Counter3  Bytes" name="TCNT3" offset="0x94" size="2" mask="0xFFFF"/>
        <register caption="Timer/Counter3 Output Compare Register A  Bytes" name="OCR3A" offset="0x98" size="2" mask="0xFFFF"/>
        <register caption="Timer/Counter3 Output Compare Register B  Bytes" name="OCR3B" offset="0x9A" size="2" mask="0xFFFF"/>
        <register caption="Timer/Counter3 Output Compare Register C  Bytes" name="OCR3C" offset="0x9C" size="2" mask="0xFFFF"/>
        <register caption="Timer/Counter3 Input Capture Register  Bytes" name="ICR3" offset="0x96" size="2" mask="0xFFFF"/>
        <register caption="Timer/Counter3 Interrupt Mask Register" name="TIMSK3" offset="0x71" size="1">
          <bitfield caption="Reserved Bit" mask="0xC0" name="Res"/>
          <bitfield caption="Timer/Counter3 Input Capture Interrupt Enable" mask="0x20" name="ICIE3"/>
          <bitfield caption="Reserved Bit" mask="0x10" name="Res"/>
          <bitfield caption="Timer/Counter3 Output Compare C Match Interrupt Enable" mask="0x08" name="OCIE3C"/>
          <bitfield caption="Timer/Counter3 Output Compare B Match Interrupt Enable" mask="0x04" name="OCIE3B"/>
          <bitfield caption="Timer/Counter3 Output Compare A Match Interrupt Enable" mask="0x02" name="OCIE3A"/>
          <bitfield caption="Timer/Counter3 Overflow Interrupt Enable" mask="0x01" name="TOIE3"/>
        </register>
        <register caption="Timer/Counter3 Interrupt Flag Register" name="TIFR3" offset="0x38" size="1" ocd-rw="R">
          <bitfield caption="Reserved Bit" mask="0xC0" name="Res"/>
          <bitfield caption="Timer/Counter3 Input Capture Flag" mask="0x20" name="ICF3"/>
          <bitfield caption="Reserved Bit" mask="0x10" name="Res"/>
          <bitfield caption="Timer/Counter3 Output Compare C Match Flag" mask="0x08" name="OCF3C"/>
          <bitfield caption="Timer/Counter3 Output Compare B Match Flag" mask="0x04" name="OCF3B"/>
          <bitfield caption="Timer/Counter3 Output Compare A Match Flag" mask="0x02" name="OCF3A"/>
          <bitfield caption="Timer/Counter3 Overflow Flag" mask="0x01" name="TOV3"/>
        </register>
      </register-group>
      <value-group caption="" name="TC1_COMNX_BITF">
        <value caption="Normal port operation, OCnA/OCnB/OCnC disconnected." name="VAL_0" value="0"/>
        <value caption="Toggle OCnA/OCnB/OCnC on Compare Match." name="VAL_1" value="1"/>
        <value caption="Clear OCnA/OCnB/OCnC on Compare Match (set output to low level)." name="VAL_2" value="2"/>
        <value caption="Set OCnA/OCnB/OCnC on Compare Match (set output to high level)." name="VAL_3" value="3"/>
      </value-group>
      <value-group caption="" name="TC1_WGMX_BITF">
        <value caption="Normal mode of operation" name="VAL_0x0" value="0x0"/>
        <value caption="PWM, phase correct, 8-bit" name="VAL_0x1" value="0x1"/>
        <value caption="PWM, phase correct, 9-bit" name="VAL_0x2" value="0x2"/>
        <value caption="PWM, phase correct, 10-bit" name="VAL_0x3" value="0x3"/>
        <value caption="CTC, TOP = OCRnA" name="VAL_0x4" value="0x4"/>
        <value caption="Fast PWM, 8-bit" name="VAL_0x5" value="0x5"/>
        <value caption="Fast PWM, 9-bit" name="VAL_0x6" value="0x6"/>
        <value caption="Fast PWM, 10-bit" name="VAL_0x7" value="0x7"/>
        <value caption="PWM, Phase and frequency correct, TOP = ICRn" name="VAL_0x8" value="0x8"/>
        <value caption="PWM, Phase and frequency correct, TOP = OCRnA" name="VAL_0x9" value="0x9"/>
        <value caption="PWM, Phase correct, TOP = ICRn" name="VAL_0xA" value="0xA"/>
        <value caption="PWM, Phase correct, TOP = OCRnA" name="VAL_0xB" value="0xB"/>
        <value caption="CTC, TOP = OCRnA" name="VAL_0xC" value="0xC"/>
        <value caption="Reserved" name="VAL_0xD" value="0xD"/>
        <value caption="Fast PWM, TOP = ICRn" name="VAL_0xE" value="0xE"/>
        <value caption="Fast PWM, TOP = OCRnA" name="VAL_0xF" value="0xF"/>
      </value-group>
      <value-group caption="" name="CLK_SEL_3BIT_EXT_MEGARF">
        <value caption="No clock source (Timer/Counter stopped)" name="VAL_0x00" value="0x00"/>
        <value caption="clk_IO/1 (no prescaling)" name="VAL_0x01" value="0x01"/>
        <value caption="clk_IO/8 (from prescaler)" name="VAL_0x02" value="0x02"/>
        <value caption="clk_IO/64 (from prescaler)" name="VAL_0x03" value="0x03"/>
        <value caption="clk_IO/256 (from prescaler)" name="VAL_0x04" value="0x04"/>
        <value caption="clk_IO/1024 (from prescaler)" name="VAL_0x05" value="0x05"/>
        <value caption="External clock source on Tn pin, clock on falling edge" name="VAL_0x06" value="0x06"/>
        <value caption="External clock source on Tn pin, clock on rising edge" name="VAL_0x07" value="0x07"/>
      </value-group>
    </module>
    <module caption="" name="TIMER_COUNTER_1">
      <register-group caption="" name="TIMER_COUNTER_1">
        <register caption="Timer/Counter1 Control Register A" name="TCCR1A" offset="0x80" size="1">
          <bitfield caption="Compare Output Mode for Channel A" mask="0xC0" name="COM1A" values="TC1_COMNX_BITF"/>
          <bitfield caption="Compare Output Mode for Channel B" mask="0x30" name="COM1B" values="TC1_COMNX_BITF"/>
          <bitfield caption="Compare Output Mode for Channel C" mask="0x0C" name="COM1C" values="TC1_COMNX_BITF"/>
          <bitfield caption="Waveform Generation Mode" mask="0x03" name="WGM1" values="TC1_WGMX_BITF"/>
        </register>
        <register caption="Timer/Counter1 Control Register B" name="TCCR1B" offset="0x81" size="1">
          <bitfield caption="Input Capture 1 Noise Canceller" mask="0x80" name="ICNC1"/>
          <bitfield caption="Input Capture 1 Edge Select" mask="0x40" name="ICES1"/>
          <bitfield caption="Reserved Bit" mask="0x20" name="Res"/>
          <bitfield caption="Waveform Generation Mode" mask="0x18" name="WGM1" values="TC1_WGMX_BITF" lsb="2"/>
          <bitfield caption="Clock Select" mask="0x07" name="CS1" values="CLK_SEL_3BIT_EXT_MEGARF"/>
        </register>
        <register caption="Timer/Counter1 Control Register C" name="TCCR1C" offset="0x82" size="1">
          <bitfield caption="Force Output Compare for Channel A" mask="0x80" name="FOC1A"/>
          <bitfield caption="Force Output Compare for Channel B" mask="0x40" name="FOC1B"/>
          <bitfield caption="Force Output Compare for Channel C" mask="0x20" name="FOC1C"/>
          <bitfield caption="Reserved" mask="0x1F" name="Res"/>
        </register>
        <register caption="Timer/Counter1  Bytes" name="TCNT1" offset="0x84" size="2" mask="0xFFFF"/>
        <register caption="Timer/Counter1 Output Compare Register A  Bytes" name="OCR1A" offset="0x88" size="2" mask="0xFFFF"/>
        <register caption="Timer/Counter1 Output Compare Register B  Bytes" name="OCR1B" offset="0x8A" size="2" mask="0xFFFF"/>
        <register caption="Timer/Counter1 Output Compare Register C  Bytes" name="OCR1C" offset="0x8C" size="2" mask="0xFFFF"/>
        <register caption="Timer/Counter1 Input Capture Register  Bytes" name="ICR1" offset="0x86" size="2" mask="0xFFFF"/>
        <register caption="Timer/Counter1 Interrupt Mask Register" name="TIMSK1" offset="0x6F" size="1">
          <bitfield caption="Reserved Bit" mask="0xC0" name="Res"/>
          <bitfield caption="Timer/Counter1 Input Capture Interrupt Enable" mask="0x20" name="ICIE1"/>
          <bitfield caption="Reserved Bit" mask="0x10" name="Res"/>
          <bitfield caption="Timer/Counter1 Output Compare C Match Interrupt Enable" mask="0x08" name="OCIE1C"/>
          <bitfield caption="Timer/Counter1 Output Compare B Match Interrupt Enable" mask="0x04" name="OCIE1B"/>
          <bitfield caption="Timer/Counter1 Output Compare A Match Interrupt Enable" mask="0x02" name="OCIE1A"/>
          <bitfield caption="Timer/Counter1 Overflow Interrupt Enable" mask="0x01" name="TOIE1"/>
        </register>
        <register caption="Timer/Counter1 Interrupt Flag Register" name="TIFR1" offset="0x36" size="1" ocd-rw="R">
          <bitfield caption="Reserved Bit" mask="0xC0" name="Res"/>
          <bitfield caption="Timer/Counter1 Input Capture Flag" mask="0x20" name="ICF1"/>
          <bitfield caption="Reserved Bit" mask="0x10" name="Res"/>
          <bitfield caption="Timer/Counter1 Output Compare C Match Flag" mask="0x08" name="OCF1C"/>
          <bitfield caption="Timer/Counter1 Output Compare B Match Flag" mask="0x04" name="OCF1B"/>
          <bitfield caption="Timer/Counter1 Output Compare A Match Flag" mask="0x02" name="OCF1A"/>
          <bitfield caption="Timer/Counter1 Overflow Flag" mask="0x01" name="TOV1"/>
        </register>
      </register-group>
      <value-group caption="" name="TC1_COMNX_BITF">
        <value caption="Normal port operation, OCnA/OCnB/OCnC disconnected." name="VAL_0" value="0"/>
        <value caption="Toggle OCnA/OCnB/OCnC on Compare Match." name="VAL_1" value="1"/>
        <value caption="Clear OCnA/OCnB/OCnC on Compare Match (set output to low level)." name="VAL_2" value="2"/>
        <value caption="Set OCnA/OCnB/OCnC on Compare Match (set output to high level)." name="VAL_3" value="3"/>
      </value-group>
      <value-group caption="" name="TC1_WGMX_BITF">
        <value caption="Normal mode of operation" name="VAL_0x0" value="0x0"/>
        <value caption="PWM, phase correct, 8-bit" name="VAL_0x1" value="0x1"/>
        <value caption="PWM, phase correct, 9-bit" name="VAL_0x2" value="0x2"/>
        <value caption="PWM, phase correct, 10-bit" name="VAL_0x3" value="0x3"/>
        <value caption="CTC, TOP = OCRnA" name="VAL_0x4" value="0x4"/>
        <value caption="Fast PWM, 8-bit" name="VAL_0x5" value="0x5"/>
        <value caption="Fast PWM, 9-bit" name="VAL_0x6" value="0x6"/>
        <value caption="Fast PWM, 10-bit" name="VAL_0x7" value="0x7"/>
        <value caption="PWM, Phase and frequency correct, TOP = ICRn" name="VAL_0x8" value="0x8"/>
        <value caption="PWM, Phase and frequency correct, TOP = OCRnA" name="VAL_0x9" value="0x9"/>
        <value caption="PWM, Phase correct, TOP = ICRn" name="VAL_0xA" value="0xA"/>
        <value caption="PWM, Phase correct, TOP = OCRnA" name="VAL_0xB" value="0xB"/>
        <value caption="CTC, TOP = OCRnA" name="VAL_0xC" value="0xC"/>
        <value caption="Reserved" name="VAL_0xD" value="0xD"/>
        <value caption="Fast PWM, TOP = ICRn" name="VAL_0xE" value="0xE"/>
        <value caption="Fast PWM, TOP = OCRnA" name="VAL_0xF" value="0xF"/>
      </value-group>
      <value-group caption="" name="CLK_SEL_3BIT_EXT_MEGARF">
        <value caption="No clock source (Timer/Counter stopped)" name="VAL_0x00" value="0x00"/>
        <value caption="clk_IO/1 (no prescaling)" name="VAL_0x01" value="0x01"/>
        <value caption="clk_IO/8 (from prescaler)" name="VAL_0x02" value="0x02"/>
        <value caption="clk_IO/64 (from prescaler)" name="VAL_0x03" value="0x03"/>
        <value caption="clk_IO/256 (from prescaler)" name="VAL_0x04" value="0x04"/>
        <value caption="clk_IO/1024 (from prescaler)" name="VAL_0x05" value="0x05"/>
        <value caption="External clock source on Tn pin, clock on falling edge" name="VAL_0x06" value="0x06"/>
        <value caption="External clock source on Tn pin, clock on rising edge" name="VAL_0x07" value="0x07"/>
      </value-group>
    </module>
    <module caption="" name="TRX24">
      <register-group caption="" name="TRX24">
        <register caption="Power Amplifier Ramp up/down Control Register" name="PARCR" offset="0x138" size="1">
          <bitfield caption="ext. PA Ramp Down Lead Time" mask="0xE0" name="PALTD" values="PALTD_bitf"/>
          <bitfield caption="ext. PA Ramp Up Lead Time" mask="0x1C" name="PALTU" values="PALTU_bitf"/>
          <bitfield caption="Power Amplifier Ramp Down Frequency Inversion" mask="0x02" name="PARDFI"/>
          <bitfield caption="Power Amplifier Ramp Up Frequency Inversion" mask="0x01" name="PARUFI"/>
        </register>
        <register caption="Transceiver MAC Short Address Register for Frame Filter 0 (Low Byte)" name="MAFSA0L" offset="0x10E" size="1">
          <bitfield caption="MAC Short Address low Byte for Frame Filter 0" mask="0xFF" name="MAFSA0L"/>
        </register>
        <register caption="Transceiver MAC Short Address Register for Frame Filter 0 (High Byte)" name="MAFSA0H" offset="0x10F" size="1">
          <bitfield caption="MAC Short Address high Byte for Frame Filter 0" mask="0xFF" name="MAFSA0H"/>
        </register>
        <register caption="Transceiver Personal Area Network ID Register for Frame Filter 0 (Low Byte)" name="MAFPA0L" offset="0x110" size="1">
          <bitfield caption="MAC Personal Area Network ID low Byte for Frame Filter 0" mask="0xFF" name="MAFPA0L"/>
        </register>
        <register caption="Transceiver Personal Area Network ID Register for Frame Filter 0 (High Byte)" name="MAFPA0H" offset="0x111" size="1">
          <bitfield caption="MAC Personal Area Network ID high Byte for Frame Filter 0" mask="0xFF" name="MAFPA0H"/>
        </register>
        <register caption="Transceiver MAC Short Address Register for Frame Filter 1 (Low Byte)" name="MAFSA1L" offset="0x112" size="1">
          <bitfield caption="MAC Short Address low Byte for Frame Filter 1" mask="0xFF" name="MAFSA1L"/>
        </register>
        <register caption="Transceiver MAC Short Address Register for Frame Filter 1 (High Byte)" name="MAFSA1H" offset="0x113" size="1">
          <bitfield caption="MAC Short Address high Byte for Frame Filter 1" mask="0xFF" name="MAFSA1H"/>
        </register>
        <register caption="Transceiver Personal Area Network ID Register for Frame Filter 1 (Low Byte)" name="MAFPA1L" offset="0x114" size="1">
          <bitfield caption="MAC Personal Area Network ID low Byte for Frame Filter 1" mask="0xFF" name="MAFPA1L"/>
        </register>
        <register caption="Transceiver Personal Area Network ID Register for Frame Filter 1 (High Byte)" name="MAFPA1H" offset="0x115" size="1">
          <bitfield caption="MAC Personal Area Network ID high Byte for Frame Filter 1" mask="0xFF" name="MAFPA1H"/>
        </register>
        <register caption="Transceiver MAC Short Address Register for Frame Filter 2 (Low Byte)" name="MAFSA2L" offset="0x116" size="1">
          <bitfield caption="MAC Short Address low Byte for Frame Filter 2" mask="0xFF" name="MAFSA2L"/>
        </register>
        <register caption="Transceiver MAC Short Address Register for Frame Filter 2 (High Byte)" name="MAFSA2H" offset="0x117" size="1">
          <bitfield caption="MAC Short Address high Byte for Frame Filter 2" mask="0xFF" name="MAFSA2H"/>
        </register>
        <register caption="Transceiver Personal Area Network ID Register for Frame Filter 2 (Low Byte)" name="MAFPA2L" offset="0x118" size="1">
          <bitfield caption="MAC Personal Area Network ID low Byte for Frame Filter 2" mask="0xFF" name="MAFPA2L"/>
        </register>
        <register caption="Transceiver Personal Area Network ID Register for Frame Filter 2 (High Byte)" name="MAFPA2H" offset="0x119" size="1">
          <bitfield caption="MAC Personal Area Network ID high Byte for Frame Filter 2" mask="0xFF" name="MAFPA2H"/>
        </register>
        <register caption="Transceiver MAC Short Address Register for Frame Filter 3 (Low Byte)" name="MAFSA3L" offset="0x11A" size="1">
          <bitfield caption="MAC Short Address low Byte for Frame Filter 3" mask="0xFF" name="MAFSA3L"/>
        </register>
        <register caption="Transceiver MAC Short Address Register for Frame Filter 3 (High Byte)" name="MAFSA3H" offset="0x11B" size="1">
          <bitfield caption="MAC Short Address high Byte for Frame Filter 3" mask="0xFF" name="MAFSA3H"/>
        </register>
        <register caption="Transceiver Personal Area Network ID Register for Frame Filter 3 (Low Byte)" name="MAFPA3L" offset="0x11C" size="1">
          <bitfield caption="MAC Personal Area Network ID low Byte for Frame Filter 3" mask="0xFF" name="MAFPA3L"/>
        </register>
        <register caption="Transceiver Personal Area Network ID Register for Frame Filter 3 (High Byte)" name="MAFPA3H" offset="0x11D" size="1">
          <bitfield caption="MAC Personal Area Network ID high Byte for Frame Filter 3" mask="0xFF" name="MAFPA3H"/>
        </register>
        <register caption="Multiple Address Filter Configuration Register 0" name="MAFCR0" offset="0x10C" size="1">
          <bitfield caption="Reserved Bit" mask="0xF0" name="Res"/>
          <bitfield caption="Multiple Address Filter 3 Enable" mask="0x08" name="MAF3EN"/>
          <bitfield caption="Multiple Address Filter 2 Enable" mask="0x04" name="MAF2EN"/>
          <bitfield caption="Multiple Address Filter 1 Enable" mask="0x02" name="MAF1EN"/>
          <bitfield caption="Multiple Address Filter 0 Enable" mask="0x01" name="MAF0EN"/>
        </register>
        <register caption="Multiple Address Filter Configuration Register 1" name="MAFCR1" offset="0x10D" size="1">
          <bitfield caption="Set Data Pending bit for address filter 3." mask="0x80" name="AACK_3_SET_PD"/>
          <bitfield caption="Enable PAN Coordinator mode for address filter 3." mask="0x40" name="AACK_3_I_AM_COORD"/>
          <bitfield caption="Set Data Pending bit for address filter 2." mask="0x20" name="AACK_2_SET_PD"/>
          <bitfield caption="Enable PAN Coordinator mode for address filter 2." mask="0x10" name="AACK_2_I_AM_COORD"/>
          <bitfield caption="Set Data Pending bit for address filter 1." mask="0x08" name="AACK_1_SET_PD"/>
          <bitfield caption="Enable PAN Coordinator mode for address filter 1." mask="0x04" name="AACK_1_I_AM_COORD"/>
          <bitfield caption="Set Data Pending bit for address filter 0." mask="0x02" name="AACK_0_SET_PD"/>
          <bitfield caption="Enable PAN Coordinator mode for address filter 0." mask="0x01" name="AACK_0_I_AM_COORD"/>
        </register>
        <register caption="AES Control Register" name="AES_CTRL" offset="0x13C" size="1">
          <bitfield caption="Request AES Operation." mask="0x80" name="AES_REQUEST"/>
          <bitfield caption="Reserved Bit" mask="0x40" name="Res"/>
          <bitfield caption="Set AES Operation Mode" mask="0x20" name="AES_MODE" values="AES_MODE_BITF"/>
          <bitfield caption="Reserved Bit" mask="0x10" name="Res"/>
          <bitfield caption="Set AES Operation Direction" mask="0x08" name="AES_DIR" values="AES_DIRECTION_BITF"/>
          <bitfield caption="AES Interrupt Enable" mask="0x04" name="AES_IM"/>
          <bitfield caption="Reserved Bit" mask="0x03" name="Res"/>
        </register>
        <register caption="AES Status Register" name="AES_STATUS" offset="0x13D" size="1" ocd-rw="R">
          <bitfield caption="AES Operation Finished with Error" mask="0x80" name="AES_ER"/>
          <bitfield caption="Reserved" mask="0x7E" name="Res"/>
          <bitfield caption="AES Operation Finished with Success" mask="0x01" name="AES_DONE"/>
        </register>
        <register caption="AES Plain and Cipher Text Buffer Register" name="AES_STATE" offset="0x13E" size="1">
          <bitfield caption="AES Plain and Cipher Text Buffer" mask="0xFF" name="AES_STATE"/>
        </register>
        <register caption="AES Encryption and Decryption Key Buffer Register" name="AES_KEY" offset="0x13F" size="1">
          <bitfield caption="AES Encryption/Decryption Key Buffer" mask="0xFF" name="AES_KEY"/>
        </register>
        <register caption="Transceiver Status Register" name="TRX_STATUS" offset="0x141" size="1" ocd-rw="R">
          <bitfield caption="CCA Algorithm Status" mask="0x80" name="CCA_DONE" values="CCA_DONE_bitf"/>
          <bitfield caption="CCA Status Result" mask="0x40" name="CCA_STATUS" values="CCA_STATUS_bitf"/>
          <bitfield caption="Test mode status" mask="0x20" name="TST_STATUS" values="TST_STATUS_bitf"/>
          <bitfield caption="Transceiver Main Status" mask="0x1F" name="TRX_STATUS" values="TRX_STATUS_bitf"/>
        </register>
        <register caption="Transceiver State Control Register" name="TRX_STATE" offset="0x142" size="1">
          <bitfield caption="Transaction Status" mask="0xE0" name="TRAC_STATUS" values="TRAC_STATUS_bitf"/>
          <bitfield caption="State Control Command" mask="0x1F" name="TRX_CMD" values="TRX_CMD_bitf"/>
        </register>
        <register caption="Reserved" name="TRX_CTRL_0" offset="0x143" size="1">
          <bitfield caption="Reserved" mask="0x80" name="Res7"/>
          <bitfield caption="Enable Phase Measurement Unit" mask="0x40" name="PMU_EN"/>
          <bitfield caption="Start of Phase Measurement Unit" mask="0x20" name="PMU_START"/>
          <bitfield caption="PMU IF Inverse" mask="0x10" name="PMU_IF_INV"/>
          <bitfield caption="Reserved" mask="0x0F" name="Res"/>
        </register>
        <register caption="Transceiver Control Register 1" name="TRX_CTRL_1" offset="0x144" size="1">
          <bitfield caption="External PA support enable" mask="0x80" name="PA_EXT_EN"/>
          <bitfield caption="Connect Frame Start IRQ to TC1" mask="0x40" name="IRQ_2_EXT_EN"/>
          <bitfield caption="Enable Automatic CRC Calculation" mask="0x20" name="TX_AUTO_CRC_ON"/>
          <bitfield caption="Enable PLL TX filter" mask="0x10" name="PLL_TX_FLT"/>
          <bitfield caption="Reserved" mask="0x0F" name="Res"/>
        </register>
        <register caption="Transceiver Transmit Power Control Register" name="PHY_TX_PWR" offset="0x145" size="1">
          <bitfield caption="Reserved" mask="0xF0" name="Res"/>
          <bitfield caption="Transmit Power Setting" mask="0x0F" name="TX_PWR" values="TX_PWR_bitf"/>
        </register>
        <register caption="Receiver Signal Strength Indicator Register" name="PHY_RSSI" offset="0x146" size="1" ocd-rw="R">
          <bitfield caption="Received Frame CRC Status" mask="0x80" name="RX_CRC_VALID" values="RX_CRC_VALID_bitf"/>
          <bitfield caption="Random Value" mask="0x60" name="RND_VALUE"/>
          <bitfield caption="Receiver Signal Strength Indicator" mask="0x1F" name="RSSI" values="RSSI_VALUE_BITF"/>
        </register>
        <register caption="Transceiver Energy Detection Level Register" name="PHY_ED_LEVEL" offset="0x147" size="1" ocd-rw="R">
          <bitfield caption="Energy Detection Level" mask="0xFF" name="ED_LEVEL" values="ED_LEVEL_BITF"/>
        </register>
        <register caption="Transceiver Clear Channel Assessment (CCA) Control Register" name="PHY_CC_CCA" offset="0x148" size="1">
          <bitfield caption="Manual CCA Measurement Request" mask="0x80" name="CCA_REQUEST"/>
          <bitfield caption="Select CCA Measurement Mode" mask="0x60" name="CCA_MODE" values="CCA_MODE_bitf"/>
          <bitfield caption="RX/TX Channel Selection" mask="0x1F" name="CHANNEL" values="CHANNEL_bitf"/>
        </register>
        <register caption="Transceiver CCA Threshold Setting Register" name="CCA_THRES" offset="0x149" size="1">
          <bitfield caption="CS Threshold Level for CCA Measurement" mask="0xF0" name="CCA_CS_THRES"/>
          <bitfield caption="ED Threshold Level for CCA Measurement" mask="0x0F" name="CCA_ED_THRES"/>
        </register>
        <register caption="Transceiver Receive Control Register" name="RX_CTRL" offset="0x14A" size="1">
          <bitfield caption="Receiver Sensitivity Control" mask="0x0F" name="PDT_THRES" values="PDT_THRES_bitf"/>
        </register>
        <register caption="Start of Frame Delimiter Value Register" name="SFD_VALUE" offset="0x14B" size="1">
          <bitfield caption="Start of Frame Delimiter Value" mask="0xFF" name="SFD_VALUE" values="SFD_VALUE_BITF"/>
        </register>
        <register caption="Transceiver Control Register 2" name="TRX_CTRL_2" offset="0x14C" size="1">
          <bitfield caption="RX Safe Mode" mask="0x80" name="RX_SAFE_MODE"/>
          <bitfield caption="Reserved" mask="0x7C" name="Res"/>
          <bitfield caption="Data Rate Selection" mask="0x03" name="OQPSK_DATA_RATE" values="OQPSK_DATA_RATE_bitf"/>
        </register>
        <register caption="Antenna Diversity Control Register" name="ANT_DIV" offset="0x14D" size="1">
          <bitfield caption="Antenna Diversity Antenna Status" mask="0x80" name="ANT_SEL" values="ANT_SEL_bitf"/>
          <bitfield caption="Reserved" mask="0x70" name="Res"/>
          <bitfield caption="Enable Antenna Diversity" mask="0x08" name="ANT_DIV_EN" values="ANT_DIV_EN_bitf"/>
          <bitfield caption="Enable External Antenna Switch Control" mask="0x04" name="ANT_EXT_SW_EN" values="ANT_EXT_SW_EN_bitf"/>
          <bitfield caption="Static Antenna Diversity Switch Control" mask="0x03" name="ANT_CTRL" values="ANT_CTRL_bitf"/>
        </register>
        <register caption="Transceiver Interrupt Enable Register" name="IRQ_MASK" offset="0x14E" size="1">
          <bitfield caption="Awake Interrupt Enable" mask="0x80" name="AWAKE_EN"/>
          <bitfield caption="TX_END Interrupt Enable" mask="0x40" name="TX_END_EN"/>
          <bitfield caption="Address Match Interrupt Enable" mask="0x20" name="AMI_EN"/>
          <bitfield caption="End of ED Measurement Interrupt Enable" mask="0x10" name="CCA_ED_DONE_EN"/>
          <bitfield caption="RX_END Interrupt Enable" mask="0x08" name="RX_END_EN"/>
          <bitfield caption="RX_START Interrupt Enable" mask="0x04" name="RX_START_EN"/>
          <bitfield caption="PLL Unlock Interrupt Enable" mask="0x02" name="PLL_UNLOCK_EN"/>
          <bitfield caption="PLL Lock Interrupt Enable" mask="0x01" name="PLL_LOCK_EN"/>
        </register>
        <register caption="Transceiver Interrupt Status Register" name="IRQ_STATUS" offset="0x14F" size="1">
          <bitfield caption="Awake Interrupt Status" mask="0x80" name="AWAKE"/>
          <bitfield caption="TX_END Interrupt Status" mask="0x40" name="TX_END"/>
          <bitfield caption="Address Match Interrupt Status" mask="0x20" name="AMI"/>
          <bitfield caption="End of ED Measurement Interrupt Status" mask="0x10" name="CCA_ED_DONE"/>
          <bitfield caption="RX_END Interrupt Status" mask="0x08" name="RX_END"/>
          <bitfield caption="RX_START Interrupt Status" mask="0x04" name="RX_START"/>
          <bitfield caption="PLL Unlock Interrupt Status" mask="0x02" name="PLL_UNLOCK"/>
          <bitfield caption="PLL Lock Interrupt Status" mask="0x01" name="PLL_LOCK"/>
        </register>
        <register caption="Transceiver Interrupt Enable Register 1" name="IRQ_MASK1" offset="0xBE" size="1">
          <bitfield caption="Reserved Bit" mask="0xE0" name="Res"/>
          <bitfield caption="Address Match Interrupt enable Address filter 3" mask="0x10" name="MAF_3_AMI_EN"/>
          <bitfield caption="Address Match Interrupt enable Address filter 2" mask="0x08" name="MAF_2_AMI_EN"/>
          <bitfield caption="Address Match Interrupt enable Address filter 1" mask="0x04" name="MAF_1_AMI_EN"/>
          <bitfield caption="Address Match Interrupt enable Address filter 0" mask="0x02" name="MAF_0_AMI_EN"/>
          <bitfield caption="Transmit Start Interrupt enable" mask="0x01" name="TX_START_EN"/>
        </register>
        <register caption="Transceiver Interrupt Status Register 1" name="IRQ_STATUS1" offset="0xBF" size="1">
          <bitfield caption="Reserved Bit" mask="0xE0" name="Res"/>
          <bitfield caption="Address Match Interrupt Status Address filter 3" mask="0x10" name="MAF_3_AMI"/>
          <bitfield caption="Address Match Interrupt Status Address filter 2" mask="0x08" name="MAF_2_AMI"/>
          <bitfield caption="Address Match Interrupt Status Address filter 1" mask="0x04" name="MAF_1_AMI"/>
          <bitfield caption="Address Match Interrupt Status Address filter 0" mask="0x02" name="MAF_0_AMI"/>
          <bitfield caption="Transmit Start Interrupt Status" mask="0x01" name="TX_START"/>
        </register>
        <register caption="Voltage Regulator Control and Status Register" name="VREG_CTRL" offset="0x150" size="1">
          <bitfield caption="Use External AVDD Regulator" mask="0x80" name="AVREG_EXT" values="AVREG_EXT_BITF"/>
          <bitfield caption="AVDD Supply Voltage Valid" mask="0x40" name="AVDD_OK" values="AVDD_OK_BITF"/>
          <bitfield caption="Use External DVDD Regulator" mask="0x08" name="DVREG_EXT" values="DVREG_EXT_BITF"/>
          <bitfield caption="DVDD Supply Voltage Valid" mask="0x04" name="DVDD_OK" values="DVDD_OK_BITF"/>
        </register>
        <register caption="Battery Monitor Control and Status Register" name="BATMON" offset="0x151" size="1">
          <bitfield caption="Battery Monitor Interrupt Status" mask="0x80" name="BAT_LOW"/>
          <bitfield caption="Battery Monitor Interrupt Enable" mask="0x40" name="BAT_LOW_EN"/>
          <bitfield caption="Battery Monitor Status" mask="0x20" name="BATMON_OK" values="BATMON_OK_bitf"/>
          <bitfield caption="Battery Monitor Voltage Range" mask="0x10" name="BATMON_HR" values="BATMON_HR_bitf"/>
          <bitfield caption="Battery Monitor Threshold Voltage" mask="0x0F" name="BATMON_VTH" values="BATMON_VTH_bitf"/>
        </register>
        <register caption="Crystal Oscillator Control Register" name="XOSC_CTRL" offset="0x152" size="1">
          <bitfield caption="Crystal Oscillator Operating Mode" mask="0xF0" name="XTAL_MODE" values="XTAL_MODE_BITF"/>
          <bitfield caption="Crystal Oscillator Load Capacitance Trimming" mask="0x0F" name="XTAL_TRIM" values="XTAL_TRIM_bitf"/>
        </register>
        <register caption="Channel Control Register 0" name="CC_CTRL_0" offset="0x153" size="1">
          <bitfield caption="Channel Number" mask="0xFF" name="CC_NUMBER"/>
        </register>
        <register caption="Channel Control Register 1" name="CC_CTRL_1" offset="0x154" size="1">
          <bitfield caption="Channel Band" mask="0x0F" name="CC_BAND"/>
        </register>
        <register caption="Transceiver Receiver Sensitivity Control Register" name="RX_SYN" offset="0x155" size="1">
          <bitfield caption="Prevent Frame Reception" mask="0x80" name="RX_PDT_DIS"/>
          <bitfield caption="Receiver Override Function" mask="0x40" name="RX_OVERRIDE"/>
          <bitfield caption="Reserved" mask="0x30" name="Res"/>
          <bitfield caption="Reduce Receiver Sensitivity" mask="0x0F" name="RX_PDT_LEVEL" values="RX_PDT_LEVEL_BITF"/>
        </register>
        <register caption="Transceiver Reduced Power Consumption Control" name="TRX_RPC" offset="0x156" size="1">
          <bitfield caption="Smart Receiving Mode Timing" mask="0xC0" name="RX_RPC_CTRL" values="RX_RPC_CTRL_BITF"/>
          <bitfield caption="Reciver Smart Receiving Mode Enable" mask="0x20" name="RX_RPC_EN"/>
          <bitfield caption="Smart Receiving Mode Reduced Sensitivity Enable" mask="0x10" name="PDT_RPC_EN"/>
          <bitfield caption="PLL Smart Receiving Mode Enable" mask="0x08" name="PLL_RPC_EN"/>
          <bitfield caption="Reserved" mask="0x04" name="Res0"/>
          <bitfield caption="Smart Receiving Mode IPAN Handling Enable" mask="0x02" name="IPAN_RPC_EN"/>
          <bitfield caption="Smart Receiving in Extended Operating Modes Enable" mask="0x01" name="XAH_RPC_EN"/>
        </register>
        <register caption="Transceiver Acknowledgment Frame Control Register 1" name="XAH_CTRL_1" offset="0x157" size="1">
          <bitfield caption="Reserved Bit" mask="0xC0" name="Res"/>
          <bitfield caption="Filter Reserved Frames" mask="0x20" name="AACK_FLTR_RES_FT"/>
          <bitfield caption="Process Reserved Frames" mask="0x10" name="AACK_UPLD_RES_FT"/>
          <bitfield caption="Reserved Bit" mask="0x08" name="Res"/>
          <bitfield caption="Reduce Acknowledgment Time" mask="0x04" name="AACK_ACK_TIME" values="AACK_ACK_TIME_bitf"/>
          <bitfield caption="Enable Promiscuous Mode" mask="0x02" name="AACK_PROM_MODE"/>
          <bitfield caption="Reserved Bit" mask="0x01" name="Res"/>
        </register>
        <register caption="Transceiver Filter Tuning Control Register" name="FTN_CTRL" offset="0x158" size="1">
          <bitfield caption="Start Calibration Loop of Filter Tuning Network" mask="0x80" name="FTN_START"/>
        </register>
        <register caption="Transceiver Center Frequency Calibration Control Register" name="PLL_CF" offset="0x15A" size="1">
          <bitfield caption="Start Center Frequency Calibration" mask="0x80" name="PLL_CF_START"/>
        </register>
        <register caption="Transceiver Delay Cell Calibration Control Register" name="PLL_DCU" offset="0x15B" size="1">
          <bitfield caption="Start Delay Cell Calibration" mask="0x80" name="PLL_DCU_START"/>
        </register>
        <register caption="Device Identification Register (Part Number)" name="PART_NUM" offset="0x15C" size="1" ocd-rw="R">
          <bitfield caption="Part Number" mask="0xFF" name="PART_NUM" values="PART_NUM_bitf"/>
        </register>
        <register caption="Device Identification Register (Version Number)" name="VERSION_NUM" offset="0x15D" size="1" ocd-rw="R">
          <bitfield caption="Version Number" mask="0xFF" name="VERSION_NUM" values="VERSION_NUM_2_BITF"/>
        </register>
        <register caption="Device Identification Register (Manufacture ID Low Byte)" name="MAN_ID_0" offset="0x15E" size="1" ocd-rw="R">
          <bitfield caption="Manufacturer ID (Low Byte)" mask="0x80" name="MAN_ID_07"/>
          <bitfield caption="Manufacturer ID (Low Byte)" mask="0x40" name="MAN_ID_06"/>
          <bitfield caption="Manufacturer ID (Low Byte)" mask="0x20" name="MAN_ID_05"/>
          <bitfield caption="Manufacturer ID (Low Byte)" mask="0x10" name="MAN_ID_04"/>
          <bitfield caption="Manufacturer ID (Low Byte)" mask="0x08" name="MAN_ID_03"/>
          <bitfield caption="Manufacturer ID (Low Byte)" mask="0x04" name="MAN_ID_02"/>
          <bitfield caption="Manufacturer ID (Low Byte)" mask="0x02" name="MAN_ID_01"/>
          <bitfield caption="Manufacturer ID (Low Byte)" mask="0x01" name="MAN_ID_00" values="MAN_ID_0_BITF"/>
        </register>
        <register caption="Device Identification Register (Manufacture ID High Byte)" name="MAN_ID_1" offset="0x15F" size="1" ocd-rw="R">
          <bitfield caption="Manufacturer ID (High Byte)" mask="0xFF" name="MAN_ID_" values="MAN_ID_1_BITF" lsb="10"/>
        </register>
        <register caption="Transceiver MAC Short Address Register (Low Byte)" name="SHORT_ADDR_0" offset="0x160" size="1">
          <bitfield caption="MAC Short Address" mask="0x80" name="SHORT_ADDR_07"/>
          <bitfield caption="MAC Short Address" mask="0x40" name="SHORT_ADDR_06"/>
          <bitfield caption="MAC Short Address" mask="0x20" name="SHORT_ADDR_05"/>
          <bitfield caption="MAC Short Address" mask="0x10" name="SHORT_ADDR_04"/>
          <bitfield caption="MAC Short Address" mask="0x08" name="SHORT_ADDR_03"/>
          <bitfield caption="MAC Short Address" mask="0x04" name="SHORT_ADDR_02"/>
          <bitfield caption="MAC Short Address" mask="0x02" name="SHORT_ADDR_01"/>
          <bitfield caption="MAC Short Address" mask="0x01" name="SHORT_ADDR_00"/>
        </register>
        <register caption="Transceiver MAC Short Address Register (High Byte)" name="SHORT_ADDR_1" offset="0x161" size="1">
          <bitfield caption="MAC Short Address" mask="0xFF" name="SHORT_ADDR_" lsb="10"/>
        </register>
        <register caption="Transceiver Personal Area Network ID Register (Low Byte)" name="PAN_ID_0" offset="0x162" size="1">
          <bitfield caption="MAC Personal Area Network ID" mask="0x80" name="PAN_ID_07"/>
          <bitfield caption="MAC Personal Area Network ID" mask="0x40" name="PAN_ID_06"/>
          <bitfield caption="MAC Personal Area Network ID" mask="0x20" name="PAN_ID_05"/>
          <bitfield caption="MAC Personal Area Network ID" mask="0x10" name="PAN_ID_04"/>
          <bitfield caption="MAC Personal Area Network ID" mask="0x08" name="PAN_ID_03"/>
          <bitfield caption="MAC Personal Area Network ID" mask="0x04" name="PAN_ID_02"/>
          <bitfield caption="MAC Personal Area Network ID" mask="0x02" name="PAN_ID_01"/>
          <bitfield caption="MAC Personal Area Network ID" mask="0x01" name="PAN_ID_00"/>
        </register>
        <register caption="Transceiver Personal Area Network ID Register (High Byte)" name="PAN_ID_1" offset="0x163" size="1">
          <bitfield caption="MAC Personal Area Network ID" mask="0xFF" name="PAN_ID_" lsb="10"/>
        </register>
        <register caption="Transceiver MAC IEEE Address Register 0" name="IEEE_ADDR_0" offset="0x164" size="1">
          <bitfield caption="MAC IEEE Address" mask="0x80" name="IEEE_ADDR_07"/>
          <bitfield caption="MAC IEEE Address" mask="0x40" name="IEEE_ADDR_06"/>
          <bitfield caption="MAC IEEE Address" mask="0x20" name="IEEE_ADDR_05"/>
          <bitfield caption="MAC IEEE Address" mask="0x10" name="IEEE_ADDR_04"/>
          <bitfield caption="MAC IEEE Address" mask="0x08" name="IEEE_ADDR_03"/>
          <bitfield caption="MAC IEEE Address" mask="0x04" name="IEEE_ADDR_02"/>
          <bitfield caption="MAC IEEE Address" mask="0x02" name="IEEE_ADDR_01"/>
          <bitfield caption="MAC IEEE Address" mask="0x01" name="IEEE_ADDR_00"/>
        </register>
        <register caption="Transceiver MAC IEEE Address Register 1" name="IEEE_ADDR_1" offset="0x165" size="1">
          <bitfield caption="MAC IEEE Address" mask="0xFF" name="IEEE_ADDR_" lsb="10"/>
        </register>
        <register caption="Transceiver MAC IEEE Address Register 2" name="IEEE_ADDR_2" offset="0x166" size="1">
          <bitfield caption="MAC IEEE Address" mask="0xFF" name="IEEE_ADDR_" lsb="20"/>
        </register>
        <register caption="Transceiver MAC IEEE Address Register 3" name="IEEE_ADDR_3" offset="0x167" size="1">
          <bitfield caption="MAC IEEE Address" mask="0xFF" name="IEEE_ADDR_" lsb="30"/>
        </register>
        <register caption="Transceiver MAC IEEE Address Register 4" name="IEEE_ADDR_4" offset="0x168" size="1">
          <bitfield caption="MAC IEEE Address" mask="0xFF" name="IEEE_ADDR_" lsb="40"/>
        </register>
        <register caption="Transceiver MAC IEEE Address Register 5" name="IEEE_ADDR_5" offset="0x169" size="1">
          <bitfield caption="MAC IEEE Address" mask="0xFF" name="IEEE_ADDR_" lsb="50"/>
        </register>
        <register caption="Transceiver MAC IEEE Address Register 6" name="IEEE_ADDR_6" offset="0x16A" size="1">
          <bitfield caption="MAC IEEE Address" mask="0xFF" name="IEEE_ADDR_" lsb="60"/>
        </register>
        <register caption="Transceiver MAC IEEE Address Register 7" name="IEEE_ADDR_7" offset="0x16B" size="1">
          <bitfield caption="MAC IEEE Address" mask="0xFF" name="IEEE_ADDR_" lsb="70"/>
        </register>
        <register caption="Transceiver Extended Operating Mode Control Register" name="XAH_CTRL_0" offset="0x16C" size="1">
          <bitfield caption="Maximum Number of Frame Re-transmission Attempts" mask="0xF0" name="MAX_FRAME_RETRIES" values="MAX_FRAME_RETRIES_bitf"/>
          <bitfield caption="Maximum Number of CSMA-CA Procedure Repetition Attempts" mask="0x0E" name="MAX_CSMA_RETRIES" values="MAX_CSMA_RETRIES_bitf"/>
          <bitfield caption="Set Slotted Acknowledgment" mask="0x01" name="SLOTTED_OPERATION" values="SLOTTED_OPERATION_BITF"/>
        </register>
        <register caption="Transceiver CSMA-CA Random Number Generator Seed Register" name="CSMA_SEED_0" offset="0x16D" size="1">
          <bitfield caption="Seed Value for CSMA Random Number Generator" mask="0x80" name="CSMA_SEED_07"/>
          <bitfield caption="Seed Value for CSMA Random Number Generator" mask="0x40" name="CSMA_SEED_06"/>
          <bitfield caption="Seed Value for CSMA Random Number Generator" mask="0x20" name="CSMA_SEED_05"/>
          <bitfield caption="Seed Value for CSMA Random Number Generator" mask="0x10" name="CSMA_SEED_04"/>
          <bitfield caption="Seed Value for CSMA Random Number Generator" mask="0x08" name="CSMA_SEED_03"/>
          <bitfield caption="Seed Value for CSMA Random Number Generator" mask="0x04" name="CSMA_SEED_02"/>
          <bitfield caption="Seed Value for CSMA Random Number Generator" mask="0x02" name="CSMA_SEED_01"/>
          <bitfield caption="Seed Value for CSMA Random Number Generator" mask="0x01" name="CSMA_SEED_00"/>
        </register>
        <register caption="Transceiver Acknowledgment Frame Control Register 2" name="CSMA_SEED_1" offset="0x16E" size="1">
          <bitfield caption="Acknowledgment Frame Filter Mode" mask="0xC0" name="AACK_FVN_MODE" values="AACK_FVN_MODE_bitf"/>
          <bitfield caption="Set Frame Pending Sub-field" mask="0x20" name="AACK_SET_PD"/>
          <bitfield caption="Disable Acknowledgment Frame Transmission" mask="0x10" name="AACK_DIS_ACK"/>
          <bitfield caption="Set Personal Area Network Coordinator" mask="0x08" name="AACK_I_AM_COORD"/>
          <bitfield caption="Seed Value for CSMA Random Number Generator" mask="0x07" name="CSMA_SEED_1"/>
        </register>
        <register caption="Transceiver CSMA-CA Back-off Exponent Control Register" name="CSMA_BE" offset="0x16F" size="1">
          <bitfield caption="Maximum Back-off Exponent" mask="0xF0" name="MAX_BE" values="MAX_BE_bitf"/>
          <bitfield caption="Minimum Back-off Exponent" mask="0x0F" name="MIN_BE" values="MIN_BE_bitf"/>
        </register>
        <register caption="Transceiver Digital Test Control Register" name="TST_CTRL_DIGI" offset="0x176" size="1">
          <bitfield caption="Digital Test Controller Register" mask="0x0F" name="TST_CTRL_DIG" values="TST_CTRL_DIG_BITF"/>
        </register>
        <register caption="Transceiver Received Frame Length Register" name="TST_RX_LENGTH" offset="0x17B" size="1">
          <bitfield caption="Received Frame Length" mask="0xFF" name="RX_LENGTH"/>
        </register>
        <register caption="Start of frame buffer" name="TRXFBST" offset="0x180" size="1" mask="0xFF"/>
        <register caption="End of frame buffer" name="TRXFBEND" offset="0x1FF" size="1" mask="0xFF"/>
      </register-group>
      <value-group caption="" name="PALTD_bitf">
        <value caption="-3us" name="PALTD_MINUS_3US" value="0"/>
        <value caption="-2us" name="PALTD_MINUS_2US" value="1"/>
        <value caption="-1us" name="PALTD_MINUS_1US" value="2"/>
        <value caption="0us" name="PALTD_0US" value="3"/>
        <value caption="1us" name="PALTD_1US" value="4"/>
        <value caption="2us" name="PALTD_2US" value="5"/>
        <value caption="3us" name="PALTD_3US" value="6"/>
        <value caption="4us" name="PALTD_4US" value="7"/>
      </value-group>
      <value-group caption="" name="PALTU_bitf">
        <value caption="-3us" name="PALTU_MINUS_3US" value="0"/>
        <value caption="-2us" name="PALTU_MINUS_2US" value="1"/>
        <value caption="-1us" name="PALTU_MINUS_1US" value="2"/>
        <value caption="0us" name="PALTU_0US" value="3"/>
        <value caption="1us" name="PALTU_1US" value="4"/>
        <value caption="2us" name="PALTU_2US" value="5"/>
        <value caption="3us" name="PALTU_3US" value="6"/>
        <value caption="4us" name="PALTU_4US" value="7"/>
      </value-group>
      <value-group caption="" name="AES_MODE_BITF">
        <value caption="AES Mode is ECB (Electronic Code Book)." name="AES_MODE_ECB" value="0"/>
        <value caption="AES Mode is CBC (Cipher Block Chaining)." name="AES_MODE_CBC" value="1"/>
      </value-group>
      <value-group caption="" name="AES_DIRECTION_BITF">
        <value caption="AES operation is encryption." name="AES_DIR_ENC" value="0"/>
        <value caption="AES operation is decryption." name="AES_DIR_DEC" value="1"/>
      </value-group>
      <value-group caption="" name="CCA_DONE_bitf">
        <value caption="CCA calculation not finished" name="CCA_NOT_FIN" value="0"/>
        <value caption="CCA calculation finished" name="CCA_FIN" value="1"/>
      </value-group>
      <value-group caption="" name="CCA_STATUS_bitf">
        <value caption="Channel indicated as busy." name="CCA_BUSY" value="0"/>
        <value caption="Channel indicated as idle." name="CCA_IDLE" value="1"/>
      </value-group>
      <value-group caption="" name="TST_STATUS_bitf">
        <value caption="Test mode is disabled." name="TST_DISABLED" value="0"/>
        <value caption="Test mode is active." name="TST_ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="TRX_STATUS_bitf">
        <value caption="P_ON" name="P_ON" value="0x00"/>
        <value caption="BUSY_RX" name="BUSY_RX" value="0x01"/>
        <value caption="BUSY_TX" name="BUSY_TX" value="0x02"/>
        <value caption="RX_ON" name="RX_ON" value="0x06"/>
        <value caption="TRX_OFF" name="TRX_OFF" value="0x08"/>
        <value caption="PLL_ON" name="PLL_ON" value="0x09"/>
        <value caption="SLEEP" name="SLEEP" value="0x0F"/>
        <value caption="BUSY_RX_AACK" name="BUSY_RX_AACK" value="0x11"/>
        <value caption="BUSY_TX_ARET" name="BUSY_TX_ARET" value="0x12"/>
        <value caption="RX_AACK_ON" name="RX_AACK_ON" value="0x16"/>
        <value caption="TX_ARET_ON" name="TX_ARET_ON" value="0x19"/>
        <value caption="STATE_TRANSITION_IN_PROGRESS" name="STATE_TRANSITION_IN_PROGRESS" value="0x1F"/>
      </value-group>
      <value-group caption="" name="TRAC_STATUS_bitf">
        <value caption="SUCCESS (RX_AACK, TX_ARET)" name="TRAC_SUCCESS" value="0"/>
        <value caption="SUCCESS_DATA_PENDING (TX_ARET)" name="TRAC_SUCCESS_DATA_PENDING" value="1"/>
        <value caption="SUCCESS_WAIT_FOR_ACK (RX_AACK)" name="TRAC_SUCCESS_WAIT_FOR_ACK" value="2"/>
        <value caption="CHANNEL_ACCESS_FAILURE (TX_ARET)" name="TRAC_CHANNEL_ACCESS_FAILURE" value="3"/>
        <value caption="NO_ACK (TX_ARET)" name="TRAC_NO_ACK" value="5"/>
        <value caption="INVALID (RX_AACK, TX_ARET)" name="TRAC_INVALID" value="7"/>
      </value-group>
      <value-group caption="" name="TRX_CMD_bitf">
        <value caption="NOP" name="CMD_NOP" value="0x00"/>
        <value caption="TX_START" name="CMD_TX_START" value="0x02"/>
        <value caption="FORCE_TRX_OFF" name="CMD_FORCE_TRX_OFF" value="0x03"/>
        <value caption="FORCE_PLL_ON" name="CMD_FORCE_PLL_ON" value="0x04"/>
        <value caption="RX_ON" name="CMD_RX_ON" value="0x06"/>
        <value caption="TRX_OFF" name="CMD_TRX_OFF" value="0x08"/>
        <value caption="PLL_ON (TX_ON)" name="CMD_PLL_ON" value="0x09"/>
        <value caption="RX_AACK_ON" name="CMD_RX_AACK_ON" value="0x16"/>
        <value caption="TX_ARET_ON" name="CMD_TX_ARET_ON" value="0x19"/>
      </value-group>
      <value-group caption="" name="TX_PWR_bitf">
        <value caption="3.5 dBm" name="VAL_0" value="0"/>
        <value caption="3.3 dBm" name="VAL_1" value="1"/>
        <value caption="2.8 dBm" name="VAL_2" value="2"/>
        <value caption="2.3 dBm" name="VAL_3" value="3"/>
        <value caption="1.8 dBm" name="VAL_4" value="4"/>
        <value caption="1.2 dBm" name="VAL_5" value="5"/>
        <value caption="0.5 dBm" name="VAL_6" value="6"/>
        <value caption="-0.5 dBm" name="VAL_7" value="7"/>
        <value caption="-1.5 dBm" name="VAL_8" value="8"/>
        <value caption="-2.5 dBm" name="VAL_9" value="9"/>
        <value caption="-3.5 dBm" name="VAL_10" value="10"/>
        <value caption="-4.5 dBm" name="VAL_11" value="11"/>
        <value caption="-6.5 dBm" name="VAL_12" value="12"/>
        <value caption="-8.5 dBm" name="VAL_13" value="13"/>
        <value caption="-11.5 dBm" name="VAL_14" value="14"/>
        <value caption="-16.5 dBm" name="VAL_15" value="15"/>
      </value-group>
      <value-group caption="" name="RX_CRC_VALID_bitf">
        <value caption="CRC (FCS) not valid" name="CRC_INVALID" value="0"/>
        <value caption="CRC (FCS) valid" name="CRC_VALID" value="1"/>
      </value-group>
      <value-group caption="" name="RSSI_VALUE_BITF">
        <value caption="Minimum RSSI value: P(RF) &lt; -90 dBm" name="RSSI_MIN" value="0"/>
        <value caption="P(RF) = RSSI_BASE_VAL+3 · (RSSI-1) [dBm]" name="RSSI_MIN_PLUS_3dB" value="1"/>
        <value caption="..." name="VAL_2" value="2"/>
        <value caption="Maximum RSSI value: P(RF) ≥ -10 dBm" name="RSSI_MAX" value="28"/>
      </value-group>
      <value-group caption="" name="ED_LEVEL_BITF">
        <value caption="Minimum result of last ED measurement" name="ED_MIN" value="0x00"/>
        <value caption="P(RF) = RSSI_BASE_VAL+ED [dBm]" name="ED_MIN_PLUS_1dB" value="0x01"/>
        <value caption="..." name="VAL_0x02" value="0x02"/>
        <value caption="Maximum result of last ED measurement" name="ED_MAX" value="0x54"/>
        <value caption="Reset value" name="ED_RESET" value="0xFF"/>
      </value-group>
      <value-group caption="" name="CCA_MODE_bitf">
        <value caption="Mode 3a, Carrier sense OR energy above threshold" name="CCA_CS_OR_ED" value="0"/>
        <value caption="Mode 1, Energy above threshold" name="CCA_ED" value="1"/>
        <value caption="Mode 2, Carrier sense only" name="CCA_CS" value="2"/>
        <value caption="Mode 3b, Carrier sense AND energy above threshold" name="CCA_CS_AND_ED" value="3"/>
      </value-group>
      <value-group caption="" name="CHANNEL_bitf">
        <value caption="2405 MHz" name="F_2405MHZ" value="11"/>
        <value caption="2410 MHz" name="F_2410MHZ" value="12"/>
        <value caption="2415 MHz" name="F_2415MHZ" value="13"/>
        <value caption="2420 MHz" name="F_2420MHZ" value="14"/>
        <value caption="2425 MHz" name="F_2425MHZ" value="15"/>
        <value caption="2430 MHz" name="F_2430MHZ" value="16"/>
        <value caption="2435 MHz" name="F_2435MHZ" value="17"/>
        <value caption="2440 MHz" name="F_2440MHZ" value="18"/>
        <value caption="2445 MHz" name="F_2445MHZ" value="19"/>
        <value caption="2450 MHz" name="F_2450MHZ" value="20"/>
        <value caption="2455 MHz" name="F_2455MHZ" value="21"/>
        <value caption="2460 MHz" name="F_2460MHZ" value="22"/>
        <value caption="2465 MHz" name="F_2465MHZ" value="23"/>
        <value caption="2470 MHz" name="F_2470MHZ" value="24"/>
        <value caption="2475 MHz" name="F_2475MHZ" value="25"/>
        <value caption="2480 MHz" name="F_2480MHZ" value="26"/>
      </value-group>
      <value-group caption="" name="PDT_THRES_bitf">
        <value caption="Reset value, to be used if Antenna Diversity algorithm is disabled" name="PDT_THRES_ANT_DIV_OFF" value="0x7"/>
        <value caption="Recommended correlator threshold for Antenna Diversity operation" name="PDT_THRES_ANT_DIV_ON" value="0x3"/>
      </value-group>
      <value-group caption="" name="SFD_VALUE_BITF">
        <value caption="IEEE 802.15.4 compliant value of the SFD" name="IEEE_SFD" value="0xA7"/>
      </value-group>
      <value-group caption="" name="OQPSK_DATA_RATE_bitf">
        <value caption="250 kb/s (IEEE 802.15.4 compliant)" name="RATE_250KB" value="0"/>
        <value caption="500 kb/s" name="RATE_500KB" value="1"/>
        <value caption="1000 kb/s" name="RATE_1000KB" value="2"/>
        <value caption="2000 kb/s" name="RATE_2000KB" value="3"/>
      </value-group>
      <value-group caption="" name="ANT_SEL_bitf">
        <value caption="Antenna 0" name="ANTENNA_0" value="0"/>
        <value caption="Antenna 1" name="ANTENNA_1" value="1"/>
      </value-group>
      <value-group caption="" name="ANT_DIV_EN_bitf">
        <value caption="Antenna Diversity algorithm disabled" name="VAL_0" value="0"/>
        <value caption="Antenna Diversity algorithm enabled" name="VAL_1" value="1"/>
      </value-group>
      <value-group caption="" name="ANT_EXT_SW_EN_bitf">
        <value caption="Antenna Diversity RF switch control disabled" name="ANT_DIV_EXT_SW_DIS" value="0"/>
        <value caption="Antenna Diversity RF switch control enabled" name="ANT_DIV_EXT_SW_EN" value="1"/>
      </value-group>
      <value-group caption="" name="ANT_CTRL_bitf">
        <value caption="Reserved" name="VAL_0" value="0"/>
        <value caption="Antenna 1: DIG1=H, DIG2=L" name="ANT_1" value="1"/>
        <value caption="Antenna 0: DIG1=L, DIG2=H" name="ANT_0" value="2"/>
        <value caption="Default value for ANT_EXT_SW_EN=0; Mandatory setting for applications not using Antenna Diversity" name="ANT_RESET" value="3"/>
      </value-group>
      <value-group caption="" name="AVREG_EXT_BITF">
        <value caption="Internal AVDD voltage regulator for the analog section is enabled." name="AVDD_INT" value="0"/>
        <value caption="Internal AVDD voltage regulator is disabled; use external regulated 1.8V supply voltage for the analog section." name="AVDD_EXT" value="1"/>
      </value-group>
      <value-group caption="" name="AVDD_OK_BITF">
        <value caption="Analog voltage regulator disabled or supply voltage not stable" name="VAL_0" value="0"/>
        <value caption="Analog supply voltage has settled" name="VAL_1" value="1"/>
      </value-group>
      <value-group caption="" name="DVREG_EXT_BITF">
        <value caption="Internal DVDD voltage regulator for the digital section is enabled." name="DVDD_INT" value="0"/>
        <value caption="Internal DVDD voltage regulator is disabled; use external regulated 1.8V supply voltage for the digital section." name="DVDD_EXT" value="1"/>
      </value-group>
      <value-group caption="" name="DVDD_OK_BITF">
        <value caption="Digital voltage regulator disabled or supply voltage not stable" name="VAL_0" value="0"/>
        <value caption="Digital supply voltage has settled" name="VAL_1" value="1"/>
      </value-group>
      <value-group caption="" name="BATMON_OK_bitf">
        <value caption="The battery voltage is below the threshold." name="VAL_0" value="0"/>
        <value caption="The battery voltage is above the threshold." name="VAL_1" value="1"/>
      </value-group>
      <value-group caption="" name="BATMON_HR_bitf">
        <value caption="Enables the low range, see BATMON_VTH" name="BATMON_HR_DIS" value="0"/>
        <value caption="Enables the high range, see BATMON_VTH" name="BATMON_HR_EN" value="1"/>
      </value-group>
      <value-group caption="" name="BATMON_VTH_bitf">
        <value caption="2.550V / 1.70V (BATMON_HR=1/0)" name="VAL_0x0" value="0x0"/>
        <value caption="2.625V / 1.75V (BATMON_HR=1/0)" name="VAL_0x1" value="0x1"/>
        <value caption="2.700V / 1.80V (BATMON_HR=1/0)" name="VAL_0x2" value="0x2"/>
        <value caption="2.775V / 1.85V (BATMON_HR=1/0)" name="VAL_0x3" value="0x3"/>
        <value caption="2.850V / 1.90V (BATMON_HR=1/0)" name="VAL_0x4" value="0x4"/>
        <value caption="2.925V / 1.95V (BATMON_HR=1/0)" name="VAL_0x5" value="0x5"/>
        <value caption="3.000V / 2.00V (BATMON_HR=1/0)" name="VAL_0x6" value="0x6"/>
        <value caption="3.075V / 2.05V (BATMON_HR=1/0)" name="VAL_0x7" value="0x7"/>
        <value caption="3.150V / 2.10V (BATMON_HR=1/0)" name="VAL_0x8" value="0x8"/>
        <value caption="3.225V / 2.15V (BATMON_HR=1/0)" name="VAL_0x9" value="0x9"/>
        <value caption="3.300V / 2.20V (BATMON_HR=1/0)" name="VAL_0xA" value="0xA"/>
        <value caption="3.375V / 2.25V (BATMON_HR=1/0)" name="VAL_0xB" value="0xB"/>
        <value caption="3.450V / 2.30V (BATMON_HR=1/0)" name="VAL_0xC" value="0xC"/>
        <value caption="3.525V / 2.35V (BATMON_HR=1/0)" name="VAL_0xD" value="0xD"/>
        <value caption="3.600V / 2.40V (BATMON_HR=1/0)" name="VAL_0xE" value="0xE"/>
        <value caption="3.675V / 2.45V (BATMON_HR=1/0)" name="VAL_0xF" value="0xF"/>
      </value-group>
      <value-group caption="" name="XTAL_MODE_BITF">
        <value caption="Internal crystal oscillator disabled; use external reference frequency." name="VAL_0x4" value="0x4"/>
        <value caption="Internal crystal oscillator enabled; amplitude regulation of oscillation enabled." name="VAL_0xF" value="0xF"/>
      </value-group>
      <value-group caption="" name="XTAL_TRIM_bitf">
        <value caption="0.0 pF, trimming capacitors disconnected" name="XTAL_TRIM_MIN" value="0x0"/>
        <value caption="0.3 pF, trimming capacitor switched on" name="VAL_0x1" value="0x1"/>
        <value caption="..." name="VAL_0x2" value="0x2"/>
        <value caption="4.5 pF, trimming capacitor switched on" name="XTAL_TRIM_MAX" value="0xF"/>
      </value-group>
      <value-group caption="" name="RX_PDT_LEVEL_BITF">
        <value caption="RX_THRES ≤ RSSI_BASE_VAL (Reset value); RSSI value not considered" name="RX_PDT_LEVEL_MIN" value="0x0"/>
        <value caption="RX_THRES &gt; RSSI_BASE_VAL + 0 · 3; RSSI &gt; -90 dBm" name="VAL_0x1" value="0x1"/>
        <value caption="..." name="VAL_0x2" value="0x2"/>
        <value caption="RX_THRES &gt; RSSI_BASE_VAL + 13 · 3; RSSI &gt; -51 dBm" name="VAL_0xE" value="0xE"/>
        <value caption="RX_THRES &gt; RSSI_BASE_VAL + 14 · 3; RSSI &gt; -48 dBm" name="RX_PDT_LEVEL_MAX" value="0xF"/>
      </value-group>
      <value-group caption="" name="RX_RPC_CTRL_BITF">
        <value caption="Activates minimum power saving behaviour for smart receiving mode" name="VAL_0" value="0"/>
        <value caption="Reserved" name="VAL_1" value="1"/>
        <value caption="Reserved" name="VAL_2" value="2"/>
        <value caption="Activates maximum power saving behaviour for smart receiving mode" name="VAL_3" value="3"/>
      </value-group>
      <value-group caption="" name="AACK_ACK_TIME_bitf">
        <value caption="12 symbols acknowledgment time" name="AACK_ACK_TIME_12_SYM" value="0"/>
        <value caption=" 2 symbols acknowledgment time" name="AACK_ACK_TIME_2_SYM" value="1"/>
      </value-group>
      <value-group caption="" name="PART_NUM_bitf">
        <value caption="ATmega128RFA1 part number" name="P_ATmega128RFA1" value="0x83"/>
        <value caption="RFA2 family" name="P_RFA2" value="0x93"/>
        <value caption="RFR2 family" name="P_RFR2" value="0x94"/>
      </value-group>
      <value-group caption="" name="VERSION_NUM_2_BITF">
        <value caption="Revision A" name="REV_A" value="12"/>
        <value caption="Revision B" name="REV_B" value="1"/>
      </value-group>
      <value-group caption="" name="MAN_ID_0_BITF">
        <value caption="Atmel JEDEC manufacturer ID, bits [7:0] of 32 bit manufacturer ID: 00 00 00 1F" name="ATMEL_BYTE_0" value="0x1f"/>
      </value-group>
      <value-group caption="" name="MAN_ID_1_BITF">
        <value caption="Atmel JEDEC manufacturer ID, bits [15:8] of 32 bit manufacturer ID: 00 00 00 1F" name="ATMEL_BYTE_1" value="0x00"/>
      </value-group>
      <value-group caption="" name="MAX_FRAME_RETRIES_bitf">
        <value caption="Retransmission of frame is not attempted." name="VAL_0x0" value="0x0"/>
        <value caption="Retransmission of frame is attempted once." name="VAL_0x1" value="0x1"/>
        <value caption="..." name="VAL_0x2" value="0x2"/>
        <value caption="Retransmission of frame is attempted 15 times." name="VAL_0xF" value="0xF"/>
      </value-group>
      <value-group caption="" name="MAX_CSMA_RETRIES_bitf">
        <value caption="No repetition of CSMA-CA procedure" name="VAL_0x0" value="0x0"/>
        <value caption="One repetition of CSMA-CA procedure" name="VAL_0x1" value="0x1"/>
        <value caption="..." name="VAL_0x2" value="0x2"/>
        <value caption="Five repetitions (highest IEEE 802.15.4 compliant value)" name="VAL_0x5" value="0x5"/>
        <value caption="Reserved" name="VAL_0x6" value="0x6"/>
        <value caption="Immediate frame re-transmission without performing CSMA-CA" name="VAL_0x7" value="0x7"/>
      </value-group>
      <value-group caption="" name="SLOTTED_OPERATION_BITF">
        <value caption="The radio transceiver operates in unslotted mode. An acknowledgment frame is automatically sent if requested." name="SLOTTED_OP_DIS" value="0"/>
        <value caption="The transmission of an acknowledgment frame has to be controlled by the microcontroller." name="SLOTTED_OP_EN" value="1"/>
      </value-group>
      <value-group caption="" name="AACK_FVN_MODE_bitf">
        <value caption="Acknowledge frames with version number 0" name="VAL_0" value="0"/>
        <value caption="Acknowledge frames with version number 0 or 1" name="VAL_1" value="1"/>
        <value caption="Acknowledge frames with version number 0 or 1 or 2" name="VAL_2" value="2"/>
        <value caption="Acknowledge frames independent of frame version number" name="VAL_3" value="3"/>
      </value-group>
      <value-group caption="" name="MAX_BE_bitf">
        <value caption="This value is not valid for the maximum back-off exponent." name="VAL_1" value="1"/>
        <value caption="This value is not valid for the maximum back-off exponent." name="VAL_2" value="2"/>
        <value caption="Minimum, IEEE compliant value for the maximum back-off exponent." name="VAL_3" value="3"/>
        <value caption="..." name="VAL_4" value="4"/>
        <value caption="Maximum, IEEE compliant value for the maximum back-off exponent." name="VAL_8" value="8"/>
      </value-group>
      <value-group caption="" name="MIN_BE_bitf">
        <value caption="Minimum value of minimum back-off exponent." name="VAL_0" value="0"/>
        <value caption="..." name="VAL_1" value="1"/>
        <value caption="Maximum value of minimum back-off exponent. MIN_BE must be smaller or equal to MAX_BE." name="VAL_8" value="8"/>
      </value-group>
      <value-group caption="" name="TST_CTRL_DIG_BITF">
        <value caption="NORMAL (no test is active)" name="VAL_0" value="0"/>
        <value caption="TST_CONT_TX (continuous transmit)" name="VAL_15" value="15"/>
      </value-group>
    </module>
    <module caption="" name="SYMCNT">
      <register-group caption="" name="SYMCNT">
        <register caption="Symbol Counter Transmit Frame Timestamp Register HH-Byte" name="SCTSTRHH" offset="0xFC" size="1">
          <bitfield caption="Symbol Counter Transmit Frame Timestamp Register HH-Byte" mask="0xFF" name="SCTSTRHH"/>
        </register>
        <register caption="Symbol Counter Transmit Frame Timestamp Register HL-Byte" name="SCTSTRHL" offset="0xFB" size="1">
          <bitfield caption="Symbol Counter Transmit Frame Timestamp Register HL-Byte" mask="0xFF" name="SCTSTRHL"/>
        </register>
        <register caption="Symbol Counter Transmit Frame Timestamp Register LH-Byte" name="SCTSTRLH" offset="0xFA" size="1">
          <bitfield caption="Symbol Counter Transmit Frame Timestamp Register LH-Byte" mask="0xFF" name="SCTSTRLH"/>
        </register>
        <register caption="Symbol Counter Transmit Frame Timestamp Register LL-Byte" name="SCTSTRLL" offset="0xF9" size="1">
          <bitfield caption="Symbol Counter Transmit Frame Timestamp Register LL-Byte" mask="0xFF" name="SCTSTRLL"/>
        </register>
        <register caption="Symbol Counter Output Compare Register 1 HH-Byte" name="SCOCR1HH" offset="0xF8" size="1">
          <bitfield caption="Symbol Counter Output Compare Register 1 HH-Byte" mask="0xFF" name="SCOCR1HH"/>
        </register>
        <register caption="Symbol Counter Output Compare Register 1 HL-Byte" name="SCOCR1HL" offset="0xF7" size="1">
          <bitfield caption="Symbol Counter Output Compare Register 1 HL-Byte" mask="0xFF" name="SCOCR1HL"/>
        </register>
        <register caption="Symbol Counter Output Compare Register 1 LH-Byte" name="SCOCR1LH" offset="0xF6" size="1">
          <bitfield caption="Symbol Counter Output Compare Register 1 LH-Byte" mask="0xFF" name="SCOCR1LH"/>
        </register>
        <register caption="Symbol Counter Output Compare Register 1 LL-Byte" name="SCOCR1LL" offset="0xF5" size="1">
          <bitfield caption="Symbol Counter Output Compare Register 1 LL-Byte" mask="0xFF" name="SCOCR1LL"/>
        </register>
        <register caption="Symbol Counter Output Compare Register 2 HH-Byte" name="SCOCR2HH" offset="0xF4" size="1">
          <bitfield caption="Symbol Counter Output Compare Register 2 HH-Byte" mask="0xFF" name="SCOCR2HH"/>
        </register>
        <register caption="Symbol Counter Output Compare Register 2 HL-Byte" name="SCOCR2HL" offset="0xF3" size="1">
          <bitfield caption="Symbol Counter Output Compare Register 2 HL-Byte" mask="0xFF" name="SCOCR2HL"/>
        </register>
        <register caption="Symbol Counter Output Compare Register 2 LH-Byte" name="SCOCR2LH" offset="0xF2" size="1">
          <bitfield caption="Symbol Counter Output Compare Register 2 LH-Byte" mask="0xFF" name="SCOCR2LH"/>
        </register>
        <register caption="Symbol Counter Output Compare Register 2 LL-Byte" name="SCOCR2LL" offset="0xF1" size="1">
          <bitfield caption="Symbol Counter Output Compare Register 2 LL-Byte" mask="0xFF" name="SCOCR2LL"/>
        </register>
        <register caption="Symbol Counter Output Compare Register 3 HH-Byte" name="SCOCR3HH" offset="0xF0" size="1">
          <bitfield caption="Symbol Counter Output Compare Register 3 HH-Byte" mask="0xFF" name="SCOCR3HH"/>
        </register>
        <register caption="Symbol Counter Output Compare Register 3 HL-Byte" name="SCOCR3HL" offset="0xEF" size="1">
          <bitfield caption="Symbol Counter Output Compare Register 3 HL-Byte" mask="0xFF" name="SCOCR3HL"/>
        </register>
        <register caption="Symbol Counter Output Compare Register 3 LH-Byte" name="SCOCR3LH" offset="0xEE" size="1">
          <bitfield caption="Symbol Counter Output Compare Register 3 LH-Byte" mask="0xFF" name="SCOCR3LH"/>
        </register>
        <register caption="Symbol Counter Output Compare Register 3 LL-Byte" name="SCOCR3LL" offset="0xED" size="1">
          <bitfield caption="Symbol Counter Output Compare Register 3 LL-Byte" mask="0xFF" name="SCOCR3LL"/>
        </register>
        <register caption="Symbol Counter Frame Timestamp Register HH-Byte" name="SCTSRHH" offset="0xEC" size="1" ocd-rw="R">
          <bitfield caption="Symbol Counter Frame Timestamp Register HH-Byte" mask="0xFF" name="SCTSRHH"/>
        </register>
        <register caption="Symbol Counter Frame Timestamp Register HL-Byte" name="SCTSRHL" offset="0xEB" size="1" ocd-rw="R">
          <bitfield caption="Symbol Counter Frame Timestamp Register HL-Byte" mask="0xFF" name="SCTSRHL"/>
        </register>
        <register caption="Symbol Counter Frame Timestamp Register LH-Byte" name="SCTSRLH" offset="0xEA" size="1" ocd-rw="R">
          <bitfield caption="Symbol Counter Frame Timestamp Register LH-Byte" mask="0xFF" name="SCTSRLH"/>
        </register>
        <register caption="Symbol Counter Frame Timestamp Register LL-Byte" name="SCTSRLL" offset="0xE9" size="1" ocd-rw="R">
          <bitfield caption="Symbol Counter Frame Timestamp Register LL-Byte" mask="0xFF" name="SCTSRLL"/>
        </register>
        <register caption="Symbol Counter Beacon Timestamp Register HH-Byte" name="SCBTSRHH" offset="0xE8" size="1">
          <bitfield caption="Symbol Counter Beacon Timestamp Register HH-Byte" mask="0xFF" name="SCBTSRHH"/>
        </register>
        <register caption="Symbol Counter Beacon Timestamp Register HL-Byte" name="SCBTSRHL" offset="0xE7" size="1">
          <bitfield caption="Symbol Counter Beacon Timestamp Register HL-Byte" mask="0xFF" name="SCBTSRHL"/>
        </register>
        <register caption="Symbol Counter Beacon Timestamp Register LH-Byte" name="SCBTSRLH" offset="0xE6" size="1">
          <bitfield caption="Symbol Counter Beacon Timestamp Register LH-Byte" mask="0xFF" name="SCBTSRLH"/>
        </register>
        <register caption="Symbol Counter Beacon Timestamp Register LL-Byte" name="SCBTSRLL" offset="0xE5" size="1">
          <bitfield caption="Symbol Counter Beacon Timestamp Register LL-Byte" mask="0xFF" name="SCBTSRLL"/>
        </register>
        <register caption="Symbol Counter Register HH-Byte" name="SCCNTHH" offset="0xE4" size="1">
          <bitfield caption="Symbol Counter Register HH-Byte" mask="0xFF" name="SCCNTHH"/>
        </register>
        <register caption="Symbol Counter Register HL-Byte" name="SCCNTHL" offset="0xE3" size="1">
          <bitfield caption="Symbol Counter Register HL-Byte" mask="0xFF" name="SCCNTHL"/>
        </register>
        <register caption="Symbol Counter Register LH-Byte" name="SCCNTLH" offset="0xE2" size="1">
          <bitfield caption="Symbol Counter Register LH-Byte" mask="0xFF" name="SCCNTLH"/>
        </register>
        <register caption="Symbol Counter Register LL-Byte" name="SCCNTLL" offset="0xE1" size="1">
          <bitfield caption="Symbol Counter Register LL-Byte" mask="0xFF" name="SCCNTLL"/>
        </register>
        <register caption="Symbol Counter Interrupt Status Register" name="SCIRQS" offset="0xE0" size="1">
          <bitfield caption="Reserved Bit" mask="0xE0" name="Res"/>
          <bitfield caption="Backoff Slot Counter IRQ" mask="0x10" name="IRQSBO"/>
          <bitfield caption="Symbol Counter Overflow IRQ" mask="0x08" name="IRQSOF"/>
          <bitfield caption="Compare Unit 3 Compare Match IRQ" mask="0x07" name="IRQSCP" lsb="1"/>
        </register>
        <register caption="Symbol Counter Interrupt Mask Register" name="SCIRQM" offset="0xDF" size="1">
          <bitfield caption="Reserved Bit" mask="0xE0" name="Res"/>
          <bitfield caption="Backoff Slot Counter IRQ enable" mask="0x10" name="IRQMBO"/>
          <bitfield caption="Symbol Counter Overflow IRQ enable" mask="0x08" name="IRQMOF"/>
          <bitfield caption="Symbol Counter Compare Match 3 IRQ enable" mask="0x07" name="IRQMCP" lsb="1"/>
        </register>
        <register caption="Symbol Counter Status Register" name="SCSR" offset="0xDE" size="1" ocd-rw="R">
          <bitfield caption="Reserved Bit" mask="0xFE" name="Res"/>
          <bitfield caption="Symbol Counter busy" mask="0x01" name="SCBSY"/>
        </register>
        <register caption="Symbol Counter Control Register 1" name="SCCR1" offset="0xDD" size="1">
          <bitfield caption="Reserved Bit" mask="0xC0" name="Res" lsb="5"/>
          <bitfield caption="Symbol Counter Beacon Timestamp Mask Register" mask="0x20" name="SCBTSM"/>
          <bitfield caption="Clock divider for synchronous clock source (16MHz Transceiver Clock)" mask="0x1C" name="SCCKDIV" values="SCCKDIV_BITF"/>
          <bitfield caption="Enable External Clock Source on PG2" mask="0x02" name="SCEECLK"/>
          <bitfield caption="Backoff Slot Counter enable" mask="0x01" name="SCENBO"/>
        </register>
        <register caption="Symbol Counter Control Register 0" name="SCCR0" offset="0xDC" size="1">
          <bitfield caption="Symbol Counter Synchronization" mask="0x80" name="SCRES"/>
          <bitfield caption="Manual Beacon Timestamp" mask="0x40" name="SCMBTS"/>
          <bitfield caption="Symbol Counter enable" mask="0x20" name="SCEN"/>
          <bitfield caption="Symbol Counter Clock Source select" mask="0x10" name="SCCKSEL"/>
          <bitfield caption="Symbol Counter Automatic Timestamping enable" mask="0x08" name="SCTSE"/>
          <bitfield caption="Symbol Counter Compare Unit 3 Mode select" mask="0x07" name="SCCMP" lsb="1"/>
        </register>
        <register caption="Symbol Counter Compare Source Register" name="SCCSR" offset="0xDB" size="1">
          <bitfield caption="Reserved Bit" mask="0xC0" name="Res"/>
          <bitfield caption="Symbol Counter Compare Source select register for Compare Unit 3" mask="0x30" name="SCCS3" values="SCCS3_BITF"/>
          <bitfield caption="Symbol Counter Compare Source select register for Compare Unit 2" mask="0x0C" name="SCCS2" values="SCCS2_BITF"/>
          <bitfield caption="Symbol Counter Compare Source select register for Compare Units" mask="0x03" name="SCCS1" values="SCCS1_BITF"/>
        </register>
        <register caption="Symbol Counter Received Frame Timestamp Register HH-Byte" name="SCRSTRHH" offset="0xDA" size="1">
          <bitfield caption="Symbol Counter Received Frame Timestamp Register HH-Byte" mask="0xFF" name="SCRSTRHH"/>
        </register>
        <register caption="Symbol Counter Received Frame Timestamp Register HL-Byte" name="SCRSTRHL" offset="0xD9" size="1">
          <bitfield caption="Symbol Counter Received Frame Timestamp Register HL-Byte" mask="0xFF" name="SCRSTRHL"/>
        </register>
        <register caption="Symbol Counter Received Frame Timestamp Register LH-Byte" name="SCRSTRLH" offset="0xD8" size="1">
          <bitfield caption="Symbol Counter Received Frame Timestamp Register LH-Byte" mask="0xFF" name="SCRSTRLH"/>
        </register>
        <register caption="Symbol Counter Received Frame Timestamp Register LL-Byte" name="SCRSTRLL" offset="0xD7" size="1">
          <bitfield caption="Symbol Counter Received Frame Timestamp Register LL-Byte" mask="0xFF" name="SCRSTRLL"/>
        </register>
      </register-group>
      <value-group caption="" name="SCCKDIV_BITF">
        <value caption="Transceiver Clock divided by 256, (62.5kHz)" name="VAL_0" value="0"/>
        <value caption="Transceiver Clock divided by 128, (125kHz)" name="VAL_1" value="1"/>
        <value caption="Transceiver Clock divided by 64,  (250kHz)" name="VAL_2" value="2"/>
        <value caption="Transceiver Clock divided by 32,  (500kHz)" name="VAL_3" value="3"/>
        <value caption="Transceiver Clock divided by 16,  (1MHz)" name="VAL_4" value="4"/>
        <value caption="Transceiver Clock divided by 8,   (2MHz)" name="VAL_5" value="5"/>
        <value caption="Transceiver Clock divided by 4,   (4MHz)" name="VAL_6" value="6"/>
      </value-group>
      <value-group caption="" name="SCCS3_BITF">
        <value caption="Compare Unit 3 Relative Compare Source = Beacon Timestamp Register" name="VAL_0" value="0"/>
        <value caption="Compare Unit 3 Relative Compare Source = Transmit Frame Timestamp Register" name="VAL_1" value="1"/>
        <value caption="Compare Unit 3 Relative Compare Source = Received Frame Timestamp Register" name="VAL_2" value="2"/>
      </value-group>
      <value-group caption="" name="SCCS2_BITF">
        <value caption="Compare Unit 2 Relative Compare Source = Beacon Timestamp Register" name="VAL_0" value="0"/>
        <value caption="Compare Unit 2 Relative Compare Source = Transmit Frame Timestamp Register" name="VAL_1" value="1"/>
        <value caption="Compare Unit 2 Relative Compare Source = Received Frame Timestamp Register" name="VAL_2" value="2"/>
      </value-group>
      <value-group caption="" name="SCCS1_BITF">
        <value caption="Compare Unit 1 Relative Compare Source = Beacon Timestamp Register" name="VAL_0" value="0"/>
        <value caption="Compare Unit 1 Relative Compare Source = Transmit Frame Timestamp Register" name="VAL_1" value="1"/>
        <value caption="Compare Unit 1 Relative Compare Source = Received Frame Timestamp Register" name="VAL_2" value="2"/>
      </value-group>
    </module>
    <module caption="" name="EEPROM">
      <register-group caption="" name="EEPROM">
        <register caption="EEPROM Address Register  Bytes" name="EEAR" offset="0x41" size="2" mask="0xFFFF"/>
        <register caption="EEPROM Data Register" name="EEDR" offset="0x40" size="1" mask="0xFF"/>
        <register caption="EEPROM Control Register" name="EECR" offset="0x3F" size="1">
          <bitfield caption="Reserved" mask="0xC0" name="Res"/>
          <bitfield caption="EEPROM Programming Mode" mask="0x30" name="EEPM" values="EEP_MODE2"/>
          <bitfield caption="EEPROM Ready Interrupt Enable" mask="0x08" name="EERIE"/>
          <bitfield caption="EEPROM Master Write Enable" mask="0x04" name="EEMPE"/>
          <bitfield caption="EEPROM Programming Enable" mask="0x02" name="EEPE"/>
          <bitfield caption="EEPROM Read Enable" mask="0x01" name="EERE"/>
        </register>
      </register-group>
      <value-group caption="" name="EEP_MODE2">
        <value caption="Erase and Write in one operation (Atomic Operation)" name="VAL_0x00" value="0x00"/>
        <value caption="Erase only" name="VAL_0x01" value="0x01"/>
        <value caption="Write only" name="VAL_0x02" value="0x02"/>
        <value caption="Reserved for future use" name="VAL_0x03" value="0x03"/>
      </value-group>
    </module>
    <module caption="" name="JTAG">
      <register-group caption="" name="JTAG">
        <register caption="On-Chip Debug Register" name="OCDR" offset="0x51" size="1" ocd-rw="">
          <bitfield caption="On-Chip Debug Register Data" mask="0xFF" name="OCDR" values="OCDR_DATA_BITF"/>
        </register>
        <register caption="MCU Control Register" name="MCUCR" offset="0x55" size="1">
          <bitfield caption="JTAG Interface Disable" mask="0x80" name="JTD"/>
        </register>
        <register caption="MCU Status Register" name="MCUSR" offset="0x54" size="1">
          <bitfield caption="JTAG Reset Flag" mask="0x10" name="JTRF"/>
        </register>
      </register-group>
      <value-group caption="" name="OCDR_DATA_BITF">
        <value caption="Refer to the debugger documentation for further information on how to use this register." name="VAL_0" value="0"/>
      </value-group>
    </module>
    <module caption="" name="EXTERNAL_INTERRUPT">
      <register-group caption="" name="EXTERNAL_INTERRUPT">
        <register caption="External Interrupt Control Register A" name="EICRA" offset="0x69" size="1">
          <bitfield caption="External Interrupt 3 Sense Control Bit" mask="0xC0" name="ISC3" values="INTERRUPT_SENSE_CONTROL3"/>
          <bitfield caption="External Interrupt 2 Sense Control Bit" mask="0x30" name="ISC2" values="INTERRUPT_SENSE_CONTROL3"/>
          <bitfield caption="External Interrupt 1 Sense Control Bit" mask="0x0C" name="ISC1" values="INTERRUPT_SENSE_CONTROL3"/>
          <bitfield caption="External Interrupt 0 Sense Control Bit" mask="0x03" name="ISC0" values="INTERRUPT_SENSE_CONTROL3"/>
        </register>
        <register caption="External Interrupt Control Register B" name="EICRB" offset="0x6A" size="1">
          <bitfield caption="External Interrupt 7 Sense Control Bit" mask="0xC0" name="ISC7" values="INTERRUPT_SENSE_CONTROL3"/>
          <bitfield caption="External Interrupt 6 Sense Control Bit" mask="0x30" name="ISC6" values="INTERRUPT_SENSE_CONTROL3"/>
          <bitfield caption="External Interrupt 5 Sense Control Bit" mask="0x0C" name="ISC5" values="INTERRUPT_SENSE_CONTROL3"/>
          <bitfield caption="External Interrupt 4 Sense Control Bit" mask="0x03" name="ISC4" values="INTERRUPT_SENSE_CONTROL3"/>
        </register>
        <register caption="External Interrupt Mask Register" name="EIMSK" offset="0x3D" size="1">
          <bitfield caption="External Interrupt Request Enable" mask="0xFF" name="INT" values="INTERRUPT_REQ_ENABLE_BITF"/>
        </register>
        <register caption="External Interrupt Flag Register" name="EIFR" offset="0x3C" size="1" ocd-rw="R">
          <bitfield caption="External Interrupt Flag" mask="0xFF" name="INTF" values="INTERRUPT_EXT_FLAG_BITF"/>
        </register>
        <register caption="Pin Change Mask Register 2" name="PCMSK2" offset="0x6D" size="1">
          <bitfield caption="Pin Change Enable Mask" mask="0xFF" name="PCINT" lsb="16"/>
        </register>
        <register caption="Pin Change Mask Register 1" name="PCMSK1" offset="0x6C" size="1">
          <bitfield caption="Pin Change Enable Mask" mask="0xFF" name="PCINT" lsb="8"/>
        </register>
        <register caption="Pin Change Mask Register 0" name="PCMSK0" offset="0x6B" size="1">
          <bitfield caption="Pin Change Enable Mask" mask="0xFF" name="PCINT"/>
        </register>
        <register caption="Pin Change Interrupt Flag Register" name="PCIFR" offset="0x3B" size="1" ocd-rw="R">
          <bitfield caption="Reserved Bit" mask="0xF8" name="Res"/>
          <bitfield caption="Pin Change Interrupt Flags" mask="0x07" name="PCIF"/>
        </register>
        <register caption="Pin Change Interrupt Control Register" name="PCICR" offset="0x68" size="1">
          <bitfield caption="Reserved Bit" mask="0xF8" name="Res"/>
          <bitfield caption="Pin Change Interrupt Enables" mask="0x07" name="PCIE"/>
        </register>
      </register-group>
      <value-group caption="" name="INTERRUPT_SENSE_CONTROL3">
        <value caption="The low level of INTn generates an interrupt request." name="VAL_0x00" value="0x00"/>
        <value caption="Any edge of INTn generates asynchronously an interrupt request." name="VAL_0x01" value="0x01"/>
        <value caption="The falling edge of INTn generates asynchronously an interrupt request." name="VAL_0x02" value="0x02"/>
        <value caption="The rising edge of INTn generates asynchronously an interrupt request." name="VAL_0x03" value="0x03"/>
      </value-group>
      <value-group caption="" name="INTERRUPT_REQ_ENABLE_BITF">
        <value caption="All external pin interrupts are disabled." name="VAL_0x00" value="0x00"/>
        <value caption="All external pin interrupts are enabled." name="VAL_0xff" value="0xff"/>
      </value-group>
      <value-group caption="" name="INTERRUPT_EXT_FLAG_BITF">
        <value caption="No edge or logic change on INT7:0 occurred." name="VAL_0x00" value="0x00"/>
        <value caption="A edge or logic change on INT0 occurred and triggered an interrupt request." name="VAL_0x01" value="0x01"/>
        <value caption="..." name="VAL_0x02" value="0x02"/>
        <value caption="A edge or logic change on INT7 occurred and triggered an interrupt request." name="VAL_0x80" value="0x80"/>
      </value-group>
    </module>
    <module caption="" name="AD_CONVERTER">
      <register-group caption="" name="AD_CONVERTER">
        <register caption="The ADC Multiplexer Selection Register" name="ADMUX" offset="0x7C" size="1">
          <bitfield caption="Reference Selection Bits" mask="0xC0" name="REFS" values="ANALOG_ADC_V_REF9"/>
          <bitfield caption="ADC Left Adjust Result" mask="0x20" name="ADLAR"/>
          <bitfield caption="Analog Channel and Gain Selection Bits" mask="0x1F" name="MUX"/>
        </register>
        <register caption="ADC Data Register  Bytes" name="ADC" offset="0x78" size="2" mask="0xFFFF"/>
        <register caption="The ADC Control and Status Register A" name="ADCSRA" offset="0x7A" size="1">
          <bitfield caption="ADC Enable" mask="0x80" name="ADEN"/>
          <bitfield caption="ADC Start Conversion" mask="0x40" name="ADSC"/>
          <bitfield caption="ADC Auto Trigger Enable" mask="0x20" name="ADATE"/>
          <bitfield caption="ADC Interrupt Flag" mask="0x10" name="ADIF"/>
          <bitfield caption="ADC Interrupt Enable" mask="0x08" name="ADIE"/>
          <bitfield caption="ADC  Prescaler Select Bits" mask="0x07" name="ADPS" values="ANALIG_ADC_PRESCALER"/>
        </register>
        <register caption="The ADC Control and Status Register B" name="ADCSRB" offset="0x7B" size="1">
          <bitfield caption="AVDD Supply Voltage OK" mask="0x80" name="AVDDOK"/>
          <bitfield caption="Analog Comparator Multiplexer Enable" mask="0x40" name="ACME"/>
          <bitfield caption="Reference Voltage OK" mask="0x20" name="REFOK"/>
          <bitfield caption="Analog Channel Change" mask="0x10" name="ACCH"/>
          <bitfield caption="Analog Channel and Gain Selection Bits" mask="0x08" name="MUX5"/>
          <bitfield caption="ADC Auto Trigger Source" mask="0x07" name="ADTS" values="ANALIG_ADC_AUTO_TRIGGER"/>
        </register>
        <register caption="The ADC Control and Status Register C" name="ADCSRC" offset="0x77" size="1">
          <bitfield caption="ADC Track-and-Hold Time" mask="0xC0" name="ADTHT" values="ANALOG_ADC_TRACK_AND_HOLD_TIME"/>
          <bitfield caption="Reserved" mask="0x20" name="Res0"/>
          <bitfield caption="ADC Start-up Time" mask="0x1F" name="ADSUT" values="ANALOG_ADC_STARTUP_TIME"/>
        </register>
        <register caption="Digital Input Disable Register 2" name="DIDR2" offset="0x7D" size="1">
          <bitfield caption="Reserved Bits" mask="0x80" name="ADC15D"/>
          <bitfield caption="Reserved Bits" mask="0x40" name="ADC14D"/>
          <bitfield caption="Reserved Bits" mask="0x20" name="ADC13D"/>
          <bitfield caption="Reserved Bits" mask="0x10" name="ADC12D"/>
          <bitfield caption="Reserved Bits" mask="0x08" name="ADC11D"/>
          <bitfield caption="Reserved Bits" mask="0x04" name="ADC10D"/>
          <bitfield caption="Reserved Bits" mask="0x02" name="ADC9D"/>
          <bitfield caption="Reserved Bits" mask="0x01" name="ADC8D"/>
        </register>
        <register caption="Digital Input Disable Register 0" name="DIDR0" offset="0x7E" size="1">
          <bitfield caption="Disable ADC7:0 Digital Input" mask="0x80" name="ADC7D"/>
          <bitfield caption="Disable ADC7:0 Digital Input" mask="0x40" name="ADC6D"/>
          <bitfield caption="Disable ADC7:0 Digital Input" mask="0x20" name="ADC5D"/>
          <bitfield caption="Disable ADC7:0 Digital Input" mask="0x10" name="ADC4D"/>
          <bitfield caption="Disable ADC7:0 Digital Input" mask="0x08" name="ADC3D"/>
          <bitfield caption="Disable ADC7:0 Digital Input" mask="0x04" name="ADC2D"/>
          <bitfield caption="Disable ADC7:0 Digital Input" mask="0x02" name="ADC1D"/>
          <bitfield caption="Disable ADC7:0 Digital Input" mask="0x01" name="ADC0D"/>
        </register>
      </register-group>
      <value-group caption="" name="ANALOG_ADC_V_REF9">
        <value caption="AREF, Internal reference voltage generation turned off" name="VAL_0x00" value="0x00"/>
        <value caption="AVDD with external capacitor at AREF pin" name="VAL_0x01" value="0x01"/>
        <value caption="Internal 1.5V Voltage Reference (no external capacitor at AREF pin)" name="VAL_0x02" value="0x02"/>
        <value caption="Internal 1.6V Voltage Reference (no external capacitor at AREF pin)" name="VAL_0x03" value="0x03"/>
      </value-group>
      <value-group caption="" name="ANALIG_ADC_PRESCALER">
        <value caption="2" name="VAL_0x00" value="0x00"/>
        <value caption="2" name="VAL_0x01" value="0x01"/>
        <value caption="4" name="VAL_0x02" value="0x02"/>
        <value caption="8" name="VAL_0x03" value="0x03"/>
        <value caption="16" name="VAL_0x04" value="0x04"/>
        <value caption="32" name="VAL_0x05" value="0x05"/>
        <value caption="64" name="VAL_0x06" value="0x06"/>
        <value caption="128" name="VAL_0x07" value="0x07"/>
      </value-group>
      <value-group caption="" name="ANALIG_ADC_AUTO_TRIGGER">
        <value caption="Free Running mode" name="VAL_0x00" value="0x00"/>
        <value caption="Analog Comparator" name="VAL_0x01" value="0x01"/>
        <value caption="External Interrupt Request 0" name="VAL_0x02" value="0x02"/>
        <value caption="Timer/Counter0 Compare Match A" name="VAL_0x03" value="0x03"/>
        <value caption="Timer/Counter0 Overflow" name="VAL_0x04" value="0x04"/>
        <value caption="Timer/Counter1 Compare Match B" name="VAL_0x05" value="0x05"/>
        <value caption="Timer/Counter1 Overflow" name="VAL_0x06" value="0x06"/>
        <value caption="Timer/Counter1 Capture Event" name="VAL_0x07" value="0x07"/>
      </value-group>
      <value-group caption="" name="ANALOG_ADC_TRACK_AND_HOLD_TIME">
        <value caption="Single ended: 1, differential 3 ADC clock cycles" name="VAL_0x00" value="0x00"/>
        <value caption="Single ended: 2, differential 5 ADC clock cycles" name="VAL_0x01" value="0x01"/>
        <value caption="Single ended: 3, differential 7 ADC clock cycles" name="VAL_0x02" value="0x02"/>
        <value caption="Single ended: 4, differential 9 ADC clock cycles" name="VAL_0x03" value="0x03"/>
      </value-group>
      <value-group caption="" name="ANALOG_ADC_STARTUP_TIME">
        <value caption="3 ADC clock cycles" name="VAL_0x00" value="0x00"/>
        <value caption="7 ADC clock cycles" name="VAL_0x01" value="0x01"/>
        <value caption="11 ADC clock cycles" name="VAL_0x02" value="0x02"/>
        <value caption="15 ADC clock cycles" name="VAL_0x03" value="0x03"/>
        <value caption="..." name="VAL_0x04" value="0x04"/>
        <value caption="251 ADC clock cycles" name="VAL_0x3E" value="0x3E"/>
        <value caption="255 ADC clock cycles" name="VAL_0x3F" value="0x3F"/>
      </value-group>
    </module>
    <module caption="" name="BOOT_LOAD">
      <register-group caption="" name="BOOT_LOAD">
        <register caption="Store Program Memory Control Register" name="SPMCSR" offset="0x57" size="1">
          <bitfield caption="SPM Interrupt Enable" mask="0x80" name="SPMIE"/>
          <bitfield caption="Read While Write Section Busy" mask="0x40" name="RWWSB"/>
          <bitfield caption="Signature Row Read" mask="0x20" name="SIGRD"/>
          <bitfield caption="Read While Write Section Read Enable" mask="0x10" name="RWWSRE"/>
          <bitfield caption="Boot Lock Bit Set" mask="0x08" name="BLBSET"/>
          <bitfield caption="Page Write" mask="0x04" name="PGWRT"/>
          <bitfield caption="Page Erase" mask="0x02" name="PGERS"/>
          <bitfield caption="Store Program Memory Enable" mask="0x01" name="SPMEN"/>
        </register>
      </register-group>
    </module>
    <module caption="" name="CPU">
      <register-group caption="" name="CPU">
        <register caption="Status Register" name="SREG" offset="0x5F" size="1">
          <bitfield caption="Global Interrupt Enable" mask="0x80" name="I"/>
          <bitfield caption="Bit Copy Storage" mask="0x40" name="T"/>
          <bitfield caption="Half Carry Flag" mask="0x20" name="H"/>
          <bitfield caption="Sign Bit" mask="0x10" name="S"/>
          <bitfield caption="Two's Complement Overflow Flag" mask="0x08" name="V"/>
          <bitfield caption="Negative Flag" mask="0x04" name="N"/>
          <bitfield caption="Zero Flag" mask="0x02" name="Z"/>
          <bitfield caption="Carry Flag" mask="0x01" name="C"/>
        </register>
        <register caption="Stack Pointer " name="SP" offset="0x5D" size="2" mask="0xFFFF"/>
        <register caption="MCU Control Register" name="MCUCR" offset="0x55" size="1">
          <bitfield caption="JTAG Interface Disable" mask="0x80" name="JTD"/>
          <bitfield caption="Reserved" mask="0x60" name="Res"/>
          <bitfield caption="Pull-up Disable" mask="0x10" name="PUD"/>
          <bitfield caption="Reserved" mask="0x0C" name="Res"/>
          <bitfield caption="Interrupt Vector Select" mask="0x02" name="IVSEL"/>
          <bitfield caption="Interrupt Vector Change Enable" mask="0x01" name="IVCE"/>
        </register>
        <register caption="MCU Status Register" name="MCUSR" offset="0x54" size="1">
          <bitfield caption="Reserved" mask="0xE0" name="Res"/>
          <bitfield caption="JTAG Reset Flag" mask="0x10" name="JTRF"/>
          <bitfield caption="Watchdog Reset Flag" mask="0x08" name="WDRF"/>
          <bitfield caption="Brown-out Reset Flag" mask="0x04" name="BORF"/>
          <bitfield caption="External Reset Flag" mask="0x02" name="EXTRF"/>
          <bitfield caption="Power-on Reset Flag" mask="0x01" name="PORF"/>
        </register>
        <register caption="Oscillator Calibration Value" name="OSCCAL" offset="0x66" size="1">
          <bitfield caption="Oscillator Calibration Tuning Value" mask="0xFF" name="CAL" values="OSCCAL_BITF"/>
          <bitfield caption="Oscillator Calibration " mask="0xFF" name="OSCCAL"/>
        </register>
        <register caption="Clock Prescale Register" name="CLKPR" offset="0x61" size="1">
          <bitfield caption="Clock Prescaler Change Enable" mask="0x80" name="CLKPCE"/>
          <bitfield caption="Reserved" mask="0x70" name="Res"/>
          <bitfield caption="Clock Prescaler Select Bits" mask="0x0F" name="CLKPS" values="CPU_CLK_PRESCALE_4_BITS_SMALL_MEGARF"/>
        </register>
        <register caption="Sleep Mode Control Register" name="SMCR" offset="0x53" size="1">
          <bitfield caption="Reserved" mask="0xF0" name="Res"/>
          <bitfield caption="Sleep Mode Select bits" mask="0x0E" name="SM" values="CPU_SLEEP_MODE_3BITS"/>
          <bitfield caption="Sleep Enable" mask="0x01" name="SE"/>
        </register>
        <register caption="General Purpose I/O Register 2" name="GPIOR2" offset="0x4B" size="1">
          <bitfield caption="General Purpose I/O Register 2 Value" mask="0xFF" name="GPIOR" lsb="20"/>
        </register>
        <register caption="General Purpose IO Register 1" name="GPIOR1" offset="0x4A" size="1">
          <bitfield caption="General Purpose I/O Register 1 Value" mask="0xFF" name="GPIOR" lsb="10"/>
        </register>
        <register caption="General Purpose IO Register 0" name="GPIOR0" offset="0x3E" size="1">
          <bitfield caption="General Purpose I/O Register 0 Value" mask="0x80" name="GPIOR07"/>
          <bitfield caption="General Purpose I/O Register 0 Value" mask="0x40" name="GPIOR06"/>
          <bitfield caption="General Purpose I/O Register 0 Value" mask="0x20" name="GPIOR05"/>
          <bitfield caption="General Purpose I/O Register 0 Value" mask="0x10" name="GPIOR04"/>
          <bitfield caption="General Purpose I/O Register 0 Value" mask="0x08" name="GPIOR03"/>
          <bitfield caption="General Purpose I/O Register 0 Value" mask="0x04" name="GPIOR02"/>
          <bitfield caption="General Purpose I/O Register 0 Value" mask="0x02" name="GPIOR01"/>
          <bitfield caption="General Purpose I/O Register 0 Value" mask="0x01" name="GPIOR00"/>
        </register>
        <register caption="Power Reduction Register 2" name="PRR2" offset="0x63" size="1">
          <bitfield caption="Reserved Bit" mask="0xF0" name="Res"/>
          <bitfield caption="Power Reduction SRAMs" mask="0x0F" name="PRRAM"/>
        </register>
        <register caption="Power Reduction Register 1" name="PRR1" offset="0x65" size="1">
          <bitfield caption="Reserved Bit" mask="0x80" name="Res"/>
          <bitfield caption="Power Reduction Transceiver" mask="0x40" name="PRTRX24"/>
          <bitfield caption="Power Reduction Timer/Counter5" mask="0x20" name="PRTIM5"/>
          <bitfield caption="Power Reduction Timer/Counter4" mask="0x10" name="PRTIM4"/>
          <bitfield caption="Power Reduction Timer/Counter3" mask="0x08" name="PRTIM3"/>
          <bitfield caption="Power Reduction USART1" mask="0x01" name="PRUSART1"/>
        </register>
        <register caption="Power Reduction Register0" name="PRR0" offset="0x64" size="1">
          <bitfield caption="Power Reduction TWI" mask="0x80" name="PRTWI"/>
          <bitfield caption="Power Reduction Timer/Counter2" mask="0x40" name="PRTIM2"/>
          <bitfield caption="Power Reduction Timer/Counter0" mask="0x20" name="PRTIM0"/>
          <bitfield caption="Power Reduction PGA" mask="0x10" name="PRPGA"/>
          <bitfield caption="Power Reduction Timer/Counter1" mask="0x08" name="PRTIM1"/>
          <bitfield caption="Power Reduction Serial Peripheral Interface" mask="0x04" name="PRSPI"/>
          <bitfield caption="Power Reduction USART" mask="0x02" name="PRUSART0"/>
          <bitfield caption="Power Reduction ADC" mask="0x01" name="PRADC"/>
        </register>
      </register-group>
      <value-group caption="" name="OSCCAL_BITF">
        <value caption="Calibration value for lowest oscillator frequency" name="VAL_0x00" value="0x00"/>
        <value caption="End value of low frequency range calibration" name="VAL_0x7f" value="0x7f"/>
        <value caption="Start value of high frequency range calibration" name="VAL_0x80" value="0x80"/>
        <value caption="Calibration value for highest oscillator frequency" name="VAL_0xff" value="0xff"/>
      </value-group>
      <value-group caption="" name="CPU_CLK_PRESCALE_4_BITS_SMALL_MEGARF">
        <value caption="Division factor 1   / RC-Oscillator   2" name="VAL_0x0" value="0x0"/>
        <value caption="Division factor 2   / RC-Oscillator   4" name="VAL_0x1" value="0x1"/>
        <value caption="Division factor 4   / RC-Oscillator   8" name="VAL_0x2" value="0x2"/>
        <value caption="Division factor 8   / RC-Oscillator  16" name="VAL_0x3" value="0x3"/>
        <value caption="Division factor 16  / RC-Oscillator  32" name="VAL_0x4" value="0x4"/>
        <value caption="Division factor 32  / RC-Oscillator  64" name="VAL_0x5" value="0x5"/>
        <value caption="Division factor 64  / RC-Oscillator 128" name="VAL_0x6" value="0x6"/>
        <value caption="Division factor 128 / RC-Oscillator 256" name="VAL_0x7" value="0x7"/>
        <value caption="Division factor 256 / RC-Oscillator 512" name="VAL_0x8" value="0x8"/>
        <value caption="Reserved" name="VAL_0x9" value="0x9"/>
        <value caption="Reserved" name="VAL_0xA" value="0xA"/>
        <value caption="Reserved" name="VAL_0xB" value="0xB"/>
        <value caption="Reserved" name="VAL_0xC" value="0xC"/>
        <value caption="Reserved" name="VAL_0xD" value="0xD"/>
        <value caption="Reserved" name="VAL_0xE" value="0xE"/>
        <value caption="Division factor 1 only permitted for RC-Oscillator. Flash and EEPROM programming is not allowed." name="VAL_0xF" value="0xF"/>
      </value-group>
      <value-group caption="" name="CPU_SLEEP_MODE_3BITS">
        <value caption="Idle" name="IDLE" value="0x00"/>
        <value caption="ADC Noise Reduction (If Available)" name="ADC" value="0x01"/>
        <value caption="Power Down" name="PDOWN" value="0x02"/>
        <value caption="Power Save" name="PSAVE" value="0x03"/>
        <value caption="Reserved" name="VAL_0x04" value="0x04"/>
        <value caption="Reserved" name="VAL_0x05" value="0x05"/>
        <value caption="Standby" name="STDBY" value="0x06"/>
        <value caption="Extended Standby" name="ESTDBY" value="0x07"/>
      </value-group>
      <value-group caption="Oscillator Calibration Values" name="OSCCAL_VALUE_ADDRESSES">
        <value value="0x00" caption="8.0 MHz" name="8_0_MHz"/>
      </value-group>
      <parameters>
        <param name="CORE_VERSION" value="V3"/>
      </parameters>
    </module>
    <module caption="" name="FLASH">
      <register-group caption="" name="FLASH">
        <register caption="Flash Extended-Mode Control-Register" name="NEMCR" offset="0x75" size="1">
          <bitfield caption="Enable Extended Address Mode for Extra Rows" mask="0x40" name="ENEAM"/>
          <bitfield caption="Address for Extended Address Mode of Extra Rows" mask="0x30" name="AEAM" values="NEMCR_ADDRESS_BITF"/>
        </register>
        <register caption="Reference Voltage Calibration Register" name="BGCR" offset="0x67" size="1">
          <bitfield caption="Reserved Bit" mask="0x80" name="Res"/>
          <bitfield caption="Fine Calibration Bits" mask="0x78" name="BGCAL_FINE" values="BGCAL_FINE_BITF"/>
          <bitfield caption="Coarse Calibration Bits" mask="0x07" name="BGCAL" values="BGCAL_BITF"/>
        </register>
      </register-group>
      <value-group caption="" name="NEMCR_ADDRESS_BITF">
        <value caption="Factory Row" name="VAL_0" value="0"/>
        <value caption="User Row 1" name="VAL_1" value="1"/>
        <value caption="User Row 2" name="VAL_2" value="2"/>
        <value caption="User Row 3" name="VAL_3" value="3"/>
      </value-group>
      <value-group caption="" name="BGCAL_FINE_BITF">
        <value caption="Center value" name="VAL_0" value="0"/>
        <value caption="Voltage step up" name="VAL_1" value="1"/>
        <value caption="Voltage step down" name="VAL_8" value="8"/>
        <value caption="Setting for highest voltage" name="VAL_7" value="7"/>
        <value caption="Setting for lowest voltage" name="VAL_15" value="15"/>
      </value-group>
      <value-group caption="" name="BGCAL_BITF">
        <value caption="Center value" name="VAL_4" value="4"/>
        <value caption="Voltage step up" name="VAL_3" value="3"/>
        <value caption="Voltage step down" name="VAL_5" value="5"/>
        <value caption="Setting for highest voltage" name="VAL_0" value="0"/>
        <value caption="Setting for lowest voltage" name="VAL_7" value="7"/>
      </value-group>
    </module>
    <module caption="" name="PWRCTRL">
      <register-group caption="" name="PWRCTRL">
        <register caption="Transceiver Pin Register" name="TRXPR" offset="0x139" size="1">
          <bitfield caption="Reserved" mask="0xF0" name="Res"/>
          <bitfield caption="Multi-purpose Transceiver Control Bit" mask="0x02" name="SLPTR"/>
          <bitfield caption="Force Transceiver Reset" mask="0x01" name="TRXRST"/>
        </register>
        <register caption="Data Retention Configuration Register #0" name="DRTRAM0" offset="0x135" size="1">
          <bitfield caption="Reserved" mask="0xC0" name="Res"/>
          <bitfield caption="DRT Switch OK" mask="0x20" name="DRTSWOK"/>
          <bitfield caption="Enable SRAM Data Retention" mask="0x10" name="ENDRT"/>
        </register>
        <register caption="Data Retention Configuration Register #1" name="DRTRAM1" offset="0x134" size="1">
          <bitfield caption="Reserved" mask="0xC0" name="Res"/>
          <bitfield caption="DRT Switch OK" mask="0x20" name="DRTSWOK"/>
          <bitfield caption="Enable SRAM Data Retention" mask="0x10" name="ENDRT"/>
        </register>
        <register caption="Data Retention Configuration Register #2" name="DRTRAM2" offset="0x133" size="1">
          <bitfield caption="Reserved Bit" mask="0x40" name="Res"/>
          <bitfield caption="DRT Switch OK" mask="0x20" name="DRTSWOK"/>
          <bitfield caption="Enable SRAM Data Retention" mask="0x10" name="ENDRT"/>
        </register>
        <register caption="Data Retention Configuration Register #3" name="DRTRAM3" offset="0x132" size="1">
          <bitfield caption="Reserved" mask="0xC0" name="Res"/>
          <bitfield caption="DRT Switch OK" mask="0x20" name="DRTSWOK"/>
          <bitfield caption="Enable SRAM Data Retention" mask="0x10" name="ENDRT"/>
        </register>
        <register caption="Low Leakage Voltage Regulator Data Register (Low-Byte)" name="LLDRL" offset="0x130" size="1">
          <bitfield caption="Reserved" mask="0xF0" name="Res"/>
          <bitfield caption="Low-Byte Data Register Bits" mask="0x0F" name="LLDRL" values="LLDRL_VALUE_BITF"/>
        </register>
        <register caption="Low Leakage Voltage Regulator Data Register (High-Byte)" name="LLDRH" offset="0x131" size="1">
          <bitfield caption="Reserved" mask="0xE0" name="Res"/>
          <bitfield caption="High-Byte Data Register Bits" mask="0x1F" name="LLDRH" values="LLDRH_VALUE_BITF"/>
        </register>
        <register caption="Low Leakage Voltage Regulator Control Register" name="LLCR" offset="0x12F" size="1">
          <bitfield caption="Reserved Bit" mask="0xC0" name="Res"/>
          <bitfield caption="Calibration Done" mask="0x20" name="LLDONE"/>
          <bitfield caption="Comparator Output" mask="0x10" name="LLCOMP"/>
          <bitfield caption="Calibration Active" mask="0x08" name="LLCAL"/>
          <bitfield caption="Temperature Coefficient of Current Source" mask="0x04" name="LLTCO"/>
          <bitfield caption="Short Lower Calibration Circuit" mask="0x02" name="LLSHORT"/>
          <bitfield caption="Enable Automatic Calibration" mask="0x01" name="LLENCAL"/>
        </register>
        <register caption="Port Driver Strength Register 0" name="DPDS0" offset="0x136" size="1">
          <bitfield caption="Driver Strength Port F" mask="0xC0" name="PFDRV" values="PAD_IO_bitf"/>
          <bitfield caption="Driver Strength Port E" mask="0x30" name="PEDRV" values="PAD_IO_bitf"/>
          <bitfield caption="Driver Strength Port D" mask="0x0C" name="PDDRV" values="PAD_IO_bitf"/>
          <bitfield caption="Driver Strength Port B" mask="0x03" name="PBDRV" values="PAD_IO_bitf"/>
        </register>
        <register caption="Port Driver Strength Register 1" name="DPDS1" offset="0x137" size="1">
          <bitfield caption="Reserved" mask="0xFC" name="Res"/>
          <bitfield caption="Driver Strength Port G" mask="0x03" name="PGDRV" values="PAD_IO_bitf"/>
        </register>
        <register caption="MCU Control Register" name="MCUCR" offset="0x55" size="1">
          <bitfield caption="Pull-up Disable" mask="0x10" name="PUD"/>
        </register>
      </register-group>
      <value-group caption="" name="LLDRL_VALUE_BITF">
        <value caption="Calibration limit for fast process corner/high output voltage" name="VAL_0x00" value="0x00"/>
        <value caption="Calibration limit for slow process corner/low output voltage" name="VAL_0x08" value="0x08"/>
      </value-group>
      <value-group caption="" name="LLDRH_VALUE_BITF">
        <value caption="Calibration limit for fast process corner/high output voltage" name="VAL_0x00" value="0x00"/>
        <value caption="Calibration limit for slow process corner/low output voltage" name="VAL_0x10" value="0x10"/>
      </value-group>
      <value-group caption="" name="PAD_IO_bitf">
        <value caption="2 mA" name="PAD_IO_2MA" value="0"/>
        <value caption="4 mA" name="PAD_IO_4MA" value="1"/>
        <value caption="6 mA" name="PAD_IO_6MA" value="2"/>
        <value caption="8 mA" name="PAD_IO_8MA" value="3"/>
      </value-group>
    </module>
    <module caption="" name="USART0_SPI">
      <register-group caption="" name="USART0_SPI">
        <register caption="USART0 MSPIM Control and Status Register A" name="UCSR0A" offset="0xC0" size="1" ocd-rw="R">
          <bitfield caption="USART Receive Complete" mask="0x80" name="RXC0"/>
          <bitfield caption="USART Transmit Complete" mask="0x40" name="TXC0"/>
          <bitfield caption="USART Data Register Empty" mask="0x20" name="UDRE0"/>
        </register>
        <register caption="USART0 MSPIM Control and Status Register B" name="UCSR0B" offset="0xC1" size="1">
          <bitfield caption="RX Complete Interrupt Enable" mask="0x80" name="RXCIE0"/>
          <bitfield caption="TX Complete Interrupt Enable" mask="0x40" name="TXCIE0"/>
          <bitfield caption="USART Data Register Empty Interrupt Enable" mask="0x20" name="UDRIE0"/>
          <bitfield caption="Receiver Enable" mask="0x10" name="RXEN0"/>
          <bitfield caption="Transmitter Enable" mask="0x08" name="TXEN0"/>
        </register>
        <register caption="USART0 MSPIM Control and Status Register C" name="UCSR0C" offset="0xC2" size="1">
          <bitfield caption="Data Order" mask="0x04" name="UDORD0"/>
          <bitfield caption="Clock Phase" mask="0x02" name="UCPHA0"/>
          <bitfield caption="Clock Polarity" mask="0x01" name="UCPOL0"/>
        </register>
      </register-group>
    </module>
    <module caption="" name="USART1_SPI">
      <register-group caption="" name="USART1_SPI">
        <register caption="USART1 MSPIM Control and Status Register A" name="UCSR1A" offset="0xC8" size="1" ocd-rw="R">
          <bitfield caption="USART Receive Complete" mask="0x80" name="RXC1"/>
          <bitfield caption="USART Transmit Complete" mask="0x40" name="TXC1"/>
          <bitfield caption="USART Data Register Empty" mask="0x20" name="UDRE1"/>
        </register>
        <register caption="USART1 MSPIM Control and Status Register B" name="UCSR1B" offset="0xC9" size="1">
          <bitfield caption="RX Complete Interrupt Enable" mask="0x80" name="RXCIE1"/>
          <bitfield caption="TX Complete Interrupt Enable" mask="0x40" name="TXCIE1"/>
          <bitfield caption="USART Data Register Empty Interrupt Enable" mask="0x20" name="UDRIE1"/>
          <bitfield caption="Receiver Enable" mask="0x10" name="RXEN1"/>
          <bitfield caption="Transmitter Enable" mask="0x08" name="TXEN1"/>
        </register>
        <register caption="USART1 MSPIM Control and Status Register C" name="UCSR1C" offset="0xCA" size="1">
          <bitfield caption="Data Order" mask="0x04" name="UDORD1"/>
          <bitfield caption="Clock Phase" mask="0x02" name="UCPHA1"/>
          <bitfield caption="Clock Polarity" mask="0x01" name="UCPOL1"/>
        </register>
      </register-group>
    </module>
  </modules>
</avr-tools-device-file>
"RXCIE1"/>
          <bitfield caption="TX Complete Interrupt Enable" mask="0x40" name="TXCIE1"/>
          <bitfield caption="USART Data Register Empty Interrupt Enable" mask="0x20" name="UDRIE1"/>
          <bitfield caption="Receiver Enable" mask="0x10" name="RXEN1"/>
          <bitfield caption="Transmitter Enable" mask="0x08" name="TXEN1"/>
        </register>
        <register caption="USART1 MSPIM Control and Status Register C" name="UCSR1C" offset="0xCA" size="1">
          <bitfield caption="Data Order" mask="0x04" name="UDORD1"/>
          <bitfield caption="Clock Phase" mask="0x02" name="UCPHA1"/>
          <bitfield caption="Clock Polarity" mask="0x01" name="UCPOL1"/>
        </register>
      </register-group>
    </module>
  </modules>
</avr-tools-device-file>
