<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20190509171902990\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20190509171902990/COMMON/Appnotes/Layout_Guide/ab_sas4_pcie4/?><?path2project ..\..\..\..\out\diffed\pdf\?><?path2project-uri ../../../../out/diffed/pdf/?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" ditaarch:DITAArchVersion="1.2" class="- topic/topic " xml:lang="en-US" base="base" id="xd_78ae6c8892afab6d--436b90da-15e044d3414--7edd" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)   " status="unchanged" xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="topic:1;11:27">
   <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="title:1;14:26">Local Bus Interface Signals</title>
   <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="body:1;17:24">
      <table class="- topic/table " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="table:1;20:29">
         <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="title:2;23:32">LBI routing checklist</title>
         <tgroup cols="2" class="- topic/tgroup " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="tgroup:1;27:34">
            <colspec colname="col1" colnum="1" colwidth="0.5in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="colspec:1;33:40"/>
            <colspec colname="col2" colnum="2" colwidth="5.5in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="colspec:2;39:40"/>
            <thead class="- topic/thead " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="thead:1;42:35">
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="row:1;45:34">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="entry:1;49:41">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="p:1;52:36"> Check</p>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="entry:2;57:41">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="p:2;60:36">Guideline </p>
                  </entry>
               </row>
            </thead>
            <tbody class="- topic/tbody " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="tbody:1;66:35">
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="row:2;69:34">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="entry:3;73:41">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="p:3;76:37"/>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="entry:4;81:41">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="p:4;84:36">Local bus interface signals must be routed using 50-ohm single-ended micro-strip or strip-line trace geometries</p>
                  </entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="row:3;89:34">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="entry:5;93:41">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="p:5;96:37"/>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="entry:6;101:41">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="p:6;104:36">Trace spacing must not be less than 0.015-inch</p>
                  </entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="row:4;109:34">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="entry:7;113:41">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="p:7;116:37"/>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="entry:8;121:41">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="p:8;124:36">Maximum trace length not to exceed 5.0-inch.</p>
                  </entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="row:5;129:34">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="entry:9;133:41">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="p:9;136:37"/>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="entry:10;141:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="p:10;144:37">Maximum trace stub not to exceed 0.200-inch.</p>
                  </entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="row:6;149:34">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="entry:11;153:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="p:11;156:38"/>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="entry:12;161:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="p:12;164:37">Minimize the number of vias</p>
                  </entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="row:7;169:34">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="entry:13;173:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="p:13;176:38"/>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="entry:14;181:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="p:14;184:37">All LBI signals must be length matched within 0.100-inches</p>
                  </entry>
               </row>
               <row audience="Flashtec" class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="row:8;190:34">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="entry:15;194:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="p:15;197:38"/>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="entry:16;202:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="p:16;205:37">Signals between the device and off-chip trace Mictor should be matched to within 100 mil, which are independent of signals going to LBI connector with minimal stubs</p>
                     <p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="p:17;209:37">[TRIDENT] Remove reference to off-chip trace Mictor. That is not a Trident feature.</p>
                  </entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="row:9;214:34">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="entry:17;218:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="p:18;221:38"/>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="entry:18;226:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="p:19;229:37">Each signal segment should be length matched within 100 mil</p>
                  </entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="row:10;234:35">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="entry:19;238:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="p:20;241:38"/>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="entry:20;246:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="p:21;249:37">The overall LBI signal from device to LBI device should also be length matched to 100 mil</p>
                  </entry>
               </row>
            </tbody>
         </tgroup>
      </table>
      <note audience="MSCCInternal" class="- topic/note " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="note:1;258:27">
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="p:22;261:25">
            <xref href="http://bby1dms01.pmc-sierra.internal/docmgmt/fileinfo.cfm?file_id=435830" scope="external" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="xref:1;266:33"><?ditaot usertext?>http://bby1dms01.pmc-sierra.internal/docmgmt/fileinfo.cfm?file_id=435830</xref>
         </p>
      </note>
      <fig id="fig_LBI_Routing_1j6nf5ge0" class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="fig:1;272:25">
         <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="title:3;275:32">LBI Routing Example</title>
         <image href="graphics/Wildfire_LBI_routing.svg" width="6in" placement="inline" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\ab_sas4_pcie4\local_bus_interface_signals.xml" xtrc="image:1;281:33"/>
      </fig>
   </body>
</topic>