Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Oct 14 02:55:30 2020
| Host         : NoorWindows running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab3_top_timing_summary_routed.rpt -pb lab3_top_timing_summary_routed.pb -rpx lab3_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab3_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (143)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (143)
--------------------------------
 There are 143 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.445        0.000                      0                  215        0.096        0.000                      0                  215        2.000        0.000                       0                   149  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         
sysclk                  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        5.445        0.000                      0                  215        0.167        0.000                      0                  215        4.500        0.000                       0                   145  
  clkfbout_clk_wiz_0_1                                                                                                                                                    5.845        0.000                       0                     3  
sysclk                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          5.445        0.000                      0                  215        0.167        0.000                      0                  215        4.500        0.000                       0                   145  
  clkfbout_clk_wiz_0                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        5.445        0.000                      0                  215        0.096        0.000                      0                  215  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          5.445        0.000                      0                  215        0.096        0.000                      0                  215  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.445ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 2.247ns (49.705%)  route 2.274ns (50.295%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 8.680 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.047    -0.669    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 f  bicycle_fsm/beat/value_reg/q_reg[18]/Q
                         net (fo=6, routed)           0.843     0.630    bicycle_fsm/beat/value_reg/q_reg[18]
    SLICE_X106Y115       LUT4 (Prop_lut4_I3_O)        0.124     0.754 r  bicycle_fsm/beat/value_reg/q[8]_i_6__0/O
                         net (fo=5, routed)           0.668     1.422    bicycle_fsm/beat/value_reg/q[8]_i_6__0_n_0
    SLICE_X106Y115       LUT5 (Prop_lut5_I4_O)        0.150     1.572 r  bicycle_fsm/beat/value_reg/q[0]_i_4__0/O
                         net (fo=5, routed)           0.762     2.334    bicycle_fsm/beat/value_reg/q[0]_i_4__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.326     2.660 r  bicycle_fsm/beat/value_reg/q[0]_i_2__1/O
                         net (fo=1, routed)           0.000     2.660    bicycle_fsm/beat/value_reg/q[0]_i_2__1_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.061 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.175 r  bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.175    bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.289 r  bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.289    bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.403 r  bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.403    bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2_n_0
    SLICE_X107Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.517 r  bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.517    bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2_n_0
    SLICE_X107Y117       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.851 r  bicycle_fsm/beat/value_reg/q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.851    bicycle_fsm/beat/value_reg/q_reg[20]_i_1_n_6
    SLICE_X107Y117       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.849     8.680    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y117       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[21]/C
                         clock pessimism              0.625     9.306    
                         clock uncertainty           -0.071     9.235    
    SLICE_X107Y117       FDRE (Setup_fdre_C_D)        0.062     9.297    bicycle_fsm/beat/value_reg/q_reg[21]
  -------------------------------------------------------------------
                         required time                          9.297    
                         arrival time                          -3.851    
  -------------------------------------------------------------------
                         slack                                  5.445    

Slack (MET) :             5.556ns  (required time - arrival time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 2.136ns (48.439%)  route 2.274ns (51.561%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 8.680 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.047    -0.669    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 f  bicycle_fsm/beat/value_reg/q_reg[18]/Q
                         net (fo=6, routed)           0.843     0.630    bicycle_fsm/beat/value_reg/q_reg[18]
    SLICE_X106Y115       LUT4 (Prop_lut4_I3_O)        0.124     0.754 r  bicycle_fsm/beat/value_reg/q[8]_i_6__0/O
                         net (fo=5, routed)           0.668     1.422    bicycle_fsm/beat/value_reg/q[8]_i_6__0_n_0
    SLICE_X106Y115       LUT5 (Prop_lut5_I4_O)        0.150     1.572 r  bicycle_fsm/beat/value_reg/q[0]_i_4__0/O
                         net (fo=5, routed)           0.762     2.334    bicycle_fsm/beat/value_reg/q[0]_i_4__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.326     2.660 r  bicycle_fsm/beat/value_reg/q[0]_i_2__1/O
                         net (fo=1, routed)           0.000     2.660    bicycle_fsm/beat/value_reg/q[0]_i_2__1_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.061 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.175 r  bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.175    bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.289 r  bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.289    bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.403 r  bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.403    bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2_n_0
    SLICE_X107Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.517 r  bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.517    bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2_n_0
    SLICE_X107Y117       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.740 r  bicycle_fsm/beat/value_reg/q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.740    bicycle_fsm/beat/value_reg/q_reg[20]_i_1_n_7
    SLICE_X107Y117       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.849     8.680    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y117       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[20]/C
                         clock pessimism              0.625     9.306    
                         clock uncertainty           -0.071     9.235    
    SLICE_X107Y117       FDRE (Setup_fdre_C_D)        0.062     9.297    bicycle_fsm/beat/value_reg/q_reg[20]
  -------------------------------------------------------------------
                         required time                          9.297    
                         arrival time                          -3.740    
  -------------------------------------------------------------------
                         slack                                  5.556    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 2.133ns (48.404%)  route 2.274ns (51.596%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.047    -0.669    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 f  bicycle_fsm/beat/value_reg/q_reg[18]/Q
                         net (fo=6, routed)           0.843     0.630    bicycle_fsm/beat/value_reg/q_reg[18]
    SLICE_X106Y115       LUT4 (Prop_lut4_I3_O)        0.124     0.754 r  bicycle_fsm/beat/value_reg/q[8]_i_6__0/O
                         net (fo=5, routed)           0.668     1.422    bicycle_fsm/beat/value_reg/q[8]_i_6__0_n_0
    SLICE_X106Y115       LUT5 (Prop_lut5_I4_O)        0.150     1.572 r  bicycle_fsm/beat/value_reg/q[0]_i_4__0/O
                         net (fo=5, routed)           0.762     2.334    bicycle_fsm/beat/value_reg/q[0]_i_4__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.326     2.660 r  bicycle_fsm/beat/value_reg/q[0]_i_2__1/O
                         net (fo=1, routed)           0.000     2.660    bicycle_fsm/beat/value_reg/q[0]_i_2__1_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.061 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.175 r  bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.175    bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.289 r  bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.289    bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.403 r  bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.403    bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2_n_0
    SLICE_X107Y116       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.737 r  bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     3.737    bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2_n_6
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.850     8.681    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[17]/C
                         clock pessimism              0.649     9.331    
                         clock uncertainty           -0.071     9.260    
    SLICE_X107Y116       FDRE (Setup_fdre_C_D)        0.062     9.322    bicycle_fsm/beat/value_reg/q_reg[17]
  -------------------------------------------------------------------
                         required time                          9.322    
                         arrival time                          -3.737    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.386ns  (logic 2.112ns (48.157%)  route 2.274ns (51.843%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.047    -0.669    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 f  bicycle_fsm/beat/value_reg/q_reg[18]/Q
                         net (fo=6, routed)           0.843     0.630    bicycle_fsm/beat/value_reg/q_reg[18]
    SLICE_X106Y115       LUT4 (Prop_lut4_I3_O)        0.124     0.754 r  bicycle_fsm/beat/value_reg/q[8]_i_6__0/O
                         net (fo=5, routed)           0.668     1.422    bicycle_fsm/beat/value_reg/q[8]_i_6__0_n_0
    SLICE_X106Y115       LUT5 (Prop_lut5_I4_O)        0.150     1.572 r  bicycle_fsm/beat/value_reg/q[0]_i_4__0/O
                         net (fo=5, routed)           0.762     2.334    bicycle_fsm/beat/value_reg/q[0]_i_4__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.326     2.660 r  bicycle_fsm/beat/value_reg/q[0]_i_2__1/O
                         net (fo=1, routed)           0.000     2.660    bicycle_fsm/beat/value_reg/q[0]_i_2__1_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.061 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.175 r  bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.175    bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.289 r  bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.289    bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.403 r  bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.403    bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2_n_0
    SLICE_X107Y116       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.716 r  bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     3.716    bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2_n_4
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.850     8.681    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[19]/C
                         clock pessimism              0.649     9.331    
                         clock uncertainty           -0.071     9.260    
    SLICE_X107Y116       FDRE (Setup_fdre_C_D)        0.062     9.322    bicycle_fsm/beat/value_reg/q_reg[19]
  -------------------------------------------------------------------
                         required time                          9.322    
                         arrival time                          -3.716    
  -------------------------------------------------------------------
                         slack                                  5.605    

Slack (MET) :             5.675ns  (required time - arrival time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 2.019ns (47.034%)  route 2.274ns (52.966%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 8.682 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.047    -0.669    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 f  bicycle_fsm/beat/value_reg/q_reg[18]/Q
                         net (fo=6, routed)           0.843     0.630    bicycle_fsm/beat/value_reg/q_reg[18]
    SLICE_X106Y115       LUT4 (Prop_lut4_I3_O)        0.124     0.754 r  bicycle_fsm/beat/value_reg/q[8]_i_6__0/O
                         net (fo=5, routed)           0.668     1.422    bicycle_fsm/beat/value_reg/q[8]_i_6__0_n_0
    SLICE_X106Y115       LUT5 (Prop_lut5_I4_O)        0.150     1.572 r  bicycle_fsm/beat/value_reg/q[0]_i_4__0/O
                         net (fo=5, routed)           0.762     2.334    bicycle_fsm/beat/value_reg/q[0]_i_4__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.326     2.660 r  bicycle_fsm/beat/value_reg/q[0]_i_2__1/O
                         net (fo=1, routed)           0.000     2.660    bicycle_fsm/beat/value_reg/q[0]_i_2__1_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.061 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.175 r  bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.175    bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.289 r  bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.289    bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.623 r  bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     3.623    bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2_n_6
    SLICE_X107Y115       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.851     8.682    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y115       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[13]/C
                         clock pessimism              0.625     9.308    
                         clock uncertainty           -0.071     9.237    
    SLICE_X107Y115       FDRE (Setup_fdre_C_D)        0.062     9.299    bicycle_fsm/beat/value_reg/q_reg[13]
  -------------------------------------------------------------------
                         required time                          9.299    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                  5.675    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 2.038ns (47.268%)  route 2.274ns (52.732%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.047    -0.669    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 f  bicycle_fsm/beat/value_reg/q_reg[18]/Q
                         net (fo=6, routed)           0.843     0.630    bicycle_fsm/beat/value_reg/q_reg[18]
    SLICE_X106Y115       LUT4 (Prop_lut4_I3_O)        0.124     0.754 r  bicycle_fsm/beat/value_reg/q[8]_i_6__0/O
                         net (fo=5, routed)           0.668     1.422    bicycle_fsm/beat/value_reg/q[8]_i_6__0_n_0
    SLICE_X106Y115       LUT5 (Prop_lut5_I4_O)        0.150     1.572 r  bicycle_fsm/beat/value_reg/q[0]_i_4__0/O
                         net (fo=5, routed)           0.762     2.334    bicycle_fsm/beat/value_reg/q[0]_i_4__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.326     2.660 r  bicycle_fsm/beat/value_reg/q[0]_i_2__1/O
                         net (fo=1, routed)           0.000     2.660    bicycle_fsm/beat/value_reg/q[0]_i_2__1_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.061 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.175 r  bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.175    bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.289 r  bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.289    bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.403 r  bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.403    bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2_n_0
    SLICE_X107Y116       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.642 r  bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     3.642    bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2_n_5
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.850     8.681    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
                         clock pessimism              0.649     9.331    
                         clock uncertainty           -0.071     9.260    
    SLICE_X107Y116       FDRE (Setup_fdre_C_D)        0.062     9.322    bicycle_fsm/beat/value_reg/q_reg[18]
  -------------------------------------------------------------------
                         required time                          9.322    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.695ns  (required time - arrival time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 2.022ns (47.071%)  route 2.274ns (52.929%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.047    -0.669    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 f  bicycle_fsm/beat/value_reg/q_reg[18]/Q
                         net (fo=6, routed)           0.843     0.630    bicycle_fsm/beat/value_reg/q_reg[18]
    SLICE_X106Y115       LUT4 (Prop_lut4_I3_O)        0.124     0.754 r  bicycle_fsm/beat/value_reg/q[8]_i_6__0/O
                         net (fo=5, routed)           0.668     1.422    bicycle_fsm/beat/value_reg/q[8]_i_6__0_n_0
    SLICE_X106Y115       LUT5 (Prop_lut5_I4_O)        0.150     1.572 r  bicycle_fsm/beat/value_reg/q[0]_i_4__0/O
                         net (fo=5, routed)           0.762     2.334    bicycle_fsm/beat/value_reg/q[0]_i_4__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.326     2.660 r  bicycle_fsm/beat/value_reg/q[0]_i_2__1/O
                         net (fo=1, routed)           0.000     2.660    bicycle_fsm/beat/value_reg/q[0]_i_2__1_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.061 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.175 r  bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.175    bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.289 r  bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.289    bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.403 r  bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.403    bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2_n_0
    SLICE_X107Y116       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.626 r  bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     3.626    bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2_n_7
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.850     8.681    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[16]/C
                         clock pessimism              0.649     9.331    
                         clock uncertainty           -0.071     9.260    
    SLICE_X107Y116       FDRE (Setup_fdre_C_D)        0.062     9.322    bicycle_fsm/beat/value_reg/q_reg[16]
  -------------------------------------------------------------------
                         required time                          9.322    
                         arrival time                          -3.626    
  -------------------------------------------------------------------
                         slack                                  5.695    

Slack (MET) :             5.696ns  (required time - arrival time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 1.998ns (46.774%)  route 2.274ns (53.226%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 8.682 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.047    -0.669    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 f  bicycle_fsm/beat/value_reg/q_reg[18]/Q
                         net (fo=6, routed)           0.843     0.630    bicycle_fsm/beat/value_reg/q_reg[18]
    SLICE_X106Y115       LUT4 (Prop_lut4_I3_O)        0.124     0.754 r  bicycle_fsm/beat/value_reg/q[8]_i_6__0/O
                         net (fo=5, routed)           0.668     1.422    bicycle_fsm/beat/value_reg/q[8]_i_6__0_n_0
    SLICE_X106Y115       LUT5 (Prop_lut5_I4_O)        0.150     1.572 r  bicycle_fsm/beat/value_reg/q[0]_i_4__0/O
                         net (fo=5, routed)           0.762     2.334    bicycle_fsm/beat/value_reg/q[0]_i_4__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.326     2.660 r  bicycle_fsm/beat/value_reg/q[0]_i_2__1/O
                         net (fo=1, routed)           0.000     2.660    bicycle_fsm/beat/value_reg/q[0]_i_2__1_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.061 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.175 r  bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.175    bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.289 r  bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.289    bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.602 r  bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     3.602    bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2_n_4
    SLICE_X107Y115       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.851     8.682    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y115       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[15]/C
                         clock pessimism              0.625     9.308    
                         clock uncertainty           -0.071     9.237    
    SLICE_X107Y115       FDRE (Setup_fdre_C_D)        0.062     9.299    bicycle_fsm/beat/value_reg/q_reg[15]
  -------------------------------------------------------------------
                         required time                          9.299    
                         arrival time                          -3.602    
  -------------------------------------------------------------------
                         slack                                  5.696    

Slack (MET) :             5.763ns  (required time - arrival time)
  Source:                 bpu_right/debounce/state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/flash2/shift/value_reg/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 1.230ns (32.018%)  route 2.612ns (67.982%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 8.676 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.046    -0.670    bpu_right/debounce/state/clk_out1
    SLICE_X110Y118       FDRE                                         r  bpu_right/debounce/state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y118       FDRE (Prop_fdre_C_Q)         0.419    -0.251 f  bpu_right/debounce/state/q_reg[0]/Q
                         net (fo=11, routed)          1.044     0.793    bicycle_fsm/masterFSM/state_reg/q_reg[0]_3[0]
    SLICE_X109Y120       LUT5 (Prop_lut5_I1_O)        0.327     1.120 f  bicycle_fsm/masterFSM/state_reg/q[1]_i_4/O
                         net (fo=3, routed)           0.426     1.546    bpu_down/one_pulse/last_value_storage/q_reg[3]_0
    SLICE_X109Y121       LUT5 (Prop_lut5_I4_O)        0.332     1.878 f  bpu_down/one_pulse/last_value_storage/q[3]_i_3/O
                         net (fo=3, routed)           0.666     2.544    bicycle_fsm/flash2/shift/value_reg/q_reg[3]_0
    SLICE_X109Y121       LUT5 (Prop_lut5_I2_O)        0.152     2.696 r  bicycle_fsm/flash2/shift/value_reg/q[0]_i_1__9/O
                         net (fo=1, routed)           0.475     3.171    bicycle_fsm/flash2/shift/value_reg/next_state[0]
    SLICE_X109Y121       FDRE                                         r  bicycle_fsm/flash2/shift/value_reg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.845     8.676    bicycle_fsm/flash2/shift/value_reg/clk_out1
    SLICE_X109Y121       FDRE                                         r  bicycle_fsm/flash2/shift/value_reg/q_reg[0]/C
                         clock pessimism              0.584     9.261    
                         clock uncertainty           -0.071     9.190    
    SLICE_X109Y121       FDRE (Setup_fdre_C_D)       -0.255     8.935    bicycle_fsm/flash2/shift/value_reg/q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.935    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                  5.763    

Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 1.924ns (45.835%)  route 2.274ns (54.165%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 8.682 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.047    -0.669    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 f  bicycle_fsm/beat/value_reg/q_reg[18]/Q
                         net (fo=6, routed)           0.843     0.630    bicycle_fsm/beat/value_reg/q_reg[18]
    SLICE_X106Y115       LUT4 (Prop_lut4_I3_O)        0.124     0.754 r  bicycle_fsm/beat/value_reg/q[8]_i_6__0/O
                         net (fo=5, routed)           0.668     1.422    bicycle_fsm/beat/value_reg/q[8]_i_6__0_n_0
    SLICE_X106Y115       LUT5 (Prop_lut5_I4_O)        0.150     1.572 r  bicycle_fsm/beat/value_reg/q[0]_i_4__0/O
                         net (fo=5, routed)           0.762     2.334    bicycle_fsm/beat/value_reg/q[0]_i_4__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.326     2.660 r  bicycle_fsm/beat/value_reg/q[0]_i_2__1/O
                         net (fo=1, routed)           0.000     2.660    bicycle_fsm/beat/value_reg/q[0]_i_2__1_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.061 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.175 r  bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.175    bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.289 r  bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.289    bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.528 r  bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     3.528    bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2_n_5
    SLICE_X107Y115       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.851     8.682    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y115       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[14]/C
                         clock pessimism              0.625     9.308    
                         clock uncertainty           -0.071     9.237    
    SLICE_X107Y115       FDRE (Setup_fdre_C_D)        0.062     9.299    bicycle_fsm/beat/value_reg/q_reg[14]
  -------------------------------------------------------------------
                         required time                          9.299    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                  5.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 bicycle_fsm/flash1/tim/timer_value/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/flash1/tim/timer_value/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.717%)  route 0.115ns (38.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.711    -0.520    bicycle_fsm/flash1/tim/timer_value/clk_out1
    SLICE_X109Y117       FDRE                                         r  bicycle_fsm/flash1/tim/timer_value/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  bicycle_fsm/flash1/tim/timer_value/q_reg[6]/Q
                         net (fo=7, routed)           0.115    -0.264    bicycle_fsm/flash1/tim/timer_value/Q[6]
    SLICE_X108Y117       LUT6 (Prop_lut6_I1_O)        0.045    -0.219 r  bicycle_fsm/flash1/tim/timer_value/q[0]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.219    bicycle_fsm/flash1/tim/timer_value/q[0]_i_1__5_n_0
    SLICE_X108Y117       FDRE                                         r  bicycle_fsm/flash1/tim/timer_value/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.983    -0.757    bicycle_fsm/flash1/tim/timer_value/clk_out1
    SLICE_X108Y117       FDRE                                         r  bicycle_fsm/flash1/tim/timer_value/q_reg[0]/C
                         clock pessimism              0.250    -0.507    
    SLICE_X108Y117       FDRE (Hold_fdre_C_D)         0.121    -0.386    bicycle_fsm/flash1/tim/timer_value/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 bicycle_fsm/flash2/tim/timer_value/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/flash2/tim/timer_value/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (72.921%)  route 0.084ns (27.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.708    -0.523    bicycle_fsm/flash2/tim/timer_value/clk_out1
    SLICE_X107Y120       FDRE                                         r  bicycle_fsm/flash2/tim/timer_value/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y120       FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  bicycle_fsm/flash2/tim/timer_value/q_reg[5]/Q
                         net (fo=7, routed)           0.084    -0.311    bicycle_fsm/flash2/tim/timer_value/Q[5]
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.099    -0.212 r  bicycle_fsm/flash2/tim/timer_value/q[0]_i_1__7/O
                         net (fo=1, routed)           0.000    -0.212    bicycle_fsm/flash2/tim/timer_value/next_count[0]
    SLICE_X107Y120       FDRE                                         r  bicycle_fsm/flash2/tim/timer_value/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.980    -0.760    bicycle_fsm/flash2/tim/timer_value/clk_out1
    SLICE_X107Y120       FDRE                                         r  bicycle_fsm/flash2/tim/timer_value/q_reg[0]/C
                         clock pessimism              0.237    -0.523    
    SLICE_X107Y120       FDRE (Hold_fdre_C_D)         0.091    -0.432    bicycle_fsm/flash2/tim/timer_value/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 bicycle_fsm/flash1/tim/timer_value/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/flash1/tim/timer_different/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.987%)  route 0.146ns (47.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.711    -0.520    bicycle_fsm/flash1/tim/timer_value/clk_out1
    SLICE_X108Y117       FDRE                                         r  bicycle_fsm/flash1/tim/timer_value/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y117       FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  bicycle_fsm/flash1/tim/timer_value/q_reg[0]/Q
                         net (fo=11, routed)          0.146    -0.211    bicycle_fsm/flash1/tim/timer_different/Q[0]
    SLICE_X107Y117       FDRE                                         r  bicycle_fsm/flash1/tim/timer_different/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.983    -0.757    bicycle_fsm/flash1/tim/timer_different/clk_out1
    SLICE_X107Y117       FDRE                                         r  bicycle_fsm/flash1/tim/timer_different/q_reg[0]/C
                         clock pessimism              0.251    -0.506    
    SLICE_X107Y117       FDRE (Hold_fdre_C_D)         0.075    -0.431    bicycle_fsm/flash1/tim/timer_different/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 bpu_up/debounce/state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bpu_up/debounce/state/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.227ns (72.547%)  route 0.086ns (27.453%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.709    -0.522    bpu_up/debounce/state/clk_out1
    SLICE_X113Y120       FDRE                                         r  bpu_up/debounce/state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDRE (Prop_fdre_C_Q)         0.128    -0.394 r  bpu_up/debounce/state/q_reg[0]/Q
                         net (fo=8, routed)           0.086    -0.308    bpu_up/debounce/counter/Q[0]
    SLICE_X113Y120       LUT4 (Prop_lut4_I3_O)        0.099    -0.209 r  bpu_up/debounce/counter/q[1]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.209    bpu_up/debounce/state/D[0]
    SLICE_X113Y120       FDRE                                         r  bpu_up/debounce/state/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.983    -0.757    bpu_up/debounce/state/clk_out1
    SLICE_X113Y120       FDRE                                         r  bpu_up/debounce/state/q_reg[1]/C
                         clock pessimism              0.235    -0.522    
    SLICE_X113Y120       FDRE (Hold_fdre_C_D)         0.091    -0.431    bpu_up/debounce/state/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 bicycle_fsm/flash2/shift/value_reg/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/flash2/tim/timer_value/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.444%)  route 0.149ns (44.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.707    -0.524    bicycle_fsm/flash2/shift/value_reg/clk_out1
    SLICE_X109Y121       FDRE                                         r  bicycle_fsm/flash2/shift/value_reg/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  bicycle_fsm/flash2/shift/value_reg/q_reg[1]/Q
                         net (fo=5, routed)           0.149    -0.234    bicycle_fsm/flash2/tim/timer_value/q_reg[5]_0[1]
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.045    -0.189 r  bicycle_fsm/flash2/tim/timer_value/q[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.189    bicycle_fsm/flash2/tim/timer_value/next_count[3]
    SLICE_X107Y120       FDRE                                         r  bicycle_fsm/flash2/tim/timer_value/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.980    -0.760    bicycle_fsm/flash2/tim/timer_value/clk_out1
    SLICE_X107Y120       FDRE                                         r  bicycle_fsm/flash2/tim/timer_value/q_reg[3]/C
                         clock pessimism              0.251    -0.509    
    SLICE_X107Y120       FDRE (Hold_fdre_C_D)         0.092    -0.417    bicycle_fsm/flash2/tim/timer_value/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 bicycle_fsm/flash2/shift/value_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/flash2/tim/timer_value/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.227ns (67.123%)  route 0.111ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.707    -0.524    bicycle_fsm/flash2/shift/value_reg/clk_out1
    SLICE_X109Y121       FDRE                                         r  bicycle_fsm/flash2/shift/value_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y121       FDRE (Prop_fdre_C_Q)         0.128    -0.396 r  bicycle_fsm/flash2/shift/value_reg/q_reg[0]/Q
                         net (fo=4, routed)           0.111    -0.285    bicycle_fsm/flash2/tim/timer_value/q_reg[5]_0[0]
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.099    -0.186 r  bicycle_fsm/flash2/tim/timer_value/q[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.186    bicycle_fsm/flash2/tim/timer_value/next_count[2]
    SLICE_X107Y120       FDRE                                         r  bicycle_fsm/flash2/tim/timer_value/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.980    -0.760    bicycle_fsm/flash2/tim/timer_value/clk_out1
    SLICE_X107Y120       FDRE                                         r  bicycle_fsm/flash2/tim/timer_value/q_reg[2]/C
                         clock pessimism              0.251    -0.509    
    SLICE_X107Y120       FDRE (Hold_fdre_C_D)         0.092    -0.417    bicycle_fsm/flash2/tim/timer_value/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 bicycle_fsm/flash1/tim/timer_value/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/flash1/tim/timer_value/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.311%)  route 0.139ns (42.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.710    -0.521    bicycle_fsm/flash1/tim/timer_value/clk_out1
    SLICE_X109Y118       FDRE                                         r  bicycle_fsm/flash1/tim/timer_value/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  bicycle_fsm/flash1/tim/timer_value/q_reg[5]/Q
                         net (fo=7, routed)           0.139    -0.241    bicycle_fsm/flash1/tim/timer_value/Q[5]
    SLICE_X109Y118       LUT6 (Prop_lut6_I1_O)        0.045    -0.196 r  bicycle_fsm/flash1/tim/timer_value/q[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    bicycle_fsm/flash1/tim/timer_value/q[5]_i_1_n_0
    SLICE_X109Y118       FDRE                                         r  bicycle_fsm/flash1/tim/timer_value/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.982    -0.758    bicycle_fsm/flash1/tim/timer_value/clk_out1
    SLICE_X109Y118       FDRE                                         r  bicycle_fsm/flash1/tim/timer_value/q_reg[5]/C
                         clock pessimism              0.237    -0.521    
    SLICE_X109Y118       FDRE (Hold_fdre_C_D)         0.091    -0.430    bicycle_fsm/flash1/tim/timer_value/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 bicycle_fsm/flash1/tim/timer_value/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/flash1/tim/timer_different/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.283%)  route 0.177ns (55.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.710    -0.521    bicycle_fsm/flash1/tim/timer_value/clk_out1
    SLICE_X109Y118       FDRE                                         r  bicycle_fsm/flash1/tim/timer_value/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  bicycle_fsm/flash1/tim/timer_value/q_reg[5]/Q
                         net (fo=7, routed)           0.177    -0.203    bicycle_fsm/flash1/tim/timer_different/Q[5]
    SLICE_X107Y118       FDRE                                         r  bicycle_fsm/flash1/tim/timer_different/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.982    -0.758    bicycle_fsm/flash1/tim/timer_different/clk_out1
    SLICE_X107Y118       FDRE                                         r  bicycle_fsm/flash1/tim/timer_different/q_reg[5]/C
                         clock pessimism              0.251    -0.507    
    SLICE_X107Y118       FDRE (Hold_fdre_C_D)         0.070    -0.437    bicycle_fsm/flash1/tim/timer_different/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.714    -0.517    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y112       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  bicycle_fsm/beat/value_reg/q_reg[0]/Q
                         net (fo=3, routed)           0.079    -0.297    bicycle_fsm/beat/value_reg/q_reg[0]
    SLICE_X107Y112       CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.173 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.173    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_6
    SLICE_X107Y112       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.987    -0.753    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y112       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[1]/C
                         clock pessimism              0.236    -0.517    
    SLICE_X107Y112       FDRE (Hold_fdre_C_D)         0.105    -0.412    bicycle_fsm/beat/value_reg/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 bicycle_fsm/flash1/tim/timer_value/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/flash1/tim/timer_different/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.778%)  route 0.174ns (55.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.711    -0.520    bicycle_fsm/flash1/tim/timer_value/clk_out1
    SLICE_X106Y117       FDRE                                         r  bicycle_fsm/flash1/tim/timer_value/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  bicycle_fsm/flash1/tim/timer_value/q_reg[3]/Q
                         net (fo=6, routed)           0.174    -0.205    bicycle_fsm/flash1/tim/timer_different/Q[3]
    SLICE_X107Y117       FDRE                                         r  bicycle_fsm/flash1/tim/timer_different/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.983    -0.757    bicycle_fsm/flash1/tim/timer_different/clk_out1
    SLICE_X107Y117       FDRE                                         r  bicycle_fsm/flash1/tim/timer_different/q_reg[3]/C
                         clock pessimism              0.250    -0.507    
    SLICE_X107Y117       FDRE (Hold_fdre_C_D)         0.060    -0.447    bicycle_fsm/flash1/tim/timer_different/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   U2/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y114   bicycle_fsm/beat/value_reg/q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y114   bicycle_fsm/beat/value_reg/q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y115   bicycle_fsm/beat/value_reg/q_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y115   bicycle_fsm/beat/value_reg/q_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y115   bicycle_fsm/beat/value_reg/q_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y115   bicycle_fsm/beat/value_reg/q_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y116   bicycle_fsm/beat/value_reg/q_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y116   bicycle_fsm/beat/value_reg/q_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y114   bicycle_fsm/beat/value_reg/q_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y114   bicycle_fsm/beat/value_reg/q_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y112   bicycle_fsm/beat/value_reg/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y117   bicycle_fsm/beat/value_reg/q_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y117   bicycle_fsm/beat/value_reg/q_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y112   bicycle_fsm/beat/value_reg/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y112   bicycle_fsm/beat/value_reg/q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y113   bicycle_fsm/beat/value_reg/q_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y113   bicycle_fsm/beat/value_reg/q_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y113   bicycle_fsm/beat/value_reg/q_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y115   bicycle_fsm/beat/value_reg/q_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y115   bicycle_fsm/beat/value_reg/q_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y115   bicycle_fsm/beat/value_reg/q_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y115   bicycle_fsm/beat/value_reg/q_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y116   bicycle_fsm/beat/value_reg/q_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y116   bicycle_fsm/beat/value_reg/q_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y116   bicycle_fsm/beat/value_reg/q_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y116   bicycle_fsm/beat/value_reg/q_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y121   bicycle_fsm/flash2/tim/timer_different/q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y121   bicycle_fsm/flash2/tim/timer_different/q_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { U2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   U2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.445ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 2.247ns (49.705%)  route 2.274ns (50.295%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 8.680 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.047    -0.669    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 f  bicycle_fsm/beat/value_reg/q_reg[18]/Q
                         net (fo=6, routed)           0.843     0.630    bicycle_fsm/beat/value_reg/q_reg[18]
    SLICE_X106Y115       LUT4 (Prop_lut4_I3_O)        0.124     0.754 r  bicycle_fsm/beat/value_reg/q[8]_i_6__0/O
                         net (fo=5, routed)           0.668     1.422    bicycle_fsm/beat/value_reg/q[8]_i_6__0_n_0
    SLICE_X106Y115       LUT5 (Prop_lut5_I4_O)        0.150     1.572 r  bicycle_fsm/beat/value_reg/q[0]_i_4__0/O
                         net (fo=5, routed)           0.762     2.334    bicycle_fsm/beat/value_reg/q[0]_i_4__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.326     2.660 r  bicycle_fsm/beat/value_reg/q[0]_i_2__1/O
                         net (fo=1, routed)           0.000     2.660    bicycle_fsm/beat/value_reg/q[0]_i_2__1_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.061 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.175 r  bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.175    bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.289 r  bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.289    bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.403 r  bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.403    bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2_n_0
    SLICE_X107Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.517 r  bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.517    bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2_n_0
    SLICE_X107Y117       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.851 r  bicycle_fsm/beat/value_reg/q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.851    bicycle_fsm/beat/value_reg/q_reg[20]_i_1_n_6
    SLICE_X107Y117       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.849     8.680    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y117       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[21]/C
                         clock pessimism              0.625     9.306    
                         clock uncertainty           -0.072     9.234    
    SLICE_X107Y117       FDRE (Setup_fdre_C_D)        0.062     9.296    bicycle_fsm/beat/value_reg/q_reg[21]
  -------------------------------------------------------------------
                         required time                          9.296    
                         arrival time                          -3.851    
  -------------------------------------------------------------------
                         slack                                  5.445    

Slack (MET) :             5.556ns  (required time - arrival time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 2.136ns (48.439%)  route 2.274ns (51.561%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 8.680 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.047    -0.669    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 f  bicycle_fsm/beat/value_reg/q_reg[18]/Q
                         net (fo=6, routed)           0.843     0.630    bicycle_fsm/beat/value_reg/q_reg[18]
    SLICE_X106Y115       LUT4 (Prop_lut4_I3_O)        0.124     0.754 r  bicycle_fsm/beat/value_reg/q[8]_i_6__0/O
                         net (fo=5, routed)           0.668     1.422    bicycle_fsm/beat/value_reg/q[8]_i_6__0_n_0
    SLICE_X106Y115       LUT5 (Prop_lut5_I4_O)        0.150     1.572 r  bicycle_fsm/beat/value_reg/q[0]_i_4__0/O
                         net (fo=5, routed)           0.762     2.334    bicycle_fsm/beat/value_reg/q[0]_i_4__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.326     2.660 r  bicycle_fsm/beat/value_reg/q[0]_i_2__1/O
                         net (fo=1, routed)           0.000     2.660    bicycle_fsm/beat/value_reg/q[0]_i_2__1_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.061 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.175 r  bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.175    bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.289 r  bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.289    bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.403 r  bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.403    bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2_n_0
    SLICE_X107Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.517 r  bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.517    bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2_n_0
    SLICE_X107Y117       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.740 r  bicycle_fsm/beat/value_reg/q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.740    bicycle_fsm/beat/value_reg/q_reg[20]_i_1_n_7
    SLICE_X107Y117       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.849     8.680    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y117       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[20]/C
                         clock pessimism              0.625     9.306    
                         clock uncertainty           -0.072     9.234    
    SLICE_X107Y117       FDRE (Setup_fdre_C_D)        0.062     9.296    bicycle_fsm/beat/value_reg/q_reg[20]
  -------------------------------------------------------------------
                         required time                          9.296    
                         arrival time                          -3.740    
  -------------------------------------------------------------------
                         slack                                  5.556    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 2.133ns (48.404%)  route 2.274ns (51.596%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.047    -0.669    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 f  bicycle_fsm/beat/value_reg/q_reg[18]/Q
                         net (fo=6, routed)           0.843     0.630    bicycle_fsm/beat/value_reg/q_reg[18]
    SLICE_X106Y115       LUT4 (Prop_lut4_I3_O)        0.124     0.754 r  bicycle_fsm/beat/value_reg/q[8]_i_6__0/O
                         net (fo=5, routed)           0.668     1.422    bicycle_fsm/beat/value_reg/q[8]_i_6__0_n_0
    SLICE_X106Y115       LUT5 (Prop_lut5_I4_O)        0.150     1.572 r  bicycle_fsm/beat/value_reg/q[0]_i_4__0/O
                         net (fo=5, routed)           0.762     2.334    bicycle_fsm/beat/value_reg/q[0]_i_4__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.326     2.660 r  bicycle_fsm/beat/value_reg/q[0]_i_2__1/O
                         net (fo=1, routed)           0.000     2.660    bicycle_fsm/beat/value_reg/q[0]_i_2__1_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.061 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.175 r  bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.175    bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.289 r  bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.289    bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.403 r  bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.403    bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2_n_0
    SLICE_X107Y116       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.737 r  bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     3.737    bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2_n_6
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.850     8.681    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[17]/C
                         clock pessimism              0.649     9.331    
                         clock uncertainty           -0.072     9.259    
    SLICE_X107Y116       FDRE (Setup_fdre_C_D)        0.062     9.321    bicycle_fsm/beat/value_reg/q_reg[17]
  -------------------------------------------------------------------
                         required time                          9.321    
                         arrival time                          -3.737    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.386ns  (logic 2.112ns (48.157%)  route 2.274ns (51.843%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.047    -0.669    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 f  bicycle_fsm/beat/value_reg/q_reg[18]/Q
                         net (fo=6, routed)           0.843     0.630    bicycle_fsm/beat/value_reg/q_reg[18]
    SLICE_X106Y115       LUT4 (Prop_lut4_I3_O)        0.124     0.754 r  bicycle_fsm/beat/value_reg/q[8]_i_6__0/O
                         net (fo=5, routed)           0.668     1.422    bicycle_fsm/beat/value_reg/q[8]_i_6__0_n_0
    SLICE_X106Y115       LUT5 (Prop_lut5_I4_O)        0.150     1.572 r  bicycle_fsm/beat/value_reg/q[0]_i_4__0/O
                         net (fo=5, routed)           0.762     2.334    bicycle_fsm/beat/value_reg/q[0]_i_4__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.326     2.660 r  bicycle_fsm/beat/value_reg/q[0]_i_2__1/O
                         net (fo=1, routed)           0.000     2.660    bicycle_fsm/beat/value_reg/q[0]_i_2__1_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.061 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.175 r  bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.175    bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.289 r  bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.289    bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.403 r  bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.403    bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2_n_0
    SLICE_X107Y116       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.716 r  bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     3.716    bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2_n_4
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.850     8.681    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[19]/C
                         clock pessimism              0.649     9.331    
                         clock uncertainty           -0.072     9.259    
    SLICE_X107Y116       FDRE (Setup_fdre_C_D)        0.062     9.321    bicycle_fsm/beat/value_reg/q_reg[19]
  -------------------------------------------------------------------
                         required time                          9.321    
                         arrival time                          -3.716    
  -------------------------------------------------------------------
                         slack                                  5.605    

Slack (MET) :             5.675ns  (required time - arrival time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 2.019ns (47.034%)  route 2.274ns (52.966%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 8.682 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.047    -0.669    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 f  bicycle_fsm/beat/value_reg/q_reg[18]/Q
                         net (fo=6, routed)           0.843     0.630    bicycle_fsm/beat/value_reg/q_reg[18]
    SLICE_X106Y115       LUT4 (Prop_lut4_I3_O)        0.124     0.754 r  bicycle_fsm/beat/value_reg/q[8]_i_6__0/O
                         net (fo=5, routed)           0.668     1.422    bicycle_fsm/beat/value_reg/q[8]_i_6__0_n_0
    SLICE_X106Y115       LUT5 (Prop_lut5_I4_O)        0.150     1.572 r  bicycle_fsm/beat/value_reg/q[0]_i_4__0/O
                         net (fo=5, routed)           0.762     2.334    bicycle_fsm/beat/value_reg/q[0]_i_4__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.326     2.660 r  bicycle_fsm/beat/value_reg/q[0]_i_2__1/O
                         net (fo=1, routed)           0.000     2.660    bicycle_fsm/beat/value_reg/q[0]_i_2__1_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.061 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.175 r  bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.175    bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.289 r  bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.289    bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.623 r  bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     3.623    bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2_n_6
    SLICE_X107Y115       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.851     8.682    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y115       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[13]/C
                         clock pessimism              0.625     9.308    
                         clock uncertainty           -0.072     9.236    
    SLICE_X107Y115       FDRE (Setup_fdre_C_D)        0.062     9.298    bicycle_fsm/beat/value_reg/q_reg[13]
  -------------------------------------------------------------------
                         required time                          9.298    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                  5.675    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 2.038ns (47.268%)  route 2.274ns (52.732%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.047    -0.669    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 f  bicycle_fsm/beat/value_reg/q_reg[18]/Q
                         net (fo=6, routed)           0.843     0.630    bicycle_fsm/beat/value_reg/q_reg[18]
    SLICE_X106Y115       LUT4 (Prop_lut4_I3_O)        0.124     0.754 r  bicycle_fsm/beat/value_reg/q[8]_i_6__0/O
                         net (fo=5, routed)           0.668     1.422    bicycle_fsm/beat/value_reg/q[8]_i_6__0_n_0
    SLICE_X106Y115       LUT5 (Prop_lut5_I4_O)        0.150     1.572 r  bicycle_fsm/beat/value_reg/q[0]_i_4__0/O
                         net (fo=5, routed)           0.762     2.334    bicycle_fsm/beat/value_reg/q[0]_i_4__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.326     2.660 r  bicycle_fsm/beat/value_reg/q[0]_i_2__1/O
                         net (fo=1, routed)           0.000     2.660    bicycle_fsm/beat/value_reg/q[0]_i_2__1_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.061 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.175 r  bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.175    bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.289 r  bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.289    bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.403 r  bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.403    bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2_n_0
    SLICE_X107Y116       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.642 r  bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     3.642    bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2_n_5
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.850     8.681    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
                         clock pessimism              0.649     9.331    
                         clock uncertainty           -0.072     9.259    
    SLICE_X107Y116       FDRE (Setup_fdre_C_D)        0.062     9.321    bicycle_fsm/beat/value_reg/q_reg[18]
  -------------------------------------------------------------------
                         required time                          9.321    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.695ns  (required time - arrival time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 2.022ns (47.071%)  route 2.274ns (52.929%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.047    -0.669    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 f  bicycle_fsm/beat/value_reg/q_reg[18]/Q
                         net (fo=6, routed)           0.843     0.630    bicycle_fsm/beat/value_reg/q_reg[18]
    SLICE_X106Y115       LUT4 (Prop_lut4_I3_O)        0.124     0.754 r  bicycle_fsm/beat/value_reg/q[8]_i_6__0/O
                         net (fo=5, routed)           0.668     1.422    bicycle_fsm/beat/value_reg/q[8]_i_6__0_n_0
    SLICE_X106Y115       LUT5 (Prop_lut5_I4_O)        0.150     1.572 r  bicycle_fsm/beat/value_reg/q[0]_i_4__0/O
                         net (fo=5, routed)           0.762     2.334    bicycle_fsm/beat/value_reg/q[0]_i_4__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.326     2.660 r  bicycle_fsm/beat/value_reg/q[0]_i_2__1/O
                         net (fo=1, routed)           0.000     2.660    bicycle_fsm/beat/value_reg/q[0]_i_2__1_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.061 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.175 r  bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.175    bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.289 r  bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.289    bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.403 r  bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.403    bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2_n_0
    SLICE_X107Y116       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.626 r  bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     3.626    bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2_n_7
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.850     8.681    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[16]/C
                         clock pessimism              0.649     9.331    
                         clock uncertainty           -0.072     9.259    
    SLICE_X107Y116       FDRE (Setup_fdre_C_D)        0.062     9.321    bicycle_fsm/beat/value_reg/q_reg[16]
  -------------------------------------------------------------------
                         required time                          9.321    
                         arrival time                          -3.626    
  -------------------------------------------------------------------
                         slack                                  5.695    

Slack (MET) :             5.696ns  (required time - arrival time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 1.998ns (46.774%)  route 2.274ns (53.226%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 8.682 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.047    -0.669    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 f  bicycle_fsm/beat/value_reg/q_reg[18]/Q
                         net (fo=6, routed)           0.843     0.630    bicycle_fsm/beat/value_reg/q_reg[18]
    SLICE_X106Y115       LUT4 (Prop_lut4_I3_O)        0.124     0.754 r  bicycle_fsm/beat/value_reg/q[8]_i_6__0/O
                         net (fo=5, routed)           0.668     1.422    bicycle_fsm/beat/value_reg/q[8]_i_6__0_n_0
    SLICE_X106Y115       LUT5 (Prop_lut5_I4_O)        0.150     1.572 r  bicycle_fsm/beat/value_reg/q[0]_i_4__0/O
                         net (fo=5, routed)           0.762     2.334    bicycle_fsm/beat/value_reg/q[0]_i_4__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.326     2.660 r  bicycle_fsm/beat/value_reg/q[0]_i_2__1/O
                         net (fo=1, routed)           0.000     2.660    bicycle_fsm/beat/value_reg/q[0]_i_2__1_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.061 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.175 r  bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.175    bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.289 r  bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.289    bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.602 r  bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     3.602    bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2_n_4
    SLICE_X107Y115       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.851     8.682    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y115       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[15]/C
                         clock pessimism              0.625     9.308    
                         clock uncertainty           -0.072     9.236    
    SLICE_X107Y115       FDRE (Setup_fdre_C_D)        0.062     9.298    bicycle_fsm/beat/value_reg/q_reg[15]
  -------------------------------------------------------------------
                         required time                          9.298    
                         arrival time                          -3.602    
  -------------------------------------------------------------------
                         slack                                  5.696    

Slack (MET) :             5.763ns  (required time - arrival time)
  Source:                 bpu_right/debounce/state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/flash2/shift/value_reg/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 1.230ns (32.018%)  route 2.612ns (67.982%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 8.676 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.046    -0.670    bpu_right/debounce/state/clk_out1
    SLICE_X110Y118       FDRE                                         r  bpu_right/debounce/state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y118       FDRE (Prop_fdre_C_Q)         0.419    -0.251 f  bpu_right/debounce/state/q_reg[0]/Q
                         net (fo=11, routed)          1.044     0.793    bicycle_fsm/masterFSM/state_reg/q_reg[0]_3[0]
    SLICE_X109Y120       LUT5 (Prop_lut5_I1_O)        0.327     1.120 f  bicycle_fsm/masterFSM/state_reg/q[1]_i_4/O
                         net (fo=3, routed)           0.426     1.546    bpu_down/one_pulse/last_value_storage/q_reg[3]_0
    SLICE_X109Y121       LUT5 (Prop_lut5_I4_O)        0.332     1.878 f  bpu_down/one_pulse/last_value_storage/q[3]_i_3/O
                         net (fo=3, routed)           0.666     2.544    bicycle_fsm/flash2/shift/value_reg/q_reg[3]_0
    SLICE_X109Y121       LUT5 (Prop_lut5_I2_O)        0.152     2.696 r  bicycle_fsm/flash2/shift/value_reg/q[0]_i_1__9/O
                         net (fo=1, routed)           0.475     3.171    bicycle_fsm/flash2/shift/value_reg/next_state[0]
    SLICE_X109Y121       FDRE                                         r  bicycle_fsm/flash2/shift/value_reg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.845     8.676    bicycle_fsm/flash2/shift/value_reg/clk_out1
    SLICE_X109Y121       FDRE                                         r  bicycle_fsm/flash2/shift/value_reg/q_reg[0]/C
                         clock pessimism              0.584     9.261    
                         clock uncertainty           -0.072     9.189    
    SLICE_X109Y121       FDRE (Setup_fdre_C_D)       -0.255     8.934    bicycle_fsm/flash2/shift/value_reg/q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.934    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                  5.763    

Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 1.924ns (45.835%)  route 2.274ns (54.165%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 8.682 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.047    -0.669    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 f  bicycle_fsm/beat/value_reg/q_reg[18]/Q
                         net (fo=6, routed)           0.843     0.630    bicycle_fsm/beat/value_reg/q_reg[18]
    SLICE_X106Y115       LUT4 (Prop_lut4_I3_O)        0.124     0.754 r  bicycle_fsm/beat/value_reg/q[8]_i_6__0/O
                         net (fo=5, routed)           0.668     1.422    bicycle_fsm/beat/value_reg/q[8]_i_6__0_n_0
    SLICE_X106Y115       LUT5 (Prop_lut5_I4_O)        0.150     1.572 r  bicycle_fsm/beat/value_reg/q[0]_i_4__0/O
                         net (fo=5, routed)           0.762     2.334    bicycle_fsm/beat/value_reg/q[0]_i_4__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.326     2.660 r  bicycle_fsm/beat/value_reg/q[0]_i_2__1/O
                         net (fo=1, routed)           0.000     2.660    bicycle_fsm/beat/value_reg/q[0]_i_2__1_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.061 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.175 r  bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.175    bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.289 r  bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.289    bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.528 r  bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     3.528    bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2_n_5
    SLICE_X107Y115       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.851     8.682    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y115       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[14]/C
                         clock pessimism              0.625     9.308    
                         clock uncertainty           -0.072     9.236    
    SLICE_X107Y115       FDRE (Setup_fdre_C_D)        0.062     9.298    bicycle_fsm/beat/value_reg/q_reg[14]
  -------------------------------------------------------------------
                         required time                          9.298    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                  5.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 bicycle_fsm/flash1/tim/timer_value/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/flash1/tim/timer_value/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.717%)  route 0.115ns (38.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.711    -0.520    bicycle_fsm/flash1/tim/timer_value/clk_out1
    SLICE_X109Y117       FDRE                                         r  bicycle_fsm/flash1/tim/timer_value/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  bicycle_fsm/flash1/tim/timer_value/q_reg[6]/Q
                         net (fo=7, routed)           0.115    -0.264    bicycle_fsm/flash1/tim/timer_value/Q[6]
    SLICE_X108Y117       LUT6 (Prop_lut6_I1_O)        0.045    -0.219 r  bicycle_fsm/flash1/tim/timer_value/q[0]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.219    bicycle_fsm/flash1/tim/timer_value/q[0]_i_1__5_n_0
    SLICE_X108Y117       FDRE                                         r  bicycle_fsm/flash1/tim/timer_value/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.983    -0.757    bicycle_fsm/flash1/tim/timer_value/clk_out1
    SLICE_X108Y117       FDRE                                         r  bicycle_fsm/flash1/tim/timer_value/q_reg[0]/C
                         clock pessimism              0.250    -0.507    
    SLICE_X108Y117       FDRE (Hold_fdre_C_D)         0.121    -0.386    bicycle_fsm/flash1/tim/timer_value/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 bicycle_fsm/flash2/tim/timer_value/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/flash2/tim/timer_value/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (72.921%)  route 0.084ns (27.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.708    -0.523    bicycle_fsm/flash2/tim/timer_value/clk_out1
    SLICE_X107Y120       FDRE                                         r  bicycle_fsm/flash2/tim/timer_value/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y120       FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  bicycle_fsm/flash2/tim/timer_value/q_reg[5]/Q
                         net (fo=7, routed)           0.084    -0.311    bicycle_fsm/flash2/tim/timer_value/Q[5]
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.099    -0.212 r  bicycle_fsm/flash2/tim/timer_value/q[0]_i_1__7/O
                         net (fo=1, routed)           0.000    -0.212    bicycle_fsm/flash2/tim/timer_value/next_count[0]
    SLICE_X107Y120       FDRE                                         r  bicycle_fsm/flash2/tim/timer_value/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.980    -0.760    bicycle_fsm/flash2/tim/timer_value/clk_out1
    SLICE_X107Y120       FDRE                                         r  bicycle_fsm/flash2/tim/timer_value/q_reg[0]/C
                         clock pessimism              0.237    -0.523    
    SLICE_X107Y120       FDRE (Hold_fdre_C_D)         0.091    -0.432    bicycle_fsm/flash2/tim/timer_value/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 bicycle_fsm/flash1/tim/timer_value/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/flash1/tim/timer_different/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.987%)  route 0.146ns (47.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.711    -0.520    bicycle_fsm/flash1/tim/timer_value/clk_out1
    SLICE_X108Y117       FDRE                                         r  bicycle_fsm/flash1/tim/timer_value/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y117       FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  bicycle_fsm/flash1/tim/timer_value/q_reg[0]/Q
                         net (fo=11, routed)          0.146    -0.211    bicycle_fsm/flash1/tim/timer_different/Q[0]
    SLICE_X107Y117       FDRE                                         r  bicycle_fsm/flash1/tim/timer_different/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.983    -0.757    bicycle_fsm/flash1/tim/timer_different/clk_out1
    SLICE_X107Y117       FDRE                                         r  bicycle_fsm/flash1/tim/timer_different/q_reg[0]/C
                         clock pessimism              0.251    -0.506    
    SLICE_X107Y117       FDRE (Hold_fdre_C_D)         0.075    -0.431    bicycle_fsm/flash1/tim/timer_different/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 bpu_up/debounce/state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bpu_up/debounce/state/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.227ns (72.547%)  route 0.086ns (27.453%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.709    -0.522    bpu_up/debounce/state/clk_out1
    SLICE_X113Y120       FDRE                                         r  bpu_up/debounce/state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDRE (Prop_fdre_C_Q)         0.128    -0.394 r  bpu_up/debounce/state/q_reg[0]/Q
                         net (fo=8, routed)           0.086    -0.308    bpu_up/debounce/counter/Q[0]
    SLICE_X113Y120       LUT4 (Prop_lut4_I3_O)        0.099    -0.209 r  bpu_up/debounce/counter/q[1]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.209    bpu_up/debounce/state/D[0]
    SLICE_X113Y120       FDRE                                         r  bpu_up/debounce/state/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.983    -0.757    bpu_up/debounce/state/clk_out1
    SLICE_X113Y120       FDRE                                         r  bpu_up/debounce/state/q_reg[1]/C
                         clock pessimism              0.235    -0.522    
    SLICE_X113Y120       FDRE (Hold_fdre_C_D)         0.091    -0.431    bpu_up/debounce/state/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 bicycle_fsm/flash2/shift/value_reg/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/flash2/tim/timer_value/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.444%)  route 0.149ns (44.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.707    -0.524    bicycle_fsm/flash2/shift/value_reg/clk_out1
    SLICE_X109Y121       FDRE                                         r  bicycle_fsm/flash2/shift/value_reg/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  bicycle_fsm/flash2/shift/value_reg/q_reg[1]/Q
                         net (fo=5, routed)           0.149    -0.234    bicycle_fsm/flash2/tim/timer_value/q_reg[5]_0[1]
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.045    -0.189 r  bicycle_fsm/flash2/tim/timer_value/q[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.189    bicycle_fsm/flash2/tim/timer_value/next_count[3]
    SLICE_X107Y120       FDRE                                         r  bicycle_fsm/flash2/tim/timer_value/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.980    -0.760    bicycle_fsm/flash2/tim/timer_value/clk_out1
    SLICE_X107Y120       FDRE                                         r  bicycle_fsm/flash2/tim/timer_value/q_reg[3]/C
                         clock pessimism              0.251    -0.509    
    SLICE_X107Y120       FDRE (Hold_fdre_C_D)         0.092    -0.417    bicycle_fsm/flash2/tim/timer_value/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 bicycle_fsm/flash2/shift/value_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/flash2/tim/timer_value/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.227ns (67.123%)  route 0.111ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.707    -0.524    bicycle_fsm/flash2/shift/value_reg/clk_out1
    SLICE_X109Y121       FDRE                                         r  bicycle_fsm/flash2/shift/value_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y121       FDRE (Prop_fdre_C_Q)         0.128    -0.396 r  bicycle_fsm/flash2/shift/value_reg/q_reg[0]/Q
                         net (fo=4, routed)           0.111    -0.285    bicycle_fsm/flash2/tim/timer_value/q_reg[5]_0[0]
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.099    -0.186 r  bicycle_fsm/flash2/tim/timer_value/q[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.186    bicycle_fsm/flash2/tim/timer_value/next_count[2]
    SLICE_X107Y120       FDRE                                         r  bicycle_fsm/flash2/tim/timer_value/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.980    -0.760    bicycle_fsm/flash2/tim/timer_value/clk_out1
    SLICE_X107Y120       FDRE                                         r  bicycle_fsm/flash2/tim/timer_value/q_reg[2]/C
                         clock pessimism              0.251    -0.509    
    SLICE_X107Y120       FDRE (Hold_fdre_C_D)         0.092    -0.417    bicycle_fsm/flash2/tim/timer_value/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 bicycle_fsm/flash1/tim/timer_value/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/flash1/tim/timer_value/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.311%)  route 0.139ns (42.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.710    -0.521    bicycle_fsm/flash1/tim/timer_value/clk_out1
    SLICE_X109Y118       FDRE                                         r  bicycle_fsm/flash1/tim/timer_value/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  bicycle_fsm/flash1/tim/timer_value/q_reg[5]/Q
                         net (fo=7, routed)           0.139    -0.241    bicycle_fsm/flash1/tim/timer_value/Q[5]
    SLICE_X109Y118       LUT6 (Prop_lut6_I1_O)        0.045    -0.196 r  bicycle_fsm/flash1/tim/timer_value/q[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    bicycle_fsm/flash1/tim/timer_value/q[5]_i_1_n_0
    SLICE_X109Y118       FDRE                                         r  bicycle_fsm/flash1/tim/timer_value/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.982    -0.758    bicycle_fsm/flash1/tim/timer_value/clk_out1
    SLICE_X109Y118       FDRE                                         r  bicycle_fsm/flash1/tim/timer_value/q_reg[5]/C
                         clock pessimism              0.237    -0.521    
    SLICE_X109Y118       FDRE (Hold_fdre_C_D)         0.091    -0.430    bicycle_fsm/flash1/tim/timer_value/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 bicycle_fsm/flash1/tim/timer_value/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/flash1/tim/timer_different/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.283%)  route 0.177ns (55.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.710    -0.521    bicycle_fsm/flash1/tim/timer_value/clk_out1
    SLICE_X109Y118       FDRE                                         r  bicycle_fsm/flash1/tim/timer_value/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  bicycle_fsm/flash1/tim/timer_value/q_reg[5]/Q
                         net (fo=7, routed)           0.177    -0.203    bicycle_fsm/flash1/tim/timer_different/Q[5]
    SLICE_X107Y118       FDRE                                         r  bicycle_fsm/flash1/tim/timer_different/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.982    -0.758    bicycle_fsm/flash1/tim/timer_different/clk_out1
    SLICE_X107Y118       FDRE                                         r  bicycle_fsm/flash1/tim/timer_different/q_reg[5]/C
                         clock pessimism              0.251    -0.507    
    SLICE_X107Y118       FDRE (Hold_fdre_C_D)         0.070    -0.437    bicycle_fsm/flash1/tim/timer_different/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.714    -0.517    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y112       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  bicycle_fsm/beat/value_reg/q_reg[0]/Q
                         net (fo=3, routed)           0.079    -0.297    bicycle_fsm/beat/value_reg/q_reg[0]
    SLICE_X107Y112       CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.173 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.173    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_6
    SLICE_X107Y112       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.987    -0.753    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y112       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[1]/C
                         clock pessimism              0.236    -0.517    
    SLICE_X107Y112       FDRE (Hold_fdre_C_D)         0.105    -0.412    bicycle_fsm/beat/value_reg/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 bicycle_fsm/flash1/tim/timer_value/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/flash1/tim/timer_different/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.778%)  route 0.174ns (55.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.711    -0.520    bicycle_fsm/flash1/tim/timer_value/clk_out1
    SLICE_X106Y117       FDRE                                         r  bicycle_fsm/flash1/tim/timer_value/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  bicycle_fsm/flash1/tim/timer_value/q_reg[3]/Q
                         net (fo=6, routed)           0.174    -0.205    bicycle_fsm/flash1/tim/timer_different/Q[3]
    SLICE_X107Y117       FDRE                                         r  bicycle_fsm/flash1/tim/timer_different/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.983    -0.757    bicycle_fsm/flash1/tim/timer_different/clk_out1
    SLICE_X107Y117       FDRE                                         r  bicycle_fsm/flash1/tim/timer_different/q_reg[3]/C
                         clock pessimism              0.250    -0.507    
    SLICE_X107Y117       FDRE (Hold_fdre_C_D)         0.060    -0.447    bicycle_fsm/flash1/tim/timer_different/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   U2/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y114   bicycle_fsm/beat/value_reg/q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y114   bicycle_fsm/beat/value_reg/q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y115   bicycle_fsm/beat/value_reg/q_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y115   bicycle_fsm/beat/value_reg/q_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y115   bicycle_fsm/beat/value_reg/q_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y115   bicycle_fsm/beat/value_reg/q_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y116   bicycle_fsm/beat/value_reg/q_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y116   bicycle_fsm/beat/value_reg/q_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y114   bicycle_fsm/beat/value_reg/q_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y114   bicycle_fsm/beat/value_reg/q_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y112   bicycle_fsm/beat/value_reg/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y117   bicycle_fsm/beat/value_reg/q_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y117   bicycle_fsm/beat/value_reg/q_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y112   bicycle_fsm/beat/value_reg/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y112   bicycle_fsm/beat/value_reg/q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y113   bicycle_fsm/beat/value_reg/q_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y113   bicycle_fsm/beat/value_reg/q_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y113   bicycle_fsm/beat/value_reg/q_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y115   bicycle_fsm/beat/value_reg/q_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y115   bicycle_fsm/beat/value_reg/q_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y115   bicycle_fsm/beat/value_reg/q_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y115   bicycle_fsm/beat/value_reg/q_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y116   bicycle_fsm/beat/value_reg/q_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y116   bicycle_fsm/beat/value_reg/q_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y116   bicycle_fsm/beat/value_reg/q_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y116   bicycle_fsm/beat/value_reg/q_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y121   bicycle_fsm/flash2/tim/timer_different/q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y121   bicycle_fsm/flash2/tim/timer_different/q_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { U2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   U2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.445ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 2.247ns (49.705%)  route 2.274ns (50.295%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 8.680 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.047    -0.669    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 f  bicycle_fsm/beat/value_reg/q_reg[18]/Q
                         net (fo=6, routed)           0.843     0.630    bicycle_fsm/beat/value_reg/q_reg[18]
    SLICE_X106Y115       LUT4 (Prop_lut4_I3_O)        0.124     0.754 r  bicycle_fsm/beat/value_reg/q[8]_i_6__0/O
                         net (fo=5, routed)           0.668     1.422    bicycle_fsm/beat/value_reg/q[8]_i_6__0_n_0
    SLICE_X106Y115       LUT5 (Prop_lut5_I4_O)        0.150     1.572 r  bicycle_fsm/beat/value_reg/q[0]_i_4__0/O
                         net (fo=5, routed)           0.762     2.334    bicycle_fsm/beat/value_reg/q[0]_i_4__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.326     2.660 r  bicycle_fsm/beat/value_reg/q[0]_i_2__1/O
                         net (fo=1, routed)           0.000     2.660    bicycle_fsm/beat/value_reg/q[0]_i_2__1_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.061 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.175 r  bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.175    bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.289 r  bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.289    bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.403 r  bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.403    bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2_n_0
    SLICE_X107Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.517 r  bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.517    bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2_n_0
    SLICE_X107Y117       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.851 r  bicycle_fsm/beat/value_reg/q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.851    bicycle_fsm/beat/value_reg/q_reg[20]_i_1_n_6
    SLICE_X107Y117       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.849     8.680    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y117       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[21]/C
                         clock pessimism              0.625     9.306    
                         clock uncertainty           -0.072     9.234    
    SLICE_X107Y117       FDRE (Setup_fdre_C_D)        0.062     9.296    bicycle_fsm/beat/value_reg/q_reg[21]
  -------------------------------------------------------------------
                         required time                          9.296    
                         arrival time                          -3.851    
  -------------------------------------------------------------------
                         slack                                  5.445    

Slack (MET) :             5.556ns  (required time - arrival time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 2.136ns (48.439%)  route 2.274ns (51.561%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 8.680 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.047    -0.669    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 f  bicycle_fsm/beat/value_reg/q_reg[18]/Q
                         net (fo=6, routed)           0.843     0.630    bicycle_fsm/beat/value_reg/q_reg[18]
    SLICE_X106Y115       LUT4 (Prop_lut4_I3_O)        0.124     0.754 r  bicycle_fsm/beat/value_reg/q[8]_i_6__0/O
                         net (fo=5, routed)           0.668     1.422    bicycle_fsm/beat/value_reg/q[8]_i_6__0_n_0
    SLICE_X106Y115       LUT5 (Prop_lut5_I4_O)        0.150     1.572 r  bicycle_fsm/beat/value_reg/q[0]_i_4__0/O
                         net (fo=5, routed)           0.762     2.334    bicycle_fsm/beat/value_reg/q[0]_i_4__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.326     2.660 r  bicycle_fsm/beat/value_reg/q[0]_i_2__1/O
                         net (fo=1, routed)           0.000     2.660    bicycle_fsm/beat/value_reg/q[0]_i_2__1_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.061 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.175 r  bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.175    bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.289 r  bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.289    bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.403 r  bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.403    bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2_n_0
    SLICE_X107Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.517 r  bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.517    bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2_n_0
    SLICE_X107Y117       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.740 r  bicycle_fsm/beat/value_reg/q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.740    bicycle_fsm/beat/value_reg/q_reg[20]_i_1_n_7
    SLICE_X107Y117       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.849     8.680    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y117       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[20]/C
                         clock pessimism              0.625     9.306    
                         clock uncertainty           -0.072     9.234    
    SLICE_X107Y117       FDRE (Setup_fdre_C_D)        0.062     9.296    bicycle_fsm/beat/value_reg/q_reg[20]
  -------------------------------------------------------------------
                         required time                          9.296    
                         arrival time                          -3.740    
  -------------------------------------------------------------------
                         slack                                  5.556    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 2.133ns (48.404%)  route 2.274ns (51.596%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.047    -0.669    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 f  bicycle_fsm/beat/value_reg/q_reg[18]/Q
                         net (fo=6, routed)           0.843     0.630    bicycle_fsm/beat/value_reg/q_reg[18]
    SLICE_X106Y115       LUT4 (Prop_lut4_I3_O)        0.124     0.754 r  bicycle_fsm/beat/value_reg/q[8]_i_6__0/O
                         net (fo=5, routed)           0.668     1.422    bicycle_fsm/beat/value_reg/q[8]_i_6__0_n_0
    SLICE_X106Y115       LUT5 (Prop_lut5_I4_O)        0.150     1.572 r  bicycle_fsm/beat/value_reg/q[0]_i_4__0/O
                         net (fo=5, routed)           0.762     2.334    bicycle_fsm/beat/value_reg/q[0]_i_4__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.326     2.660 r  bicycle_fsm/beat/value_reg/q[0]_i_2__1/O
                         net (fo=1, routed)           0.000     2.660    bicycle_fsm/beat/value_reg/q[0]_i_2__1_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.061 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.175 r  bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.175    bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.289 r  bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.289    bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.403 r  bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.403    bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2_n_0
    SLICE_X107Y116       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.737 r  bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     3.737    bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2_n_6
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.850     8.681    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[17]/C
                         clock pessimism              0.649     9.331    
                         clock uncertainty           -0.072     9.259    
    SLICE_X107Y116       FDRE (Setup_fdre_C_D)        0.062     9.321    bicycle_fsm/beat/value_reg/q_reg[17]
  -------------------------------------------------------------------
                         required time                          9.321    
                         arrival time                          -3.737    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.386ns  (logic 2.112ns (48.157%)  route 2.274ns (51.843%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.047    -0.669    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 f  bicycle_fsm/beat/value_reg/q_reg[18]/Q
                         net (fo=6, routed)           0.843     0.630    bicycle_fsm/beat/value_reg/q_reg[18]
    SLICE_X106Y115       LUT4 (Prop_lut4_I3_O)        0.124     0.754 r  bicycle_fsm/beat/value_reg/q[8]_i_6__0/O
                         net (fo=5, routed)           0.668     1.422    bicycle_fsm/beat/value_reg/q[8]_i_6__0_n_0
    SLICE_X106Y115       LUT5 (Prop_lut5_I4_O)        0.150     1.572 r  bicycle_fsm/beat/value_reg/q[0]_i_4__0/O
                         net (fo=5, routed)           0.762     2.334    bicycle_fsm/beat/value_reg/q[0]_i_4__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.326     2.660 r  bicycle_fsm/beat/value_reg/q[0]_i_2__1/O
                         net (fo=1, routed)           0.000     2.660    bicycle_fsm/beat/value_reg/q[0]_i_2__1_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.061 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.175 r  bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.175    bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.289 r  bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.289    bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.403 r  bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.403    bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2_n_0
    SLICE_X107Y116       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.716 r  bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     3.716    bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2_n_4
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.850     8.681    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[19]/C
                         clock pessimism              0.649     9.331    
                         clock uncertainty           -0.072     9.259    
    SLICE_X107Y116       FDRE (Setup_fdre_C_D)        0.062     9.321    bicycle_fsm/beat/value_reg/q_reg[19]
  -------------------------------------------------------------------
                         required time                          9.321    
                         arrival time                          -3.716    
  -------------------------------------------------------------------
                         slack                                  5.605    

Slack (MET) :             5.675ns  (required time - arrival time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 2.019ns (47.034%)  route 2.274ns (52.966%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 8.682 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.047    -0.669    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 f  bicycle_fsm/beat/value_reg/q_reg[18]/Q
                         net (fo=6, routed)           0.843     0.630    bicycle_fsm/beat/value_reg/q_reg[18]
    SLICE_X106Y115       LUT4 (Prop_lut4_I3_O)        0.124     0.754 r  bicycle_fsm/beat/value_reg/q[8]_i_6__0/O
                         net (fo=5, routed)           0.668     1.422    bicycle_fsm/beat/value_reg/q[8]_i_6__0_n_0
    SLICE_X106Y115       LUT5 (Prop_lut5_I4_O)        0.150     1.572 r  bicycle_fsm/beat/value_reg/q[0]_i_4__0/O
                         net (fo=5, routed)           0.762     2.334    bicycle_fsm/beat/value_reg/q[0]_i_4__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.326     2.660 r  bicycle_fsm/beat/value_reg/q[0]_i_2__1/O
                         net (fo=1, routed)           0.000     2.660    bicycle_fsm/beat/value_reg/q[0]_i_2__1_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.061 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.175 r  bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.175    bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.289 r  bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.289    bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.623 r  bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     3.623    bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2_n_6
    SLICE_X107Y115       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.851     8.682    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y115       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[13]/C
                         clock pessimism              0.625     9.308    
                         clock uncertainty           -0.072     9.236    
    SLICE_X107Y115       FDRE (Setup_fdre_C_D)        0.062     9.298    bicycle_fsm/beat/value_reg/q_reg[13]
  -------------------------------------------------------------------
                         required time                          9.298    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                  5.675    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 2.038ns (47.268%)  route 2.274ns (52.732%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.047    -0.669    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 f  bicycle_fsm/beat/value_reg/q_reg[18]/Q
                         net (fo=6, routed)           0.843     0.630    bicycle_fsm/beat/value_reg/q_reg[18]
    SLICE_X106Y115       LUT4 (Prop_lut4_I3_O)        0.124     0.754 r  bicycle_fsm/beat/value_reg/q[8]_i_6__0/O
                         net (fo=5, routed)           0.668     1.422    bicycle_fsm/beat/value_reg/q[8]_i_6__0_n_0
    SLICE_X106Y115       LUT5 (Prop_lut5_I4_O)        0.150     1.572 r  bicycle_fsm/beat/value_reg/q[0]_i_4__0/O
                         net (fo=5, routed)           0.762     2.334    bicycle_fsm/beat/value_reg/q[0]_i_4__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.326     2.660 r  bicycle_fsm/beat/value_reg/q[0]_i_2__1/O
                         net (fo=1, routed)           0.000     2.660    bicycle_fsm/beat/value_reg/q[0]_i_2__1_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.061 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.175 r  bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.175    bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.289 r  bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.289    bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.403 r  bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.403    bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2_n_0
    SLICE_X107Y116       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.642 r  bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     3.642    bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2_n_5
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.850     8.681    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
                         clock pessimism              0.649     9.331    
                         clock uncertainty           -0.072     9.259    
    SLICE_X107Y116       FDRE (Setup_fdre_C_D)        0.062     9.321    bicycle_fsm/beat/value_reg/q_reg[18]
  -------------------------------------------------------------------
                         required time                          9.321    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.695ns  (required time - arrival time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 2.022ns (47.071%)  route 2.274ns (52.929%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.047    -0.669    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 f  bicycle_fsm/beat/value_reg/q_reg[18]/Q
                         net (fo=6, routed)           0.843     0.630    bicycle_fsm/beat/value_reg/q_reg[18]
    SLICE_X106Y115       LUT4 (Prop_lut4_I3_O)        0.124     0.754 r  bicycle_fsm/beat/value_reg/q[8]_i_6__0/O
                         net (fo=5, routed)           0.668     1.422    bicycle_fsm/beat/value_reg/q[8]_i_6__0_n_0
    SLICE_X106Y115       LUT5 (Prop_lut5_I4_O)        0.150     1.572 r  bicycle_fsm/beat/value_reg/q[0]_i_4__0/O
                         net (fo=5, routed)           0.762     2.334    bicycle_fsm/beat/value_reg/q[0]_i_4__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.326     2.660 r  bicycle_fsm/beat/value_reg/q[0]_i_2__1/O
                         net (fo=1, routed)           0.000     2.660    bicycle_fsm/beat/value_reg/q[0]_i_2__1_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.061 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.175 r  bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.175    bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.289 r  bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.289    bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.403 r  bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.403    bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2_n_0
    SLICE_X107Y116       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.626 r  bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     3.626    bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2_n_7
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.850     8.681    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[16]/C
                         clock pessimism              0.649     9.331    
                         clock uncertainty           -0.072     9.259    
    SLICE_X107Y116       FDRE (Setup_fdre_C_D)        0.062     9.321    bicycle_fsm/beat/value_reg/q_reg[16]
  -------------------------------------------------------------------
                         required time                          9.321    
                         arrival time                          -3.626    
  -------------------------------------------------------------------
                         slack                                  5.695    

Slack (MET) :             5.696ns  (required time - arrival time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 1.998ns (46.774%)  route 2.274ns (53.226%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 8.682 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.047    -0.669    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 f  bicycle_fsm/beat/value_reg/q_reg[18]/Q
                         net (fo=6, routed)           0.843     0.630    bicycle_fsm/beat/value_reg/q_reg[18]
    SLICE_X106Y115       LUT4 (Prop_lut4_I3_O)        0.124     0.754 r  bicycle_fsm/beat/value_reg/q[8]_i_6__0/O
                         net (fo=5, routed)           0.668     1.422    bicycle_fsm/beat/value_reg/q[8]_i_6__0_n_0
    SLICE_X106Y115       LUT5 (Prop_lut5_I4_O)        0.150     1.572 r  bicycle_fsm/beat/value_reg/q[0]_i_4__0/O
                         net (fo=5, routed)           0.762     2.334    bicycle_fsm/beat/value_reg/q[0]_i_4__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.326     2.660 r  bicycle_fsm/beat/value_reg/q[0]_i_2__1/O
                         net (fo=1, routed)           0.000     2.660    bicycle_fsm/beat/value_reg/q[0]_i_2__1_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.061 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.175 r  bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.175    bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.289 r  bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.289    bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.602 r  bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     3.602    bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2_n_4
    SLICE_X107Y115       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.851     8.682    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y115       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[15]/C
                         clock pessimism              0.625     9.308    
                         clock uncertainty           -0.072     9.236    
    SLICE_X107Y115       FDRE (Setup_fdre_C_D)        0.062     9.298    bicycle_fsm/beat/value_reg/q_reg[15]
  -------------------------------------------------------------------
                         required time                          9.298    
                         arrival time                          -3.602    
  -------------------------------------------------------------------
                         slack                                  5.696    

Slack (MET) :             5.763ns  (required time - arrival time)
  Source:                 bpu_right/debounce/state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/flash2/shift/value_reg/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 1.230ns (32.018%)  route 2.612ns (67.982%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 8.676 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.046    -0.670    bpu_right/debounce/state/clk_out1
    SLICE_X110Y118       FDRE                                         r  bpu_right/debounce/state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y118       FDRE (Prop_fdre_C_Q)         0.419    -0.251 f  bpu_right/debounce/state/q_reg[0]/Q
                         net (fo=11, routed)          1.044     0.793    bicycle_fsm/masterFSM/state_reg/q_reg[0]_3[0]
    SLICE_X109Y120       LUT5 (Prop_lut5_I1_O)        0.327     1.120 f  bicycle_fsm/masterFSM/state_reg/q[1]_i_4/O
                         net (fo=3, routed)           0.426     1.546    bpu_down/one_pulse/last_value_storage/q_reg[3]_0
    SLICE_X109Y121       LUT5 (Prop_lut5_I4_O)        0.332     1.878 f  bpu_down/one_pulse/last_value_storage/q[3]_i_3/O
                         net (fo=3, routed)           0.666     2.544    bicycle_fsm/flash2/shift/value_reg/q_reg[3]_0
    SLICE_X109Y121       LUT5 (Prop_lut5_I2_O)        0.152     2.696 r  bicycle_fsm/flash2/shift/value_reg/q[0]_i_1__9/O
                         net (fo=1, routed)           0.475     3.171    bicycle_fsm/flash2/shift/value_reg/next_state[0]
    SLICE_X109Y121       FDRE                                         r  bicycle_fsm/flash2/shift/value_reg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.845     8.676    bicycle_fsm/flash2/shift/value_reg/clk_out1
    SLICE_X109Y121       FDRE                                         r  bicycle_fsm/flash2/shift/value_reg/q_reg[0]/C
                         clock pessimism              0.584     9.261    
                         clock uncertainty           -0.072     9.189    
    SLICE_X109Y121       FDRE (Setup_fdre_C_D)       -0.255     8.934    bicycle_fsm/flash2/shift/value_reg/q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.934    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                  5.763    

Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 1.924ns (45.835%)  route 2.274ns (54.165%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 8.682 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.047    -0.669    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 f  bicycle_fsm/beat/value_reg/q_reg[18]/Q
                         net (fo=6, routed)           0.843     0.630    bicycle_fsm/beat/value_reg/q_reg[18]
    SLICE_X106Y115       LUT4 (Prop_lut4_I3_O)        0.124     0.754 r  bicycle_fsm/beat/value_reg/q[8]_i_6__0/O
                         net (fo=5, routed)           0.668     1.422    bicycle_fsm/beat/value_reg/q[8]_i_6__0_n_0
    SLICE_X106Y115       LUT5 (Prop_lut5_I4_O)        0.150     1.572 r  bicycle_fsm/beat/value_reg/q[0]_i_4__0/O
                         net (fo=5, routed)           0.762     2.334    bicycle_fsm/beat/value_reg/q[0]_i_4__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.326     2.660 r  bicycle_fsm/beat/value_reg/q[0]_i_2__1/O
                         net (fo=1, routed)           0.000     2.660    bicycle_fsm/beat/value_reg/q[0]_i_2__1_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.061 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.175 r  bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.175    bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.289 r  bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.289    bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.528 r  bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     3.528    bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2_n_5
    SLICE_X107Y115       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.851     8.682    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y115       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[14]/C
                         clock pessimism              0.625     9.308    
                         clock uncertainty           -0.072     9.236    
    SLICE_X107Y115       FDRE (Setup_fdre_C_D)        0.062     9.298    bicycle_fsm/beat/value_reg/q_reg[14]
  -------------------------------------------------------------------
                         required time                          9.298    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                  5.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 bicycle_fsm/flash1/tim/timer_value/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/flash1/tim/timer_value/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.717%)  route 0.115ns (38.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.711    -0.520    bicycle_fsm/flash1/tim/timer_value/clk_out1
    SLICE_X109Y117       FDRE                                         r  bicycle_fsm/flash1/tim/timer_value/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  bicycle_fsm/flash1/tim/timer_value/q_reg[6]/Q
                         net (fo=7, routed)           0.115    -0.264    bicycle_fsm/flash1/tim/timer_value/Q[6]
    SLICE_X108Y117       LUT6 (Prop_lut6_I1_O)        0.045    -0.219 r  bicycle_fsm/flash1/tim/timer_value/q[0]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.219    bicycle_fsm/flash1/tim/timer_value/q[0]_i_1__5_n_0
    SLICE_X108Y117       FDRE                                         r  bicycle_fsm/flash1/tim/timer_value/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.983    -0.757    bicycle_fsm/flash1/tim/timer_value/clk_out1
    SLICE_X108Y117       FDRE                                         r  bicycle_fsm/flash1/tim/timer_value/q_reg[0]/C
                         clock pessimism              0.250    -0.507    
                         clock uncertainty            0.072    -0.435    
    SLICE_X108Y117       FDRE (Hold_fdre_C_D)         0.121    -0.314    bicycle_fsm/flash1/tim/timer_value/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 bicycle_fsm/flash2/tim/timer_value/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/flash2/tim/timer_value/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (72.921%)  route 0.084ns (27.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.708    -0.523    bicycle_fsm/flash2/tim/timer_value/clk_out1
    SLICE_X107Y120       FDRE                                         r  bicycle_fsm/flash2/tim/timer_value/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y120       FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  bicycle_fsm/flash2/tim/timer_value/q_reg[5]/Q
                         net (fo=7, routed)           0.084    -0.311    bicycle_fsm/flash2/tim/timer_value/Q[5]
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.099    -0.212 r  bicycle_fsm/flash2/tim/timer_value/q[0]_i_1__7/O
                         net (fo=1, routed)           0.000    -0.212    bicycle_fsm/flash2/tim/timer_value/next_count[0]
    SLICE_X107Y120       FDRE                                         r  bicycle_fsm/flash2/tim/timer_value/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.980    -0.760    bicycle_fsm/flash2/tim/timer_value/clk_out1
    SLICE_X107Y120       FDRE                                         r  bicycle_fsm/flash2/tim/timer_value/q_reg[0]/C
                         clock pessimism              0.237    -0.523    
                         clock uncertainty            0.072    -0.451    
    SLICE_X107Y120       FDRE (Hold_fdre_C_D)         0.091    -0.360    bicycle_fsm/flash2/tim/timer_value/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 bicycle_fsm/flash1/tim/timer_value/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/flash1/tim/timer_different/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.987%)  route 0.146ns (47.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.711    -0.520    bicycle_fsm/flash1/tim/timer_value/clk_out1
    SLICE_X108Y117       FDRE                                         r  bicycle_fsm/flash1/tim/timer_value/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y117       FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  bicycle_fsm/flash1/tim/timer_value/q_reg[0]/Q
                         net (fo=11, routed)          0.146    -0.211    bicycle_fsm/flash1/tim/timer_different/Q[0]
    SLICE_X107Y117       FDRE                                         r  bicycle_fsm/flash1/tim/timer_different/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.983    -0.757    bicycle_fsm/flash1/tim/timer_different/clk_out1
    SLICE_X107Y117       FDRE                                         r  bicycle_fsm/flash1/tim/timer_different/q_reg[0]/C
                         clock pessimism              0.251    -0.506    
                         clock uncertainty            0.072    -0.434    
    SLICE_X107Y117       FDRE (Hold_fdre_C_D)         0.075    -0.359    bicycle_fsm/flash1/tim/timer_different/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 bpu_up/debounce/state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bpu_up/debounce/state/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.227ns (72.547%)  route 0.086ns (27.453%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.709    -0.522    bpu_up/debounce/state/clk_out1
    SLICE_X113Y120       FDRE                                         r  bpu_up/debounce/state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDRE (Prop_fdre_C_Q)         0.128    -0.394 r  bpu_up/debounce/state/q_reg[0]/Q
                         net (fo=8, routed)           0.086    -0.308    bpu_up/debounce/counter/Q[0]
    SLICE_X113Y120       LUT4 (Prop_lut4_I3_O)        0.099    -0.209 r  bpu_up/debounce/counter/q[1]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.209    bpu_up/debounce/state/D[0]
    SLICE_X113Y120       FDRE                                         r  bpu_up/debounce/state/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.983    -0.757    bpu_up/debounce/state/clk_out1
    SLICE_X113Y120       FDRE                                         r  bpu_up/debounce/state/q_reg[1]/C
                         clock pessimism              0.235    -0.522    
                         clock uncertainty            0.072    -0.450    
    SLICE_X113Y120       FDRE (Hold_fdre_C_D)         0.091    -0.359    bpu_up/debounce/state/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 bicycle_fsm/flash2/shift/value_reg/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/flash2/tim/timer_value/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.444%)  route 0.149ns (44.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.707    -0.524    bicycle_fsm/flash2/shift/value_reg/clk_out1
    SLICE_X109Y121       FDRE                                         r  bicycle_fsm/flash2/shift/value_reg/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  bicycle_fsm/flash2/shift/value_reg/q_reg[1]/Q
                         net (fo=5, routed)           0.149    -0.234    bicycle_fsm/flash2/tim/timer_value/q_reg[5]_0[1]
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.045    -0.189 r  bicycle_fsm/flash2/tim/timer_value/q[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.189    bicycle_fsm/flash2/tim/timer_value/next_count[3]
    SLICE_X107Y120       FDRE                                         r  bicycle_fsm/flash2/tim/timer_value/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.980    -0.760    bicycle_fsm/flash2/tim/timer_value/clk_out1
    SLICE_X107Y120       FDRE                                         r  bicycle_fsm/flash2/tim/timer_value/q_reg[3]/C
                         clock pessimism              0.251    -0.509    
                         clock uncertainty            0.072    -0.437    
    SLICE_X107Y120       FDRE (Hold_fdre_C_D)         0.092    -0.345    bicycle_fsm/flash2/tim/timer_value/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 bicycle_fsm/flash2/shift/value_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/flash2/tim/timer_value/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.227ns (67.123%)  route 0.111ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.707    -0.524    bicycle_fsm/flash2/shift/value_reg/clk_out1
    SLICE_X109Y121       FDRE                                         r  bicycle_fsm/flash2/shift/value_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y121       FDRE (Prop_fdre_C_Q)         0.128    -0.396 r  bicycle_fsm/flash2/shift/value_reg/q_reg[0]/Q
                         net (fo=4, routed)           0.111    -0.285    bicycle_fsm/flash2/tim/timer_value/q_reg[5]_0[0]
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.099    -0.186 r  bicycle_fsm/flash2/tim/timer_value/q[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.186    bicycle_fsm/flash2/tim/timer_value/next_count[2]
    SLICE_X107Y120       FDRE                                         r  bicycle_fsm/flash2/tim/timer_value/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.980    -0.760    bicycle_fsm/flash2/tim/timer_value/clk_out1
    SLICE_X107Y120       FDRE                                         r  bicycle_fsm/flash2/tim/timer_value/q_reg[2]/C
                         clock pessimism              0.251    -0.509    
                         clock uncertainty            0.072    -0.437    
    SLICE_X107Y120       FDRE (Hold_fdre_C_D)         0.092    -0.345    bicycle_fsm/flash2/tim/timer_value/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 bicycle_fsm/flash1/tim/timer_value/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/flash1/tim/timer_value/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.311%)  route 0.139ns (42.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.710    -0.521    bicycle_fsm/flash1/tim/timer_value/clk_out1
    SLICE_X109Y118       FDRE                                         r  bicycle_fsm/flash1/tim/timer_value/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  bicycle_fsm/flash1/tim/timer_value/q_reg[5]/Q
                         net (fo=7, routed)           0.139    -0.241    bicycle_fsm/flash1/tim/timer_value/Q[5]
    SLICE_X109Y118       LUT6 (Prop_lut6_I1_O)        0.045    -0.196 r  bicycle_fsm/flash1/tim/timer_value/q[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    bicycle_fsm/flash1/tim/timer_value/q[5]_i_1_n_0
    SLICE_X109Y118       FDRE                                         r  bicycle_fsm/flash1/tim/timer_value/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.982    -0.758    bicycle_fsm/flash1/tim/timer_value/clk_out1
    SLICE_X109Y118       FDRE                                         r  bicycle_fsm/flash1/tim/timer_value/q_reg[5]/C
                         clock pessimism              0.237    -0.521    
                         clock uncertainty            0.072    -0.449    
    SLICE_X109Y118       FDRE (Hold_fdre_C_D)         0.091    -0.358    bicycle_fsm/flash1/tim/timer_value/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 bicycle_fsm/flash1/tim/timer_value/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/flash1/tim/timer_different/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.283%)  route 0.177ns (55.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.710    -0.521    bicycle_fsm/flash1/tim/timer_value/clk_out1
    SLICE_X109Y118       FDRE                                         r  bicycle_fsm/flash1/tim/timer_value/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  bicycle_fsm/flash1/tim/timer_value/q_reg[5]/Q
                         net (fo=7, routed)           0.177    -0.203    bicycle_fsm/flash1/tim/timer_different/Q[5]
    SLICE_X107Y118       FDRE                                         r  bicycle_fsm/flash1/tim/timer_different/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.982    -0.758    bicycle_fsm/flash1/tim/timer_different/clk_out1
    SLICE_X107Y118       FDRE                                         r  bicycle_fsm/flash1/tim/timer_different/q_reg[5]/C
                         clock pessimism              0.251    -0.507    
                         clock uncertainty            0.072    -0.435    
    SLICE_X107Y118       FDRE (Hold_fdre_C_D)         0.070    -0.365    bicycle_fsm/flash1/tim/timer_different/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.714    -0.517    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y112       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  bicycle_fsm/beat/value_reg/q_reg[0]/Q
                         net (fo=3, routed)           0.079    -0.297    bicycle_fsm/beat/value_reg/q_reg[0]
    SLICE_X107Y112       CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.173 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.173    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_6
    SLICE_X107Y112       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.987    -0.753    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y112       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[1]/C
                         clock pessimism              0.236    -0.517    
                         clock uncertainty            0.072    -0.445    
    SLICE_X107Y112       FDRE (Hold_fdre_C_D)         0.105    -0.340    bicycle_fsm/beat/value_reg/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 bicycle_fsm/flash1/tim/timer_value/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/flash1/tim/timer_different/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.778%)  route 0.174ns (55.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.711    -0.520    bicycle_fsm/flash1/tim/timer_value/clk_out1
    SLICE_X106Y117       FDRE                                         r  bicycle_fsm/flash1/tim/timer_value/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  bicycle_fsm/flash1/tim/timer_value/q_reg[3]/Q
                         net (fo=6, routed)           0.174    -0.205    bicycle_fsm/flash1/tim/timer_different/Q[3]
    SLICE_X107Y117       FDRE                                         r  bicycle_fsm/flash1/tim/timer_different/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.983    -0.757    bicycle_fsm/flash1/tim/timer_different/clk_out1
    SLICE_X107Y117       FDRE                                         r  bicycle_fsm/flash1/tim/timer_different/q_reg[3]/C
                         clock pessimism              0.250    -0.507    
                         clock uncertainty            0.072    -0.435    
    SLICE_X107Y117       FDRE (Hold_fdre_C_D)         0.060    -0.375    bicycle_fsm/flash1/tim/timer_different/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.445ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 2.247ns (49.705%)  route 2.274ns (50.295%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 8.680 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.047    -0.669    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 f  bicycle_fsm/beat/value_reg/q_reg[18]/Q
                         net (fo=6, routed)           0.843     0.630    bicycle_fsm/beat/value_reg/q_reg[18]
    SLICE_X106Y115       LUT4 (Prop_lut4_I3_O)        0.124     0.754 r  bicycle_fsm/beat/value_reg/q[8]_i_6__0/O
                         net (fo=5, routed)           0.668     1.422    bicycle_fsm/beat/value_reg/q[8]_i_6__0_n_0
    SLICE_X106Y115       LUT5 (Prop_lut5_I4_O)        0.150     1.572 r  bicycle_fsm/beat/value_reg/q[0]_i_4__0/O
                         net (fo=5, routed)           0.762     2.334    bicycle_fsm/beat/value_reg/q[0]_i_4__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.326     2.660 r  bicycle_fsm/beat/value_reg/q[0]_i_2__1/O
                         net (fo=1, routed)           0.000     2.660    bicycle_fsm/beat/value_reg/q[0]_i_2__1_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.061 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.175 r  bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.175    bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.289 r  bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.289    bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.403 r  bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.403    bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2_n_0
    SLICE_X107Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.517 r  bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.517    bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2_n_0
    SLICE_X107Y117       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.851 r  bicycle_fsm/beat/value_reg/q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.851    bicycle_fsm/beat/value_reg/q_reg[20]_i_1_n_6
    SLICE_X107Y117       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.849     8.680    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y117       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[21]/C
                         clock pessimism              0.625     9.306    
                         clock uncertainty           -0.072     9.234    
    SLICE_X107Y117       FDRE (Setup_fdre_C_D)        0.062     9.296    bicycle_fsm/beat/value_reg/q_reg[21]
  -------------------------------------------------------------------
                         required time                          9.296    
                         arrival time                          -3.851    
  -------------------------------------------------------------------
                         slack                                  5.445    

Slack (MET) :             5.556ns  (required time - arrival time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 2.136ns (48.439%)  route 2.274ns (51.561%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 8.680 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.047    -0.669    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 f  bicycle_fsm/beat/value_reg/q_reg[18]/Q
                         net (fo=6, routed)           0.843     0.630    bicycle_fsm/beat/value_reg/q_reg[18]
    SLICE_X106Y115       LUT4 (Prop_lut4_I3_O)        0.124     0.754 r  bicycle_fsm/beat/value_reg/q[8]_i_6__0/O
                         net (fo=5, routed)           0.668     1.422    bicycle_fsm/beat/value_reg/q[8]_i_6__0_n_0
    SLICE_X106Y115       LUT5 (Prop_lut5_I4_O)        0.150     1.572 r  bicycle_fsm/beat/value_reg/q[0]_i_4__0/O
                         net (fo=5, routed)           0.762     2.334    bicycle_fsm/beat/value_reg/q[0]_i_4__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.326     2.660 r  bicycle_fsm/beat/value_reg/q[0]_i_2__1/O
                         net (fo=1, routed)           0.000     2.660    bicycle_fsm/beat/value_reg/q[0]_i_2__1_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.061 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.175 r  bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.175    bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.289 r  bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.289    bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.403 r  bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.403    bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2_n_0
    SLICE_X107Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.517 r  bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.517    bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2_n_0
    SLICE_X107Y117       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.740 r  bicycle_fsm/beat/value_reg/q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.740    bicycle_fsm/beat/value_reg/q_reg[20]_i_1_n_7
    SLICE_X107Y117       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.849     8.680    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y117       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[20]/C
                         clock pessimism              0.625     9.306    
                         clock uncertainty           -0.072     9.234    
    SLICE_X107Y117       FDRE (Setup_fdre_C_D)        0.062     9.296    bicycle_fsm/beat/value_reg/q_reg[20]
  -------------------------------------------------------------------
                         required time                          9.296    
                         arrival time                          -3.740    
  -------------------------------------------------------------------
                         slack                                  5.556    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 2.133ns (48.404%)  route 2.274ns (51.596%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.047    -0.669    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 f  bicycle_fsm/beat/value_reg/q_reg[18]/Q
                         net (fo=6, routed)           0.843     0.630    bicycle_fsm/beat/value_reg/q_reg[18]
    SLICE_X106Y115       LUT4 (Prop_lut4_I3_O)        0.124     0.754 r  bicycle_fsm/beat/value_reg/q[8]_i_6__0/O
                         net (fo=5, routed)           0.668     1.422    bicycle_fsm/beat/value_reg/q[8]_i_6__0_n_0
    SLICE_X106Y115       LUT5 (Prop_lut5_I4_O)        0.150     1.572 r  bicycle_fsm/beat/value_reg/q[0]_i_4__0/O
                         net (fo=5, routed)           0.762     2.334    bicycle_fsm/beat/value_reg/q[0]_i_4__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.326     2.660 r  bicycle_fsm/beat/value_reg/q[0]_i_2__1/O
                         net (fo=1, routed)           0.000     2.660    bicycle_fsm/beat/value_reg/q[0]_i_2__1_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.061 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.175 r  bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.175    bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.289 r  bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.289    bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.403 r  bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.403    bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2_n_0
    SLICE_X107Y116       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.737 r  bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     3.737    bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2_n_6
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.850     8.681    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[17]/C
                         clock pessimism              0.649     9.331    
                         clock uncertainty           -0.072     9.259    
    SLICE_X107Y116       FDRE (Setup_fdre_C_D)        0.062     9.321    bicycle_fsm/beat/value_reg/q_reg[17]
  -------------------------------------------------------------------
                         required time                          9.321    
                         arrival time                          -3.737    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.386ns  (logic 2.112ns (48.157%)  route 2.274ns (51.843%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.047    -0.669    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 f  bicycle_fsm/beat/value_reg/q_reg[18]/Q
                         net (fo=6, routed)           0.843     0.630    bicycle_fsm/beat/value_reg/q_reg[18]
    SLICE_X106Y115       LUT4 (Prop_lut4_I3_O)        0.124     0.754 r  bicycle_fsm/beat/value_reg/q[8]_i_6__0/O
                         net (fo=5, routed)           0.668     1.422    bicycle_fsm/beat/value_reg/q[8]_i_6__0_n_0
    SLICE_X106Y115       LUT5 (Prop_lut5_I4_O)        0.150     1.572 r  bicycle_fsm/beat/value_reg/q[0]_i_4__0/O
                         net (fo=5, routed)           0.762     2.334    bicycle_fsm/beat/value_reg/q[0]_i_4__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.326     2.660 r  bicycle_fsm/beat/value_reg/q[0]_i_2__1/O
                         net (fo=1, routed)           0.000     2.660    bicycle_fsm/beat/value_reg/q[0]_i_2__1_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.061 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.175 r  bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.175    bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.289 r  bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.289    bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.403 r  bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.403    bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2_n_0
    SLICE_X107Y116       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.716 r  bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     3.716    bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2_n_4
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.850     8.681    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[19]/C
                         clock pessimism              0.649     9.331    
                         clock uncertainty           -0.072     9.259    
    SLICE_X107Y116       FDRE (Setup_fdre_C_D)        0.062     9.321    bicycle_fsm/beat/value_reg/q_reg[19]
  -------------------------------------------------------------------
                         required time                          9.321    
                         arrival time                          -3.716    
  -------------------------------------------------------------------
                         slack                                  5.605    

Slack (MET) :             5.675ns  (required time - arrival time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 2.019ns (47.034%)  route 2.274ns (52.966%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 8.682 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.047    -0.669    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 f  bicycle_fsm/beat/value_reg/q_reg[18]/Q
                         net (fo=6, routed)           0.843     0.630    bicycle_fsm/beat/value_reg/q_reg[18]
    SLICE_X106Y115       LUT4 (Prop_lut4_I3_O)        0.124     0.754 r  bicycle_fsm/beat/value_reg/q[8]_i_6__0/O
                         net (fo=5, routed)           0.668     1.422    bicycle_fsm/beat/value_reg/q[8]_i_6__0_n_0
    SLICE_X106Y115       LUT5 (Prop_lut5_I4_O)        0.150     1.572 r  bicycle_fsm/beat/value_reg/q[0]_i_4__0/O
                         net (fo=5, routed)           0.762     2.334    bicycle_fsm/beat/value_reg/q[0]_i_4__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.326     2.660 r  bicycle_fsm/beat/value_reg/q[0]_i_2__1/O
                         net (fo=1, routed)           0.000     2.660    bicycle_fsm/beat/value_reg/q[0]_i_2__1_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.061 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.175 r  bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.175    bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.289 r  bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.289    bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.623 r  bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     3.623    bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2_n_6
    SLICE_X107Y115       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.851     8.682    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y115       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[13]/C
                         clock pessimism              0.625     9.308    
                         clock uncertainty           -0.072     9.236    
    SLICE_X107Y115       FDRE (Setup_fdre_C_D)        0.062     9.298    bicycle_fsm/beat/value_reg/q_reg[13]
  -------------------------------------------------------------------
                         required time                          9.298    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                  5.675    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 2.038ns (47.268%)  route 2.274ns (52.732%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.047    -0.669    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 f  bicycle_fsm/beat/value_reg/q_reg[18]/Q
                         net (fo=6, routed)           0.843     0.630    bicycle_fsm/beat/value_reg/q_reg[18]
    SLICE_X106Y115       LUT4 (Prop_lut4_I3_O)        0.124     0.754 r  bicycle_fsm/beat/value_reg/q[8]_i_6__0/O
                         net (fo=5, routed)           0.668     1.422    bicycle_fsm/beat/value_reg/q[8]_i_6__0_n_0
    SLICE_X106Y115       LUT5 (Prop_lut5_I4_O)        0.150     1.572 r  bicycle_fsm/beat/value_reg/q[0]_i_4__0/O
                         net (fo=5, routed)           0.762     2.334    bicycle_fsm/beat/value_reg/q[0]_i_4__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.326     2.660 r  bicycle_fsm/beat/value_reg/q[0]_i_2__1/O
                         net (fo=1, routed)           0.000     2.660    bicycle_fsm/beat/value_reg/q[0]_i_2__1_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.061 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.175 r  bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.175    bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.289 r  bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.289    bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.403 r  bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.403    bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2_n_0
    SLICE_X107Y116       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.642 r  bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     3.642    bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2_n_5
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.850     8.681    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
                         clock pessimism              0.649     9.331    
                         clock uncertainty           -0.072     9.259    
    SLICE_X107Y116       FDRE (Setup_fdre_C_D)        0.062     9.321    bicycle_fsm/beat/value_reg/q_reg[18]
  -------------------------------------------------------------------
                         required time                          9.321    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.695ns  (required time - arrival time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 2.022ns (47.071%)  route 2.274ns (52.929%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.047    -0.669    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 f  bicycle_fsm/beat/value_reg/q_reg[18]/Q
                         net (fo=6, routed)           0.843     0.630    bicycle_fsm/beat/value_reg/q_reg[18]
    SLICE_X106Y115       LUT4 (Prop_lut4_I3_O)        0.124     0.754 r  bicycle_fsm/beat/value_reg/q[8]_i_6__0/O
                         net (fo=5, routed)           0.668     1.422    bicycle_fsm/beat/value_reg/q[8]_i_6__0_n_0
    SLICE_X106Y115       LUT5 (Prop_lut5_I4_O)        0.150     1.572 r  bicycle_fsm/beat/value_reg/q[0]_i_4__0/O
                         net (fo=5, routed)           0.762     2.334    bicycle_fsm/beat/value_reg/q[0]_i_4__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.326     2.660 r  bicycle_fsm/beat/value_reg/q[0]_i_2__1/O
                         net (fo=1, routed)           0.000     2.660    bicycle_fsm/beat/value_reg/q[0]_i_2__1_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.061 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.175 r  bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.175    bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.289 r  bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.289    bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.403 r  bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.403    bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2_n_0
    SLICE_X107Y116       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.626 r  bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     3.626    bicycle_fsm/beat/value_reg/q_reg[16]_i_1__2_n_7
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.850     8.681    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[16]/C
                         clock pessimism              0.649     9.331    
                         clock uncertainty           -0.072     9.259    
    SLICE_X107Y116       FDRE (Setup_fdre_C_D)        0.062     9.321    bicycle_fsm/beat/value_reg/q_reg[16]
  -------------------------------------------------------------------
                         required time                          9.321    
                         arrival time                          -3.626    
  -------------------------------------------------------------------
                         slack                                  5.695    

Slack (MET) :             5.696ns  (required time - arrival time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 1.998ns (46.774%)  route 2.274ns (53.226%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 8.682 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.047    -0.669    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 f  bicycle_fsm/beat/value_reg/q_reg[18]/Q
                         net (fo=6, routed)           0.843     0.630    bicycle_fsm/beat/value_reg/q_reg[18]
    SLICE_X106Y115       LUT4 (Prop_lut4_I3_O)        0.124     0.754 r  bicycle_fsm/beat/value_reg/q[8]_i_6__0/O
                         net (fo=5, routed)           0.668     1.422    bicycle_fsm/beat/value_reg/q[8]_i_6__0_n_0
    SLICE_X106Y115       LUT5 (Prop_lut5_I4_O)        0.150     1.572 r  bicycle_fsm/beat/value_reg/q[0]_i_4__0/O
                         net (fo=5, routed)           0.762     2.334    bicycle_fsm/beat/value_reg/q[0]_i_4__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.326     2.660 r  bicycle_fsm/beat/value_reg/q[0]_i_2__1/O
                         net (fo=1, routed)           0.000     2.660    bicycle_fsm/beat/value_reg/q[0]_i_2__1_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.061 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.175 r  bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.175    bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.289 r  bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.289    bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.602 r  bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     3.602    bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2_n_4
    SLICE_X107Y115       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.851     8.682    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y115       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[15]/C
                         clock pessimism              0.625     9.308    
                         clock uncertainty           -0.072     9.236    
    SLICE_X107Y115       FDRE (Setup_fdre_C_D)        0.062     9.298    bicycle_fsm/beat/value_reg/q_reg[15]
  -------------------------------------------------------------------
                         required time                          9.298    
                         arrival time                          -3.602    
  -------------------------------------------------------------------
                         slack                                  5.696    

Slack (MET) :             5.763ns  (required time - arrival time)
  Source:                 bpu_right/debounce/state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/flash2/shift/value_reg/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 1.230ns (32.018%)  route 2.612ns (67.982%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 8.676 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.046    -0.670    bpu_right/debounce/state/clk_out1
    SLICE_X110Y118       FDRE                                         r  bpu_right/debounce/state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y118       FDRE (Prop_fdre_C_Q)         0.419    -0.251 f  bpu_right/debounce/state/q_reg[0]/Q
                         net (fo=11, routed)          1.044     0.793    bicycle_fsm/masterFSM/state_reg/q_reg[0]_3[0]
    SLICE_X109Y120       LUT5 (Prop_lut5_I1_O)        0.327     1.120 f  bicycle_fsm/masterFSM/state_reg/q[1]_i_4/O
                         net (fo=3, routed)           0.426     1.546    bpu_down/one_pulse/last_value_storage/q_reg[3]_0
    SLICE_X109Y121       LUT5 (Prop_lut5_I4_O)        0.332     1.878 f  bpu_down/one_pulse/last_value_storage/q[3]_i_3/O
                         net (fo=3, routed)           0.666     2.544    bicycle_fsm/flash2/shift/value_reg/q_reg[3]_0
    SLICE_X109Y121       LUT5 (Prop_lut5_I2_O)        0.152     2.696 r  bicycle_fsm/flash2/shift/value_reg/q[0]_i_1__9/O
                         net (fo=1, routed)           0.475     3.171    bicycle_fsm/flash2/shift/value_reg/next_state[0]
    SLICE_X109Y121       FDRE                                         r  bicycle_fsm/flash2/shift/value_reg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.845     8.676    bicycle_fsm/flash2/shift/value_reg/clk_out1
    SLICE_X109Y121       FDRE                                         r  bicycle_fsm/flash2/shift/value_reg/q_reg[0]/C
                         clock pessimism              0.584     9.261    
                         clock uncertainty           -0.072     9.189    
    SLICE_X109Y121       FDRE (Setup_fdre_C_D)       -0.255     8.934    bicycle_fsm/flash2/shift/value_reg/q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.934    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                  5.763    

Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 1.924ns (45.835%)  route 2.274ns (54.165%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 8.682 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         2.047    -0.669    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y116       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.213 f  bicycle_fsm/beat/value_reg/q_reg[18]/Q
                         net (fo=6, routed)           0.843     0.630    bicycle_fsm/beat/value_reg/q_reg[18]
    SLICE_X106Y115       LUT4 (Prop_lut4_I3_O)        0.124     0.754 r  bicycle_fsm/beat/value_reg/q[8]_i_6__0/O
                         net (fo=5, routed)           0.668     1.422    bicycle_fsm/beat/value_reg/q[8]_i_6__0_n_0
    SLICE_X106Y115       LUT5 (Prop_lut5_I4_O)        0.150     1.572 r  bicycle_fsm/beat/value_reg/q[0]_i_4__0/O
                         net (fo=5, routed)           0.762     2.334    bicycle_fsm/beat/value_reg/q[0]_i_4__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.326     2.660 r  bicycle_fsm/beat/value_reg/q[0]_i_2__1/O
                         net (fo=1, routed)           0.000     2.660    bicycle_fsm/beat/value_reg/q[0]_i_2__1_n_0
    SLICE_X107Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.061 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.061    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.175 r  bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.175    bicycle_fsm/beat/value_reg/q_reg[4]_i_1__2_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.289 r  bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.289    bicycle_fsm/beat/value_reg/q_reg[8]_i_1__2_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.528 r  bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     3.528    bicycle_fsm/beat/value_reg/q_reg[12]_i_1__2_n_5
    SLICE_X107Y115       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         1.851     8.682    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y115       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[14]/C
                         clock pessimism              0.625     9.308    
                         clock uncertainty           -0.072     9.236    
    SLICE_X107Y115       FDRE (Setup_fdre_C_D)        0.062     9.298    bicycle_fsm/beat/value_reg/q_reg[14]
  -------------------------------------------------------------------
                         required time                          9.298    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                  5.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 bicycle_fsm/flash1/tim/timer_value/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/flash1/tim/timer_value/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.717%)  route 0.115ns (38.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.711    -0.520    bicycle_fsm/flash1/tim/timer_value/clk_out1
    SLICE_X109Y117       FDRE                                         r  bicycle_fsm/flash1/tim/timer_value/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  bicycle_fsm/flash1/tim/timer_value/q_reg[6]/Q
                         net (fo=7, routed)           0.115    -0.264    bicycle_fsm/flash1/tim/timer_value/Q[6]
    SLICE_X108Y117       LUT6 (Prop_lut6_I1_O)        0.045    -0.219 r  bicycle_fsm/flash1/tim/timer_value/q[0]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.219    bicycle_fsm/flash1/tim/timer_value/q[0]_i_1__5_n_0
    SLICE_X108Y117       FDRE                                         r  bicycle_fsm/flash1/tim/timer_value/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.983    -0.757    bicycle_fsm/flash1/tim/timer_value/clk_out1
    SLICE_X108Y117       FDRE                                         r  bicycle_fsm/flash1/tim/timer_value/q_reg[0]/C
                         clock pessimism              0.250    -0.507    
                         clock uncertainty            0.072    -0.435    
    SLICE_X108Y117       FDRE (Hold_fdre_C_D)         0.121    -0.314    bicycle_fsm/flash1/tim/timer_value/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 bicycle_fsm/flash2/tim/timer_value/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/flash2/tim/timer_value/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (72.921%)  route 0.084ns (27.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.708    -0.523    bicycle_fsm/flash2/tim/timer_value/clk_out1
    SLICE_X107Y120       FDRE                                         r  bicycle_fsm/flash2/tim/timer_value/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y120       FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  bicycle_fsm/flash2/tim/timer_value/q_reg[5]/Q
                         net (fo=7, routed)           0.084    -0.311    bicycle_fsm/flash2/tim/timer_value/Q[5]
    SLICE_X107Y120       LUT6 (Prop_lut6_I1_O)        0.099    -0.212 r  bicycle_fsm/flash2/tim/timer_value/q[0]_i_1__7/O
                         net (fo=1, routed)           0.000    -0.212    bicycle_fsm/flash2/tim/timer_value/next_count[0]
    SLICE_X107Y120       FDRE                                         r  bicycle_fsm/flash2/tim/timer_value/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.980    -0.760    bicycle_fsm/flash2/tim/timer_value/clk_out1
    SLICE_X107Y120       FDRE                                         r  bicycle_fsm/flash2/tim/timer_value/q_reg[0]/C
                         clock pessimism              0.237    -0.523    
                         clock uncertainty            0.072    -0.451    
    SLICE_X107Y120       FDRE (Hold_fdre_C_D)         0.091    -0.360    bicycle_fsm/flash2/tim/timer_value/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 bicycle_fsm/flash1/tim/timer_value/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/flash1/tim/timer_different/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.987%)  route 0.146ns (47.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.711    -0.520    bicycle_fsm/flash1/tim/timer_value/clk_out1
    SLICE_X108Y117       FDRE                                         r  bicycle_fsm/flash1/tim/timer_value/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y117       FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  bicycle_fsm/flash1/tim/timer_value/q_reg[0]/Q
                         net (fo=11, routed)          0.146    -0.211    bicycle_fsm/flash1/tim/timer_different/Q[0]
    SLICE_X107Y117       FDRE                                         r  bicycle_fsm/flash1/tim/timer_different/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.983    -0.757    bicycle_fsm/flash1/tim/timer_different/clk_out1
    SLICE_X107Y117       FDRE                                         r  bicycle_fsm/flash1/tim/timer_different/q_reg[0]/C
                         clock pessimism              0.251    -0.506    
                         clock uncertainty            0.072    -0.434    
    SLICE_X107Y117       FDRE (Hold_fdre_C_D)         0.075    -0.359    bicycle_fsm/flash1/tim/timer_different/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 bpu_up/debounce/state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bpu_up/debounce/state/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.227ns (72.547%)  route 0.086ns (27.453%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.709    -0.522    bpu_up/debounce/state/clk_out1
    SLICE_X113Y120       FDRE                                         r  bpu_up/debounce/state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDRE (Prop_fdre_C_Q)         0.128    -0.394 r  bpu_up/debounce/state/q_reg[0]/Q
                         net (fo=8, routed)           0.086    -0.308    bpu_up/debounce/counter/Q[0]
    SLICE_X113Y120       LUT4 (Prop_lut4_I3_O)        0.099    -0.209 r  bpu_up/debounce/counter/q[1]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.209    bpu_up/debounce/state/D[0]
    SLICE_X113Y120       FDRE                                         r  bpu_up/debounce/state/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.983    -0.757    bpu_up/debounce/state/clk_out1
    SLICE_X113Y120       FDRE                                         r  bpu_up/debounce/state/q_reg[1]/C
                         clock pessimism              0.235    -0.522    
                         clock uncertainty            0.072    -0.450    
    SLICE_X113Y120       FDRE (Hold_fdre_C_D)         0.091    -0.359    bpu_up/debounce/state/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 bicycle_fsm/flash2/shift/value_reg/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/flash2/tim/timer_value/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.444%)  route 0.149ns (44.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.707    -0.524    bicycle_fsm/flash2/shift/value_reg/clk_out1
    SLICE_X109Y121       FDRE                                         r  bicycle_fsm/flash2/shift/value_reg/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  bicycle_fsm/flash2/shift/value_reg/q_reg[1]/Q
                         net (fo=5, routed)           0.149    -0.234    bicycle_fsm/flash2/tim/timer_value/q_reg[5]_0[1]
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.045    -0.189 r  bicycle_fsm/flash2/tim/timer_value/q[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.189    bicycle_fsm/flash2/tim/timer_value/next_count[3]
    SLICE_X107Y120       FDRE                                         r  bicycle_fsm/flash2/tim/timer_value/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.980    -0.760    bicycle_fsm/flash2/tim/timer_value/clk_out1
    SLICE_X107Y120       FDRE                                         r  bicycle_fsm/flash2/tim/timer_value/q_reg[3]/C
                         clock pessimism              0.251    -0.509    
                         clock uncertainty            0.072    -0.437    
    SLICE_X107Y120       FDRE (Hold_fdre_C_D)         0.092    -0.345    bicycle_fsm/flash2/tim/timer_value/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 bicycle_fsm/flash2/shift/value_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/flash2/tim/timer_value/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.227ns (67.123%)  route 0.111ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.707    -0.524    bicycle_fsm/flash2/shift/value_reg/clk_out1
    SLICE_X109Y121       FDRE                                         r  bicycle_fsm/flash2/shift/value_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y121       FDRE (Prop_fdre_C_Q)         0.128    -0.396 r  bicycle_fsm/flash2/shift/value_reg/q_reg[0]/Q
                         net (fo=4, routed)           0.111    -0.285    bicycle_fsm/flash2/tim/timer_value/q_reg[5]_0[0]
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.099    -0.186 r  bicycle_fsm/flash2/tim/timer_value/q[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.186    bicycle_fsm/flash2/tim/timer_value/next_count[2]
    SLICE_X107Y120       FDRE                                         r  bicycle_fsm/flash2/tim/timer_value/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.980    -0.760    bicycle_fsm/flash2/tim/timer_value/clk_out1
    SLICE_X107Y120       FDRE                                         r  bicycle_fsm/flash2/tim/timer_value/q_reg[2]/C
                         clock pessimism              0.251    -0.509    
                         clock uncertainty            0.072    -0.437    
    SLICE_X107Y120       FDRE (Hold_fdre_C_D)         0.092    -0.345    bicycle_fsm/flash2/tim/timer_value/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 bicycle_fsm/flash1/tim/timer_value/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/flash1/tim/timer_value/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.311%)  route 0.139ns (42.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.710    -0.521    bicycle_fsm/flash1/tim/timer_value/clk_out1
    SLICE_X109Y118       FDRE                                         r  bicycle_fsm/flash1/tim/timer_value/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  bicycle_fsm/flash1/tim/timer_value/q_reg[5]/Q
                         net (fo=7, routed)           0.139    -0.241    bicycle_fsm/flash1/tim/timer_value/Q[5]
    SLICE_X109Y118       LUT6 (Prop_lut6_I1_O)        0.045    -0.196 r  bicycle_fsm/flash1/tim/timer_value/q[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    bicycle_fsm/flash1/tim/timer_value/q[5]_i_1_n_0
    SLICE_X109Y118       FDRE                                         r  bicycle_fsm/flash1/tim/timer_value/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.982    -0.758    bicycle_fsm/flash1/tim/timer_value/clk_out1
    SLICE_X109Y118       FDRE                                         r  bicycle_fsm/flash1/tim/timer_value/q_reg[5]/C
                         clock pessimism              0.237    -0.521    
                         clock uncertainty            0.072    -0.449    
    SLICE_X109Y118       FDRE (Hold_fdre_C_D)         0.091    -0.358    bicycle_fsm/flash1/tim/timer_value/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 bicycle_fsm/flash1/tim/timer_value/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/flash1/tim/timer_different/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.283%)  route 0.177ns (55.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.710    -0.521    bicycle_fsm/flash1/tim/timer_value/clk_out1
    SLICE_X109Y118       FDRE                                         r  bicycle_fsm/flash1/tim/timer_value/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  bicycle_fsm/flash1/tim/timer_value/q_reg[5]/Q
                         net (fo=7, routed)           0.177    -0.203    bicycle_fsm/flash1/tim/timer_different/Q[5]
    SLICE_X107Y118       FDRE                                         r  bicycle_fsm/flash1/tim/timer_different/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.982    -0.758    bicycle_fsm/flash1/tim/timer_different/clk_out1
    SLICE_X107Y118       FDRE                                         r  bicycle_fsm/flash1/tim/timer_different/q_reg[5]/C
                         clock pessimism              0.251    -0.507    
                         clock uncertainty            0.072    -0.435    
    SLICE_X107Y118       FDRE (Hold_fdre_C_D)         0.070    -0.365    bicycle_fsm/flash1/tim/timer_different/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 bicycle_fsm/beat/value_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/beat/value_reg/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.714    -0.517    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y112       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  bicycle_fsm/beat/value_reg/q_reg[0]/Q
                         net (fo=3, routed)           0.079    -0.297    bicycle_fsm/beat/value_reg/q_reg[0]
    SLICE_X107Y112       CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.173 r  bicycle_fsm/beat/value_reg/q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.173    bicycle_fsm/beat/value_reg/q_reg[0]_i_1_n_6
    SLICE_X107Y112       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.987    -0.753    bicycle_fsm/beat/value_reg/clk_out1
    SLICE_X107Y112       FDRE                                         r  bicycle_fsm/beat/value_reg/q_reg[1]/C
                         clock pessimism              0.236    -0.517    
                         clock uncertainty            0.072    -0.445    
    SLICE_X107Y112       FDRE (Hold_fdre_C_D)         0.105    -0.340    bicycle_fsm/beat/value_reg/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 bicycle_fsm/flash1/tim/timer_value/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bicycle_fsm/flash1/tim/timer_different/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.778%)  route 0.174ns (55.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.711    -0.520    bicycle_fsm/flash1/tim/timer_value/clk_out1
    SLICE_X106Y117       FDRE                                         r  bicycle_fsm/flash1/tim/timer_value/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  bicycle_fsm/flash1/tim/timer_value/q_reg[3]/Q
                         net (fo=6, routed)           0.174    -0.205    bicycle_fsm/flash1/tim/timer_different/Q[3]
    SLICE_X107Y117       FDRE                                         r  bicycle_fsm/flash1/tim/timer_different/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=143, routed)         0.983    -0.757    bicycle_fsm/flash1/tim/timer_different/clk_out1
    SLICE_X107Y117       FDRE                                         r  bicycle_fsm/flash1/tim/timer_different/q_reg[3]/C
                         clock pessimism              0.250    -0.507    
                         clock uncertainty            0.072    -0.435    
    SLICE_X107Y117       FDRE (Hold_fdre_C_D)         0.060    -0.375    bicycle_fsm/flash1/tim/timer_different/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.170    





