--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
enable      |    3.416(R)|    0.540(R)|clk_BUFGP         |   0.000|
reset       |    2.933(R)|   -0.457(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
Transistor<0>|    9.382(R)|clk_BUFGP         |   0.000|
Transistor<1>|    9.356(R)|clk_BUFGP         |   0.000|
Transistor<2>|   10.078(R)|clk_BUFGP         |   0.000|
Transistor<3>|    9.399(R)|clk_BUFGP         |   0.000|
dp           |    8.306(R)|clk_BUFGP         |   0.000|
dpMux        |    8.697(R)|clk_BUFGP         |   0.000|
printMux<0>  |   10.220(R)|clk_BUFGP         |   0.000|
printMux<1>  |   10.102(R)|clk_BUFGP         |   0.000|
printMux<2>  |   10.098(R)|clk_BUFGP         |   0.000|
printMux<3>  |    9.886(R)|clk_BUFGP         |   0.000|
sa           |   11.976(R)|clk_BUFGP         |   0.000|
sb           |   11.569(R)|clk_BUFGP         |   0.000|
sc           |   12.552(R)|clk_BUFGP         |   0.000|
sd           |   12.021(R)|clk_BUFGP         |   0.000|
se           |   12.312(R)|clk_BUFGP         |   0.000|
sf           |   11.896(R)|clk_BUFGP         |   0.000|
sg           |   11.812(R)|clk_BUFGP         |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.273|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Mar 27 20:14:07 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4503 MB



