<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <packageLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;Contents of report file './report/loop_imperfect_design_analysis_routed.rpt' is as follows:&#xA;Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xA;-------------------------------------------------------------------------------------------------&#xA;| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019&#xA;| Date         : Tue Oct 24 09:55:26 2023&#xA;| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS&#xA;| Command      : report_design_analysis -file ./report/loop_imperfect_design_analysis_routed.rpt&#xA;| Design       : bd_0_wrapper&#xA;| Device       : xc7k160t&#xA;| Design State : Physopt postRoute&#xA;-------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report Design Analysis&#xA;&#xA;&#xA;Table of Contents&#xA;-----------------&#xA;1. Setup Path Characteristics 1-1&#xA;2. Logic Level Distribution&#xA;3. Placer Final Level Congestion Reporting&#xA;4. Initial Estimated Router Congestion Reporting&#xA;5. SLR Net Crossing Reporting&#xA;&#xA;&#xA;1. Setup Path Characteristics 1-1&#xA;---------------------------------&#xA;&#xA;&#xA;+---------------------------+-------------------------------------------------+&#xA;|      Characteristics      |                     Path #1                     |&#xA;+---------------------------+-------------------------------------------------+&#xA;| Requirement               |                                           4.000 |&#xA;| Path Delay                |                                           2.940 |&#xA;| Logic Delay               | 0.988(34%)                                      |&#xA;| Net Delay                 | 1.952(66%)                                      |&#xA;| Clock Skew                |                                          -0.034 |&#xA;| Slack                     |                                           0.624 |&#xA;| Clock Relationship        | Safely Timed                                    |&#xA;| Logic Levels              |                                               6 |&#xA;| Routes                    |                                               0 |&#xA;| Logical Path              | FDRE LUT2 CARRY4 CARRY4 CARRY4 CARRY4 LUT2 FDRE |&#xA;| Start Point Clock         | ap_clk                                          |&#xA;| End Point Clock           | ap_clk                                          |&#xA;| DSP Block                 | None                                            |&#xA;| BRAM                      | None                                            |&#xA;| IO Crossings              |                                               0 |&#xA;| Config Crossings          |                                               0 |&#xA;| SLR Crossings             |                                               0 |&#xA;| PBlocks                   |                                               0 |&#xA;| High Fanout               |                                              38 |&#xA;| Dont Touch                |                                               0 |&#xA;| Mark Debug                |                                               0 |&#xA;| Start Point Pin Primitive | FDRE/C                                          |&#xA;| End Point Pin Primitive   | FDRE/R                                          |&#xA;| Start Point Pin           | j_0_in_reg_92_reg[3]/C                          |&#xA;| End Point Pin             | i_0_reg_102_reg[0]/R                            |&#xA;+---------------------------+-------------------------------------------------+&#xA;* Bounding box calculated as % of dimensions for the target device (308, 500)&#xA;&#xA;&#xA;&#xA;&#xA;2. Logic Level Distribution&#xA;---------------------------&#xA;&#xA;&#xA;+-----------------+-------------+----+----+---+---+-----+&#xA;| End Point Clock | Requirement |  0 |  1 | 2 | 3 |  6  |&#xA;+-----------------+-------------+----+----+---+---+-----+&#xA;| ap_clk          | 4.000ns     | 88 | 89 | 3 | 3 | 157 |&#xA;+-----------------+-------------+----+----+---+---+-----+&#xA;* Columns represent the logic levels per end point clock&#xA;** Distribution is for top worst 340 paths&#xA;&#xA;&#xA;&#xA;&#xA;3. Placer Final Level Congestion Reporting&#xA;------------------------------------------&#xA;&#xA;&#xA;+-----------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+&#xA;| Direction | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |&#xA;+-----------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+&#xA;* No congestion windows are found above level 5&#xA;&#xA;&#xA;&#xA;&#xA;4. Initial Estimated Router Congestion Reporting&#xA;------------------------------------------------&#xA;&#xA;&#xA;+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+&#xA;| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |&#xA;+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+&#xA;&#xA;&#xA;&#xA;&#xA;5. SLR Net Crossing Reporting&#xA;-----------------------------&#xA;&#xA;&#xA;+------------+-----------------------------+&#xA;| Cell Names | Number of Nets crossing SLR |&#xA;+------------+-----------------------------+&#xA;* The current part is not an SSI device&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/loop_imperfect_failfast_routed.rpt&#xA; -I- design metrics completed in 0 seconds&#xA; -I- DONT_TOUCH metric completed in 0 seconds&#xA; -I- utilization metrics completed in 0 seconds&#xA; -I- control set metrics completed in 0 seconds&#xA; -I- methodology check metrics completed in 1 seconds&#xA; -I- average fanout metrics completed in 0 seconds (0 modules)&#xA; -I- non-FD high fanout nets completed in 0 seconds&#xA; -I- path budgeting metrics completed in 0 seconds&#xA;#  +-----------------------------------------------------------------------------------------+&#xA;#  | Design Summary                                                                          |&#xA;#  | impl_1                                                                                  |&#xA;#  | xc7k160tfbg484-1                                                                        |&#xA;#  +-----------------------------------------------------------+-----------+--------+--------+&#xA;#  | Criteria                                                  | Guideline | Actual | Status |&#xA;#  +-----------------------------------------------------------+-----------+--------+--------+&#xA;#  | LUT                                                       | 70%       | 0.13%  | OK     |&#xA;#  | FD                                                        | 50%       | 0.08%  | OK     |&#xA;#  | LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |&#xA;#  | MUXF7                                                     | 15%       | 0.00%  | OK     |&#xA;#  | DSP48                                                     | 80%       | 0.00%  | OK     |&#xA;#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |&#xA;#  | DSP48+RAMB+URAM (Avg)                                     | 70%       | 0.00%  | OK     |&#xA;#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |&#xA;#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |&#xA;#  | Control Sets                                              | 1901      | 10     | OK     |&#xA;#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |&#xA;#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |&#xA;#  +-----------------------------------------------------------+-----------+--------+--------+&#xA;#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |&#xA;#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |&#xA;#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |&#xA;#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |&#xA;#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |&#xA;#  +-----------------------------------------------------------+-----------+--------+--------+&#xA;#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |&#xA;#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |&#xA;#  +-----------------------------------------------------------+-----------+--------+--------+&#xA; -I- Generated file /home/dynamatic/bitonicSort/proj_loop_imperfect/solution1/impl/verilog/report/loop_imperfect_failfast_routed.rpt&#xA; -I- Number of criteria to review: 0&#xA; -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging&#xA; -I- report_failfast completed in 1 seconds&#xA;Contents of report file './report/loop_imperfect_failfast_routed.rpt' is as follows:&#xA;# ---------------------------------------------------------------------------------&#xA;# Created on Tue Oct 24 09:55:27 CEST 2023 with report_failfast (2019.08.23)&#xA;# ---------------------------------------------------------------------------------&#xA;&#xA;&#xA;#  +-----------------------------------------------------------------------------------------+&#xA;#  | Design Summary                                                                          |&#xA;#  | impl_1                                                                                  |&#xA;#  | xc7k160tfbg484-1                                                                        |&#xA;#  +-----------------------------------------------------------+-----------+--------+--------+&#xA;#  | Criteria                                                  | Guideline | Actual | Status |&#xA;#  +-----------------------------------------------------------+-----------+--------+--------+&#xA;#  | LUT                                                       | 70%       | 0.13%  | OK     |&#xA;#  | FD                                                        | 50%       | 0.08%  | OK     |&#xA;#  | LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |&#xA;#  | MUXF7                                                     | 15%       | 0.00%  | OK     |&#xA;#  | DSP48                                                     | 80%       | 0.00%  | OK     |&#xA;#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |&#xA;#  | DSP48+RAMB+URAM (Avg)                                     | 70%       | 0.00%  | OK     |&#xA;#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |&#xA;#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |&#xA;#  | Control Sets                                              | 1901      | 10     | OK     |&#xA;#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |&#xA;#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |&#xA;#  +-----------------------------------------------------------+-----------+--------+--------+&#xA;#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |&#xA;#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |&#xA;#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |&#xA;#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |&#xA;#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |&#xA;#  +-----------------------------------------------------------+-----------+--------+--------+&#xA;#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |&#xA;#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |&#xA;#  +-----------------------------------------------------------+-----------+--------+--------+&#xA;&#xA;&#xA;&#xA;&#xA;HLS: impl run complete: worst setup slack (WNS)=0.624443, worst hold slack (WHS)=0.105363, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0&#xA;HLS EXTRACTION: calculating BRAM count: (0 bram18) + 2 * (0 bram36)&#xA;HLS EXTRACTION: impl area_totals:  25350 101400 202800 600 650 0 0&#xA;HLS EXTRACTION: impl area_current: 51 133 172 0 0 0 0 0 0 0&#xA;HLS EXTRACTION: generated /home/dynamatic/bitonicSort/proj_loop_imperfect/solution1/impl/report/verilog/loop_imperfect_export.xml&#xA;&#xA;&#xA;&#xA;&#xA;Implementation tool: Xilinx Vivado v.2019.2&#xA;Project:             proj_loop_imperfect&#xA;Solution:            solution1&#xA;Device target:       xc7k160t-fbg484-1&#xA;Report date:         Tue Oct 24 09:55:27 CEST 2023&#xA;&#xA;&#xA;#=== Post-Implementation Resource usage ===&#xA;SLICE:           51&#xA;LUT:            133&#xA;FF:             172&#xA;DSP:              0&#xA;BRAM:             0&#xA;SRL:              0&#xA;#=== Final timing ===&#xA;CP required:    4.000&#xA;CP achieved post-synthesis:    3.061&#xA;CP achieved post-implementation:    3.376&#xA;Timing met&#xA;&#xA;&#xA;HLS EXTRACTION: generated /home/dynamatic/bitonicSort/proj_loop_imperfect/solution1/impl/report/verilog/loop_imperfect_export.rpt" projectName="proj_loop_imperfect" solutionName="solution1" date="2023-10-24T09:55:27.494+0200" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="proj_loop_imperfect" solutionName="solution1" date="2023-10-24T09:55:25.214+0200" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="proj_loop_imperfect" solutionName="solution1" date="2023-10-24T09:55:17.912+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_ctrl_start&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_ctrl_start&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xA;Phase 1 Build RT Design | Checksum: 104e829eb&#xA;&#xA;&#xA;Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 2750.277 ; gain = 169.961 ; free physical = 12325 ; free virtual = 19541&#xA;Post Restoration Checksum: NetGraph: 35f27697 NumContArr: cef5b354 Constraints: 0 Timing: 0&#xA;&#xA;&#xA;Phase 2 Router Initialization&#xA;&#xA;&#xA;Phase 2.1 Create Timer&#xA;Phase 2.1 Create Timer | Checksum: 104e829eb&#xA;&#xA;&#xA;Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 2774.090 ; gain = 193.773 ; free physical = 12326 ; free virtual = 19542&#xA;&#xA;&#xA;Phase 2.2 Fix Topology Constraints&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 104e829eb&#xA;&#xA;&#xA;Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 2774.090 ; gain = 193.773 ; free physical = 12320 ; free virtual = 19536&#xA;&#xA;&#xA;Phase 2.3 Pre Route Cleanup&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 104e829eb&#xA;&#xA;&#xA;Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 2774.090 ; gain = 193.773 ; free physical = 12320 ; free virtual = 19536&#xA; Number of Nodes with overlaps = 0&#xA;&#xA;&#xA;Phase 2.4 Update Timing&#xA;Phase 2.4 Update Timing | Checksum: dbc34bbb&#xA;&#xA;&#xA;Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 2774.090 ; gain = 193.773 ; free physical = 12319 ; free virtual = 19535" projectName="proj_loop_imperfect" solutionName="solution1" date="2023-10-24T09:55:15.625+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-10-24T09:54:46.468+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;A_q0[25]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;A_q0[25]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-10-24T09:54:46.431+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;A_q1[25]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;A_q1[25]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="proj_loop_imperfect" solutionName="solution1" date="2023-10-24T09:54:46.429+0200" type="Warning"/>
      </packageLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
