# Computer-Orgnization project2
> NVmain-gem5

Bass \
    Bass \
        Kick \
            Kick \
                Bass \
                    Kick \
                        Kick 

## TODOs
- [x] Q0: Gem5 + NVmain Build-up
- [x] Q1: Enable L3 last level cache in GEM5 + NVmain
- [x] Q2: Config last level cache to 2-way and full and full-way associative ache and test performance.
- [x] Q3: Modify last level cache policy based on RRIP
- [ ] Q4: Test the performance of write back and write through policy based on 4-wau associatve cache with isscc_pcm
- Bonus
    - [ ] Design last level cache policy to reduce the energy consumption of pcm_based main memory
    - [ ] Baseline: LRU