 
****************************************
Report : qor
Design : clefia_128
Version: L-2016.03-SP5
Date   : Sun Jan  2 03:01:42 2022
****************************************


  Timing Path Group 'FEEDTHROUGH'
  -----------------------------------
  Levels of Logic:             27.000
  Critical Path Length:        11.911
  Critical Path Slack:          3.589
  Critical Path Clk Period:    40.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:              2.000
  Critical Path Length:         1.398
  Critical Path Slack:         13.918
  Critical Path Clk Period:    40.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             35.000
  Critical Path Length:        17.043
  Critical Path Slack:         10.457
  Critical Path Clk Period:    40.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:             33.000
  Critical Path Length:        16.166
  Critical Path Slack:         23.225
  Critical Path Clk Period:    40.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          4
  Hierarchical Port Count:        368
  Leaf Cell Count:               5787
  Buf/Inv Cell Count:            1551
  Buf Cell Count:                 307
  Inv Cell Count:                1244
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      5526
  Sequential Cell Count:          261
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       69919.314
  Noncombinational Area:    13138.272
  Buf/Inv Area:             12558.739
  Total Buffer Area:         4184.051
  Total Inverter Area:       8374.688
  Macro/Black Box Area:         0.000
  Net Area:                     0.000
  Net XLength        :     160654.578
  Net YLength        :     145497.328
  -----------------------------------
  Cell Area:                83057.586
  Design Area:              83057.586
  Net Length        :      306151.906


  Design Rules
  -----------------------------------
  Total Number of Nets:          6139
  Nets With Violations:           881
  Max Trans Violations:           881
  Max Cap Violations:               6
  -----------------------------------


  Hostname: mgt

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.000
  Logic Optimization:                 0.000
  Mapping Optimization:              26.450
  -----------------------------------------
  Overall Compile Time:              44.032
  Overall Compile Wall Clock Time:   44.557

  --------------------------------------------------------------------

  Design  WNS: 0.000  TNS: 0.000  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.000  TNS: 0.000  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
