// Seed: 1657302147
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_9;
  assign module_1.type_3 = 0;
  uwire id_10 = -1;
  tri1  id_11 = -1;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    id_14,
    inout tri1 id_2,
    input wire id_3,
    output tri1 id_4,
    output supply1 id_5,
    input tri id_6,
    input tri0 id_7,
    output logic id_8,
    input tri1 id_9,
    output logic id_10,
    input tri0 id_11,
    output supply0 id_12
);
  tri id_15;
  assign #(1) id_0 = -1;
  always if (id_11) @(id_2 or -1 or id_15) id_8 <= -1'b0 !=? -1'h0 & id_14 ^ -1;
  always begin : LABEL_0
    id_10 <= 1;
  end
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14
  );
  wire id_16;
  parameter id_17 = id_9 - 1;
endmodule
