# Generated by Yosys 0.41 (git sha1 c1ad37779ee, clang++ 15.0.0 -fPIC -Os)

.model icebreaker
.inputs clk greset ser_rx
.outputs ser_tx led1 led2 led3 led4 led5 ledr_n ledg_n observation pmod_hex[0] pmod_hex[1] pmod_hex[2] pmod_hex[3] pmod_hex[4] pmod_hex[5] pmod_hex[6] pmod_hex[7]
.names $false
.names $true
1
.names $undef
.gate SB_DFFE C=clock_out D=afficheur_SB_DFFE_Q_D E=afficheur_SB_DFFE_Q_E Q=afficheur[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:126.5-131.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=afficheur_SB_DFFE_Q_1_D E=afficheur_SB_DFFE_Q_E Q=afficheur[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:126.5-131.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=afficheur[5] I3=afficheur_SB_DFFE_Q_1_D_SB_LUT4_O_I3 O=afficheur_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:129.22-129.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=afficheur_SB_DFFE_Q_1_D_SB_LUT4_O_I3 CO=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=$false I1=afficheur[5]
.attr src "icebreaker.v:129.22-129.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3 CO=afficheur_SB_DFFE_Q_1_D_SB_LUT4_O_I3 I0=$false I1=afficheur[4]
.attr src "icebreaker.v:129.22-129.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clock_out D=afficheur_SB_DFFE_Q_2_D E=afficheur_SB_DFFE_Q_E Q=afficheur[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:126.5-131.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=afficheur[4] I3=afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3 O=afficheur_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:129.22-129.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3 I0=$false I1=afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.attr src "icebreaker.v:129.22-129.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=$false I1=afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.attr src "icebreaker.v:129.22-129.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.attr src "icebreaker.v:129.22-129.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clock_out D=afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI E=afficheur_SB_DFFE_Q_E Q=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:126.5-131.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0] O=afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2] I3=afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:129.22-129.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[2] O=afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2] I3=afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:129.22-129.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3[1] O=afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clock_out D=afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O E=afficheur_SB_DFFE_Q_E Q=afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:126.5-131.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2] I3=afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI O=afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:129.22-129.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3 O=afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clock_out D=afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O E=afficheur_SB_DFFE_Q_E Q=afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:126.5-131.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=afh.selection I2=afficheur[7] I3=afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3 O=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=$false I2=afficheur[7] I3=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3 O=afficheur_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:129.22-129.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3 I0=$false I1=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.attr src "icebreaker.v:129.22-129.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2] I3=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI O=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:129.22-129.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3 O=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clock_out D=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O E=afficheur_SB_DFFE_Q_E Q=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:126.5-131.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=afh.selection I2=afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3[1] I3=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3 O=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=afh.selection I2=afficheur[5] I3=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[2] O=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=afh.selection I2=afficheur[4] I3=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0] O=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_DFFE C=clock_out D=afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O E=afficheur_SB_DFFE_Q_E Q=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:126.5-131.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=afficheur_SB_DFFE_Q_E_SB_LUT4_O_I1[0] I2=afficheur_SB_DFFE_Q_E_SB_LUT4_O_I1[1] I3=afficheur_SB_DFFE_Q_E_SB_LUT4_O_I1[2] O=afficheur_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=compteur[3] I1=compteur[2] I2=compteur[1] I3=compteur[0] O=afficheur_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=compteur[7] I1=compteur[6] I2=compteur[5] I3=compteur[4] O=afficheur_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=afficheur_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0] I1=afficheur_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1] I2=afficheur_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2] I3=afficheur_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3] O=afficheur_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=compteur[19] I1=compteur[18] I2=compteur[17] I3=compteur[16] O=afficheur_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=compteur[23] I1=compteur[22] I2=compteur[21] I3=compteur[20] O=afficheur_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=compteur[11] I1=compteur[10] I2=compteur[9] I3=compteur[8] O=afficheur_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=compteur[15] I1=compteur[14] I2=compteur[13] I3=compteur[12] O=afficheur_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_DFFSR C=clk D=afh.compteur_SB_DFFSR_Q_D Q=afh.compteur[17] R=afh.compteur_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "afficheur_hexa.v:37.3-49.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=afh.compteur_SB_DFFSR_Q_1_D Q=afh.compteur[16] R=afh.compteur_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "afficheur_hexa.v:37.3-49.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=afh.compteur_SB_DFFSR_Q_10_D Q=afh.compteur[7] R=afh.compteur_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "afficheur_hexa.v:37.3-49.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=afh.compteur[7] I3=afh.compteur_SB_DFFSR_Q_10_D_SB_LUT4_O_I3 O=afh.compteur_SB_DFFSR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "afficheur_hexa.v:43.19-43.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=afh.compteur_SB_DFFSR_Q_11_D_SB_LUT4_O_I3 CO=afh.compteur_SB_DFFSR_Q_10_D_SB_LUT4_O_I3 I0=$false I1=afh.compteur[6]
.attr src "afficheur_hexa.v:43.19-43.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=afh.compteur_SB_DFFSR_Q_11_D Q=afh.compteur[6] R=afh.compteur_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "afficheur_hexa.v:37.3-49.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=afh.compteur[6] I3=afh.compteur_SB_DFFSR_Q_11_D_SB_LUT4_O_I3 O=afh.compteur_SB_DFFSR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "afficheur_hexa.v:43.19-43.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=afh.compteur_SB_DFFSR_Q_12_D_SB_LUT4_O_I3 CO=afh.compteur_SB_DFFSR_Q_11_D_SB_LUT4_O_I3 I0=$false I1=afh.compteur[5]
.attr src "afficheur_hexa.v:43.19-43.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=afh.compteur_SB_DFFSR_Q_12_D Q=afh.compteur[5] R=afh.compteur_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "afficheur_hexa.v:37.3-49.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=afh.compteur[5] I3=afh.compteur_SB_DFFSR_Q_12_D_SB_LUT4_O_I3 O=afh.compteur_SB_DFFSR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "afficheur_hexa.v:43.19-43.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=afh.compteur_SB_DFFSR_Q_13_D_SB_LUT4_O_I3 CO=afh.compteur_SB_DFFSR_Q_12_D_SB_LUT4_O_I3 I0=$false I1=afh.compteur[4]
.attr src "afficheur_hexa.v:43.19-43.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=afh.compteur_SB_DFFSR_Q_13_D Q=afh.compteur[4] R=afh.compteur_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "afficheur_hexa.v:37.3-49.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=afh.compteur[4] I3=afh.compteur_SB_DFFSR_Q_13_D_SB_LUT4_O_I3 O=afh.compteur_SB_DFFSR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "afficheur_hexa.v:43.19-43.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=afh.compteur_SB_DFFSR_Q_14_D_SB_LUT4_O_I3 CO=afh.compteur_SB_DFFSR_Q_13_D_SB_LUT4_O_I3 I0=$false I1=afh.compteur[3]
.attr src "afficheur_hexa.v:43.19-43.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=afh.compteur_SB_DFFSR_Q_14_D Q=afh.compteur[3] R=afh.compteur_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "afficheur_hexa.v:37.3-49.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=afh.compteur[3] I3=afh.compteur_SB_DFFSR_Q_14_D_SB_LUT4_O_I3 O=afh.compteur_SB_DFFSR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "afficheur_hexa.v:43.19-43.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=afh.compteur_SB_DFFSR_Q_15_D_SB_LUT4_O_I3 CO=afh.compteur_SB_DFFSR_Q_14_D_SB_LUT4_O_I3 I0=$false I1=afh.compteur[2]
.attr src "afficheur_hexa.v:43.19-43.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=afh.compteur_SB_DFFSR_Q_15_D Q=afh.compteur[2] R=afh.compteur_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "afficheur_hexa.v:37.3-49.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=afh.compteur[2] I3=afh.compteur_SB_DFFSR_Q_15_D_SB_LUT4_O_I3 O=afh.compteur_SB_DFFSR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "afficheur_hexa.v:43.19-43.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=afh.compteur[0] CO=afh.compteur_SB_DFFSR_Q_15_D_SB_LUT4_O_I3 I0=$false I1=afh.compteur[1]
.attr src "afficheur_hexa.v:43.19-43.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=afh.compteur_SB_DFFSR_Q_16_D Q=afh.compteur[1] R=afh.compteur_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "afficheur_hexa.v:37.3-49.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=afh.compteur[1] I3=afh.compteur[0] O=afh.compteur_SB_DFFSR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "afficheur_hexa.v:43.19-43.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk D=afh.compteur_SB_DFFSR_Q_17_D Q=afh.compteur[0] R=afh.compteur_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "afficheur_hexa.v:37.3-49.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=afh.compteur[0] O=afh.compteur_SB_DFFSR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=afh.compteur[16] I3=afh.compteur_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 O=afh.compteur_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "afficheur_hexa.v:43.19-43.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=afh.compteur_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 CO=afh.compteur_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 I0=$false I1=afh.compteur[15]
.attr src "afficheur_hexa.v:43.19-43.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=afh.compteur_SB_DFFSR_Q_2_D Q=afh.compteur[15] R=afh.compteur_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "afficheur_hexa.v:37.3-49.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=afh.compteur[15] I3=afh.compteur_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 O=afh.compteur_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "afficheur_hexa.v:43.19-43.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=afh.compteur_SB_DFFSR_Q_3_D_SB_LUT4_O_I3 CO=afh.compteur_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 I0=$false I1=afh.compteur[14]
.attr src "afficheur_hexa.v:43.19-43.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=afh.compteur_SB_DFFSR_Q_3_D Q=afh.compteur[14] R=afh.compteur_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "afficheur_hexa.v:37.3-49.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=afh.compteur[14] I3=afh.compteur_SB_DFFSR_Q_3_D_SB_LUT4_O_I3 O=afh.compteur_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "afficheur_hexa.v:43.19-43.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=afh.compteur_SB_DFFSR_Q_4_D_SB_LUT4_O_I3 CO=afh.compteur_SB_DFFSR_Q_3_D_SB_LUT4_O_I3 I0=$false I1=afh.compteur[13]
.attr src "afficheur_hexa.v:43.19-43.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=afh.compteur_SB_DFFSR_Q_4_D Q=afh.compteur[13] R=afh.compteur_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "afficheur_hexa.v:37.3-49.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=afh.compteur[13] I3=afh.compteur_SB_DFFSR_Q_4_D_SB_LUT4_O_I3 O=afh.compteur_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "afficheur_hexa.v:43.19-43.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=afh.compteur_SB_DFFSR_Q_5_D_SB_LUT4_O_I3 CO=afh.compteur_SB_DFFSR_Q_4_D_SB_LUT4_O_I3 I0=$false I1=afh.compteur[12]
.attr src "afficheur_hexa.v:43.19-43.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=afh.compteur_SB_DFFSR_Q_5_D Q=afh.compteur[12] R=afh.compteur_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "afficheur_hexa.v:37.3-49.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=afh.compteur[12] I3=afh.compteur_SB_DFFSR_Q_5_D_SB_LUT4_O_I3 O=afh.compteur_SB_DFFSR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "afficheur_hexa.v:43.19-43.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=afh.compteur_SB_DFFSR_Q_6_D_SB_LUT4_O_I3 CO=afh.compteur_SB_DFFSR_Q_5_D_SB_LUT4_O_I3 I0=$false I1=afh.compteur[11]
.attr src "afficheur_hexa.v:43.19-43.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=afh.compteur_SB_DFFSR_Q_6_D Q=afh.compteur[11] R=afh.compteur_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "afficheur_hexa.v:37.3-49.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=afh.compteur[11] I3=afh.compteur_SB_DFFSR_Q_6_D_SB_LUT4_O_I3 O=afh.compteur_SB_DFFSR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "afficheur_hexa.v:43.19-43.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=afh.compteur_SB_DFFSR_Q_7_D_SB_LUT4_O_I3 CO=afh.compteur_SB_DFFSR_Q_6_D_SB_LUT4_O_I3 I0=$false I1=afh.compteur[10]
.attr src "afficheur_hexa.v:43.19-43.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=afh.compteur_SB_DFFSR_Q_7_D Q=afh.compteur[10] R=afh.compteur_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "afficheur_hexa.v:37.3-49.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=afh.compteur[10] I3=afh.compteur_SB_DFFSR_Q_7_D_SB_LUT4_O_I3 O=afh.compteur_SB_DFFSR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "afficheur_hexa.v:43.19-43.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=afh.compteur_SB_DFFSR_Q_8_D_SB_LUT4_O_I3 CO=afh.compteur_SB_DFFSR_Q_7_D_SB_LUT4_O_I3 I0=$false I1=afh.compteur[9]
.attr src "afficheur_hexa.v:43.19-43.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=afh.compteur_SB_DFFSR_Q_8_D Q=afh.compteur[9] R=afh.compteur_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "afficheur_hexa.v:37.3-49.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=afh.compteur[9] I3=afh.compteur_SB_DFFSR_Q_8_D_SB_LUT4_O_I3 O=afh.compteur_SB_DFFSR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "afficheur_hexa.v:43.19-43.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=afh.compteur_SB_DFFSR_Q_9_D_SB_LUT4_O_I3 CO=afh.compteur_SB_DFFSR_Q_8_D_SB_LUT4_O_I3 I0=$false I1=afh.compteur[8]
.attr src "afficheur_hexa.v:43.19-43.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=afh.compteur_SB_DFFSR_Q_9_D Q=afh.compteur[8] R=afh.compteur_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "afficheur_hexa.v:37.3-49.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=afh.compteur[8] I3=afh.compteur_SB_DFFSR_Q_9_D_SB_LUT4_O_I3 O=afh.compteur_SB_DFFSR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "afficheur_hexa.v:43.19-43.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=afh.compteur_SB_DFFSR_Q_10_D_SB_LUT4_O_I3 CO=afh.compteur_SB_DFFSR_Q_9_D_SB_LUT4_O_I3 I0=$false I1=afh.compteur[7]
.attr src "afficheur_hexa.v:43.19-43.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=afh.compteur[17] I3=afh.compteur_SB_DFFSR_Q_D_SB_LUT4_O_I3 O=afh.compteur_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "afficheur_hexa.v:43.19-43.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=afh.compteur_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 CO=afh.compteur_SB_DFFSR_Q_D_SB_LUT4_O_I3 I0=$false I1=afh.compteur[16]
.attr src "afficheur_hexa.v:43.19-43.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=afh.compteur[17] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] O=afh.compteur_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=clk D=afh.selection_SB_DFFESR_Q_D E=afh.compteur_SB_DFFSR_Q_R Q=afh.selection R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "afficheur_hexa.v:37.3-49.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=afh.selection O=afh.selection_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFF C=clock_out D=compteur_SB_DFF_Q_D Q=compteur[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:126.5-131.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=compteur_SB_DFF_Q_1_D Q=compteur[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:126.5-131.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=compteur_SB_DFF_Q_10_D Q=compteur[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:126.5-131.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=compteur[13] I3=compteur_SB_DFF_Q_10_D_SB_LUT4_O_I3 O=compteur_SB_DFF_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=compteur_SB_DFF_Q_11_D_SB_LUT4_O_I3 CO=compteur_SB_DFF_Q_10_D_SB_LUT4_O_I3 I0=$false I1=compteur[12]
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=compteur_SB_DFF_Q_11_D Q=compteur[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:126.5-131.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=compteur[12] I3=compteur_SB_DFF_Q_11_D_SB_LUT4_O_I3 O=compteur_SB_DFF_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=compteur_SB_DFF_Q_12_D_SB_LUT4_O_I3 CO=compteur_SB_DFF_Q_11_D_SB_LUT4_O_I3 I0=$false I1=compteur[11]
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=compteur_SB_DFF_Q_12_D Q=compteur[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:126.5-131.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=compteur[11] I3=compteur_SB_DFF_Q_12_D_SB_LUT4_O_I3 O=compteur_SB_DFF_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=compteur_SB_DFF_Q_13_D_SB_LUT4_O_I3 CO=compteur_SB_DFF_Q_12_D_SB_LUT4_O_I3 I0=$false I1=compteur[10]
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=compteur_SB_DFF_Q_13_D Q=compteur[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:126.5-131.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=compteur[10] I3=compteur_SB_DFF_Q_13_D_SB_LUT4_O_I3 O=compteur_SB_DFF_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=compteur_SB_DFF_Q_14_D_SB_LUT4_O_I3 CO=compteur_SB_DFF_Q_13_D_SB_LUT4_O_I3 I0=$false I1=compteur[9]
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=compteur_SB_DFF_Q_14_D Q=compteur[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:126.5-131.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=compteur[9] I3=compteur_SB_DFF_Q_14_D_SB_LUT4_O_I3 O=compteur_SB_DFF_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=compteur_SB_DFF_Q_15_D_SB_LUT4_O_I3 CO=compteur_SB_DFF_Q_14_D_SB_LUT4_O_I3 I0=$false I1=compteur[8]
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=compteur_SB_DFF_Q_15_D Q=compteur[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:126.5-131.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=compteur[8] I3=compteur_SB_DFF_Q_15_D_SB_LUT4_O_I3 O=compteur_SB_DFF_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=compteur_SB_DFF_Q_16_D_SB_LUT4_O_I3 CO=compteur_SB_DFF_Q_15_D_SB_LUT4_O_I3 I0=$false I1=compteur[7]
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=compteur_SB_DFF_Q_16_D Q=compteur[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:126.5-131.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=compteur[7] I3=compteur_SB_DFF_Q_16_D_SB_LUT4_O_I3 O=compteur_SB_DFF_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=compteur_SB_DFF_Q_17_D_SB_LUT4_O_I3 CO=compteur_SB_DFF_Q_16_D_SB_LUT4_O_I3 I0=$false I1=compteur[6]
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=compteur_SB_DFF_Q_17_D Q=compteur[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:126.5-131.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=compteur[6] I3=compteur_SB_DFF_Q_17_D_SB_LUT4_O_I3 O=compteur_SB_DFF_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=compteur_SB_DFF_Q_18_D_SB_LUT4_O_I3 CO=compteur_SB_DFF_Q_17_D_SB_LUT4_O_I3 I0=$false I1=compteur[5]
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=compteur_SB_DFF_Q_18_D Q=compteur[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:126.5-131.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=compteur[5] I3=compteur_SB_DFF_Q_18_D_SB_LUT4_O_I3 O=compteur_SB_DFF_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=compteur_SB_DFF_Q_19_D_SB_LUT4_O_I3 CO=compteur_SB_DFF_Q_18_D_SB_LUT4_O_I3 I0=$false I1=compteur[4]
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=compteur_SB_DFF_Q_19_D Q=compteur[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:126.5-131.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=compteur[4] I3=compteur_SB_DFF_Q_19_D_SB_LUT4_O_I3 O=compteur_SB_DFF_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=compteur_SB_DFF_Q_20_D_SB_LUT4_O_I3 CO=compteur_SB_DFF_Q_19_D_SB_LUT4_O_I3 I0=$false I1=compteur[3]
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=compteur[22] I3=compteur_SB_DFF_Q_1_D_SB_LUT4_O_I3 O=compteur_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=compteur_SB_DFF_Q_2_D_SB_LUT4_O_I3 CO=compteur_SB_DFF_Q_1_D_SB_LUT4_O_I3 I0=$false I1=compteur[21]
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=compteur_SB_DFF_Q_2_D Q=compteur[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:126.5-131.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=compteur_SB_DFF_Q_20_D Q=compteur[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:126.5-131.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=compteur[3] I3=compteur_SB_DFF_Q_20_D_SB_LUT4_O_I3 O=compteur_SB_DFF_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=compteur_SB_DFF_Q_21_D_SB_LUT4_O_I3 CO=compteur_SB_DFF_Q_20_D_SB_LUT4_O_I3 I0=$false I1=compteur[2]
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=compteur_SB_DFF_Q_21_D Q=compteur[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:126.5-131.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=compteur[2] I3=compteur_SB_DFF_Q_21_D_SB_LUT4_O_I3 O=compteur_SB_DFF_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=compteur[0] CO=compteur_SB_DFF_Q_21_D_SB_LUT4_O_I3 I0=$false I1=compteur[1]
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=compteur_SB_DFF_Q_22_D Q=compteur[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:126.5-131.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=compteur[1] I3=compteur[0] O=compteur_SB_DFF_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clock_out D=compteur_SB_DFF_Q_23_D Q=compteur[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:126.5-131.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=compteur[0] O=compteur_SB_DFF_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=compteur[21] I3=compteur_SB_DFF_Q_2_D_SB_LUT4_O_I3 O=compteur_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=compteur_SB_DFF_Q_3_D_SB_LUT4_O_I3 CO=compteur_SB_DFF_Q_2_D_SB_LUT4_O_I3 I0=$false I1=compteur[20]
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=compteur_SB_DFF_Q_3_D Q=compteur[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:126.5-131.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=compteur[20] I3=compteur_SB_DFF_Q_3_D_SB_LUT4_O_I3 O=compteur_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=compteur_SB_DFF_Q_4_D_SB_LUT4_O_I3 CO=compteur_SB_DFF_Q_3_D_SB_LUT4_O_I3 I0=$false I1=compteur[19]
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=compteur_SB_DFF_Q_4_D Q=compteur[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:126.5-131.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=compteur[19] I3=compteur_SB_DFF_Q_4_D_SB_LUT4_O_I3 O=compteur_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=compteur_SB_DFF_Q_5_D_SB_LUT4_O_I3 CO=compteur_SB_DFF_Q_4_D_SB_LUT4_O_I3 I0=$false I1=compteur[18]
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=compteur_SB_DFF_Q_5_D Q=compteur[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:126.5-131.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=compteur[18] I3=compteur_SB_DFF_Q_5_D_SB_LUT4_O_I3 O=compteur_SB_DFF_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=compteur_SB_DFF_Q_6_D_SB_LUT4_O_I3 CO=compteur_SB_DFF_Q_5_D_SB_LUT4_O_I3 I0=$false I1=compteur[17]
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=compteur_SB_DFF_Q_6_D Q=compteur[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:126.5-131.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=compteur[17] I3=compteur_SB_DFF_Q_6_D_SB_LUT4_O_I3 O=compteur_SB_DFF_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=compteur_SB_DFF_Q_7_D_SB_LUT4_O_I3 CO=compteur_SB_DFF_Q_6_D_SB_LUT4_O_I3 I0=$false I1=compteur[16]
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=compteur_SB_DFF_Q_7_D Q=compteur[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:126.5-131.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=compteur[16] I3=compteur_SB_DFF_Q_7_D_SB_LUT4_O_I3 O=compteur_SB_DFF_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=compteur_SB_DFF_Q_8_D_SB_LUT4_O_I3 CO=compteur_SB_DFF_Q_7_D_SB_LUT4_O_I3 I0=$false I1=compteur[15]
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=compteur_SB_DFF_Q_8_D Q=compteur[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:126.5-131.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=compteur[15] I3=compteur_SB_DFF_Q_8_D_SB_LUT4_O_I3 O=compteur_SB_DFF_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=compteur_SB_DFF_Q_9_D_SB_LUT4_O_I3 CO=compteur_SB_DFF_Q_8_D_SB_LUT4_O_I3 I0=$false I1=compteur[14]
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=compteur_SB_DFF_Q_9_D Q=compteur[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:126.5-131.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=compteur[14] I3=compteur_SB_DFF_Q_9_D_SB_LUT4_O_I3 O=compteur_SB_DFF_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=compteur_SB_DFF_Q_10_D_SB_LUT4_O_I3 CO=compteur_SB_DFF_Q_9_D_SB_LUT4_O_I3 I0=$false I1=compteur[13]
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=compteur[23] I3=compteur_SB_DFF_Q_D_SB_LUT4_O_I3 O=compteur_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=compteur_SB_DFF_Q_1_D_SB_LUT4_O_I3 CO=compteur_SB_DFF_Q_D_SB_LUT4_O_I3 I0=$false I1=compteur[22]
.attr src "icebreaker.v:127.19-127.31|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_D[0] E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O Q=gpio[7] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_1_D[1] E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O Q=gpio[6] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_10_D E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=gpio[24] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_10_D Q=gpio_SB_DFFESR_Q_10_D_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wdata[24] I2=soc.load.mem_wdata[24] I3=soc.processeur_actif O=gpio_SB_DFFESR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_11_D E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=gpio[23] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_11_D Q=gpio_SB_DFFESR_Q_11_D_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.load.mem_wdata[23] I2=soc.cpu.mem_wdata[23] I3=soc.processeur_actif O=gpio_SB_DFFESR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_12_D E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=gpio[22] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_12_D Q=gpio_SB_DFFESR_Q_12_D_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wdata[22] I2=soc.load.mem_wdata[22] I3=soc.processeur_actif O=gpio_SB_DFFESR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_13_D E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=gpio[21] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_13_D Q=gpio_SB_DFFESR_Q_13_D_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wdata[21] I2=soc.load.mem_wdata[21] I3=soc.processeur_actif O=gpio_SB_DFFESR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_14_D E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=gpio[20] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_14_D Q=gpio_SB_DFFESR_Q_14_D_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.load.mem_wdata[20] I2=soc.cpu.mem_wdata[20] I3=soc.processeur_actif O=gpio_SB_DFFESR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_15_D E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=gpio[19] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_15_D Q=gpio_SB_DFFESR_Q_15_D_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wdata[19] I2=soc.load.mem_wdata[19] I3=soc.processeur_actif O=gpio_SB_DFFESR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_16_D E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=gpio[18] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_16_D Q=gpio_SB_DFFESR_Q_16_D_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.load.mem_wdata[18] I2=soc.cpu.mem_wdata[18] I3=soc.processeur_actif O=gpio_SB_DFFESR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_17_D E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=gpio[17] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_17_D Q=gpio_SB_DFFESR_Q_17_D_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wdata[17] I2=soc.load.mem_wdata[17] I3=soc.processeur_actif O=gpio_SB_DFFESR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_18_D E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=gpio[16] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_18_D Q=gpio_SB_DFFESR_Q_18_D_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.load.mem_wdata[16] I2=soc.cpu.mem_wdata[16] I3=soc.processeur_actif O=gpio_SB_DFFESR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_19_D E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=gpio[15] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_19_D Q=gpio_SB_DFFESR_Q_19_D_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wdata[15] I2=soc.load.mem_wdata[15] I3=soc.processeur_actif O=gpio_SB_DFFESR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_1_D[1] Q=gpio_SB_DFFESR_Q_1_D_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wdata[6] I2=soc.load.mem_wdata[6] I3=soc.processeur_actif O=gpio_SB_DFFESR_Q_1_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_2_D[1] E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O Q=gpio[0] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_20_D E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=gpio[14] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_20_D Q=gpio_SB_DFFESR_Q_20_D_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.load.mem_wdata[14] I2=soc.cpu.mem_wdata[14] I3=soc.processeur_actif O=gpio_SB_DFFESR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_21_D E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=gpio[13] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_21_D Q=gpio_SB_DFFESR_Q_21_D_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wdata[13] I2=soc.load.mem_wdata[13] I3=soc.processeur_actif O=gpio_SB_DFFESR_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_22_D E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=gpio[12] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_22_D Q=gpio_SB_DFFESR_Q_22_D_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.load.mem_wdata[12] I2=soc.cpu.mem_wdata[12] I3=soc.processeur_actif O=gpio_SB_DFFESR_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_23_D E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=gpio[11] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_23_D Q=gpio_SB_DFFESR_Q_23_D_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wdata[11] I2=soc.load.mem_wdata[11] I3=soc.processeur_actif O=gpio_SB_DFFESR_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_24_D E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=gpio[10] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_24_D Q=gpio_SB_DFFESR_Q_24_D_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wdata[10] I2=soc.load.mem_wdata[10] I3=soc.processeur_actif O=gpio_SB_DFFESR_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_25_D E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=gpio[9] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_25_D Q=gpio_SB_DFFESR_Q_25_D_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wdata[9] I2=soc.load.mem_wdata[9] I3=soc.processeur_actif O=gpio_SB_DFFESR_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_26_D E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=gpio[8] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_26_D Q=gpio_SB_DFFESR_Q_26_D_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wdata[8] I2=soc.load.mem_wdata[8] I3=soc.processeur_actif O=gpio_SB_DFFESR_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_2_D[1] Q=gpio_SB_DFFESR_Q_2_D_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wdata[0] I2=soc.load.mem_wdata[0] I3=soc.processeur_actif O=gpio_SB_DFFESR_Q_2_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_3_D E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=gpio[31] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_3_D Q=gpio_SB_DFFESR_Q_3_D_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.load.mem_wdata[31] I2=soc.cpu.mem_wdata[31] I3=soc.processeur_actif O=gpio_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_4_D E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=gpio[30] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_4_D Q=gpio_SB_DFFESR_Q_4_D_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wdata[30] I2=soc.load.mem_wdata[30] I3=soc.processeur_actif O=gpio_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_5_D E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=gpio[29] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_5_D Q=gpio_SB_DFFESR_Q_5_D_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wdata[29] I2=soc.load.mem_wdata[29] I3=soc.processeur_actif O=gpio_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_6_D E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=gpio[28] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_6_D Q=gpio_SB_DFFESR_Q_6_D_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.load.mem_wdata[28] I2=soc.cpu.mem_wdata[28] I3=soc.processeur_actif O=gpio_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_7_D E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=gpio[27] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_7_D Q=gpio_SB_DFFESR_Q_7_D_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wdata[27] I2=soc.load.mem_wdata[27] I3=soc.processeur_actif O=gpio_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_8_D E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=gpio[26] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_8_D Q=gpio_SB_DFFESR_Q_8_D_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.load.mem_wdata[26] I2=soc.cpu.mem_wdata[26] I3=soc.processeur_actif O=gpio_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_9_D E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=gpio[25] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_9_D Q=gpio_SB_DFFESR_Q_9_D_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.load.mem_wdata[25] I2=soc.cpu.mem_wdata[25] I3=soc.processeur_actif O=gpio_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_D[0] Q=gpio_SB_DFFESR_Q_D_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wdata[7] I2=soc.load.mem_wdata[7] I3=soc.processeur_actif O=gpio_SB_DFFESR_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_DFFE C=clock_out D=gpio[31] E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_4_O Q=iomem_rdata[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=gpio[30] E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_4_O Q=iomem_rdata[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=gpio[21] E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_4_O Q=iomem_rdata[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=gpio[20] E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_4_O Q=iomem_rdata[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=gpio[19] E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_4_O Q=iomem_rdata[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=gpio[18] E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_4_O Q=iomem_rdata[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=gpio[17] E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_4_O Q=iomem_rdata[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=gpio[16] E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_4_O Q=iomem_rdata[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=gpio[15] E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_4_O Q=iomem_rdata[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=gpio[14] E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_4_O Q=iomem_rdata[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=gpio[13] E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_4_O Q=iomem_rdata[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=gpio[12] E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_4_O Q=iomem_rdata[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=gpio[29] E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_4_O Q=iomem_rdata[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=gpio[11] E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_4_O Q=iomem_rdata[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=gpio[10] E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_4_O Q=iomem_rdata[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=gpio[9] E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_4_O Q=iomem_rdata[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=gpio[8] E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_4_O Q=iomem_rdata[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=gpio[7] E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_4_O Q=iomem_rdata[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=gpio[6] E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_4_O Q=iomem_rdata[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=led5 E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_4_O Q=iomem_rdata[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=led4 E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_4_O Q=iomem_rdata[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=led3 E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_4_O Q=iomem_rdata[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=led2 E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_4_O Q=iomem_rdata[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=gpio[28] E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_4_O Q=iomem_rdata[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=led1 E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_4_O Q=iomem_rdata[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=gpio[0] E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_4_O Q=iomem_rdata[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=gpio[27] E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_4_O Q=iomem_rdata[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=gpio[26] E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_4_O Q=iomem_rdata[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=gpio[25] E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_4_O Q=iomem_rdata[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=gpio[24] E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_4_O Q=iomem_rdata[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=gpio[23] E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_4_O Q=iomem_rdata[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=gpio[22] E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_4_O Q=iomem_rdata[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O[2] E=iomem_ready_SB_DFFE_Q_E Q=iomem_ready
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] O=iomem_ready_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=iomem_ready I1=iomem_ready_SB_LUT4_I0_I1[0] I2=iomem_ready_SB_LUT4_I0_I1[1] I3=iomem_ready_SB_LUT4_I0_I3 O=iomem_ready_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=iomem_ready I1=soc.cpu.mem_valid I2=soc.load.mem_valid I3=iomem_ready_SB_LUT4_I0_1_I3 O=iomem_ready_SB_LUT4_I0_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010101000
.gate SB_CARRY CI=iomem_ready_SB_LUT4_I0_1_I3_SB_CARRY_CO_CI CO=iomem_ready_SB_LUT4_I0_1_I3 I0=$false I1=iomem_ready_SB_LUT4_I0_1_I3_SB_CARRY_CO_I1
.attr src "picosoc.v:118.46-118.79|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=iomem_ready_SB_LUT4_I0_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=iomem_ready_SB_LUT4_I0_1_I3_SB_CARRY_CO_CI I0=$false I1=iomem_ready_SB_LUT4_I0_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picosoc.v:118.46-118.79|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=iomem_ready_SB_LUT4_I0_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=iomem_ready_SB_LUT4_I0_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=iomem_ready_SB_LUT4_I0_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picosoc.v:118.46-118.79|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=iomem_ready_SB_LUT4_I0_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=iomem_ready_SB_LUT4_I0_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=iomem_ready_SB_LUT4_I0_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picosoc.v:118.46-118.79|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=iomem_ready_SB_LUT4_I0_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=iomem_ready_SB_LUT4_I0_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=iomem_ready_SB_LUT4_I0_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picosoc.v:118.46-118.79|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=iomem_ready_SB_LUT4_I0_I3 CO=iomem_ready_SB_LUT4_I0_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=iomem_ready_SB_LUT4_I0_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picosoc.v:118.46-118.79|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr[26] I3=soc.processeur_actif O=iomem_ready_SB_LUT4_I0_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr[27] I3=soc.processeur_actif O=iomem_ready_SB_LUT4_I0_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr[28] I3=soc.processeur_actif O=iomem_ready_SB_LUT4_I0_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr[29] I3=soc.processeur_actif O=iomem_ready_SB_LUT4_I0_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr[30] I3=soc.processeur_actif O=iomem_ready_SB_LUT4_I0_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr[31] I3=soc.processeur_actif O=iomem_ready_SB_LUT4_I0_1_I3_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_addr[24] I2=soc.load.mem_addr[24] I3=soc.processeur_actif O=iomem_ready_SB_LUT4_I0_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_addr[27] I2=soc.cpu.mem_addr[26] I3=soc.processeur_actif O=iomem_ready_SB_LUT4_I0_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[29] I1=soc.cpu.mem_addr[28] I2=soc.processeur_actif I3=iomem_ready_SB_LUT4_I0_I1_SB_LUT4_O_2_I3[3] O=iomem_ready_SB_LUT4_I0_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_addr[31] I2=soc.cpu.mem_addr[30] I3=soc.processeur_actif O=iomem_ready_SB_LUT4_I0_I1_SB_LUT4_O_2_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_addr[25] I2=soc.load.mem_addr[25] I3=soc.processeur_actif O=iomem_ready_SB_LUT4_I0_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=iomem_ready_SB_LUT4_I0_I1[3] I2=iomem_ready_SB_LUT4_I0_O[1] I3=iomem_ready_SB_LUT4_I0_O[2] O=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I2=soc.load.mem_wstrb_SB_LUT4_I1_O[0] I3=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O[2] O=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$false I1=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I2=soc.load.mem_wstrb_SB_LUT4_I1_O[2] I3=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O[2] O=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$false I1=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I2=soc.load.mem_wstrb_SB_LUT4_I1_O[1] I3=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O[2] O=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$false I1=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I2=soc.load.mem_wstrb_SB_LUT4_I2_O[0] I3=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O[2] O=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$false I1=$false I2=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I3=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O[2] O=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_4_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_valid I3=soc.load.mem_valid O=iomem_ready_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFFESR C=clock_out D=led1_SB_DFFESR_Q_D[1] E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O Q=led1 R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFF C=clock_out D=led1_SB_DFFESR_Q_D[1] Q=led1_SB_DFFESR_Q_D_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wdata[1] I2=soc.load.mem_wdata[1] I3=soc.processeur_actif O=led1_SB_DFFESR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_DFFESR C=clock_out D=led2_SB_DFFESR_Q_D[1] E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O Q=led2 R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFF C=clock_out D=led2_SB_DFFESR_Q_D[1] Q=led2_SB_DFFESR_Q_D_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wdata[2] I2=soc.load.mem_wdata[2] I3=soc.processeur_actif O=led2_SB_DFFESR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_DFFESR C=clock_out D=led3_SB_DFFESR_Q_D[1] E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O Q=led3 R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFF C=clock_out D=led3_SB_DFFESR_Q_D[1] Q=led3_SB_DFFESR_Q_D_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.load.mem_wdata[3] I2=soc.cpu.mem_wdata[3] I3=soc.processeur_actif O=led3_SB_DFFESR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clock_out D=led4_SB_DFFESR_Q_D[1] E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O Q=led4 R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFF C=clock_out D=led4_SB_DFFESR_Q_D[1] Q=led4_SB_DFFESR_Q_D_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.load.mem_wdata[4] I2=soc.cpu.mem_wdata[4] I3=soc.processeur_actif O=led4_SB_DFFESR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clock_out D=led5_SB_DFFESR_Q_D[1] E=iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_3_O Q=led5 R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "icebreaker.v:73.2-87.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFF C=clock_out D=led5_SB_DFFESR_Q_D[1] Q=led5_SB_DFFESR_Q_D_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.load.mem_wdata[5] I2=soc.cpu.mem_wdata[5] I3=soc.processeur_actif O=led5_SB_DFFESR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=gpio[7] O=ledg_n
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=gpio[6] O=ledr_n
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_PLL40_CORE BYPASS=$false LOCK=mon_horloge.locked PLLOUTCORE=clock_out REFERENCECLK=clk RESETB=$true
.attr hdlname "mon_horloge uut"
.attr module_not_derived 00000000000000000000000000000001
.attr src "pll.v:25.4-31.4"
.param DIVF 0101000
.param DIVQ 110
.param DIVR 0011
.param FEEDBACK_PATH "SIMPLE"
.param FILTER_RANGE 010
.gate SB_LUT4 I0=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0] I1=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I2=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2] I3=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[3] O=pmod_hex[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000001000100001
.gate SB_LUT4 I0=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0] I1=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I2=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2] I3=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[3] O=pmod_hex[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110110100000001
.gate SB_LUT4 I0=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0] I1=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I2=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2] I3=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[3] O=pmod_hex[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110101000000
.gate SB_LUT4 I0=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0] I1=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I2=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2] I3=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[3] O=pmod_hex[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000100100100
.gate SB_LUT4 I0=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0] I1=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I2=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2] I3=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[3] O=pmod_hex[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000000110010
.gate SB_LUT4 I0=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0] I1=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I2=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2] I3=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[3] O=pmod_hex[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001001110000
.gate SB_LUT4 I0=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0] I1=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I2=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2] I3=afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[3] O=pmod_hex[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001100010100000
.gate SB_LUT4 I0=ser_rx I1=soc.simpleuart.recv_state[0] I2=ser_rx_SB_LUT4_I0_I2[0] I3=ser_rx_SB_LUT4_I0_I3[3] O=ser_rx_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011011111
.gate SB_LUT4 I0=$false I1=soc.simpleuart.recv_state[3] I2=soc.simpleuart.recv_state[2] I3=soc.simpleuart.recv_state[1] O=ser_rx_SB_LUT4_I0_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=ser_rx_SB_LUT4_I0_I2[0] I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O[0] I2=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2 I3=ser_rx_SB_LUT4_I0_I3[3] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000100011
.gate SB_LUT4 I0=$false I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I1[0] I2=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I1[1] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3 O=ser_rx_SB_LUT4_I0_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_state[0] I3=ser_rx_SB_LUT4_I0_I2[0] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1] I2=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3 I0=soc.simpleuart.cfg_divider[31] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.attr src "simpleuart.v:85.10-85.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[30] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:85.10-85.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[29] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:85.10-85.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[28] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:85.10-85.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[27] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:85.10-85.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[26] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:85.10-85.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[25] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:85.10-85.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[24] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:85.10-85.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[23] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:85.10-85.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[22] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:85.10-85.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[21] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:85.10-85.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[20] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:85.10-85.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[19] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:85.10-85.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[18] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:85.10-85.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[17] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:85.10-85.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[16] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:85.10-85.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[15] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:85.10-85.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[14] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:85.10-85.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[13] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:85.10-85.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[12] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:85.10-85.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[11] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:85.10-85.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[10] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:85.10-85.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[9] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:85.10-85.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[8] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:85.10-85.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[7] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:85.10-85.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[6] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:85.10-85.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[5] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:85.10-85.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[4] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:85.10-85.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[3] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:85.10-85.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[2] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:85.10-85.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$true CO=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[1] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.attr src "simpleuart.v:85.10-85.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[1] I2=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2] I3=$true O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:85.10-85.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[0] I2=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[1] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[2] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_LUT4 I0=$false I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0] I2=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[31] I1=soc.simpleuart.cfg_divider[20] I2=soc.simpleuart.recv_divcnt[30] I3=soc.simpleuart.recv_divcnt[19] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000010000100001
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[30] I2=soc.simpleuart.recv_divcnt[29] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[24] I3=soc.simpleuart.recv_divcnt[23] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[3] I1=soc.simpleuart.recv_divcnt[2] I2=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[28] I3=soc.simpleuart.recv_divcnt[27] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[2] I2=soc.simpleuart.recv_divcnt[1] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[27] I3=soc.simpleuart.recv_divcnt[26] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1] I2=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[23] I1=soc.simpleuart.cfg_divider[6] I2=soc.simpleuart.recv_divcnt[22] I3=soc.simpleuart.recv_divcnt[5] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000010000100001
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[19] I2=soc.simpleuart.cfg_divider[0] I3=soc.simpleuart.recv_divcnt[18] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000011
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[21] I2=soc.simpleuart.recv_divcnt[20] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[2] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100001100000000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[29] I1=soc.simpleuart.cfg_divider[11] I2=soc.simpleuart.recv_divcnt[28] I3=soc.simpleuart.recv_divcnt[10] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000010000100001
.gate SB_LUT4 I0=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[0] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[1] I2=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[2] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[3] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[14] I3=soc.simpleuart.recv_divcnt[13] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[25] I1=soc.simpleuart.cfg_divider[16] I2=soc.simpleuart.recv_divcnt[24] I3=soc.simpleuart.recv_divcnt[15] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010100110001
.gate SB_LUT4 I0=$false I1=$false I2=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[0] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[8] I3=soc.simpleuart.recv_divcnt[7] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[22] I3=soc.simpleuart.recv_divcnt[21] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1[0] I2=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1[1] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1[2] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[15] I1=soc.simpleuart.cfg_divider[4] I2=soc.simpleuart.recv_divcnt[14] I3=soc.simpleuart.recv_divcnt[3] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000010000100001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[26] I1=soc.simpleuart.cfg_divider[13] I2=soc.simpleuart.recv_divcnt[25] I3=soc.simpleuart.recv_divcnt[12] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010100110001
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[18] I3=soc.simpleuart.recv_divcnt[17] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[12] I1=soc.simpleuart.cfg_divider[10] I2=soc.simpleuart.recv_divcnt[11] I3=soc.simpleuart.recv_divcnt[9] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010100110001
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[17] I3=soc.simpleuart.recv_divcnt[16] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[7] I1=soc.simpleuart.cfg_divider[5] I2=soc.simpleuart.recv_divcnt[6] I3=soc.simpleuart.recv_divcnt[4] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010100110001
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[9] I3=soc.simpleuart.recv_divcnt[8] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[0] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[1] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[2] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[3] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[4] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[5] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[6] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[7] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[8] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[9] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[10] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[11] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[12] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[13] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[14] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[15] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[16] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[17] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[18] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[19] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[20] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[21] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[22] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[23] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[24] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[25] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[26] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[27] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[28] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[29] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[30] O=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I1[0] I2=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2 I3=ser_rx_SB_LUT4_I0_O[2] O=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=$false I1=$false I2=ser_rx_SB_LUT4_I0_I2[0] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O[0] O=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2 I0=soc.simpleuart.cfg_divider[31] I1=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.attr src "simpleuart.v:98.10-98.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[30] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.attr src "simpleuart.v:98.10-98.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[29] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:98.10-98.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[28] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:98.10-98.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[27] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:98.10-98.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[26] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:98.10-98.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[25] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:98.10-98.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[24] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:98.10-98.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[23] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:98.10-98.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[22] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:98.10-98.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[21] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:98.10-98.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[20] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:98.10-98.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[19] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:98.10-98.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[18] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:98.10-98.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[17] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:98.10-98.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[16] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:98.10-98.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[15] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:98.10-98.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[14] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:98.10-98.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[13] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:98.10-98.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[12] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:98.10-98.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[11] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:98.10-98.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[10] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:98.10-98.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[9] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:98.10-98.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[8] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:98.10-98.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[7] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:98.10-98.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[6] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:98.10-98.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[5] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:98.10-98.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[4] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:98.10-98.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[3] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:98.10-98.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[2] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:98.10-98.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[1] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:98.10-98.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$true CO=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[0] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.attr src "simpleuart.v:98.10-98.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[31] O=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I2=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I1[0] I3=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2 O=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O[0] I2=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_O[2] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O[1] O=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101011111010
.gate SB_DFFESS C=clock_out D=ser_tx_SB_DFFESS_Q_D E=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O Q=ser_tx S=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_pattern[1] I3=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O[1] O=ser_tx_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFESS C=clock_out D=$false E=soc.activer_load_firmware_SB_DFFESS_Q_E Q=soc.activer_load_firmware S=soc.activer_load_firmware_SB_DFFESS_Q_S[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picosoc.v:153.5-176.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=$false I1=$false I2=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I3=soc.activer_load_firmware_SB_DFFESS_Q_S[1] O=soc.activer_load_firmware_SB_DFFESS_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.boot_sequence[1] I3=soc.boot_sequence[0] O=soc.activer_load_firmware_SB_DFFESS_Q_S[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=soc.activer_load_firmware I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[3] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1] O=soc.activer_load_firmware_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.activer_load_firmware O=soc.activer_load_firmware_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clock_out D=soc.boot_sequence_SB_DFFSR_Q_D Q=soc.boot_sequence[0] R=soc.boot_sequence_SB_DFFSR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picosoc.v:153.5-176.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.boot_sequence_SB_DFFSR_Q_1_D Q=soc.boot_sequence[1] R=soc.boot_sequence_SB_DFFSR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picosoc.v:153.5-176.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.boot_sequence[1] I3=soc.boot_sequence[0] O=soc.boot_sequence_SB_DFFSR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_RAM40_4K MASK[0]=soc.bram_only.mem.0.0_MASK[14] MASK[1]=soc.bram_only.mem.0.0_MASK[15] MASK[2]=soc.bram_only.mem.0.0_MASK[14] MASK[3]=soc.bram_only.mem.0.0_MASK[15] MASK[4]=soc.bram_only.mem.0.0_MASK[14] MASK[5]=soc.bram_only.mem.0.0_MASK[15] MASK[6]=soc.bram_only.mem.0.0_MASK[14] MASK[7]=soc.bram_only.mem.0.0_MASK[15] MASK[8]=soc.bram_only.mem.0.0_MASK[14] MASK[9]=soc.bram_only.mem.0.0_MASK[15] MASK[10]=soc.bram_only.mem.0.0_MASK[14] MASK[11]=soc.bram_only.mem.0.0_MASK[15] MASK[12]=soc.bram_only.mem.0.0_MASK[14] MASK[13]=soc.bram_only.mem.0.0_MASK[15] MASK[14]=soc.bram_only.mem.0.0_MASK[14] MASK[15]=soc.bram_only.mem.0.0_MASK[15] RADDR[0]=soc.bram_only.mem.0.0_RADDR_4 RADDR[1]=soc.bram_only.mem.0.0_RADDR_3 RADDR[2]=soc.bram_only.mem.0.0_RADDR_2 RADDR[3]=soc.bram_only.mem.0.0_RADDR_7 RADDR[4]=soc.bram_only.mem.0.0_RADDR_1 RADDR[5]=soc.bram_only.mem.0.0_RADDR RADDR[6]=soc.bram_only.mem.0.0_RADDR_6 RADDR[7]=soc.bram_only.mem.0.0_RADDR_5 RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clock_out RCLKE=$true RDATA[0]=soc.bram_only.mem.0.0_RDATA_15[3] RDATA[1]=soc.bram_only.mem.0.0_RDATA_14[2] RDATA[2]=soc.bram_only.mem.0.0_RDATA_13[2] RDATA[3]=soc.bram_only.mem.0.0_RDATA_12[2] RDATA[4]=soc.bram_only.mem.0.0_RDATA_11[2] RDATA[5]=soc.bram_only.mem.0.0_RDATA_10[3] RDATA[6]=soc.bram_only.mem.0.0_RDATA_9[2] RDATA[7]=soc.bram_only.mem.0.0_RDATA_8[3] RDATA[8]=soc.bram_only.mem.0.0_RDATA_7[3] RDATA[9]=soc.bram_only.mem.0.0_RDATA_6[2] RDATA[10]=soc.bram_only.mem.0.0_RDATA_5[3] RDATA[11]=soc.bram_only.mem.0.0_RDATA_4[2] RDATA[12]=soc.bram_only.mem.0.0_RDATA_3[3] RDATA[13]=soc.bram_only.mem.0.0_RDATA_2[3] RDATA[14]=soc.bram_only.mem.0.0_RDATA_1[3] RDATA[15]=soc.bram_only.mem.0.0_RDATA[2] RE=$true WADDR[0]=soc.bram_only.mem.0.0_WADDR_3[1] WADDR[1]=soc.bram_only.mem.0.0_WADDR_2[0] WADDR[2]=soc.bram_only.mem.0.0_WADDR_3[0] WADDR[3]=soc.load.mem_valid_SB_LUT4_I2_I3_SB_LUT4_I3_O[0] WADDR[4]=soc.bram_only.mem.0.0_WADDR_1[0] WADDR[5]=soc.bram_only.mem.0.0_WADDR[0] WADDR[6]=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0] WADDR[7]=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[0] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clock_out WCLKE=soc.bram_only.mem.0.0_WCLKE WDATA[0]=gpio_SB_DFFESR_Q_2_D_SB_DFF_D_Q WDATA[1]=gpio_SB_DFFESR_Q_26_D_SB_DFF_D_Q WDATA[2]=led4_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[3]=gpio_SB_DFFESR_Q_22_D_SB_DFF_D_Q WDATA[4]=led2_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[5]=gpio_SB_DFFESR_Q_24_D_SB_DFF_D_Q WDATA[6]=gpio_SB_DFFESR_Q_1_D_SB_DFF_D_Q WDATA[7]=gpio_SB_DFFESR_Q_20_D_SB_DFF_D_Q WDATA[8]=led1_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[9]=gpio_SB_DFFESR_Q_25_D_SB_DFF_D_Q WDATA[10]=led5_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[11]=gpio_SB_DFFESR_Q_21_D_SB_DFF_D_Q WDATA[12]=led3_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[13]=gpio_SB_DFFESR_Q_23_D_SB_DFF_D_Q WDATA[14]=gpio_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[15]=gpio_SB_DFFESR_Q_19_D_SB_DFF_D_Q WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_DFF C=clock_out D=soc.bram_only.mem.0.0_RADDR_2 Q=soc.bram_only.mem.0.0_WADDR_3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=soc.bram_only.mem.0.0_RADDR_4 Q=soc.bram_only.mem.0.0_WADDR_3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.0_RDATA_10[2] I3=soc.bram_only.mem.0.0_RDATA_10[3] O=soc.bram_only.mem.0.0_RDATA_10_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000101000000
.gate SB_LUT4 I0=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.0_RDATA_10_SB_LUT4_I2_O[1] I2=soc.bram_only.mem.0.0_RDATA_10_SB_LUT4_I2_O[2] I3=soc.bram_only.mem.0.0_RDATA_10_SB_LUT4_I2_O[3] O=soc.bram_only.mem.0.0_RDATA_10_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001010111
.gate SB_LUT4 I0=soc.bram_only.mem.0.0_RDATA_10_SB_LUT4_I2_O_SB_LUT4_I1_O[0] I1=soc.bram_only.mem.0.0_RDATA_10_SB_LUT4_I2_O_SB_LUT4_I1_O[1] I2=soc.bram_only.mem.0.0_RDATA_10_SB_LUT4_I2_O_SB_LUT4_I1_O[2] I3=soc.bram_only.mem.0.0_RDATA_10_SB_LUT4_I2_O_SB_LUT4_I1_O[3] O=soc.bram_only.mem.0.0_RDATA_10_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000000110000
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[10] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] O=soc.bram_only.mem.0.0_RDATA_10_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[10] I2=iomem_ready_SB_LUT4_I0_1_O[1] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] O=soc.bram_only.mem.0.0_RDATA_10_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000001111
.gate SB_LUT4 I0=soc.bram_only.mem.0.0_RDATA_10_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0] I1=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[1] I2=soc.bram_ready I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] O=soc.bram_only.mem.0.0_RDATA_10_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010110000
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[10] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.0_RDATA_10_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_24_D_SB_DFF_D_Q Q=soc.bram_only.mem.0.0_RDATA_10_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] I2=soc.bram_only.mem.0.16_RDATA_10_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.16_RDATA_10_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.0_RDATA_10_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.0_RDATA_11[2] I3=soc.bram_only.mem.0.0_RDATA_11[3] O=soc.bram_only.mem.0.0_RDATA_11_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_LUT4 I0=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.0_RDATA_11_SB_LUT4_I2_O[1] I2=soc.bram_only.mem.0.0_RDATA_11_SB_LUT4_I2_O[2] I3=soc.bram_only.mem.0.0_RDATA_11_SB_LUT4_I2_O[3] O=soc.bram_only.mem.0.0_RDATA_11_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001010111
.gate SB_LUT4 I0=soc.bram_only.mem.0.0_RDATA_11_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0] I1=soc.bram_only.mem.0.24_RDATA_1[0] I2=soc.bram_ready I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] O=soc.bram_only.mem.0.0_RDATA_11_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010110000
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[2] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.0_RDATA_11_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_DFF C=clock_out D=led2_SB_DFFESR_Q_D_SB_DFF_D_Q Q=soc.bram_only.mem.0.0_RDATA_11_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.8_RDATA_14_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.8_RDATA_14_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.0_RDATA_11_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.0_RDATA_12[2] I3=soc.bram_only.mem.0.0_RDATA_12[3] O=soc.bram_only.mem.0.0_RDATA_12_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.0_RDATA_12_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.0_RDATA_12_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.0_RDATA_12_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=soc.bram_only.mem.0.3_RDATA_2[0] I1=soc.bram_only.mem.0.18_RDATA_3[1] I2=soc.bram_only.mem.0.18_RDATA_3[2] I3=soc.bram_only.mem.0.18_RDATA_3[3] O=soc.bram_only.mem.0.0_RDATA_12_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.0_RDATA_13[2] I3=soc.bram_only.mem.0.0_RDATA_13[3] O=soc.bram_only.mem.0.0_RDATA_13_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.0_RDATA_13_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.0_RDATA_13_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.0_RDATA_13_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=soc.bram_only.mem.0.3_RDATA_2[0] I1=soc.bram_only.mem.0.10_RDATA_4[1] I2=soc.bram_only.mem.0.10_RDATA_4[2] I3=soc.bram_only.mem.0.10_RDATA_4[3] O=soc.bram_only.mem.0.0_RDATA_13_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.0_RDATA_14[2] I3=soc.bram_only.mem.0.0_RDATA_14[3] O=soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110011111101111
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.0_RDATA_15[2] I3=soc.bram_only.mem.0.0_RDATA_15[3] O=soc.bram_only.mem.0.0_RDATA_15_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000101000000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.0_RDATA_15_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.0_RDATA_15_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.0_RDATA_15_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=soc.bram_only.mem.0.0_RDATA_15_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.0_RDATA_15_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I2=soc.bram_only.mem.0.0_RDATA_15_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=soc.bram_only.mem.0.0_RDATA_15_SB_LUT4_I2_O_SB_LUT4_I2_O[3] O=soc.simpleuart.recv_buf_valid_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] I1=soc.bram_only.mem.0.24_RDATA_15_SB_LUT4_I3_O[1] I2=soc.bram_only.mem.0.24_RDATA_15_SB_LUT4_I3_O[2] I3=soc.bram_only.mem.0.24_RDATA_15_SB_LUT4_I3_O[3] O=soc.bram_only.mem.0.0_RDATA_15_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010001001100
.gate SB_LUT4 I0=soc.bram_only.mem.0.24_RDATA_1[0] I1=soc.bram_only.mem.0.0_RDATA_15_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1] I2=soc.bram_ready I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] O=soc.bram_only.mem.0.0_RDATA_15_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011010000
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_2_D_SB_DFF_D_Q Q=soc.bram_only.mem.0.0_RDATA_15_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.0_RDATA_1[2] I3=soc.bram_only.mem.0.0_RDATA_1[3] O=soc.bram_only.mem.0.0_RDATA_1_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000101000000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.0_RDATA_1_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.0_RDATA_1_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.8_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.0_RDATA_3[2] I3=soc.bram_only.mem.0.0_RDATA_3[3] O=soc.bram_only.mem.0.0_RDATA_3_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000101000000
.gate SB_LUT4 I0=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.0_RDATA_3_SB_LUT4_I2_O[1] I2=soc.bram_only.mem.0.0_RDATA_3_SB_LUT4_I2_O[2] I3=soc.bram_only.mem.0.0_RDATA_3_SB_LUT4_I2_O[3] O=soc.bram_only.mem.0.0_RDATA_3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001010111
.gate SB_LUT4 I0=soc.bram_only.mem.0.0_RDATA_3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0] I1=soc.bram_only.mem.0.24_RDATA_1[0] I2=soc.bram_ready I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] O=soc.bram_only.mem.0.0_RDATA_3_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010110000
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[3] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.0_RDATA_3_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_DFF C=clock_out D=led3_SB_DFFESR_Q_D_SB_DFF_D_Q Q=soc.bram_only.mem.0.0_RDATA_3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] I1=soc.bram_only.mem.0.16_RDATA_3_SB_LUT4_I3_O[1] I2=soc.bram_only.mem.0.16_RDATA_3_SB_LUT4_I3_O[2] I3=soc.bram_only.mem.0.16_RDATA_3_SB_LUT4_I3_O[3] O=soc.bram_only.mem.0.0_RDATA_3_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.0_RDATA_4[2] I3=soc.bram_only.mem.0.0_RDATA_4[3] O=soc.bram_only.mem.0.0_RDATA_4_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.0_RDATA_5[2] I3=soc.bram_only.mem.0.0_RDATA_5[3] O=soc.bram_only.mem.0.0_RDATA_5_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000101000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.0_RDATA_6[2] I3=soc.bram_only.mem.0.0_RDATA_6[3] O=soc.bram_only.mem.0.0_RDATA_6_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.0_RDATA_6_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.0_RDATA_6_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.0_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.0_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.0_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.0_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.0_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000110000
.gate SB_LUT4 I0=soc.bram_only.mem.0.0_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0] I1=soc.bram_only.mem.0.0_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1] I2=soc.bram_only.mem.0.0_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2] I3=soc.bram_only.mem.0.0_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3] O=soc.bram_only.mem.0.0_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010101000100010
.gate SB_LUT4 I0=soc.bram_only.mem.0.0_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0] I1=soc.bram_only.mem.0.0_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I2=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] I3=soc.bram_only.mem.0.0_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[9] I3=iomem_ready_SB_LUT4_I0_1_O[1] O=soc.bram_only.mem.0.0_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[9] I2=iomem_ready_SB_LUT4_I0_1_O[1] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] O=soc.bram_only.mem.0.0_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000001111
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[9] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] O=soc.bram_only.mem.0.0_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[9] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.0_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[1] I3=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[2] O=soc.bram_only.mem.0.0_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000000
.gate SB_LUT4 I0=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] I1=soc.bram_only.mem.0.24_RDATA_6_SB_LUT4_I3_O[1] I2=soc.bram_only.mem.0.24_RDATA_6_SB_LUT4_I3_O[2] I3=soc.bram_only.mem.0.24_RDATA_6_SB_LUT4_I3_O[3] O=soc.bram_only.mem.0.0_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010001001100
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.0_RDATA_7[2] I3=soc.bram_only.mem.0.0_RDATA_7[3] O=soc.bram_only.mem.0.0_RDATA_7_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000101000000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.0_RDATA_7_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.0_RDATA_7_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.0_RDATA_7_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=soc.bram_only.mem.0.3_RDATA_2[0] I1=soc.bram_only.mem.0.18_RDATA_2[1] I2=soc.bram_only.mem.0.18_RDATA_2[2] I3=soc.bram_only.mem.0.18_RDATA_2[3] O=soc.bram_only.mem.0.0_RDATA_7_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.0_RDATA_8[2] I3=soc.bram_only.mem.0.0_RDATA_8[3] O=soc.bram_only.mem.0.0_RDATA_8_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000101000000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.0_RDATA_8_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.0_RDATA_8_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.0_RDATA_8_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=soc.bram_only.mem.0.0_RDATA_8_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.0_RDATA_8_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I2=soc.bram_only.mem.0.0_RDATA_8_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=soc.bram_only.mem.0.0_RDATA_8_SB_LUT4_I2_O_SB_LUT4_I2_O[3] O=soc.bram_only.mem.0.0_RDATA_8_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=soc.bram_only.mem.0.0_RDATA_8_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0] I1=soc.bram_only.mem.0.0_RDATA_8_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1] I2=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] I3=soc.bram_only.mem.0.0_RDATA_8_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3] O=soc.load.word_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000011010000
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[14] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] O=soc.bram_only.mem.0.0_RDATA_8_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[14] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.0_RDATA_8_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] I1=soc.bram_only.mem.0.24_RDATA_8_SB_LUT4_I3_O[1] I2=soc.bram_only.mem.0.24_RDATA_8_SB_LUT4_I3_O[2] I3=soc.bram_only.mem.0.24_RDATA_8_SB_LUT4_I3_O[3] O=soc.bram_only.mem.0.0_RDATA_8_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010001001100
.gate SB_LUT4 I0=soc.bram_only.mem.0.0_RDATA_8_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0] I1=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[1] I2=soc.bram_ready I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] O=soc.bram_only.mem.0.0_RDATA_8_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010110000
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_20_D_SB_DFF_D_Q Q=soc.bram_only.mem.0.0_RDATA_8_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.0_RDATA_9[2] I3=soc.bram_only.mem.0.0_RDATA_9[3] O=soc.bram_only.mem.0.0_RDATA_9_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_LUT4 I0=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.0_RDATA_9_SB_LUT4_I2_O[1] I2=soc.bram_only.mem.0.0_RDATA_9_SB_LUT4_I2_O[2] I3=soc.bram_only.mem.0.0_RDATA_9_SB_LUT4_I2_O[3] O=soc.bram_only.mem.0.0_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001010111
.gate SB_LUT4 I0=soc.bram_only.mem.0.0_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O[0] I1=soc.bram_only.mem.0.0_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O[1] I2=soc.bram_only.mem.0.0_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O[2] I3=soc.bram_only.mem.0.0_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O[3] O=soc.bram_only.mem.0.0_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000000110000
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[6] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] O=soc.bram_only.mem.0.0_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[6] I2=iomem_ready_SB_LUT4_I0_1_O[1] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] O=soc.bram_only.mem.0.0_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000001111
.gate SB_LUT4 I0=$false I1=soc.simpleuart.recv_buf_data[6] I2=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] I3=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] O=soc.bram_only.mem.0.0_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=soc.bram_only.mem.0.0_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0] I1=soc.bram_only.mem.0.24_RDATA_1[0] I2=soc.bram_ready I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] O=soc.bram_only.mem.0.0_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010110000
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[6] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.0_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_1_D_SB_DFF_D_Q Q=soc.bram_only.mem.0.0_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.8_RDATA_12_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.8_RDATA_12_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.0_RDATA_9_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.0_RDATA[2] I3=soc.bram_only.mem.0.0_RDATA[3] O=soc.bram_only.mem.0.0_RDATA_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_LUT4 I0=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.0_RDATA_SB_LUT4_I2_O[1] I2=soc.bram_only.mem.0.0_RDATA_SB_LUT4_I2_O[2] I3=soc.bram_only.mem.0.0_RDATA_SB_LUT4_I2_O[3] O=soc.bram_only.mem.0.0_RDATA_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001010111
.gate SB_LUT4 I0=soc.bram_only.mem.0.0_RDATA_SB_LUT4_I2_O_SB_LUT4_I1_O[0] I1=soc.bram_only.mem.0.0_RDATA_SB_LUT4_I2_O_SB_LUT4_I1_O[1] I2=soc.bram_only.mem.0.0_RDATA_SB_LUT4_I2_O_SB_LUT4_I1_O[2] I3=soc.bram_only.mem.0.0_RDATA_SB_LUT4_I2_O_SB_LUT4_I1_O[3] O=soc.bram_only.mem.0.0_RDATA_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000000110000
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[15] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] O=soc.bram_only.mem.0.0_RDATA_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[15] I2=iomem_ready_SB_LUT4_I0_1_O[1] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] O=soc.bram_only.mem.0.0_RDATA_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000001111
.gate SB_LUT4 I0=soc.bram_only.mem.0.0_RDATA_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0] I1=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[1] I2=soc.bram_ready I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] O=soc.bram_only.mem.0.0_RDATA_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010110000
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[15] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.0_RDATA_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_19_D_SB_DFF_D_Q Q=soc.bram_only.mem.0.0_RDATA_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.10_RDATA_SB_LUT4_I3_O[1] I2=soc.bram_only.mem.0.10_RDATA_SB_LUT4_I3_O[2] I3=soc.bram_only.mem.0.10_RDATA_SB_LUT4_I3_O[3] O=soc.bram_only.mem.0.0_RDATA_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101010101000
.gate SB_DFF C=clock_out D=soc.bram_only.mem.0.0_RADDR_1 Q=soc.bram_only.mem.0.0_WADDR_1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=soc.bram_only.mem.0.0_RADDR_3 Q=soc.bram_only.mem.0.0_WADDR_2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=soc.bram_only.mem.0.0_RADDR Q=soc.bram_only.mem.0.0_WADDR[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.0_MASK[14] I3=soc.bram_only.mem.0.0_MASK[15] O=soc.bram_only.mem.0.0_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_RAM40_4K MASK[0]=soc.bram_only.mem.0.1_MASK[14] MASK[1]=soc.bram_only.mem.0.1_MASK[15] MASK[2]=soc.bram_only.mem.0.1_MASK[14] MASK[3]=soc.bram_only.mem.0.1_MASK[15] MASK[4]=soc.bram_only.mem.0.1_MASK[14] MASK[5]=soc.bram_only.mem.0.1_MASK[15] MASK[6]=soc.bram_only.mem.0.1_MASK[14] MASK[7]=soc.bram_only.mem.0.1_MASK[15] MASK[8]=soc.bram_only.mem.0.1_MASK[14] MASK[9]=soc.bram_only.mem.0.1_MASK[15] MASK[10]=soc.bram_only.mem.0.1_MASK[14] MASK[11]=soc.bram_only.mem.0.1_MASK[15] MASK[12]=soc.bram_only.mem.0.1_MASK[14] MASK[13]=soc.bram_only.mem.0.1_MASK[15] MASK[14]=soc.bram_only.mem.0.1_MASK[14] MASK[15]=soc.bram_only.mem.0.1_MASK[15] RADDR[0]=soc.bram_only.mem.0.0_RADDR_4 RADDR[1]=soc.bram_only.mem.0.0_RADDR_3 RADDR[2]=soc.bram_only.mem.0.0_RADDR_2 RADDR[3]=soc.bram_only.mem.0.0_RADDR_7 RADDR[4]=soc.bram_only.mem.0.0_RADDR_1 RADDR[5]=soc.bram_only.mem.0.0_RADDR RADDR[6]=soc.bram_only.mem.0.0_RADDR_6 RADDR[7]=soc.bram_only.mem.0.0_RADDR_5 RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clock_out RCLKE=$true RDATA[0]=soc.bram_only.mem.0.1_RDATA_15[2] RDATA[1]=soc.bram_only.mem.0.1_RDATA_14[3] RDATA[2]=soc.bram_only.mem.0.1_RDATA_13[2] RDATA[3]=soc.bram_only.mem.0.1_RDATA_12[2] RDATA[4]=soc.bram_only.mem.0.1_RDATA_11[2] RDATA[5]=soc.bram_only.mem.0.1_RDATA_10[2] RDATA[6]=soc.bram_only.mem.0.1_RDATA_9[2] RDATA[7]=soc.bram_only.mem.0.1_RDATA_8[2] RDATA[8]=soc.bram_only.mem.0.1_RDATA_7[3] RDATA[9]=soc.bram_only.mem.0.1_RDATA_6[2] RDATA[10]=soc.bram_only.mem.0.1_RDATA_5[2] RDATA[11]=soc.bram_only.mem.0.1_RDATA_4[2] RDATA[12]=soc.bram_only.mem.0.1_RDATA_3[2] RDATA[13]=soc.bram_only.mem.0.1_RDATA_2[3] RDATA[14]=soc.bram_only.mem.0.1_RDATA_1[2] RDATA[15]=soc.bram_only.mem.0.1_RDATA[3] RE=$true WADDR[0]=soc.bram_only.mem.0.0_WADDR_3[1] WADDR[1]=soc.bram_only.mem.0.0_WADDR_2[0] WADDR[2]=soc.bram_only.mem.0.0_WADDR_3[0] WADDR[3]=soc.load.mem_valid_SB_LUT4_I2_I3_SB_LUT4_I3_O[0] WADDR[4]=soc.bram_only.mem.0.0_WADDR_1[0] WADDR[5]=soc.bram_only.mem.0.0_WADDR[0] WADDR[6]=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0] WADDR[7]=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[0] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clock_out WCLKE=soc.bram_only.mem.0.1_WCLKE WDATA[0]=gpio_SB_DFFESR_Q_18_D_SB_DFF_D_Q WDATA[1]=gpio_SB_DFFESR_Q_10_D_SB_DFF_D_Q WDATA[2]=gpio_SB_DFFESR_Q_14_D_SB_DFF_D_Q WDATA[3]=gpio_SB_DFFESR_Q_6_D_SB_DFF_D_Q WDATA[4]=gpio_SB_DFFESR_Q_16_D_SB_DFF_D_Q WDATA[5]=gpio_SB_DFFESR_Q_8_D_SB_DFF_D_Q WDATA[6]=gpio_SB_DFFESR_Q_12_D_SB_DFF_D_Q WDATA[7]=gpio_SB_DFFESR_Q_4_D_SB_DFF_D_Q WDATA[8]=gpio_SB_DFFESR_Q_17_D_SB_DFF_D_Q WDATA[9]=gpio_SB_DFFESR_Q_9_D_SB_DFF_D_Q WDATA[10]=gpio_SB_DFFESR_Q_13_D_SB_DFF_D_Q WDATA[11]=gpio_SB_DFFESR_Q_5_D_SB_DFF_D_Q WDATA[12]=gpio_SB_DFFESR_Q_15_D_SB_DFF_D_Q WDATA[13]=gpio_SB_DFFESR_Q_7_D_SB_DFF_D_Q WDATA[14]=gpio_SB_DFFESR_Q_11_D_SB_DFF_D_Q WDATA[15]=gpio_SB_DFFESR_Q_3_D_SB_DFF_D_Q WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_RAM40_4K MASK[0]=soc.bram_only.mem.0.10_MASK[14] MASK[1]=soc.bram_only.mem.0.10_MASK[15] MASK[2]=soc.bram_only.mem.0.10_MASK[14] MASK[3]=soc.bram_only.mem.0.10_MASK[15] MASK[4]=soc.bram_only.mem.0.10_MASK[14] MASK[5]=soc.bram_only.mem.0.10_MASK[15] MASK[6]=soc.bram_only.mem.0.10_MASK[14] MASK[7]=soc.bram_only.mem.0.10_MASK[15] MASK[8]=soc.bram_only.mem.0.10_MASK[14] MASK[9]=soc.bram_only.mem.0.10_MASK[15] MASK[10]=soc.bram_only.mem.0.10_MASK[14] MASK[11]=soc.bram_only.mem.0.10_MASK[15] MASK[12]=soc.bram_only.mem.0.10_MASK[14] MASK[13]=soc.bram_only.mem.0.10_MASK[15] MASK[14]=soc.bram_only.mem.0.10_MASK[14] MASK[15]=soc.bram_only.mem.0.10_MASK[15] RADDR[0]=soc.bram_only.mem.0.0_RADDR_4 RADDR[1]=soc.bram_only.mem.0.0_RADDR_3 RADDR[2]=soc.bram_only.mem.0.0_RADDR_2 RADDR[3]=soc.bram_only.mem.0.0_RADDR_7 RADDR[4]=soc.bram_only.mem.0.0_RADDR_1 RADDR[5]=soc.bram_only.mem.0.0_RADDR RADDR[6]=soc.bram_only.mem.0.0_RADDR_6 RADDR[7]=soc.bram_only.mem.0.0_RADDR_5 RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clock_out RCLKE=$true RDATA[0]=soc.bram_only.mem.0.8_RDATA_15[2] RDATA[1]=soc.bram_only.mem.0.10_RDATA_5[3] RDATA[2]=soc.bram_only.mem.0.10_RDATA_4[1] RDATA[3]=soc.bram_only.mem.0.10_RDATA_3[1] RDATA[4]=soc.bram_only.mem.0.8_RDATA_14[2] RDATA[5]=soc.bram_only.mem.0.8_RDATA_13[2] RDATA[6]=soc.bram_only.mem.0.8_RDATA_12[3] RDATA[7]=soc.bram_only.mem.0.8_RDATA_11[3] RDATA[8]=soc.bram_only.mem.0.10_RDATA_2[1] RDATA[9]=soc.bram_only.mem.0.8_RDATA_10[3] RDATA[10]=soc.bram_only.mem.0.8_RDATA_9[2] RDATA[11]=soc.bram_only.mem.0.8_RDATA_8[2] RDATA[12]=soc.bram_only.mem.0.8_RDATA_7[2] RDATA[13]=soc.bram_only.mem.0.10_RDATA_1[2] RDATA[14]=soc.bram_only.mem.0.8_RDATA_6[2] RDATA[15]=soc.bram_only.mem.0.10_RDATA[1] RE=$true WADDR[0]=soc.bram_only.mem.0.0_WADDR_3[1] WADDR[1]=soc.bram_only.mem.0.0_WADDR_2[0] WADDR[2]=soc.bram_only.mem.0.0_WADDR_3[0] WADDR[3]=soc.load.mem_valid_SB_LUT4_I2_I3_SB_LUT4_I3_O[0] WADDR[4]=soc.bram_only.mem.0.0_WADDR_1[0] WADDR[5]=soc.bram_only.mem.0.0_WADDR[0] WADDR[6]=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0] WADDR[7]=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[0] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clock_out WCLKE=soc.bram_only.mem.0.10_WCLKE WDATA[0]=gpio_SB_DFFESR_Q_2_D_SB_DFF_D_Q WDATA[1]=gpio_SB_DFFESR_Q_26_D_SB_DFF_D_Q WDATA[2]=led4_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[3]=gpio_SB_DFFESR_Q_22_D_SB_DFF_D_Q WDATA[4]=led2_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[5]=gpio_SB_DFFESR_Q_24_D_SB_DFF_D_Q WDATA[6]=gpio_SB_DFFESR_Q_1_D_SB_DFF_D_Q WDATA[7]=gpio_SB_DFFESR_Q_20_D_SB_DFF_D_Q WDATA[8]=led1_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[9]=gpio_SB_DFFESR_Q_25_D_SB_DFF_D_Q WDATA[10]=led5_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[11]=gpio_SB_DFFESR_Q_21_D_SB_DFF_D_Q WDATA[12]=led3_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[13]=gpio_SB_DFFESR_Q_23_D_SB_DFF_D_Q WDATA[14]=gpio_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[15]=gpio_SB_DFFESR_Q_19_D_SB_DFF_D_Q WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[1] I2=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I3=soc.bram_only.mem.0.3_RDATA_2[0] O=soc.bram_only.mem.0.10_MASK[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[0] I2=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I3=soc.bram_only.mem.0.3_RDATA_2[0] O=soc.bram_only.mem.0.10_MASK[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.10_RDATA_1[2] I3=soc.bram_only.mem.0.10_RDATA_1[3] O=soc.bram_only.mem.0.8_RDATA_1_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001110110111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.5_RDATA_5[0] I3=soc.bram_only.mem.0.12_RDATA_6[1] O=soc.bram_only.mem.0.10_RDATA_2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.8_RDATA_2[2] I3=soc.bram_only.mem.0.8_RDATA_2[3] O=soc.bram_only.mem.0.10_RDATA_2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110111001111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.5_RDATA_5[0] I3=soc.bram_only.mem.0.12_RDATA_11[1] O=soc.bram_only.mem.0.10_RDATA_3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.8_RDATA_3[2] I3=soc.bram_only.mem.0.8_RDATA_3[3] O=soc.bram_only.mem.0.10_RDATA_3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110111001111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.5_RDATA_5[0] I3=soc.bram_only.mem.0.12_RDATA_12[1] O=soc.bram_only.mem.0.10_RDATA_4[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.8_RDATA_4[2] I3=soc.bram_only.mem.0.8_RDATA_4[3] O=soc.bram_only.mem.0.10_RDATA_4[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110011111101111
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.10_RDATA_5[2] I3=soc.bram_only.mem.0.10_RDATA_5[3] O=soc.bram_only.mem.0.8_RDATA_5_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001101111011111
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.3_RDATA_2[0] I3=soc.bram_only.mem.0.10_RDATA[1] O=soc.bram_only.mem.0.10_RDATA_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.8_RDATA[0] I3=soc.bram_only.mem.0.8_RDATA[1] O=soc.bram_only.mem.0.10_RDATA_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.12_RDATA[2] I3=soc.bram_only.mem.0.12_RDATA[3] O=soc.bram_only.mem.0.10_RDATA_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.10_MASK[14] I3=soc.bram_only.mem.0.10_MASK[15] O=soc.bram_only.mem.0.10_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_RAM40_4K MASK[0]=soc.bram_only.mem.0.11_MASK[14] MASK[1]=soc.bram_only.mem.0.11_MASK[15] MASK[2]=soc.bram_only.mem.0.11_MASK[14] MASK[3]=soc.bram_only.mem.0.11_MASK[15] MASK[4]=soc.bram_only.mem.0.11_MASK[14] MASK[5]=soc.bram_only.mem.0.11_MASK[15] MASK[6]=soc.bram_only.mem.0.11_MASK[14] MASK[7]=soc.bram_only.mem.0.11_MASK[15] MASK[8]=soc.bram_only.mem.0.11_MASK[14] MASK[9]=soc.bram_only.mem.0.11_MASK[15] MASK[10]=soc.bram_only.mem.0.11_MASK[14] MASK[11]=soc.bram_only.mem.0.11_MASK[15] MASK[12]=soc.bram_only.mem.0.11_MASK[14] MASK[13]=soc.bram_only.mem.0.11_MASK[15] MASK[14]=soc.bram_only.mem.0.11_MASK[14] MASK[15]=soc.bram_only.mem.0.11_MASK[15] RADDR[0]=soc.bram_only.mem.0.0_RADDR_4 RADDR[1]=soc.bram_only.mem.0.0_RADDR_3 RADDR[2]=soc.bram_only.mem.0.0_RADDR_2 RADDR[3]=soc.bram_only.mem.0.0_RADDR_7 RADDR[4]=soc.bram_only.mem.0.0_RADDR_1 RADDR[5]=soc.bram_only.mem.0.0_RADDR RADDR[6]=soc.bram_only.mem.0.0_RADDR_6 RADDR[7]=soc.bram_only.mem.0.0_RADDR_5 RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clock_out RCLKE=$true RDATA[0]=soc.bram_only.mem.0.11_RDATA_5[1] RDATA[1]=soc.bram_only.mem.0.9_RDATA_15[3] RDATA[2]=soc.bram_only.mem.0.9_RDATA_14[3] RDATA[3]=soc.bram_only.mem.0.9_RDATA_13[3] RDATA[4]=soc.bram_only.mem.0.9_RDATA_12[2] RDATA[5]=soc.bram_only.mem.0.11_RDATA_4[1] RDATA[6]=soc.bram_only.mem.0.9_RDATA_11[3] RDATA[7]=soc.bram_only.mem.0.9_RDATA_10[3] RDATA[8]=soc.bram_only.mem.0.9_RDATA_9[3] RDATA[9]=soc.bram_only.mem.0.9_RDATA_8[3] RDATA[10]=soc.bram_only.mem.0.11_RDATA_3[1] RDATA[11]=soc.bram_only.mem.0.9_RDATA_7[2] RDATA[12]=soc.bram_only.mem.0.11_RDATA_2[1] RDATA[13]=soc.bram_only.mem.0.11_RDATA_1[1] RDATA[14]=soc.bram_only.mem.0.9_RDATA_6[3] RDATA[15]=soc.bram_only.mem.0.11_RDATA[1] RE=$true WADDR[0]=soc.bram_only.mem.0.0_WADDR_3[1] WADDR[1]=soc.bram_only.mem.0.0_WADDR_2[0] WADDR[2]=soc.bram_only.mem.0.0_WADDR_3[0] WADDR[3]=soc.load.mem_valid_SB_LUT4_I2_I3_SB_LUT4_I3_O[0] WADDR[4]=soc.bram_only.mem.0.0_WADDR_1[0] WADDR[5]=soc.bram_only.mem.0.0_WADDR[0] WADDR[6]=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0] WADDR[7]=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[0] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clock_out WCLKE=soc.bram_only.mem.0.11_WCLKE WDATA[0]=gpio_SB_DFFESR_Q_18_D_SB_DFF_D_Q WDATA[1]=gpio_SB_DFFESR_Q_10_D_SB_DFF_D_Q WDATA[2]=gpio_SB_DFFESR_Q_14_D_SB_DFF_D_Q WDATA[3]=gpio_SB_DFFESR_Q_6_D_SB_DFF_D_Q WDATA[4]=gpio_SB_DFFESR_Q_16_D_SB_DFF_D_Q WDATA[5]=gpio_SB_DFFESR_Q_8_D_SB_DFF_D_Q WDATA[6]=gpio_SB_DFFESR_Q_12_D_SB_DFF_D_Q WDATA[7]=gpio_SB_DFFESR_Q_4_D_SB_DFF_D_Q WDATA[8]=gpio_SB_DFFESR_Q_17_D_SB_DFF_D_Q WDATA[9]=gpio_SB_DFFESR_Q_9_D_SB_DFF_D_Q WDATA[10]=gpio_SB_DFFESR_Q_13_D_SB_DFF_D_Q WDATA[11]=gpio_SB_DFFESR_Q_5_D_SB_DFF_D_Q WDATA[12]=gpio_SB_DFFESR_Q_15_D_SB_DFF_D_Q WDATA[13]=gpio_SB_DFFESR_Q_7_D_SB_DFF_D_Q WDATA[14]=gpio_SB_DFFESR_Q_11_D_SB_DFF_D_Q WDATA[15]=gpio_SB_DFFESR_Q_3_D_SB_DFF_D_Q WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[3] I2=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I3=soc.bram_only.mem.0.3_RDATA_2[0] O=soc.bram_only.mem.0.11_MASK[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[2] I2=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I3=soc.bram_only.mem.0.3_RDATA_2[0] O=soc.bram_only.mem.0.11_MASK[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.5_RDATA_5[0] I3=soc.bram_only.mem.0.13_RDATA_2[1] O=soc.bram_only.mem.0.11_RDATA_1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.9_RDATA_2[2] I3=soc.bram_only.mem.0.9_RDATA_2[3] O=soc.bram_only.mem.0.11_RDATA_1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110011111101111
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.3_RDATA_2[0] I3=soc.bram_only.mem.0.11_RDATA_2[1] O=soc.bram_only.mem.0.11_RDATA_2_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.9_RDATA_3[2] I3=soc.bram_only.mem.0.9_RDATA_3[3] O=soc.bram_only.mem.0.11_RDATA_2_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110011111101111
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.3_RDATA_2[0] I3=soc.bram_only.mem.0.11_RDATA_3[1] O=soc.bram_only.mem.0.9_RDATA_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.5_RDATA_5[0] I3=soc.bram_only.mem.0.13_RDATA_10[1] O=soc.bram_only.mem.0.11_RDATA_4[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.9_RDATA_4[2] I3=soc.bram_only.mem.0.9_RDATA_4[3] O=soc.bram_only.mem.0.11_RDATA_4[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110011111101111
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.3_RDATA_2[0] I3=soc.bram_only.mem.0.11_RDATA_5[1] O=soc.bram_only.mem.0.11_RDATA_5_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.9_RDATA_5[2] I3=soc.bram_only.mem.0.9_RDATA_5[3] O=soc.bram_only.mem.0.11_RDATA_5_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110011111101111
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.5_RDATA_5[0] I3=soc.bram_only.mem.0.13_RDATA[1] O=soc.bram_only.mem.0.11_RDATA[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.9_RDATA_1[2] I3=soc.bram_only.mem.0.9_RDATA_1[3] O=soc.bram_only.mem.0.11_RDATA[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110011111101111
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.11_MASK[14] I3=soc.bram_only.mem.0.11_MASK[15] O=soc.bram_only.mem.0.11_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_RAM40_4K MASK[0]=soc.bram_only.mem.0.12_MASK[14] MASK[1]=soc.bram_only.mem.0.12_MASK[15] MASK[2]=soc.bram_only.mem.0.12_MASK[14] MASK[3]=soc.bram_only.mem.0.12_MASK[15] MASK[4]=soc.bram_only.mem.0.12_MASK[14] MASK[5]=soc.bram_only.mem.0.12_MASK[15] MASK[6]=soc.bram_only.mem.0.12_MASK[14] MASK[7]=soc.bram_only.mem.0.12_MASK[15] MASK[8]=soc.bram_only.mem.0.12_MASK[14] MASK[9]=soc.bram_only.mem.0.12_MASK[15] MASK[10]=soc.bram_only.mem.0.12_MASK[14] MASK[11]=soc.bram_only.mem.0.12_MASK[15] MASK[12]=soc.bram_only.mem.0.12_MASK[14] MASK[13]=soc.bram_only.mem.0.12_MASK[15] MASK[14]=soc.bram_only.mem.0.12_MASK[14] MASK[15]=soc.bram_only.mem.0.12_MASK[15] RADDR[0]=soc.bram_only.mem.0.0_RADDR_4 RADDR[1]=soc.bram_only.mem.0.0_RADDR_3 RADDR[2]=soc.bram_only.mem.0.0_RADDR_2 RADDR[3]=soc.bram_only.mem.0.0_RADDR_7 RADDR[4]=soc.bram_only.mem.0.0_RADDR_1 RADDR[5]=soc.bram_only.mem.0.0_RADDR RADDR[6]=soc.bram_only.mem.0.0_RADDR_6 RADDR[7]=soc.bram_only.mem.0.0_RADDR_5 RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clock_out RCLKE=$true RDATA[0]=soc.bram_only.mem.0.12_RDATA_13[2] RDATA[1]=soc.bram_only.mem.0.10_RDATA_5[2] RDATA[2]=soc.bram_only.mem.0.12_RDATA_12[1] RDATA[3]=soc.bram_only.mem.0.12_RDATA_11[1] RDATA[4]=soc.bram_only.mem.0.12_RDATA_10[2] RDATA[5]=soc.bram_only.mem.0.12_RDATA_9[2] RDATA[6]=soc.bram_only.mem.0.12_RDATA_8[3] RDATA[7]=soc.bram_only.mem.0.12_RDATA_7[2] RDATA[8]=soc.bram_only.mem.0.12_RDATA_6[1] RDATA[9]=soc.bram_only.mem.0.12_RDATA_5[3] RDATA[10]=soc.bram_only.mem.0.12_RDATA_4[3] RDATA[11]=soc.bram_only.mem.0.12_RDATA_3[2] RDATA[12]=soc.bram_only.mem.0.12_RDATA_2[3] RDATA[13]=soc.bram_only.mem.0.10_RDATA_1[3] RDATA[14]=soc.bram_only.mem.0.12_RDATA_1[2] RDATA[15]=soc.bram_only.mem.0.12_RDATA[2] RE=$true WADDR[0]=soc.bram_only.mem.0.0_WADDR_3[1] WADDR[1]=soc.bram_only.mem.0.0_WADDR_2[0] WADDR[2]=soc.bram_only.mem.0.0_WADDR_3[0] WADDR[3]=soc.load.mem_valid_SB_LUT4_I2_I3_SB_LUT4_I3_O[0] WADDR[4]=soc.bram_only.mem.0.0_WADDR_1[0] WADDR[5]=soc.bram_only.mem.0.0_WADDR[0] WADDR[6]=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0] WADDR[7]=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[0] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clock_out WCLKE=soc.bram_only.mem.0.12_WCLKE WDATA[0]=gpio_SB_DFFESR_Q_2_D_SB_DFF_D_Q WDATA[1]=gpio_SB_DFFESR_Q_26_D_SB_DFF_D_Q WDATA[2]=led4_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[3]=gpio_SB_DFFESR_Q_22_D_SB_DFF_D_Q WDATA[4]=led2_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[5]=gpio_SB_DFFESR_Q_24_D_SB_DFF_D_Q WDATA[6]=gpio_SB_DFFESR_Q_1_D_SB_DFF_D_Q WDATA[7]=gpio_SB_DFFESR_Q_20_D_SB_DFF_D_Q WDATA[8]=led1_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[9]=gpio_SB_DFFESR_Q_25_D_SB_DFF_D_Q WDATA[10]=led5_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[11]=gpio_SB_DFFESR_Q_21_D_SB_DFF_D_Q WDATA[12]=led3_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[13]=gpio_SB_DFFESR_Q_23_D_SB_DFF_D_Q WDATA[14]=gpio_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[15]=gpio_SB_DFFESR_Q_19_D_SB_DFF_D_Q WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[1] I2=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I3=soc.bram_only.mem.0.5_RDATA_5[0] O=soc.bram_only.mem.0.12_MASK[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[0] I2=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I3=soc.bram_only.mem.0.5_RDATA_5[0] O=soc.bram_only.mem.0.12_MASK[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.12_RDATA_10[2] I3=soc.bram_only.mem.0.12_RDATA_10[3] O=soc.bram_only.mem.0.8_RDATA_14_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.12_RDATA_13[2] I3=soc.bram_only.mem.0.12_RDATA_13[3] O=soc.bram_only.mem.0.8_RDATA_15_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.12_RDATA_1[2] I3=soc.bram_only.mem.0.12_RDATA_1[3] O=soc.bram_only.mem.0.8_RDATA_6_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.12_RDATA_3[2] I3=soc.bram_only.mem.0.12_RDATA_3[3] O=soc.bram_only.mem.0.8_RDATA_8_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.12_RDATA_4[2] I3=soc.bram_only.mem.0.12_RDATA_4[3] O=soc.bram_only.mem.0.8_RDATA_9_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.12_RDATA_5[2] I3=soc.bram_only.mem.0.12_RDATA_5[3] O=soc.bram_only.mem.0.8_RDATA_10_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.12_RDATA_7[2] I3=soc.bram_only.mem.0.12_RDATA_7[3] O=soc.bram_only.mem.0.8_RDATA_11_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.12_RDATA_8[2] I3=soc.bram_only.mem.0.12_RDATA_8[3] O=soc.bram_only.mem.0.8_RDATA_12_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.12_MASK[14] I3=soc.bram_only.mem.0.12_MASK[15] O=soc.bram_only.mem.0.12_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_RAM40_4K MASK[0]=soc.bram_only.mem.0.13_MASK[14] MASK[1]=soc.bram_only.mem.0.13_MASK[15] MASK[2]=soc.bram_only.mem.0.13_MASK[14] MASK[3]=soc.bram_only.mem.0.13_MASK[15] MASK[4]=soc.bram_only.mem.0.13_MASK[14] MASK[5]=soc.bram_only.mem.0.13_MASK[15] MASK[6]=soc.bram_only.mem.0.13_MASK[14] MASK[7]=soc.bram_only.mem.0.13_MASK[15] MASK[8]=soc.bram_only.mem.0.13_MASK[14] MASK[9]=soc.bram_only.mem.0.13_MASK[15] MASK[10]=soc.bram_only.mem.0.13_MASK[14] MASK[11]=soc.bram_only.mem.0.13_MASK[15] MASK[12]=soc.bram_only.mem.0.13_MASK[14] MASK[13]=soc.bram_only.mem.0.13_MASK[15] MASK[14]=soc.bram_only.mem.0.13_MASK[14] MASK[15]=soc.bram_only.mem.0.13_MASK[15] RADDR[0]=soc.bram_only.mem.0.0_RADDR_4 RADDR[1]=soc.bram_only.mem.0.0_RADDR_3 RADDR[2]=soc.bram_only.mem.0.0_RADDR_2 RADDR[3]=soc.bram_only.mem.0.0_RADDR_7 RADDR[4]=soc.bram_only.mem.0.0_RADDR_1 RADDR[5]=soc.bram_only.mem.0.0_RADDR RADDR[6]=soc.bram_only.mem.0.0_RADDR_6 RADDR[7]=soc.bram_only.mem.0.0_RADDR_5 RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clock_out RCLKE=$true RDATA[0]=soc.bram_only.mem.0.13_RDATA_15[1] RDATA[1]=soc.bram_only.mem.0.13_RDATA_14[2] RDATA[2]=soc.bram_only.mem.0.13_RDATA_13[3] RDATA[3]=soc.bram_only.mem.0.13_RDATA_12[3] RDATA[4]=soc.bram_only.mem.0.13_RDATA_11[2] RDATA[5]=soc.bram_only.mem.0.13_RDATA_10[1] RDATA[6]=soc.bram_only.mem.0.13_RDATA_9[3] RDATA[7]=soc.bram_only.mem.0.13_RDATA_8[2] RDATA[8]=soc.bram_only.mem.0.13_RDATA_7[3] RDATA[9]=soc.bram_only.mem.0.13_RDATA_6[3] RDATA[10]=soc.bram_only.mem.0.13_RDATA_5[3] RDATA[11]=soc.bram_only.mem.0.13_RDATA_4[2] RDATA[12]=soc.bram_only.mem.0.13_RDATA_3[1] RDATA[13]=soc.bram_only.mem.0.13_RDATA_2[1] RDATA[14]=soc.bram_only.mem.0.13_RDATA_1[2] RDATA[15]=soc.bram_only.mem.0.13_RDATA[1] RE=$true WADDR[0]=soc.bram_only.mem.0.0_WADDR_3[1] WADDR[1]=soc.bram_only.mem.0.0_WADDR_2[0] WADDR[2]=soc.bram_only.mem.0.0_WADDR_3[0] WADDR[3]=soc.load.mem_valid_SB_LUT4_I2_I3_SB_LUT4_I3_O[0] WADDR[4]=soc.bram_only.mem.0.0_WADDR_1[0] WADDR[5]=soc.bram_only.mem.0.0_WADDR[0] WADDR[6]=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0] WADDR[7]=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[0] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clock_out WCLKE=soc.bram_only.mem.0.13_WCLKE WDATA[0]=gpio_SB_DFFESR_Q_18_D_SB_DFF_D_Q WDATA[1]=gpio_SB_DFFESR_Q_10_D_SB_DFF_D_Q WDATA[2]=gpio_SB_DFFESR_Q_14_D_SB_DFF_D_Q WDATA[3]=gpio_SB_DFFESR_Q_6_D_SB_DFF_D_Q WDATA[4]=gpio_SB_DFFESR_Q_16_D_SB_DFF_D_Q WDATA[5]=gpio_SB_DFFESR_Q_8_D_SB_DFF_D_Q WDATA[6]=gpio_SB_DFFESR_Q_12_D_SB_DFF_D_Q WDATA[7]=gpio_SB_DFFESR_Q_4_D_SB_DFF_D_Q WDATA[8]=gpio_SB_DFFESR_Q_17_D_SB_DFF_D_Q WDATA[9]=gpio_SB_DFFESR_Q_9_D_SB_DFF_D_Q WDATA[10]=gpio_SB_DFFESR_Q_13_D_SB_DFF_D_Q WDATA[11]=gpio_SB_DFFESR_Q_5_D_SB_DFF_D_Q WDATA[12]=gpio_SB_DFFESR_Q_15_D_SB_DFF_D_Q WDATA[13]=gpio_SB_DFFESR_Q_7_D_SB_DFF_D_Q WDATA[14]=gpio_SB_DFFESR_Q_11_D_SB_DFF_D_Q WDATA[15]=gpio_SB_DFFESR_Q_3_D_SB_DFF_D_Q WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[3] I2=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I3=soc.bram_only.mem.0.5_RDATA_5[0] O=soc.bram_only.mem.0.13_MASK[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[2] I2=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I3=soc.bram_only.mem.0.5_RDATA_5[0] O=soc.bram_only.mem.0.13_MASK[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.13_RDATA_11[2] I3=soc.bram_only.mem.0.13_RDATA_11[3] O=soc.bram_only.mem.0.9_RDATA_12_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.13_RDATA_12[2] I3=soc.bram_only.mem.0.13_RDATA_12[3] O=soc.bram_only.mem.0.9_RDATA_13_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.13_RDATA_13[2] I3=soc.bram_only.mem.0.13_RDATA_13[3] O=soc.bram_only.mem.0.25_RDATA_13_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.5_RDATA_5[0] I3=soc.bram_only.mem.0.13_RDATA_15[1] O=soc.bram_only.mem.0.11_RDATA_5_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.13_RDATA_1[2] I3=soc.bram_only.mem.0.13_RDATA_1[3] O=soc.bram_only.mem.0.25_RDATA_1_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.5_RDATA_5[0] I3=soc.bram_only.mem.0.13_RDATA_3[1] O=soc.bram_only.mem.0.11_RDATA_2_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.13_RDATA_4[2] I3=soc.bram_only.mem.0.13_RDATA_4[3] O=soc.bram_only.mem.0.9_RDATA_7_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.13_RDATA_6[2] I3=soc.bram_only.mem.0.13_RDATA_6[3] O=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.13_RDATA_8[2] I3=soc.bram_only.mem.0.13_RDATA_8[3] O=soc.bram_only.mem.0.9_RDATA_10_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.13_RDATA_9[2] I3=soc.bram_only.mem.0.13_RDATA_9[3] O=soc.bram_only.mem.0.9_RDATA_11_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.13_MASK[14] I3=soc.bram_only.mem.0.13_MASK[15] O=soc.bram_only.mem.0.13_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_RAM40_4K MASK[0]=soc.bram_only.mem.0.14_MASK[14] MASK[1]=soc.bram_only.mem.0.14_MASK[15] MASK[2]=soc.bram_only.mem.0.14_MASK[14] MASK[3]=soc.bram_only.mem.0.14_MASK[15] MASK[4]=soc.bram_only.mem.0.14_MASK[14] MASK[5]=soc.bram_only.mem.0.14_MASK[15] MASK[6]=soc.bram_only.mem.0.14_MASK[14] MASK[7]=soc.bram_only.mem.0.14_MASK[15] MASK[8]=soc.bram_only.mem.0.14_MASK[14] MASK[9]=soc.bram_only.mem.0.14_MASK[15] MASK[10]=soc.bram_only.mem.0.14_MASK[14] MASK[11]=soc.bram_only.mem.0.14_MASK[15] MASK[12]=soc.bram_only.mem.0.14_MASK[14] MASK[13]=soc.bram_only.mem.0.14_MASK[15] MASK[14]=soc.bram_only.mem.0.14_MASK[14] MASK[15]=soc.bram_only.mem.0.14_MASK[15] RADDR[0]=soc.bram_only.mem.0.0_RADDR_4 RADDR[1]=soc.bram_only.mem.0.0_RADDR_3 RADDR[2]=soc.bram_only.mem.0.0_RADDR_2 RADDR[3]=soc.bram_only.mem.0.0_RADDR_7 RADDR[4]=soc.bram_only.mem.0.0_RADDR_1 RADDR[5]=soc.bram_only.mem.0.0_RADDR RADDR[6]=soc.bram_only.mem.0.0_RADDR_6 RADDR[7]=soc.bram_only.mem.0.0_RADDR_5 RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clock_out RCLKE=$true RDATA[0]=soc.bram_only.mem.0.12_RDATA_13[3] RDATA[1]=soc.bram_only.mem.0.8_RDATA_5[2] RDATA[2]=soc.bram_only.mem.0.8_RDATA_4[3] RDATA[3]=soc.bram_only.mem.0.8_RDATA_3[2] RDATA[4]=soc.bram_only.mem.0.12_RDATA_10[3] RDATA[5]=soc.bram_only.mem.0.12_RDATA_9[3] RDATA[6]=soc.bram_only.mem.0.12_RDATA_8[2] RDATA[7]=soc.bram_only.mem.0.12_RDATA_7[3] RDATA[8]=soc.bram_only.mem.0.8_RDATA_2[2] RDATA[9]=soc.bram_only.mem.0.12_RDATA_5[2] RDATA[10]=soc.bram_only.mem.0.12_RDATA_4[2] RDATA[11]=soc.bram_only.mem.0.12_RDATA_3[3] RDATA[12]=soc.bram_only.mem.0.12_RDATA_2[2] RDATA[13]=soc.bram_only.mem.0.8_RDATA_1[3] RDATA[14]=soc.bram_only.mem.0.12_RDATA_1[3] RDATA[15]=soc.bram_only.mem.0.12_RDATA[3] RE=$true WADDR[0]=soc.bram_only.mem.0.0_WADDR_3[1] WADDR[1]=soc.bram_only.mem.0.0_WADDR_2[0] WADDR[2]=soc.bram_only.mem.0.0_WADDR_3[0] WADDR[3]=soc.load.mem_valid_SB_LUT4_I2_I3_SB_LUT4_I3_O[0] WADDR[4]=soc.bram_only.mem.0.0_WADDR_1[0] WADDR[5]=soc.bram_only.mem.0.0_WADDR[0] WADDR[6]=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0] WADDR[7]=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[0] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clock_out WCLKE=soc.bram_only.mem.0.14_WCLKE WDATA[0]=gpio_SB_DFFESR_Q_2_D_SB_DFF_D_Q WDATA[1]=gpio_SB_DFFESR_Q_26_D_SB_DFF_D_Q WDATA[2]=led4_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[3]=gpio_SB_DFFESR_Q_22_D_SB_DFF_D_Q WDATA[4]=led2_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[5]=gpio_SB_DFFESR_Q_24_D_SB_DFF_D_Q WDATA[6]=gpio_SB_DFFESR_Q_1_D_SB_DFF_D_Q WDATA[7]=gpio_SB_DFFESR_Q_20_D_SB_DFF_D_Q WDATA[8]=led1_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[9]=gpio_SB_DFFESR_Q_25_D_SB_DFF_D_Q WDATA[10]=led5_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[11]=gpio_SB_DFFESR_Q_21_D_SB_DFF_D_Q WDATA[12]=led3_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[13]=gpio_SB_DFFESR_Q_23_D_SB_DFF_D_Q WDATA[14]=gpio_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[15]=gpio_SB_DFFESR_Q_19_D_SB_DFF_D_Q WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[1] I2=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I3=soc.bram_only.mem.0.6_MASK_SB_LUT4_O_I3[1] O=soc.bram_only.mem.0.14_MASK[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[0] I2=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I3=soc.bram_only.mem.0.6_MASK_SB_LUT4_O_I3[1] O=soc.bram_only.mem.0.14_MASK[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.14_MASK[14] I3=soc.bram_only.mem.0.14_MASK[15] O=soc.bram_only.mem.0.14_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_RAM40_4K MASK[0]=soc.bram_only.mem.0.15_MASK[14] MASK[1]=soc.bram_only.mem.0.15_MASK[15] MASK[2]=soc.bram_only.mem.0.15_MASK[14] MASK[3]=soc.bram_only.mem.0.15_MASK[15] MASK[4]=soc.bram_only.mem.0.15_MASK[14] MASK[5]=soc.bram_only.mem.0.15_MASK[15] MASK[6]=soc.bram_only.mem.0.15_MASK[14] MASK[7]=soc.bram_only.mem.0.15_MASK[15] MASK[8]=soc.bram_only.mem.0.15_MASK[14] MASK[9]=soc.bram_only.mem.0.15_MASK[15] MASK[10]=soc.bram_only.mem.0.15_MASK[14] MASK[11]=soc.bram_only.mem.0.15_MASK[15] MASK[12]=soc.bram_only.mem.0.15_MASK[14] MASK[13]=soc.bram_only.mem.0.15_MASK[15] MASK[14]=soc.bram_only.mem.0.15_MASK[14] MASK[15]=soc.bram_only.mem.0.15_MASK[15] RADDR[0]=soc.bram_only.mem.0.0_RADDR_4 RADDR[1]=soc.bram_only.mem.0.0_RADDR_3 RADDR[2]=soc.bram_only.mem.0.0_RADDR_2 RADDR[3]=soc.bram_only.mem.0.0_RADDR_7 RADDR[4]=soc.bram_only.mem.0.0_RADDR_1 RADDR[5]=soc.bram_only.mem.0.0_RADDR RADDR[6]=soc.bram_only.mem.0.0_RADDR_6 RADDR[7]=soc.bram_only.mem.0.0_RADDR_5 RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clock_out RCLKE=$true RDATA[0]=soc.bram_only.mem.0.9_RDATA_5[3] RDATA[1]=soc.bram_only.mem.0.13_RDATA_14[3] RDATA[2]=soc.bram_only.mem.0.13_RDATA_13[2] RDATA[3]=soc.bram_only.mem.0.13_RDATA_12[2] RDATA[4]=soc.bram_only.mem.0.13_RDATA_11[3] RDATA[5]=soc.bram_only.mem.0.9_RDATA_4[3] RDATA[6]=soc.bram_only.mem.0.13_RDATA_9[2] RDATA[7]=soc.bram_only.mem.0.13_RDATA_8[3] RDATA[8]=soc.bram_only.mem.0.13_RDATA_7[2] RDATA[9]=soc.bram_only.mem.0.13_RDATA_6[2] RDATA[10]=soc.bram_only.mem.0.13_RDATA_5[2] RDATA[11]=soc.bram_only.mem.0.13_RDATA_4[3] RDATA[12]=soc.bram_only.mem.0.9_RDATA_3[3] RDATA[13]=soc.bram_only.mem.0.9_RDATA_2[3] RDATA[14]=soc.bram_only.mem.0.13_RDATA_1[3] RDATA[15]=soc.bram_only.mem.0.9_RDATA_1[3] RE=$true WADDR[0]=soc.bram_only.mem.0.0_WADDR_3[1] WADDR[1]=soc.bram_only.mem.0.0_WADDR_2[0] WADDR[2]=soc.bram_only.mem.0.0_WADDR_3[0] WADDR[3]=soc.load.mem_valid_SB_LUT4_I2_I3_SB_LUT4_I3_O[0] WADDR[4]=soc.bram_only.mem.0.0_WADDR_1[0] WADDR[5]=soc.bram_only.mem.0.0_WADDR[0] WADDR[6]=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0] WADDR[7]=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[0] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clock_out WCLKE=soc.bram_only.mem.0.15_WCLKE WDATA[0]=gpio_SB_DFFESR_Q_18_D_SB_DFF_D_Q WDATA[1]=gpio_SB_DFFESR_Q_10_D_SB_DFF_D_Q WDATA[2]=gpio_SB_DFFESR_Q_14_D_SB_DFF_D_Q WDATA[3]=gpio_SB_DFFESR_Q_6_D_SB_DFF_D_Q WDATA[4]=gpio_SB_DFFESR_Q_16_D_SB_DFF_D_Q WDATA[5]=gpio_SB_DFFESR_Q_8_D_SB_DFF_D_Q WDATA[6]=gpio_SB_DFFESR_Q_12_D_SB_DFF_D_Q WDATA[7]=gpio_SB_DFFESR_Q_4_D_SB_DFF_D_Q WDATA[8]=gpio_SB_DFFESR_Q_17_D_SB_DFF_D_Q WDATA[9]=gpio_SB_DFFESR_Q_9_D_SB_DFF_D_Q WDATA[10]=gpio_SB_DFFESR_Q_13_D_SB_DFF_D_Q WDATA[11]=gpio_SB_DFFESR_Q_5_D_SB_DFF_D_Q WDATA[12]=gpio_SB_DFFESR_Q_15_D_SB_DFF_D_Q WDATA[13]=gpio_SB_DFFESR_Q_7_D_SB_DFF_D_Q WDATA[14]=gpio_SB_DFFESR_Q_11_D_SB_DFF_D_Q WDATA[15]=gpio_SB_DFFESR_Q_3_D_SB_DFF_D_Q WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[3] I2=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I3=soc.bram_only.mem.0.6_MASK_SB_LUT4_O_I3[1] O=soc.bram_only.mem.0.15_MASK[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[2] I2=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I3=soc.bram_only.mem.0.6_MASK_SB_LUT4_O_I3[1] O=soc.bram_only.mem.0.15_MASK[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.15_MASK[14] I3=soc.bram_only.mem.0.15_MASK[15] O=soc.bram_only.mem.0.15_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_RAM40_4K MASK[0]=soc.bram_only.mem.0.16_MASK[14] MASK[1]=soc.bram_only.mem.0.16_MASK[15] MASK[2]=soc.bram_only.mem.0.16_MASK[14] MASK[3]=soc.bram_only.mem.0.16_MASK[15] MASK[4]=soc.bram_only.mem.0.16_MASK[14] MASK[5]=soc.bram_only.mem.0.16_MASK[15] MASK[6]=soc.bram_only.mem.0.16_MASK[14] MASK[7]=soc.bram_only.mem.0.16_MASK[15] MASK[8]=soc.bram_only.mem.0.16_MASK[14] MASK[9]=soc.bram_only.mem.0.16_MASK[15] MASK[10]=soc.bram_only.mem.0.16_MASK[14] MASK[11]=soc.bram_only.mem.0.16_MASK[15] MASK[12]=soc.bram_only.mem.0.16_MASK[14] MASK[13]=soc.bram_only.mem.0.16_MASK[15] MASK[14]=soc.bram_only.mem.0.16_MASK[14] MASK[15]=soc.bram_only.mem.0.16_MASK[15] RADDR[0]=soc.bram_only.mem.0.0_RADDR_4 RADDR[1]=soc.bram_only.mem.0.0_RADDR_3 RADDR[2]=soc.bram_only.mem.0.0_RADDR_2 RADDR[3]=soc.bram_only.mem.0.0_RADDR_7 RADDR[4]=soc.bram_only.mem.0.0_RADDR_1 RADDR[5]=soc.bram_only.mem.0.0_RADDR RADDR[6]=soc.bram_only.mem.0.0_RADDR_6 RADDR[7]=soc.bram_only.mem.0.0_RADDR_5 RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clock_out RCLKE=$true RDATA[0]=soc.bram_only.mem.0.16_RDATA_15[2] RDATA[1]=soc.bram_only.mem.0.16_RDATA_14[2] RDATA[2]=soc.bram_only.mem.0.16_RDATA_13[2] RDATA[3]=soc.bram_only.mem.0.16_RDATA_12[2] RDATA[4]=soc.bram_only.mem.0.16_RDATA_11[3] RDATA[5]=soc.bram_only.mem.0.16_RDATA_10[3] RDATA[6]=soc.bram_only.mem.0.16_RDATA_9[3] RDATA[7]=soc.bram_only.mem.0.16_RDATA_8[2] RDATA[8]=soc.bram_only.mem.0.16_RDATA_7[3] RDATA[9]=soc.bram_only.mem.0.16_RDATA_6[2] RDATA[10]=soc.bram_only.mem.0.16_RDATA_5[3] RDATA[11]=soc.bram_only.mem.0.16_RDATA_4[3] RDATA[12]=soc.bram_only.mem.0.16_RDATA_3[1] RDATA[13]=soc.bram_only.mem.0.16_RDATA_2[3] RDATA[14]=soc.bram_only.mem.0.16_RDATA_1[2] RDATA[15]=soc.bram_only.mem.0.16_RDATA[3] RE=$true WADDR[0]=soc.bram_only.mem.0.0_WADDR_3[1] WADDR[1]=soc.bram_only.mem.0.0_WADDR_2[0] WADDR[2]=soc.bram_only.mem.0.0_WADDR_3[0] WADDR[3]=soc.load.mem_valid_SB_LUT4_I2_I3_SB_LUT4_I3_O[0] WADDR[4]=soc.bram_only.mem.0.0_WADDR_1[0] WADDR[5]=soc.bram_only.mem.0.0_WADDR[0] WADDR[6]=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0] WADDR[7]=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[0] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clock_out WCLKE=soc.bram_only.mem.0.16_WCLKE WDATA[0]=gpio_SB_DFFESR_Q_2_D_SB_DFF_D_Q WDATA[1]=gpio_SB_DFFESR_Q_26_D_SB_DFF_D_Q WDATA[2]=led4_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[3]=gpio_SB_DFFESR_Q_22_D_SB_DFF_D_Q WDATA[4]=led2_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[5]=gpio_SB_DFFESR_Q_24_D_SB_DFF_D_Q WDATA[6]=gpio_SB_DFFESR_Q_1_D_SB_DFF_D_Q WDATA[7]=gpio_SB_DFFESR_Q_20_D_SB_DFF_D_Q WDATA[8]=led1_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[9]=gpio_SB_DFFESR_Q_25_D_SB_DFF_D_Q WDATA[10]=led5_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[11]=gpio_SB_DFFESR_Q_21_D_SB_DFF_D_Q WDATA[12]=led3_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[13]=gpio_SB_DFFESR_Q_23_D_SB_DFF_D_Q WDATA[14]=gpio_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[15]=gpio_SB_DFFESR_Q_19_D_SB_DFF_D_Q WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.16_RDATA_10[2] I3=soc.bram_only.mem.0.16_RDATA_10[3] O=soc.bram_only.mem.0.16_RDATA_10_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000101000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.16_RDATA_1[2] I3=soc.bram_only.mem.0.16_RDATA_1[3] O=soc.bram_only.mem.0.16_RDATA_1_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] I2=soc.bram_only.mem.0.16_RDATA_1_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.16_RDATA_1_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.8_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.8_RDATA[0] I3=soc.bram_only.mem.0.16_RDATA_3[1] O=soc.bram_only.mem.0.16_RDATA_3_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.20_RDATA_3[2] I3=soc.bram_only.mem.0.20_RDATA_3[3] O=soc.bram_only.mem.0.16_RDATA_3_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.16_RDATA_4[2] I3=soc.bram_only.mem.0.16_RDATA_4[3] O=soc.bram_only.mem.0.16_RDATA_4_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000101000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.16_RDATA_5[2] I3=soc.bram_only.mem.0.16_RDATA_5[3] O=soc.bram_only.mem.0.16_RDATA_5_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000101000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.16_MASK[14] I3=soc.bram_only.mem.0.16_MASK[15] O=soc.bram_only.mem.0.16_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_RAM40_4K MASK[0]=soc.bram_only.mem.0.17_MASK[14] MASK[1]=soc.bram_only.mem.0.17_MASK[15] MASK[2]=soc.bram_only.mem.0.17_MASK[14] MASK[3]=soc.bram_only.mem.0.17_MASK[15] MASK[4]=soc.bram_only.mem.0.17_MASK[14] MASK[5]=soc.bram_only.mem.0.17_MASK[15] MASK[6]=soc.bram_only.mem.0.17_MASK[14] MASK[7]=soc.bram_only.mem.0.17_MASK[15] MASK[8]=soc.bram_only.mem.0.17_MASK[14] MASK[9]=soc.bram_only.mem.0.17_MASK[15] MASK[10]=soc.bram_only.mem.0.17_MASK[14] MASK[11]=soc.bram_only.mem.0.17_MASK[15] MASK[12]=soc.bram_only.mem.0.17_MASK[14] MASK[13]=soc.bram_only.mem.0.17_MASK[15] MASK[14]=soc.bram_only.mem.0.17_MASK[14] MASK[15]=soc.bram_only.mem.0.17_MASK[15] RADDR[0]=soc.bram_only.mem.0.0_RADDR_4 RADDR[1]=soc.bram_only.mem.0.0_RADDR_3 RADDR[2]=soc.bram_only.mem.0.0_RADDR_2 RADDR[3]=soc.bram_only.mem.0.0_RADDR_7 RADDR[4]=soc.bram_only.mem.0.0_RADDR_1 RADDR[5]=soc.bram_only.mem.0.0_RADDR RADDR[6]=soc.bram_only.mem.0.0_RADDR_6 RADDR[7]=soc.bram_only.mem.0.0_RADDR_5 RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clock_out RCLKE=$true RDATA[0]=soc.bram_only.mem.0.17_RDATA_15[3] RDATA[1]=soc.bram_only.mem.0.17_RDATA_14[2] RDATA[2]=soc.bram_only.mem.0.17_RDATA_13[3] RDATA[3]=soc.bram_only.mem.0.17_RDATA_12[3] RDATA[4]=soc.bram_only.mem.0.17_RDATA_11[2] RDATA[5]=soc.bram_only.mem.0.17_RDATA_10[2] RDATA[6]=soc.bram_only.mem.0.17_RDATA_9[2] RDATA[7]=soc.bram_only.mem.0.17_RDATA_8[3] RDATA[8]=soc.bram_only.mem.0.17_RDATA_7[3] RDATA[9]=soc.bram_only.mem.0.17_RDATA_6[2] RDATA[10]=soc.bram_only.mem.0.17_RDATA_5[3] RDATA[11]=soc.bram_only.mem.0.17_RDATA_4[2] RDATA[12]=soc.bram_only.mem.0.17_RDATA_3[3] RDATA[13]=soc.bram_only.mem.0.17_RDATA_2[3] RDATA[14]=soc.bram_only.mem.0.17_RDATA_1[3] RDATA[15]=soc.bram_only.mem.0.17_RDATA[2] RE=$true WADDR[0]=soc.bram_only.mem.0.0_WADDR_3[1] WADDR[1]=soc.bram_only.mem.0.0_WADDR_2[0] WADDR[2]=soc.bram_only.mem.0.0_WADDR_3[0] WADDR[3]=soc.load.mem_valid_SB_LUT4_I2_I3_SB_LUT4_I3_O[0] WADDR[4]=soc.bram_only.mem.0.0_WADDR_1[0] WADDR[5]=soc.bram_only.mem.0.0_WADDR[0] WADDR[6]=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0] WADDR[7]=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[0] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clock_out WCLKE=soc.bram_only.mem.0.17_WCLKE WDATA[0]=gpio_SB_DFFESR_Q_18_D_SB_DFF_D_Q WDATA[1]=gpio_SB_DFFESR_Q_10_D_SB_DFF_D_Q WDATA[2]=gpio_SB_DFFESR_Q_14_D_SB_DFF_D_Q WDATA[3]=gpio_SB_DFFESR_Q_6_D_SB_DFF_D_Q WDATA[4]=gpio_SB_DFFESR_Q_16_D_SB_DFF_D_Q WDATA[5]=gpio_SB_DFFESR_Q_8_D_SB_DFF_D_Q WDATA[6]=gpio_SB_DFFESR_Q_12_D_SB_DFF_D_Q WDATA[7]=gpio_SB_DFFESR_Q_4_D_SB_DFF_D_Q WDATA[8]=gpio_SB_DFFESR_Q_17_D_SB_DFF_D_Q WDATA[9]=gpio_SB_DFFESR_Q_9_D_SB_DFF_D_Q WDATA[10]=gpio_SB_DFFESR_Q_13_D_SB_DFF_D_Q WDATA[11]=gpio_SB_DFFESR_Q_5_D_SB_DFF_D_Q WDATA[12]=gpio_SB_DFFESR_Q_15_D_SB_DFF_D_Q WDATA[13]=gpio_SB_DFFESR_Q_7_D_SB_DFF_D_Q WDATA[14]=gpio_SB_DFFESR_Q_11_D_SB_DFF_D_Q WDATA[15]=gpio_SB_DFFESR_Q_3_D_SB_DFF_D_Q WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.17_RDATA_13[2] I3=soc.bram_only.mem.0.17_RDATA_13[3] O=soc.bram_only.mem.0.17_RDATA_13_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000101000000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.1_RDATA_13_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.1_RDATA_13_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.17_RDATA_13_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.17_RDATA_14[2] I3=soc.bram_only.mem.0.17_RDATA_14[3] O=soc.bram_only.mem.0.17_RDATA_14_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] I2=soc.bram_only.mem.0.17_RDATA_14_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.17_RDATA_14_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.1_RDATA_14_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.17_RDATA_1[2] I3=soc.bram_only.mem.0.17_RDATA_1[3] O=soc.bram_only.mem.0.17_RDATA_1_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000101000000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.1_RDATA_1_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.1_RDATA_1_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.17_RDATA_1_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.17_RDATA_3[2] I3=soc.bram_only.mem.0.17_RDATA_3[3] O=soc.bram_only.mem.0.17_RDATA_3_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000101000000
.gate SB_LUT4 I0=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.3_RDATA_1_SB_LUT4_I3_O[1] I2=soc.bram_only.mem.0.3_RDATA_1_SB_LUT4_I3_O[2] I3=soc.bram_only.mem.0.3_RDATA_1_SB_LUT4_I3_O[3] O=soc.bram_only.mem.0.17_RDATA_3_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100010101010
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.17_RDATA_7[2] I3=soc.bram_only.mem.0.17_RDATA_7[3] O=soc.bram_only.mem.0.17_RDATA_7_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000101000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.17_MASK[14] I3=soc.bram_only.mem.0.17_MASK[15] O=soc.bram_only.mem.0.17_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_RAM40_4K MASK[0]=soc.bram_only.mem.0.18_MASK[14] MASK[1]=soc.bram_only.mem.0.18_MASK[15] MASK[2]=soc.bram_only.mem.0.18_MASK[14] MASK[3]=soc.bram_only.mem.0.18_MASK[15] MASK[4]=soc.bram_only.mem.0.18_MASK[14] MASK[5]=soc.bram_only.mem.0.18_MASK[15] MASK[6]=soc.bram_only.mem.0.18_MASK[14] MASK[7]=soc.bram_only.mem.0.18_MASK[15] MASK[8]=soc.bram_only.mem.0.18_MASK[14] MASK[9]=soc.bram_only.mem.0.18_MASK[15] MASK[10]=soc.bram_only.mem.0.18_MASK[14] MASK[11]=soc.bram_only.mem.0.18_MASK[15] MASK[12]=soc.bram_only.mem.0.18_MASK[14] MASK[13]=soc.bram_only.mem.0.18_MASK[15] MASK[14]=soc.bram_only.mem.0.18_MASK[14] MASK[15]=soc.bram_only.mem.0.18_MASK[15] RADDR[0]=soc.bram_only.mem.0.0_RADDR_4 RADDR[1]=soc.bram_only.mem.0.0_RADDR_3 RADDR[2]=soc.bram_only.mem.0.0_RADDR_2 RADDR[3]=soc.bram_only.mem.0.0_RADDR_7 RADDR[4]=soc.bram_only.mem.0.0_RADDR_1 RADDR[5]=soc.bram_only.mem.0.0_RADDR RADDR[6]=soc.bram_only.mem.0.0_RADDR_6 RADDR[7]=soc.bram_only.mem.0.0_RADDR_5 RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clock_out RCLKE=$true RDATA[0]=soc.bram_only.mem.0.16_RDATA_15[3] RDATA[1]=soc.bram_only.mem.0.16_RDATA_14[3] RDATA[2]=soc.bram_only.mem.0.18_RDATA_4[1] RDATA[3]=soc.bram_only.mem.0.18_RDATA_3[1] RDATA[4]=soc.bram_only.mem.0.16_RDATA_11[2] RDATA[5]=soc.bram_only.mem.0.16_RDATA_10[2] RDATA[6]=soc.bram_only.mem.0.16_RDATA_9[2] RDATA[7]=soc.bram_only.mem.0.16_RDATA_8[3] RDATA[8]=soc.bram_only.mem.0.18_RDATA_2[1] RDATA[9]=soc.bram_only.mem.0.16_RDATA_6[3] RDATA[10]=soc.bram_only.mem.0.16_RDATA_5[2] RDATA[11]=soc.bram_only.mem.0.16_RDATA_4[2] RDATA[12]=soc.bram_only.mem.0.18_RDATA_1[1] RDATA[13]=soc.bram_only.mem.0.18_RDATA[1] RDATA[14]=soc.bram_only.mem.0.16_RDATA_1[3] RDATA[15]=soc.bram_only.mem.0.16_RDATA[2] RE=$true WADDR[0]=soc.bram_only.mem.0.0_WADDR_3[1] WADDR[1]=soc.bram_only.mem.0.0_WADDR_2[0] WADDR[2]=soc.bram_only.mem.0.0_WADDR_3[0] WADDR[3]=soc.load.mem_valid_SB_LUT4_I2_I3_SB_LUT4_I3_O[0] WADDR[4]=soc.bram_only.mem.0.0_WADDR_1[0] WADDR[5]=soc.bram_only.mem.0.0_WADDR[0] WADDR[6]=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0] WADDR[7]=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[0] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clock_out WCLKE=soc.bram_only.mem.0.18_WCLKE WDATA[0]=gpio_SB_DFFESR_Q_2_D_SB_DFF_D_Q WDATA[1]=gpio_SB_DFFESR_Q_26_D_SB_DFF_D_Q WDATA[2]=led4_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[3]=gpio_SB_DFFESR_Q_22_D_SB_DFF_D_Q WDATA[4]=led2_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[5]=gpio_SB_DFFESR_Q_24_D_SB_DFF_D_Q WDATA[6]=gpio_SB_DFFESR_Q_1_D_SB_DFF_D_Q WDATA[7]=gpio_SB_DFFESR_Q_20_D_SB_DFF_D_Q WDATA[8]=led1_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[9]=gpio_SB_DFFESR_Q_25_D_SB_DFF_D_Q WDATA[10]=led5_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[11]=gpio_SB_DFFESR_Q_21_D_SB_DFF_D_Q WDATA[12]=led3_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[13]=gpio_SB_DFFESR_Q_23_D_SB_DFF_D_Q WDATA[14]=gpio_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[15]=gpio_SB_DFFESR_Q_19_D_SB_DFF_D_Q WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[1] I2=soc.bram_only.mem.0.3_RDATA_2[0] I3=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] O=soc.bram_only.mem.0.18_MASK[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[0] I2=soc.bram_only.mem.0.3_RDATA_2[0] I3=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] O=soc.bram_only.mem.0.18_MASK[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.3_RDATA_2[0] I3=soc.bram_only.mem.0.18_RDATA_1[1] O=soc.bram_only.mem.0.16_RDATA_3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.5_RDATA_5[0] I3=soc.bram_only.mem.0.20_RDATA_7[1] O=soc.bram_only.mem.0.18_RDATA_2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.16_RDATA_7[2] I3=soc.bram_only.mem.0.16_RDATA_7[3] O=soc.bram_only.mem.0.18_RDATA_2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110111001111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.5_RDATA_5[0] I3=soc.bram_only.mem.0.20_RDATA_12[1] O=soc.bram_only.mem.0.18_RDATA_3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.16_RDATA_12[2] I3=soc.bram_only.mem.0.16_RDATA_12[3] O=soc.bram_only.mem.0.18_RDATA_3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110011111101111
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.5_RDATA_5[0] I3=soc.bram_only.mem.0.20_RDATA_13[1] O=soc.bram_only.mem.0.18_RDATA_4[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.16_RDATA_13[2] I3=soc.bram_only.mem.0.16_RDATA_13[3] O=soc.bram_only.mem.0.18_RDATA_4[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110011111101111
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.5_RDATA_5[0] I3=soc.bram_only.mem.0.20_RDATA_2[1] O=soc.bram_only.mem.0.18_RDATA[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.16_RDATA_2[2] I3=soc.bram_only.mem.0.16_RDATA_2[3] O=soc.bram_only.mem.0.18_RDATA[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110111001111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.18_MASK[14] I3=soc.bram_only.mem.0.18_MASK[15] O=soc.bram_only.mem.0.18_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_RAM40_4K MASK[0]=soc.bram_only.mem.0.19_MASK[14] MASK[1]=soc.bram_only.mem.0.19_MASK[15] MASK[2]=soc.bram_only.mem.0.19_MASK[14] MASK[3]=soc.bram_only.mem.0.19_MASK[15] MASK[4]=soc.bram_only.mem.0.19_MASK[14] MASK[5]=soc.bram_only.mem.0.19_MASK[15] MASK[6]=soc.bram_only.mem.0.19_MASK[14] MASK[7]=soc.bram_only.mem.0.19_MASK[15] MASK[8]=soc.bram_only.mem.0.19_MASK[14] MASK[9]=soc.bram_only.mem.0.19_MASK[15] MASK[10]=soc.bram_only.mem.0.19_MASK[14] MASK[11]=soc.bram_only.mem.0.19_MASK[15] MASK[12]=soc.bram_only.mem.0.19_MASK[14] MASK[13]=soc.bram_only.mem.0.19_MASK[15] MASK[14]=soc.bram_only.mem.0.19_MASK[14] MASK[15]=soc.bram_only.mem.0.19_MASK[15] RADDR[0]=soc.bram_only.mem.0.0_RADDR_4 RADDR[1]=soc.bram_only.mem.0.0_RADDR_3 RADDR[2]=soc.bram_only.mem.0.0_RADDR_2 RADDR[3]=soc.bram_only.mem.0.0_RADDR_7 RADDR[4]=soc.bram_only.mem.0.0_RADDR_1 RADDR[5]=soc.bram_only.mem.0.0_RADDR RADDR[6]=soc.bram_only.mem.0.0_RADDR_6 RADDR[7]=soc.bram_only.mem.0.0_RADDR_5 RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clock_out RCLKE=$true RDATA[0]=soc.bram_only.mem.0.19_RDATA_6[1] RDATA[1]=soc.bram_only.mem.0.17_RDATA_14[3] RDATA[2]=soc.bram_only.mem.0.17_RDATA_13[2] RDATA[3]=soc.bram_only.mem.0.17_RDATA_12[2] RDATA[4]=soc.bram_only.mem.0.19_RDATA_5[1] RDATA[5]=soc.bram_only.mem.0.19_RDATA_4[1] RDATA[6]=soc.bram_only.mem.0.17_RDATA_9[3] RDATA[7]=soc.bram_only.mem.0.19_RDATA_3[1] RDATA[8]=soc.bram_only.mem.0.17_RDATA_7[2] RDATA[9]=soc.bram_only.mem.0.19_RDATA_2[1] RDATA[10]=soc.bram_only.mem.0.17_RDATA_5[2] RDATA[11]=soc.bram_only.mem.0.17_RDATA_4[3] RDATA[12]=soc.bram_only.mem.0.17_RDATA_3[2] RDATA[13]=soc.bram_only.mem.0.19_RDATA_1[1] RDATA[14]=soc.bram_only.mem.0.17_RDATA_1[2] RDATA[15]=soc.bram_only.mem.0.19_RDATA[1] RE=$true WADDR[0]=soc.bram_only.mem.0.0_WADDR_3[1] WADDR[1]=soc.bram_only.mem.0.0_WADDR_2[0] WADDR[2]=soc.bram_only.mem.0.0_WADDR_3[0] WADDR[3]=soc.load.mem_valid_SB_LUT4_I2_I3_SB_LUT4_I3_O[0] WADDR[4]=soc.bram_only.mem.0.0_WADDR_1[0] WADDR[5]=soc.bram_only.mem.0.0_WADDR[0] WADDR[6]=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0] WADDR[7]=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[0] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clock_out WCLKE=soc.bram_only.mem.0.19_WCLKE WDATA[0]=gpio_SB_DFFESR_Q_18_D_SB_DFF_D_Q WDATA[1]=gpio_SB_DFFESR_Q_10_D_SB_DFF_D_Q WDATA[2]=gpio_SB_DFFESR_Q_14_D_SB_DFF_D_Q WDATA[3]=gpio_SB_DFFESR_Q_6_D_SB_DFF_D_Q WDATA[4]=gpio_SB_DFFESR_Q_16_D_SB_DFF_D_Q WDATA[5]=gpio_SB_DFFESR_Q_8_D_SB_DFF_D_Q WDATA[6]=gpio_SB_DFFESR_Q_12_D_SB_DFF_D_Q WDATA[7]=gpio_SB_DFFESR_Q_4_D_SB_DFF_D_Q WDATA[8]=gpio_SB_DFFESR_Q_17_D_SB_DFF_D_Q WDATA[9]=gpio_SB_DFFESR_Q_9_D_SB_DFF_D_Q WDATA[10]=gpio_SB_DFFESR_Q_13_D_SB_DFF_D_Q WDATA[11]=gpio_SB_DFFESR_Q_5_D_SB_DFF_D_Q WDATA[12]=gpio_SB_DFFESR_Q_15_D_SB_DFF_D_Q WDATA[13]=gpio_SB_DFFESR_Q_7_D_SB_DFF_D_Q WDATA[14]=gpio_SB_DFFESR_Q_11_D_SB_DFF_D_Q WDATA[15]=gpio_SB_DFFESR_Q_3_D_SB_DFF_D_Q WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[3] I2=soc.bram_only.mem.0.3_RDATA_2[0] I3=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] O=soc.bram_only.mem.0.19_MASK[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[2] I2=soc.bram_only.mem.0.3_RDATA_2[0] I3=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] O=soc.bram_only.mem.0.19_MASK[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.5_RDATA_5[0] I3=soc.bram_only.mem.0.21_RDATA_2[1] O=soc.bram_only.mem.0.19_RDATA_1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.17_RDATA_2[2] I3=soc.bram_only.mem.0.17_RDATA_2[3] O=soc.bram_only.mem.0.19_RDATA_1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110111001111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.3_RDATA_2[0] I3=soc.bram_only.mem.0.19_RDATA_2[1] O=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.17_RDATA_6[2] I3=soc.bram_only.mem.0.17_RDATA_6[3] O=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110011111101111
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[3] I3=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[2] O=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.5_RDATA_5[0] I3=soc.bram_only.mem.0.21_RDATA_8[1] O=soc.bram_only.mem.0.19_RDATA_3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.17_RDATA_8[2] I3=soc.bram_only.mem.0.17_RDATA_8[3] O=soc.bram_only.mem.0.19_RDATA_3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110111001111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.5_RDATA_5[0] I3=soc.bram_only.mem.0.21_RDATA_10[1] O=soc.bram_only.mem.0.19_RDATA_4[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.17_RDATA_10[2] I3=soc.bram_only.mem.0.17_RDATA_10[3] O=soc.bram_only.mem.0.19_RDATA_4[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110011111101111
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.5_RDATA_5[0] I3=soc.bram_only.mem.0.21_RDATA_11[1] O=soc.bram_only.mem.0.19_RDATA_5[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.17_RDATA_11[2] I3=soc.bram_only.mem.0.17_RDATA_11[3] O=soc.bram_only.mem.0.19_RDATA_5[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110011111101111
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.3_RDATA_2[0] I3=soc.bram_only.mem.0.19_RDATA_6[1] O=soc.bram_only.mem.0.19_RDATA_6_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.17_RDATA_15[2] I3=soc.bram_only.mem.0.17_RDATA_15[3] O=soc.bram_only.mem.0.19_RDATA_6_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110111001111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.3_RDATA_2[0] I3=soc.bram_only.mem.0.19_RDATA[1] O=soc.bram_only.mem.0.19_RDATA_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.17_RDATA[2] I3=soc.bram_only.mem.0.17_RDATA[3] O=soc.bram_only.mem.0.19_RDATA_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110011111101111
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.19_MASK[14] I3=soc.bram_only.mem.0.19_MASK[15] O=soc.bram_only.mem.0.19_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.1_RDATA_10[2] I3=soc.bram_only.mem.0.1_RDATA_10[3] O=soc.bram_only.mem.0.5_RDATA_9_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.1_RDATA_12[2] I3=soc.bram_only.mem.0.1_RDATA_12[3] O=soc.bram_only.mem.0.1_RDATA_12_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.1_RDATA_12_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.1_RDATA_12_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.1_RDATA_12_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.1_RDATA_12_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.1_RDATA_12_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.1_RDATA_12_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.1_RDATA_12_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000110000
.gate SB_LUT4 I0=soc.bram_only.mem.0.1_RDATA_12_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0] I1=soc.bram_only.mem.0.1_RDATA_12_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1] I2=soc.bram_only.mem.0.1_RDATA_12_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2] I3=soc.bram_only.mem.0.1_RDATA_12_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3] O=soc.bram_only.mem.0.1_RDATA_12_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110010001100
.gate SB_LUT4 I0=soc.bram_only.mem.0.1_RDATA_12_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0] I1=soc.bram_only.mem.0.1_RDATA_12_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I2=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] I3=soc.bram_only.mem.0.1_RDATA_12_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111010101110
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[28] I3=iomem_ready_SB_LUT4_I0_1_O[1] O=soc.bram_only.mem.0.1_RDATA_12_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[28] I2=iomem_ready_SB_LUT4_I0_1_O[1] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] O=soc.bram_only.mem.0.1_RDATA_12_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000001111
.gate SB_LUT4 I0=soc.bram_only.mem.0.1_RDATA_12_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0] I1=soc.bram_ready I2=soc.bram_only.mem.0.25_RDATA_6[0] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] O=soc.bram_only.mem.0.1_RDATA_12_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010001100
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[28] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] O=soc.bram_only.mem.0.1_RDATA_12_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[28] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.1_RDATA_12_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_6_D_SB_DFF_D_Q Q=soc.bram_only.mem.0.1_RDATA_12_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] I1=soc.bram_only.mem.0.25_RDATA_12_SB_LUT4_I3_O[1] I2=soc.bram_only.mem.0.25_RDATA_12_SB_LUT4_I3_O[2] I3=soc.bram_only.mem.0.25_RDATA_12_SB_LUT4_I3_O[3] O=soc.bram_only.mem.0.1_RDATA_12_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010001001100
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.1_RDATA_13[2] I3=soc.bram_only.mem.0.1_RDATA_13[3] O=soc.bram_only.mem.0.1_RDATA_13_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.1_RDATA_14[2] I3=soc.bram_only.mem.0.1_RDATA_14[3] O=soc.bram_only.mem.0.1_RDATA_14_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000101000000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.1_RDATA_14_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.1_RDATA_14_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.1_RDATA_14_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.1_RDATA_14_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.1_RDATA_14_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.1_RDATA_14_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.1_RDATA_14_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000110000
.gate SB_LUT4 I0=soc.bram_only.mem.0.1_RDATA_14_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0] I1=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[2] I2=soc.bram_only.mem.0.1_RDATA_14_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2] I3=soc.bram_only.mem.0.1_RDATA_14_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000010110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.1_RDATA_14_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0] I3=soc.bram_only.mem.0.25_RDATA_6[0] O=soc.bram_only.mem.0.1_RDATA_14_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[24] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.1_RDATA_14_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_10_D_SB_DFF_D_Q Q=soc.bram_only.mem.0.1_RDATA_14_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.25_RDATA_14_SB_LUT4_I3_O[1] I2=soc.bram_only.mem.0.25_RDATA_14_SB_LUT4_I3_O[2] I3=soc.bram_only.mem.0.25_RDATA_14_SB_LUT4_I3_O[3] O=soc.bram_only.mem.0.1_RDATA_14_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010001001100
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.1_RDATA_15[2] I3=soc.bram_only.mem.0.1_RDATA_15[3] O=soc.bram_only.mem.0.1_RDATA_15_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_LUT4 I0=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.11_RDATA_5_SB_LUT4_I3_O[1] I2=soc.bram_only.mem.0.11_RDATA_5_SB_LUT4_I3_O[2] I3=soc.bram_only.mem.0.11_RDATA_5_SB_LUT4_I3_O[3] O=soc.bram_only.mem.0.1_RDATA_15_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100010101010
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.1_RDATA_1[2] I3=soc.bram_only.mem.0.1_RDATA_1[3] O=soc.bram_only.mem.0.1_RDATA_1_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.1_RDATA_2[2] I3=soc.bram_only.mem.0.1_RDATA_2[3] O=soc.bram_only.mem.0.3_RDATA_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110111001111111
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.1_RDATA_4[2] I3=soc.bram_only.mem.0.1_RDATA_4[3] O=soc.bram_only.mem.0.1_RDATA_4_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_LUT4 I0=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.1_RDATA_4_SB_LUT4_I2_O[1] I2=soc.bram_only.mem.0.1_RDATA_4_SB_LUT4_I2_O[2] I3=soc.bram_only.mem.0.1_RDATA_4_SB_LUT4_I2_O[3] O=soc.bram_only.mem.0.1_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001010111
.gate SB_LUT4 I0=soc.bram_only.mem.0.1_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I1_O[0] I1=soc.bram_only.mem.0.1_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I1_O[1] I2=soc.bram_only.mem.0.1_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I1_O[2] I3=soc.bram_only.mem.0.1_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I1_O[3] O=soc.bram_only.mem.0.1_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000000110000
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[29] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] O=soc.bram_only.mem.0.1_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[29] I2=iomem_ready_SB_LUT4_I0_1_O[1] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] O=soc.bram_only.mem.0.1_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000001111
.gate SB_LUT4 I0=soc.bram_only.mem.0.1_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0] I1=soc.bram_ready I2=soc.bram_only.mem.0.25_RDATA_6[0] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] O=soc.bram_only.mem.0.1_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010001100
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[29] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.1_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_5_D_SB_DFF_D_Q Q=soc.bram_only.mem.0.1_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.9_RDATA_7_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.9_RDATA_7_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.1_RDATA_4_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.1_RDATA_5[2] I3=soc.bram_only.mem.0.1_RDATA_5[3] O=soc.bram_only.mem.0.1_RDATA_5_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_LUT4 I0=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.1_RDATA_5_SB_LUT4_I2_O[1] I2=soc.bram_only.mem.0.1_RDATA_5_SB_LUT4_I2_O[2] I3=soc.bram_only.mem.0.1_RDATA_5_SB_LUT4_I2_O[3] O=soc.bram_only.mem.0.1_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001010111
.gate SB_LUT4 I0=soc.bram_only.mem.0.1_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I1_O[0] I1=soc.bram_only.mem.0.1_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I1_O[1] I2=soc.bram_only.mem.0.1_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I1_O[2] I3=soc.bram_only.mem.0.1_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I1_O[3] O=soc.bram_only.mem.0.1_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000000110000
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[21] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] O=soc.bram_only.mem.0.1_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[21] I2=iomem_ready_SB_LUT4_I0_1_O[1] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] O=soc.bram_only.mem.0.1_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000001111
.gate SB_LUT4 I0=soc.bram_only.mem.0.1_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0] I1=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFF_D_Q[1] I2=soc.bram_ready I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] O=soc.bram_only.mem.0.1_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010110000
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[21] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.1_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_13_D_SB_DFF_D_Q Q=soc.bram_only.mem.0.1_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.9_RDATA_SB_LUT4_I3_O[1] I2=soc.bram_only.mem.0.9_RDATA_SB_LUT4_I3_O[2] I3=soc.bram_only.mem.0.9_RDATA_SB_LUT4_I3_O[3] O=soc.bram_only.mem.0.1_RDATA_5_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.1_RDATA_6[2] I3=soc.bram_only.mem.0.1_RDATA_6[3] O=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110011111101111
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.5_RDATA_5[0] I3=soc.bram_only.mem.0.5_RDATA_5[1] O=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.3_RDATA_2[0] I3=soc.bram_only.mem.0.3_RDATA_2[1] O=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[3] I3=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[2] O=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.1_RDATA_7[2] I3=soc.bram_only.mem.0.1_RDATA_7[3] O=soc.bram_only.mem.0.1_RDATA_7_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000101000000
.gate SB_LUT4 I0=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.1_RDATA_7_SB_LUT4_I2_O[1] I2=soc.bram_only.mem.0.1_RDATA_7_SB_LUT4_I2_O[2] I3=soc.bram_only.mem.0.1_RDATA_7_SB_LUT4_I2_O[3] O=soc.bram_only.mem.0.1_RDATA_7_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001010111
.gate SB_LUT4 I0=soc.bram_only.mem.0.1_RDATA_7_SB_LUT4_I2_O_SB_LUT4_I1_O[0] I1=soc.bram_only.mem.0.1_RDATA_7_SB_LUT4_I2_O_SB_LUT4_I1_O[1] I2=soc.bram_only.mem.0.1_RDATA_7_SB_LUT4_I2_O_SB_LUT4_I1_O[2] I3=soc.bram_only.mem.0.1_RDATA_7_SB_LUT4_I2_O_SB_LUT4_I1_O[3] O=soc.bram_only.mem.0.1_RDATA_7_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000000110000
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[17] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] O=soc.bram_only.mem.0.1_RDATA_7_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[17] I2=iomem_ready_SB_LUT4_I0_1_O[1] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] O=soc.bram_only.mem.0.1_RDATA_7_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000001111
.gate SB_LUT4 I0=soc.bram_only.mem.0.1_RDATA_7_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0] I1=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFF_D_Q[1] I2=soc.bram_ready I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] O=soc.bram_only.mem.0.1_RDATA_7_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010110000
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[17] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.1_RDATA_7_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_17_D_SB_DFF_D_Q Q=soc.bram_only.mem.0.1_RDATA_7_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] I2=soc.bram_only.mem.0.17_RDATA_7_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.17_RDATA_7_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.1_RDATA_7_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.1_RDATA_9[2] I3=soc.bram_only.mem.0.1_RDATA_9[3] O=soc.bram_only.mem.0.1_RDATA_9_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_LUT4 I0=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.1_RDATA_9_SB_LUT4_I2_O[1] I2=soc.bram_only.mem.0.1_RDATA_9_SB_LUT4_I2_O[2] I3=soc.bram_only.mem.0.1_RDATA_9_SB_LUT4_I2_O[3] O=soc.bram_only.mem.0.1_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001010111
.gate SB_LUT4 I0=soc.bram_only.mem.0.1_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O[0] I1=soc.bram_only.mem.0.1_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O[1] I2=soc.bram_only.mem.0.1_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O[2] I3=soc.bram_only.mem.0.1_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O[3] O=soc.bram_only.mem.0.1_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000000110000
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[22] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] O=soc.bram_only.mem.0.1_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[22] I2=iomem_ready_SB_LUT4_I0_1_O[1] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] O=soc.bram_only.mem.0.1_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000001111
.gate SB_LUT4 I0=soc.bram_only.mem.0.1_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0] I1=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFF_D_Q[1] I2=soc.bram_ready I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] O=soc.bram_only.mem.0.1_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010110000
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[22] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.1_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_12_D_SB_DFF_D_Q Q=soc.bram_only.mem.0.1_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.9_RDATA_11_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.9_RDATA_11_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.1_RDATA_9_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.1_RDATA[2] I3=soc.bram_only.mem.0.1_RDATA[3] O=soc.bram_only.mem.0.1_RDATA_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000101000000
.gate SB_LUT4 I0=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] I1=soc.bram_only.mem.0.19_RDATA_SB_LUT4_I3_O[1] I2=soc.bram_only.mem.0.19_RDATA_SB_LUT4_I3_O[2] I3=soc.bram_only.mem.0.19_RDATA_SB_LUT4_I3_O[3] O=soc.bram_only.mem.0.1_RDATA_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100010101010
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.1_MASK[14] I3=soc.bram_only.mem.0.1_MASK[15] O=soc.bram_only.mem.0.1_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_RAM40_4K MASK[0]=soc.bram_only.mem.0.2_MASK[14] MASK[1]=soc.bram_only.mem.0.2_MASK[15] MASK[2]=soc.bram_only.mem.0.2_MASK[14] MASK[3]=soc.bram_only.mem.0.2_MASK[15] MASK[4]=soc.bram_only.mem.0.2_MASK[14] MASK[5]=soc.bram_only.mem.0.2_MASK[15] MASK[6]=soc.bram_only.mem.0.2_MASK[14] MASK[7]=soc.bram_only.mem.0.2_MASK[15] MASK[8]=soc.bram_only.mem.0.2_MASK[14] MASK[9]=soc.bram_only.mem.0.2_MASK[15] MASK[10]=soc.bram_only.mem.0.2_MASK[14] MASK[11]=soc.bram_only.mem.0.2_MASK[15] MASK[12]=soc.bram_only.mem.0.2_MASK[14] MASK[13]=soc.bram_only.mem.0.2_MASK[15] MASK[14]=soc.bram_only.mem.0.2_MASK[14] MASK[15]=soc.bram_only.mem.0.2_MASK[15] RADDR[0]=soc.bram_only.mem.0.0_RADDR_4 RADDR[1]=soc.bram_only.mem.0.0_RADDR_3 RADDR[2]=soc.bram_only.mem.0.0_RADDR_2 RADDR[3]=soc.bram_only.mem.0.0_RADDR_7 RADDR[4]=soc.bram_only.mem.0.0_RADDR_1 RADDR[5]=soc.bram_only.mem.0.0_RADDR RADDR[6]=soc.bram_only.mem.0.0_RADDR_6 RADDR[7]=soc.bram_only.mem.0.0_RADDR_5 RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clock_out RCLKE=$true RDATA[0]=soc.bram_only.mem.0.0_RDATA_15[2] RDATA[1]=soc.bram_only.mem.0.2_RDATA_1[3] RDATA[2]=soc.bram_only.mem.0.0_RDATA_13[3] RDATA[3]=soc.bram_only.mem.0.0_RDATA_12[3] RDATA[4]=soc.bram_only.mem.0.0_RDATA_11[3] RDATA[5]=soc.bram_only.mem.0.0_RDATA_10[2] RDATA[6]=soc.bram_only.mem.0.0_RDATA_9[3] RDATA[7]=soc.bram_only.mem.0.0_RDATA_8[2] RDATA[8]=soc.bram_only.mem.0.0_RDATA_7[2] RDATA[9]=soc.bram_only.mem.0.0_RDATA_6[3] RDATA[10]=soc.bram_only.mem.0.0_RDATA_5[2] RDATA[11]=soc.bram_only.mem.0.0_RDATA_4[3] RDATA[12]=soc.bram_only.mem.0.0_RDATA_3[2] RDATA[13]=soc.bram_only.mem.0.2_RDATA[1] RDATA[14]=soc.bram_only.mem.0.0_RDATA_1[2] RDATA[15]=soc.bram_only.mem.0.0_RDATA[3] RE=$true WADDR[0]=soc.bram_only.mem.0.0_WADDR_3[1] WADDR[1]=soc.bram_only.mem.0.0_WADDR_2[0] WADDR[2]=soc.bram_only.mem.0.0_WADDR_3[0] WADDR[3]=soc.load.mem_valid_SB_LUT4_I2_I3_SB_LUT4_I3_O[0] WADDR[4]=soc.bram_only.mem.0.0_WADDR_1[0] WADDR[5]=soc.bram_only.mem.0.0_WADDR[0] WADDR[6]=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0] WADDR[7]=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[0] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clock_out WCLKE=soc.bram_only.mem.0.2_WCLKE WDATA[0]=gpio_SB_DFFESR_Q_2_D_SB_DFF_D_Q WDATA[1]=gpio_SB_DFFESR_Q_26_D_SB_DFF_D_Q WDATA[2]=led4_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[3]=gpio_SB_DFFESR_Q_22_D_SB_DFF_D_Q WDATA[4]=led2_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[5]=gpio_SB_DFFESR_Q_24_D_SB_DFF_D_Q WDATA[6]=gpio_SB_DFFESR_Q_1_D_SB_DFF_D_Q WDATA[7]=gpio_SB_DFFESR_Q_20_D_SB_DFF_D_Q WDATA[8]=led1_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[9]=gpio_SB_DFFESR_Q_25_D_SB_DFF_D_Q WDATA[10]=led5_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[11]=gpio_SB_DFFESR_Q_21_D_SB_DFF_D_Q WDATA[12]=led3_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[13]=gpio_SB_DFFESR_Q_23_D_SB_DFF_D_Q WDATA[14]=gpio_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[15]=gpio_SB_DFFESR_Q_19_D_SB_DFF_D_Q WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_RAM40_4K MASK[0]=soc.bram_only.mem.0.20_MASK[14] MASK[1]=soc.bram_only.mem.0.20_MASK[15] MASK[2]=soc.bram_only.mem.0.20_MASK[14] MASK[3]=soc.bram_only.mem.0.20_MASK[15] MASK[4]=soc.bram_only.mem.0.20_MASK[14] MASK[5]=soc.bram_only.mem.0.20_MASK[15] MASK[6]=soc.bram_only.mem.0.20_MASK[14] MASK[7]=soc.bram_only.mem.0.20_MASK[15] MASK[8]=soc.bram_only.mem.0.20_MASK[14] MASK[9]=soc.bram_only.mem.0.20_MASK[15] MASK[10]=soc.bram_only.mem.0.20_MASK[14] MASK[11]=soc.bram_only.mem.0.20_MASK[15] MASK[12]=soc.bram_only.mem.0.20_MASK[14] MASK[13]=soc.bram_only.mem.0.20_MASK[15] MASK[14]=soc.bram_only.mem.0.20_MASK[14] MASK[15]=soc.bram_only.mem.0.20_MASK[15] RADDR[0]=soc.bram_only.mem.0.0_RADDR_4 RADDR[1]=soc.bram_only.mem.0.0_RADDR_3 RADDR[2]=soc.bram_only.mem.0.0_RADDR_2 RADDR[3]=soc.bram_only.mem.0.0_RADDR_7 RADDR[4]=soc.bram_only.mem.0.0_RADDR_1 RADDR[5]=soc.bram_only.mem.0.0_RADDR RADDR[6]=soc.bram_only.mem.0.0_RADDR_6 RADDR[7]=soc.bram_only.mem.0.0_RADDR_5 RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clock_out RCLKE=$true RDATA[0]=soc.bram_only.mem.0.20_RDATA_15[2] RDATA[1]=soc.bram_only.mem.0.20_RDATA_14[2] RDATA[2]=soc.bram_only.mem.0.20_RDATA_13[1] RDATA[3]=soc.bram_only.mem.0.20_RDATA_12[1] RDATA[4]=soc.bram_only.mem.0.20_RDATA_11[2] RDATA[5]=soc.bram_only.mem.0.20_RDATA_10[2] RDATA[6]=soc.bram_only.mem.0.20_RDATA_9[2] RDATA[7]=soc.bram_only.mem.0.20_RDATA_8[3] RDATA[8]=soc.bram_only.mem.0.20_RDATA_7[1] RDATA[9]=soc.bram_only.mem.0.20_RDATA_6[3] RDATA[10]=soc.bram_only.mem.0.20_RDATA_5[3] RDATA[11]=soc.bram_only.mem.0.20_RDATA_4[2] RDATA[12]=soc.bram_only.mem.0.20_RDATA_3[3] RDATA[13]=soc.bram_only.mem.0.20_RDATA_2[1] RDATA[14]=soc.bram_only.mem.0.20_RDATA_1[2] RDATA[15]=soc.bram_only.mem.0.20_RDATA[3] RE=$true WADDR[0]=soc.bram_only.mem.0.0_WADDR_3[1] WADDR[1]=soc.bram_only.mem.0.0_WADDR_2[0] WADDR[2]=soc.bram_only.mem.0.0_WADDR_3[0] WADDR[3]=soc.load.mem_valid_SB_LUT4_I2_I3_SB_LUT4_I3_O[0] WADDR[4]=soc.bram_only.mem.0.0_WADDR_1[0] WADDR[5]=soc.bram_only.mem.0.0_WADDR[0] WADDR[6]=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0] WADDR[7]=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[0] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clock_out WCLKE=soc.bram_only.mem.0.20_WCLKE WDATA[0]=gpio_SB_DFFESR_Q_2_D_SB_DFF_D_Q WDATA[1]=gpio_SB_DFFESR_Q_26_D_SB_DFF_D_Q WDATA[2]=led4_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[3]=gpio_SB_DFFESR_Q_22_D_SB_DFF_D_Q WDATA[4]=led2_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[5]=gpio_SB_DFFESR_Q_24_D_SB_DFF_D_Q WDATA[6]=gpio_SB_DFFESR_Q_1_D_SB_DFF_D_Q WDATA[7]=gpio_SB_DFFESR_Q_20_D_SB_DFF_D_Q WDATA[8]=led1_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[9]=gpio_SB_DFFESR_Q_25_D_SB_DFF_D_Q WDATA[10]=led5_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[11]=gpio_SB_DFFESR_Q_21_D_SB_DFF_D_Q WDATA[12]=led3_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[13]=gpio_SB_DFFESR_Q_23_D_SB_DFF_D_Q WDATA[14]=gpio_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[15]=gpio_SB_DFFESR_Q_19_D_SB_DFF_D_Q WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[1] I2=soc.bram_only.mem.0.5_RDATA_5[0] I3=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] O=soc.bram_only.mem.0.20_MASK[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[0] I2=soc.bram_only.mem.0.5_RDATA_5[0] I3=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] O=soc.bram_only.mem.0.20_MASK[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.20_RDATA_10[2] I3=soc.bram_only.mem.0.20_RDATA_10[3] O=soc.bram_only.mem.0.16_RDATA_10_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.20_RDATA_1[2] I3=soc.bram_only.mem.0.20_RDATA_1[3] O=soc.bram_only.mem.0.16_RDATA_1_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.20_RDATA_4[2] I3=soc.bram_only.mem.0.20_RDATA_4[3] O=soc.bram_only.mem.0.16_RDATA_4_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.20_RDATA_5[2] I3=soc.bram_only.mem.0.20_RDATA_5[3] O=soc.bram_only.mem.0.16_RDATA_5_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.20_MASK[14] I3=soc.bram_only.mem.0.20_MASK[15] O=soc.bram_only.mem.0.20_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_RAM40_4K MASK[0]=soc.bram_only.mem.0.21_MASK[14] MASK[1]=soc.bram_only.mem.0.21_MASK[15] MASK[2]=soc.bram_only.mem.0.21_MASK[14] MASK[3]=soc.bram_only.mem.0.21_MASK[15] MASK[4]=soc.bram_only.mem.0.21_MASK[14] MASK[5]=soc.bram_only.mem.0.21_MASK[15] MASK[6]=soc.bram_only.mem.0.21_MASK[14] MASK[7]=soc.bram_only.mem.0.21_MASK[15] MASK[8]=soc.bram_only.mem.0.21_MASK[14] MASK[9]=soc.bram_only.mem.0.21_MASK[15] MASK[10]=soc.bram_only.mem.0.21_MASK[14] MASK[11]=soc.bram_only.mem.0.21_MASK[15] MASK[12]=soc.bram_only.mem.0.21_MASK[14] MASK[13]=soc.bram_only.mem.0.21_MASK[15] MASK[14]=soc.bram_only.mem.0.21_MASK[14] MASK[15]=soc.bram_only.mem.0.21_MASK[15] RADDR[0]=soc.bram_only.mem.0.0_RADDR_4 RADDR[1]=soc.bram_only.mem.0.0_RADDR_3 RADDR[2]=soc.bram_only.mem.0.0_RADDR_2 RADDR[3]=soc.bram_only.mem.0.0_RADDR_7 RADDR[4]=soc.bram_only.mem.0.0_RADDR_1 RADDR[5]=soc.bram_only.mem.0.0_RADDR RADDR[6]=soc.bram_only.mem.0.0_RADDR_6 RADDR[7]=soc.bram_only.mem.0.0_RADDR_5 RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clock_out RCLKE=$true RDATA[0]=soc.bram_only.mem.0.21_RDATA_15[1] RDATA[1]=soc.bram_only.mem.0.21_RDATA_14[2] RDATA[2]=soc.bram_only.mem.0.21_RDATA_13[2] RDATA[3]=soc.bram_only.mem.0.21_RDATA_12[2] RDATA[4]=soc.bram_only.mem.0.21_RDATA_11[1] RDATA[5]=soc.bram_only.mem.0.21_RDATA_10[1] RDATA[6]=soc.bram_only.mem.0.21_RDATA_9[2] RDATA[7]=soc.bram_only.mem.0.21_RDATA_8[1] RDATA[8]=soc.bram_only.mem.0.21_RDATA_7[3] RDATA[9]=soc.bram_only.mem.0.21_RDATA_6[1] RDATA[10]=soc.bram_only.mem.0.21_RDATA_5[3] RDATA[11]=soc.bram_only.mem.0.21_RDATA_4[2] RDATA[12]=soc.bram_only.mem.0.21_RDATA_3[3] RDATA[13]=soc.bram_only.mem.0.21_RDATA_2[1] RDATA[14]=soc.bram_only.mem.0.21_RDATA_1[2] RDATA[15]=soc.bram_only.mem.0.21_RDATA[1] RE=$true WADDR[0]=soc.bram_only.mem.0.0_WADDR_3[1] WADDR[1]=soc.bram_only.mem.0.0_WADDR_2[0] WADDR[2]=soc.bram_only.mem.0.0_WADDR_3[0] WADDR[3]=soc.load.mem_valid_SB_LUT4_I2_I3_SB_LUT4_I3_O[0] WADDR[4]=soc.bram_only.mem.0.0_WADDR_1[0] WADDR[5]=soc.bram_only.mem.0.0_WADDR[0] WADDR[6]=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0] WADDR[7]=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[0] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clock_out WCLKE=soc.bram_only.mem.0.21_WCLKE WDATA[0]=gpio_SB_DFFESR_Q_18_D_SB_DFF_D_Q WDATA[1]=gpio_SB_DFFESR_Q_10_D_SB_DFF_D_Q WDATA[2]=gpio_SB_DFFESR_Q_14_D_SB_DFF_D_Q WDATA[3]=gpio_SB_DFFESR_Q_6_D_SB_DFF_D_Q WDATA[4]=gpio_SB_DFFESR_Q_16_D_SB_DFF_D_Q WDATA[5]=gpio_SB_DFFESR_Q_8_D_SB_DFF_D_Q WDATA[6]=gpio_SB_DFFESR_Q_12_D_SB_DFF_D_Q WDATA[7]=gpio_SB_DFFESR_Q_4_D_SB_DFF_D_Q WDATA[8]=gpio_SB_DFFESR_Q_17_D_SB_DFF_D_Q WDATA[9]=gpio_SB_DFFESR_Q_9_D_SB_DFF_D_Q WDATA[10]=gpio_SB_DFFESR_Q_13_D_SB_DFF_D_Q WDATA[11]=gpio_SB_DFFESR_Q_5_D_SB_DFF_D_Q WDATA[12]=gpio_SB_DFFESR_Q_15_D_SB_DFF_D_Q WDATA[13]=gpio_SB_DFFESR_Q_7_D_SB_DFF_D_Q WDATA[14]=gpio_SB_DFFESR_Q_11_D_SB_DFF_D_Q WDATA[15]=gpio_SB_DFFESR_Q_3_D_SB_DFF_D_Q WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[3] I2=soc.bram_only.mem.0.5_RDATA_5[0] I3=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] O=soc.bram_only.mem.0.21_MASK[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[2] I2=soc.bram_only.mem.0.5_RDATA_5[0] I3=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] O=soc.bram_only.mem.0.21_MASK[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.21_RDATA_13[2] I3=soc.bram_only.mem.0.21_RDATA_13[3] O=soc.bram_only.mem.0.17_RDATA_13_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.21_RDATA_14[2] I3=soc.bram_only.mem.0.21_RDATA_14[3] O=soc.bram_only.mem.0.17_RDATA_14_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.5_RDATA_5[0] I3=soc.bram_only.mem.0.21_RDATA_15[1] O=soc.bram_only.mem.0.19_RDATA_6_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.21_RDATA_1[2] I3=soc.bram_only.mem.0.21_RDATA_1[3] O=soc.bram_only.mem.0.17_RDATA_1_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.21_RDATA_3[2] I3=soc.bram_only.mem.0.21_RDATA_3[3] O=soc.bram_only.mem.0.17_RDATA_3_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.5_RDATA_5[0] I3=soc.bram_only.mem.0.21_RDATA_6[1] O=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.21_RDATA_7[2] I3=soc.bram_only.mem.0.21_RDATA_7[3] O=soc.bram_only.mem.0.17_RDATA_7_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.5_RDATA_5[0] I3=soc.bram_only.mem.0.21_RDATA[1] O=soc.bram_only.mem.0.19_RDATA_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.21_MASK[14] I3=soc.bram_only.mem.0.21_MASK[15] O=soc.bram_only.mem.0.21_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_RAM40_4K MASK[0]=soc.bram_only.mem.0.22_MASK[14] MASK[1]=soc.bram_only.mem.0.22_MASK[15] MASK[2]=soc.bram_only.mem.0.22_MASK[14] MASK[3]=soc.bram_only.mem.0.22_MASK[15] MASK[4]=soc.bram_only.mem.0.22_MASK[14] MASK[5]=soc.bram_only.mem.0.22_MASK[15] MASK[6]=soc.bram_only.mem.0.22_MASK[14] MASK[7]=soc.bram_only.mem.0.22_MASK[15] MASK[8]=soc.bram_only.mem.0.22_MASK[14] MASK[9]=soc.bram_only.mem.0.22_MASK[15] MASK[10]=soc.bram_only.mem.0.22_MASK[14] MASK[11]=soc.bram_only.mem.0.22_MASK[15] MASK[12]=soc.bram_only.mem.0.22_MASK[14] MASK[13]=soc.bram_only.mem.0.22_MASK[15] MASK[14]=soc.bram_only.mem.0.22_MASK[14] MASK[15]=soc.bram_only.mem.0.22_MASK[15] RADDR[0]=soc.bram_only.mem.0.0_RADDR_4 RADDR[1]=soc.bram_only.mem.0.0_RADDR_3 RADDR[2]=soc.bram_only.mem.0.0_RADDR_2 RADDR[3]=soc.bram_only.mem.0.0_RADDR_7 RADDR[4]=soc.bram_only.mem.0.0_RADDR_1 RADDR[5]=soc.bram_only.mem.0.0_RADDR RADDR[6]=soc.bram_only.mem.0.0_RADDR_6 RADDR[7]=soc.bram_only.mem.0.0_RADDR_5 RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clock_out RCLKE=$true RDATA[0]=soc.bram_only.mem.0.20_RDATA_15[3] RDATA[1]=soc.bram_only.mem.0.20_RDATA_14[3] RDATA[2]=soc.bram_only.mem.0.16_RDATA_13[3] RDATA[3]=soc.bram_only.mem.0.16_RDATA_12[3] RDATA[4]=soc.bram_only.mem.0.20_RDATA_11[3] RDATA[5]=soc.bram_only.mem.0.20_RDATA_10[3] RDATA[6]=soc.bram_only.mem.0.20_RDATA_9[3] RDATA[7]=soc.bram_only.mem.0.20_RDATA_8[2] RDATA[8]=soc.bram_only.mem.0.16_RDATA_7[2] RDATA[9]=soc.bram_only.mem.0.20_RDATA_6[2] RDATA[10]=soc.bram_only.mem.0.20_RDATA_5[2] RDATA[11]=soc.bram_only.mem.0.20_RDATA_4[3] RDATA[12]=soc.bram_only.mem.0.20_RDATA_3[2] RDATA[13]=soc.bram_only.mem.0.16_RDATA_2[2] RDATA[14]=soc.bram_only.mem.0.20_RDATA_1[3] RDATA[15]=soc.bram_only.mem.0.20_RDATA[2] RE=$true WADDR[0]=soc.bram_only.mem.0.0_WADDR_3[1] WADDR[1]=soc.bram_only.mem.0.0_WADDR_2[0] WADDR[2]=soc.bram_only.mem.0.0_WADDR_3[0] WADDR[3]=soc.load.mem_valid_SB_LUT4_I2_I3_SB_LUT4_I3_O[0] WADDR[4]=soc.bram_only.mem.0.0_WADDR_1[0] WADDR[5]=soc.bram_only.mem.0.0_WADDR[0] WADDR[6]=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0] WADDR[7]=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[0] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clock_out WCLKE=soc.bram_only.mem.0.22_WCLKE WDATA[0]=gpio_SB_DFFESR_Q_2_D_SB_DFF_D_Q WDATA[1]=gpio_SB_DFFESR_Q_26_D_SB_DFF_D_Q WDATA[2]=led4_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[3]=gpio_SB_DFFESR_Q_22_D_SB_DFF_D_Q WDATA[4]=led2_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[5]=gpio_SB_DFFESR_Q_24_D_SB_DFF_D_Q WDATA[6]=gpio_SB_DFFESR_Q_1_D_SB_DFF_D_Q WDATA[7]=gpio_SB_DFFESR_Q_20_D_SB_DFF_D_Q WDATA[8]=led1_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[9]=gpio_SB_DFFESR_Q_25_D_SB_DFF_D_Q WDATA[10]=led5_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[11]=gpio_SB_DFFESR_Q_21_D_SB_DFF_D_Q WDATA[12]=led3_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[13]=gpio_SB_DFFESR_Q_23_D_SB_DFF_D_Q WDATA[14]=gpio_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[15]=gpio_SB_DFFESR_Q_19_D_SB_DFF_D_Q WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[1] I2=soc.bram_only.mem.0.6_MASK_SB_LUT4_O_I3[1] I3=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] O=soc.bram_only.mem.0.22_MASK[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[0] I2=soc.bram_only.mem.0.6_MASK_SB_LUT4_O_I3[1] I3=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] O=soc.bram_only.mem.0.22_MASK[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.22_MASK[14] I3=soc.bram_only.mem.0.22_MASK[15] O=soc.bram_only.mem.0.22_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_RAM40_4K MASK[0]=soc.bram_only.mem.0.23_MASK[14] MASK[1]=soc.bram_only.mem.0.23_MASK[15] MASK[2]=soc.bram_only.mem.0.23_MASK[14] MASK[3]=soc.bram_only.mem.0.23_MASK[15] MASK[4]=soc.bram_only.mem.0.23_MASK[14] MASK[5]=soc.bram_only.mem.0.23_MASK[15] MASK[6]=soc.bram_only.mem.0.23_MASK[14] MASK[7]=soc.bram_only.mem.0.23_MASK[15] MASK[8]=soc.bram_only.mem.0.23_MASK[14] MASK[9]=soc.bram_only.mem.0.23_MASK[15] MASK[10]=soc.bram_only.mem.0.23_MASK[14] MASK[11]=soc.bram_only.mem.0.23_MASK[15] MASK[12]=soc.bram_only.mem.0.23_MASK[14] MASK[13]=soc.bram_only.mem.0.23_MASK[15] MASK[14]=soc.bram_only.mem.0.23_MASK[14] MASK[15]=soc.bram_only.mem.0.23_MASK[15] RADDR[0]=soc.bram_only.mem.0.0_RADDR_4 RADDR[1]=soc.bram_only.mem.0.0_RADDR_3 RADDR[2]=soc.bram_only.mem.0.0_RADDR_2 RADDR[3]=soc.bram_only.mem.0.0_RADDR_7 RADDR[4]=soc.bram_only.mem.0.0_RADDR_1 RADDR[5]=soc.bram_only.mem.0.0_RADDR RADDR[6]=soc.bram_only.mem.0.0_RADDR_6 RADDR[7]=soc.bram_only.mem.0.0_RADDR_5 RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clock_out RCLKE=$true RDATA[0]=soc.bram_only.mem.0.17_RDATA_15[2] RDATA[1]=soc.bram_only.mem.0.21_RDATA_14[3] RDATA[2]=soc.bram_only.mem.0.21_RDATA_13[3] RDATA[3]=soc.bram_only.mem.0.21_RDATA_12[3] RDATA[4]=soc.bram_only.mem.0.17_RDATA_11[3] RDATA[5]=soc.bram_only.mem.0.17_RDATA_10[3] RDATA[6]=soc.bram_only.mem.0.21_RDATA_9[3] RDATA[7]=soc.bram_only.mem.0.17_RDATA_8[2] RDATA[8]=soc.bram_only.mem.0.21_RDATA_7[2] RDATA[9]=soc.bram_only.mem.0.17_RDATA_6[3] RDATA[10]=soc.bram_only.mem.0.21_RDATA_5[2] RDATA[11]=soc.bram_only.mem.0.21_RDATA_4[3] RDATA[12]=soc.bram_only.mem.0.21_RDATA_3[2] RDATA[13]=soc.bram_only.mem.0.17_RDATA_2[2] RDATA[14]=soc.bram_only.mem.0.21_RDATA_1[3] RDATA[15]=soc.bram_only.mem.0.17_RDATA[3] RE=$true WADDR[0]=soc.bram_only.mem.0.0_WADDR_3[1] WADDR[1]=soc.bram_only.mem.0.0_WADDR_2[0] WADDR[2]=soc.bram_only.mem.0.0_WADDR_3[0] WADDR[3]=soc.load.mem_valid_SB_LUT4_I2_I3_SB_LUT4_I3_O[0] WADDR[4]=soc.bram_only.mem.0.0_WADDR_1[0] WADDR[5]=soc.bram_only.mem.0.0_WADDR[0] WADDR[6]=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0] WADDR[7]=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[0] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clock_out WCLKE=soc.bram_only.mem.0.23_WCLKE WDATA[0]=gpio_SB_DFFESR_Q_18_D_SB_DFF_D_Q WDATA[1]=gpio_SB_DFFESR_Q_10_D_SB_DFF_D_Q WDATA[2]=gpio_SB_DFFESR_Q_14_D_SB_DFF_D_Q WDATA[3]=gpio_SB_DFFESR_Q_6_D_SB_DFF_D_Q WDATA[4]=gpio_SB_DFFESR_Q_16_D_SB_DFF_D_Q WDATA[5]=gpio_SB_DFFESR_Q_8_D_SB_DFF_D_Q WDATA[6]=gpio_SB_DFFESR_Q_12_D_SB_DFF_D_Q WDATA[7]=gpio_SB_DFFESR_Q_4_D_SB_DFF_D_Q WDATA[8]=gpio_SB_DFFESR_Q_17_D_SB_DFF_D_Q WDATA[9]=gpio_SB_DFFESR_Q_9_D_SB_DFF_D_Q WDATA[10]=gpio_SB_DFFESR_Q_13_D_SB_DFF_D_Q WDATA[11]=gpio_SB_DFFESR_Q_5_D_SB_DFF_D_Q WDATA[12]=gpio_SB_DFFESR_Q_15_D_SB_DFF_D_Q WDATA[13]=gpio_SB_DFFESR_Q_7_D_SB_DFF_D_Q WDATA[14]=gpio_SB_DFFESR_Q_11_D_SB_DFF_D_Q WDATA[15]=gpio_SB_DFFESR_Q_3_D_SB_DFF_D_Q WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[3] I2=soc.bram_only.mem.0.6_MASK_SB_LUT4_O_I3[1] I3=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] O=soc.bram_only.mem.0.23_MASK[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[2] I2=soc.bram_only.mem.0.6_MASK_SB_LUT4_O_I3[1] I3=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] O=soc.bram_only.mem.0.23_MASK[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.23_MASK[14] I3=soc.bram_only.mem.0.23_MASK[15] O=soc.bram_only.mem.0.23_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_RAM40_4K MASK[0]=soc.bram_only.mem.0.24_MASK[14] MASK[1]=soc.bram_only.mem.0.24_MASK[15] MASK[2]=soc.bram_only.mem.0.24_MASK[14] MASK[3]=soc.bram_only.mem.0.24_MASK[15] MASK[4]=soc.bram_only.mem.0.24_MASK[14] MASK[5]=soc.bram_only.mem.0.24_MASK[15] MASK[6]=soc.bram_only.mem.0.24_MASK[14] MASK[7]=soc.bram_only.mem.0.24_MASK[15] MASK[8]=soc.bram_only.mem.0.24_MASK[14] MASK[9]=soc.bram_only.mem.0.24_MASK[15] MASK[10]=soc.bram_only.mem.0.24_MASK[14] MASK[11]=soc.bram_only.mem.0.24_MASK[15] MASK[12]=soc.bram_only.mem.0.24_MASK[14] MASK[13]=soc.bram_only.mem.0.24_MASK[15] MASK[14]=soc.bram_only.mem.0.24_MASK[14] MASK[15]=soc.bram_only.mem.0.24_MASK[15] RADDR[0]=soc.bram_only.mem.0.0_RADDR_4 RADDR[1]=soc.bram_only.mem.0.0_RADDR_3 RADDR[2]=soc.bram_only.mem.0.0_RADDR_2 RADDR[3]=soc.bram_only.mem.0.0_RADDR_7 RADDR[4]=soc.bram_only.mem.0.0_RADDR_1 RADDR[5]=soc.bram_only.mem.0.0_RADDR RADDR[6]=soc.bram_only.mem.0.0_RADDR_6 RADDR[7]=soc.bram_only.mem.0.0_RADDR_5 RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clock_out RCLKE=$true RDATA[0]=soc.bram_only.mem.0.24_RDATA_15[2] RDATA[1]=soc.bram_only.mem.0.24_RDATA_14[2] RDATA[2]=soc.bram_only.mem.0.24_RDATA_13[2] RDATA[3]=soc.bram_only.mem.0.24_RDATA_12[2] RDATA[4]=soc.bram_only.mem.0.24_RDATA_11[2] RDATA[5]=soc.bram_only.mem.0.24_RDATA_10[2] RDATA[6]=soc.bram_only.mem.0.24_RDATA_9[2] RDATA[7]=soc.bram_only.mem.0.24_RDATA_8[2] RDATA[8]=soc.bram_only.mem.0.24_RDATA_7[2] RDATA[9]=soc.bram_only.mem.0.24_RDATA_6[2] RDATA[10]=soc.bram_only.mem.0.24_RDATA_5[2] RDATA[11]=soc.bram_only.mem.0.24_RDATA_4[2] RDATA[12]=soc.bram_only.mem.0.24_RDATA_3[2] RDATA[13]=soc.bram_only.mem.0.24_RDATA_2[2] RDATA[14]=soc.bram_only.mem.0.24_RDATA_1[2] RDATA[15]=soc.bram_only.mem.0.24_RDATA[2] RE=$true WADDR[0]=soc.bram_only.mem.0.0_WADDR_3[1] WADDR[1]=soc.bram_only.mem.0.0_WADDR_2[0] WADDR[2]=soc.bram_only.mem.0.0_WADDR_3[0] WADDR[3]=soc.load.mem_valid_SB_LUT4_I2_I3_SB_LUT4_I3_O[0] WADDR[4]=soc.bram_only.mem.0.0_WADDR_1[0] WADDR[5]=soc.bram_only.mem.0.0_WADDR[0] WADDR[6]=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0] WADDR[7]=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[0] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clock_out WCLKE=soc.bram_only.mem.0.24_WCLKE WDATA[0]=gpio_SB_DFFESR_Q_2_D_SB_DFF_D_Q WDATA[1]=gpio_SB_DFFESR_Q_26_D_SB_DFF_D_Q WDATA[2]=led4_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[3]=gpio_SB_DFFESR_Q_22_D_SB_DFF_D_Q WDATA[4]=led2_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[5]=gpio_SB_DFFESR_Q_24_D_SB_DFF_D_Q WDATA[6]=gpio_SB_DFFESR_Q_1_D_SB_DFF_D_Q WDATA[7]=gpio_SB_DFFESR_Q_20_D_SB_DFF_D_Q WDATA[8]=led1_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[9]=gpio_SB_DFFESR_Q_25_D_SB_DFF_D_Q WDATA[10]=led5_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[11]=gpio_SB_DFFESR_Q_21_D_SB_DFF_D_Q WDATA[12]=led3_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[13]=gpio_SB_DFFESR_Q_23_D_SB_DFF_D_Q WDATA[14]=gpio_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[15]=gpio_SB_DFFESR_Q_19_D_SB_DFF_D_Q WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[1] I2=soc.bram_only.mem.0.25_RDATA_6[1] I3=soc.bram_only.mem.0.24_RDATA_10[2] O=soc.bram_only.mem.0.24_RDATA_10_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.24_RDATA_10_SB_LUT4_I3_O[1] I2=soc.bram_only.mem.0.24_RDATA_10_SB_LUT4_I3_O[2] I3=soc.bram_only.mem.0.24_RDATA_10_SB_LUT4_I3_O[3] O=soc.bram_only.mem.0.0_RDATA_10_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010001001100
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.12_RDATA_9[2] I3=soc.bram_only.mem.0.12_RDATA_9[3] O=soc.bram_only.mem.0.24_RDATA_10_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.8_RDATA_13[2] I3=soc.bram_only.mem.0.8_RDATA_13[3] O=soc.bram_only.mem.0.24_RDATA_10_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000101000000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.24_RDATA_1[0] I2=soc.bram_only.mem.0.25_RDATA_6[1] I3=soc.bram_only.mem.0.24_RDATA_11[2] O=soc.bram_only.mem.0.24_RDATA_11_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] I1=soc.bram_only.mem.0.24_RDATA_11_SB_LUT4_I3_O[1] I2=soc.bram_only.mem.0.24_RDATA_11_SB_LUT4_I3_O[2] I3=soc.bram_only.mem.0.24_RDATA_11_SB_LUT4_I3_O[3] O=soc.bram_only.mem.0.0_RDATA_11_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010001001100
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.20_RDATA_11[2] I3=soc.bram_only.mem.0.20_RDATA_11[3] O=soc.bram_only.mem.0.24_RDATA_11_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.16_RDATA_11[2] I3=soc.bram_only.mem.0.16_RDATA_11[3] O=soc.bram_only.mem.0.24_RDATA_11_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000101000000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[1] I2=soc.bram_only.mem.0.25_RDATA_6[1] I3=soc.bram_only.mem.0.24_RDATA_12[2] O=soc.bram_only.mem.0.24_RDATA_12_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.24_RDATA_12_SB_LUT4_I3_O[1] I3=soc.bram_only.mem.0.24_RDATA_12_SB_LUT4_I3_O[2] O=soc.bram_only.mem.0.24_RDATA_12_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110000
.gate SB_LUT4 I0=soc.bram_only.mem.0.24_RDATA_12_SB_LUT4_I3_O_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.24_RDATA_12_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I2=soc.bram_only.mem.0.24_RDATA_12_SB_LUT4_I3_O_SB_LUT4_I2_O[2] I3=soc.bram_only.mem.0.24_RDATA_12_SB_LUT4_I3_O_SB_LUT4_I2_O[3] O=soc.bram_only.mem.0.24_RDATA_12_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010001000100
.gate SB_LUT4 I0=soc.bram_only.mem.0.24_RDATA_12_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0] I1=soc.bram_only.mem.0.24_RDATA_12_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1] I2=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] I3=soc.bram_only.mem.0.24_RDATA_12_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110010001100
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[12] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] O=soc.bram_only.mem.0.24_RDATA_12_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[12] I2=iomem_ready_SB_LUT4_I0_1_O[1] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] O=soc.bram_only.mem.0.24_RDATA_12_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000001111
.gate SB_LUT4 I0=soc.bram_only.mem.0.24_RDATA_12_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0] I1=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[1] I2=soc.bram_ready I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] O=soc.bram_only.mem.0.24_RDATA_12_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010110000
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[12] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.24_RDATA_12_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] I2=soc.bram_only.mem.0.0_RDATA_12_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.0_RDATA_12_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.24_RDATA_12_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011110011
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_22_D_SB_DFF_D_Q Q=soc.bram_only.mem.0.24_RDATA_12_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.bram_only.mem.0.3_RDATA_2[0] I1=soc.bram_only.mem.0.10_RDATA_3[1] I2=soc.bram_only.mem.0.10_RDATA_3[2] I3=soc.bram_only.mem.0.10_RDATA_3[3] O=soc.bram_only.mem.0.24_RDATA_12_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.24_RDATA_1[0] I2=soc.bram_only.mem.0.25_RDATA_6[1] I3=soc.bram_only.mem.0.24_RDATA_13[2] O=soc.bram_only.mem.0.24_RDATA_13_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] I2=soc.bram_only.mem.0.24_RDATA_13_SB_LUT4_I3_O[1] I3=soc.bram_only.mem.0.24_RDATA_13_SB_LUT4_I3_O[2] O=soc.bram_only.mem.0.24_RDATA_13_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110000
.gate SB_LUT4 I0=soc.bram_only.mem.0.24_RDATA_13_SB_LUT4_I3_O_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.24_RDATA_13_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I2=soc.bram_only.mem.0.24_RDATA_13_SB_LUT4_I3_O_SB_LUT4_I2_O[2] I3=soc.bram_only.mem.0.24_RDATA_13_SB_LUT4_I3_O_SB_LUT4_I2_O[3] O=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010001000100
.gate SB_LUT4 I0=soc.bram_only.mem.0.24_RDATA_13_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0] I1=soc.bram_only.mem.0.24_RDATA_1[0] I2=soc.bram_ready I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] O=soc.bram_only.mem.0.24_RDATA_13_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010110000
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[4] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.24_RDATA_13_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.0_RDATA_13_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.0_RDATA_13_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.24_RDATA_13_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011110011
.gate SB_DFF C=clock_out D=led4_SB_DFFESR_Q_D_SB_DFF_D_Q Q=soc.bram_only.mem.0.24_RDATA_13_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.bram_only.mem.0.3_RDATA_2[0] I1=soc.bram_only.mem.0.18_RDATA_4[1] I2=soc.bram_only.mem.0.18_RDATA_4[2] I3=soc.bram_only.mem.0.18_RDATA_4[3] O=soc.bram_only.mem.0.24_RDATA_13_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[1] I2=soc.bram_only.mem.0.25_RDATA_6[1] I3=soc.bram_only.mem.0.24_RDATA_14[2] O=soc.bram_only.mem.0.24_RDATA_14_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.20_RDATA_14[2] I3=soc.bram_only.mem.0.20_RDATA_14[3] O=soc.bram_only.mem.0.24_RDATA_14_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.16_RDATA_14[2] I3=soc.bram_only.mem.0.16_RDATA_14[3] O=soc.bram_only.mem.0.24_RDATA_14_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.24_RDATA_1[0] I2=soc.bram_only.mem.0.25_RDATA_6[1] I3=soc.bram_only.mem.0.24_RDATA_15[2] O=soc.bram_only.mem.0.24_RDATA_15_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.20_RDATA_15[2] I3=soc.bram_only.mem.0.20_RDATA_15[3] O=soc.bram_only.mem.0.24_RDATA_15_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.16_RDATA_15[2] I3=soc.bram_only.mem.0.16_RDATA_15[3] O=soc.bram_only.mem.0.24_RDATA_15_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_DFF C=clock_out D=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D Q=soc.bram_only.mem.0.24_RDATA_1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[0] I3=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3[1] O=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[1] I3=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3[1] O=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[2] I3=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3[1] O=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clock_out D=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O Q=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFF_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_11_D_SB_DFF_D_Q Q=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFF_D_Q[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O Q=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_25_D_SB_DFF_D_Q Q=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_ready I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] O=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0] I2=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1] I3=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2] O=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I2=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[2] I3=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[3] O=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011000000000
.gate SB_LUT4 I0=soc.load.mem_valid_SB_LUT4_I2_I3_SB_LUT4_I3_O[0] I1=soc.load.mem_valid_SB_LUT4_I2_I3[1] I2=soc.load.mem_valid_SB_LUT4_I2_I3_SB_LUT4_I3_O[2] I3=soc.load.mem_valid_SB_LUT4_I2_I3_SB_LUT4_I3_O[3] O=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011000000000
.gate SB_LUT4 I0=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3] O=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_addr[8] I2=soc.load.mem_addr[8] I3=soc.processeur_actif O=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=soc.load.mem_addr[9] I2=soc.cpu.mem_addr[9] I3=soc.processeur_actif O=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=soc.load.mem_addr[14] I2=soc.cpu.mem_addr[14] I3=soc.processeur_actif O=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_addr[15] I2=soc.load.mem_addr[15] I3=soc.processeur_actif O=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[1] I2=soc.bram_only.mem.0.25_RDATA_6[1] I3=soc.bram_only.mem.0.24_RDATA_2[2] O=soc.bram_only.mem.0.24_RDATA_2_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] I2=soc.bram_only.mem.0.24_RDATA_2_SB_LUT4_I3_O[1] I3=soc.bram_only.mem.0.24_RDATA_2_SB_LUT4_I3_O[2] O=soc.bram_only.mem.0.24_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110000
.gate SB_LUT4 I0=soc.bram_only.mem.0.24_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.24_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I2=soc.bram_only.mem.0.24_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O[2] I3=soc.bram_only.mem.0.24_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O[3] O=soc.bram_only.mem.0.24_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010011000100
.gate SB_LUT4 I0=soc.bram_only.mem.0.24_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0] I1=soc.bram_only.mem.0.24_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1] I2=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] I3=soc.bram_only.mem.0.24_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3] O=soc.bram_only.mem.0.24_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110010001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.24_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0] I3=soc.bram_only.mem.0.24_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[11] I3=iomem_ready_SB_LUT4_I0_1_O[1] O=soc.bram_only.mem.0.24_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[11] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] O=soc.bram_only.mem.0.24_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[11] I2=iomem_ready_SB_LUT4_I0_1_O[1] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] O=soc.bram_only.mem.0.24_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000001111
.gate SB_LUT4 I0=soc.bram_only.mem.0.24_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0] I1=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[1] I2=soc.bram_ready I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] O=soc.bram_only.mem.0.24_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010110000
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[11] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.24_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[3] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[2] I2=soc.bram_only.mem.0.8_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=soc.bram_only.mem.0.8_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O[3] O=soc.bram_only.mem.0.24_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000101000101
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_23_D_SB_DFF_D_Q Q=soc.bram_only.mem.0.24_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.bram_only.mem.0.3_RDATA_2[0] I1=soc.bram_only.mem.0.18_RDATA[1] I2=soc.bram_only.mem.0.18_RDATA[2] I3=soc.bram_only.mem.0.18_RDATA[3] O=soc.bram_only.mem.0.24_RDATA_2_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.24_RDATA_1[0] I2=soc.bram_only.mem.0.25_RDATA_6[1] I3=soc.bram_only.mem.0.24_RDATA_3[2] O=soc.bram_only.mem.0.24_RDATA_3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.24_RDATA_3_SB_LUT4_I3_O[1] I2=soc.bram_only.mem.0.24_RDATA_3_SB_LUT4_I3_O[2] I3=soc.bram_only.mem.0.24_RDATA_3_SB_LUT4_I3_O[3] O=soc.bram_only.mem.0.0_RDATA_3_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010001001100
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.12_RDATA_2[2] I3=soc.bram_only.mem.0.12_RDATA_2[3] O=soc.bram_only.mem.0.24_RDATA_3_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.8_RDATA_7[2] I3=soc.bram_only.mem.0.8_RDATA_7[3] O=soc.bram_only.mem.0.24_RDATA_3_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000101000000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[1] I2=soc.bram_only.mem.0.25_RDATA_6[1] I3=soc.bram_only.mem.0.24_RDATA_4[2] O=soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O[0] I1=soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O[1] I2=soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O[2] I3=soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O[3] O=soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I0_O[0] I1=soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I0_O[1] I2=soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I0_O[2] I3=soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I0_O[3] O=soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110010001100
.gate SB_LUT4 I0=soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0] I1=soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[1] I2=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] I3=soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3] O=soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[13] I3=iomem_ready_SB_LUT4_I0_1_O[1] O=soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[13] I2=iomem_ready_SB_LUT4_I0_1_O[1] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] O=soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000001111
.gate SB_LUT4 I0=soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0] I1=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[1] I2=soc.bram_ready I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] O=soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010110000
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[13] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] O=soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[13] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_21_D_SB_DFF_D_Q Q=soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.0_RDATA_4_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.0_RDATA_4_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.8_RDATA_8_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.8_RDATA_8_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] I2=soc.bram_only.mem.0.16_RDATA_4_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.16_RDATA_4_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.24_RDATA_1[0] I2=soc.bram_only.mem.0.25_RDATA_6[1] I3=soc.bram_only.mem.0.24_RDATA_5[2] O=soc.bram_only.mem.0.24_RDATA_5_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=soc.bram_only.mem.0.24_RDATA_5_SB_LUT4_I3_O[0] I1=soc.bram_only.mem.0.24_RDATA_5_SB_LUT4_I3_O[1] I2=soc.bram_only.mem.0.24_RDATA_5_SB_LUT4_I3_O[2] I3=soc.bram_only.mem.0.24_RDATA_5_SB_LUT4_I3_O[3] O=soc.bram_only.mem.0.24_RDATA_5_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.24_RDATA_5_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0] I3=soc.bram_only.mem.0.24_RDATA_1[0] O=soc.bram_only.mem.0.24_RDATA_5_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[5] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.24_RDATA_5_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_DFF C=clock_out D=led5_SB_DFFESR_Q_D_SB_DFF_D_Q Q=soc.bram_only.mem.0.24_RDATA_5_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.0_RDATA_5_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.0_RDATA_5_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.24_RDATA_5_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] I2=soc.bram_only.mem.0.16_RDATA_5_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.16_RDATA_5_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.24_RDATA_5_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.8_RDATA_9_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.8_RDATA_9_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.24_RDATA_5_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[1] I2=soc.bram_only.mem.0.25_RDATA_6[1] I3=soc.bram_only.mem.0.24_RDATA_6[2] O=soc.bram_only.mem.0.24_RDATA_6_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.20_RDATA_6[2] I3=soc.bram_only.mem.0.20_RDATA_6[3] O=soc.bram_only.mem.0.24_RDATA_6_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.16_RDATA_6[2] I3=soc.bram_only.mem.0.16_RDATA_6[3] O=soc.bram_only.mem.0.24_RDATA_6_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.24_RDATA_1[0] I2=soc.bram_only.mem.0.25_RDATA_6[1] I3=soc.bram_only.mem.0.24_RDATA_7[2] O=soc.bram_only.mem.0.24_RDATA_7_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.24_RDATA_7_SB_LUT4_I3_O[1] I3=soc.bram_only.mem.0.24_RDATA_7_SB_LUT4_I3_O[2] O=soc.bram_only.mem.0.24_RDATA_7_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110000
.gate SB_LUT4 I0=soc.bram_only.mem.0.24_RDATA_7_SB_LUT4_I3_O_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.24_RDATA_7_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I2=soc.bram_only.mem.0.24_RDATA_7_SB_LUT4_I3_O_SB_LUT4_I2_O[2] I3=soc.bram_only.mem.0.24_RDATA_7_SB_LUT4_I3_O_SB_LUT4_I2_O[3] O=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010001000100
.gate SB_LUT4 I0=soc.bram_only.mem.0.24_RDATA_7_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0] I1=soc.bram_only.mem.0.24_RDATA_1[0] I2=soc.bram_ready I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] O=soc.bram_only.mem.0.24_RDATA_7_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010110000
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[1] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.24_RDATA_7_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] I2=soc.bram_only.mem.0.0_RDATA_7_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.0_RDATA_7_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.24_RDATA_7_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011110011
.gate SB_DFF C=clock_out D=led1_SB_DFFESR_Q_D_SB_DFF_D_Q Q=soc.bram_only.mem.0.24_RDATA_7_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.bram_only.mem.0.3_RDATA_2[0] I1=soc.bram_only.mem.0.10_RDATA_2[1] I2=soc.bram_only.mem.0.10_RDATA_2[2] I3=soc.bram_only.mem.0.10_RDATA_2[3] O=soc.bram_only.mem.0.24_RDATA_7_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[1] I2=soc.bram_only.mem.0.25_RDATA_6[1] I3=soc.bram_only.mem.0.24_RDATA_8[2] O=soc.bram_only.mem.0.24_RDATA_8_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.20_RDATA_8[2] I3=soc.bram_only.mem.0.20_RDATA_8[3] O=soc.bram_only.mem.0.24_RDATA_8_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.16_RDATA_8[2] I3=soc.bram_only.mem.0.16_RDATA_8[3] O=soc.bram_only.mem.0.24_RDATA_8_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.24_RDATA_1[0] I2=soc.bram_only.mem.0.25_RDATA_6[1] I3=soc.bram_only.mem.0.24_RDATA_9[2] O=soc.bram_only.mem.0.24_RDATA_9_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] I1=soc.bram_only.mem.0.24_RDATA_9_SB_LUT4_I3_O[1] I2=soc.bram_only.mem.0.24_RDATA_9_SB_LUT4_I3_O[2] I3=soc.bram_only.mem.0.24_RDATA_9_SB_LUT4_I3_O[3] O=soc.bram_only.mem.0.0_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010001001100
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.20_RDATA_9[2] I3=soc.bram_only.mem.0.20_RDATA_9[3] O=soc.bram_only.mem.0.24_RDATA_9_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.16_RDATA_9[2] I3=soc.bram_only.mem.0.16_RDATA_9[3] O=soc.bram_only.mem.0.24_RDATA_9_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000101000000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[1] I2=soc.bram_only.mem.0.25_RDATA_6[1] I3=soc.bram_only.mem.0.24_RDATA[2] O=soc.bram_only.mem.0.24_RDATA_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] I1=soc.bram_only.mem.0.24_RDATA_SB_LUT4_I3_O[1] I2=soc.bram_only.mem.0.24_RDATA_SB_LUT4_I3_O[2] I3=soc.bram_only.mem.0.24_RDATA_SB_LUT4_I3_O[3] O=soc.bram_only.mem.0.0_RDATA_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010001001100
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.20_RDATA[2] I3=soc.bram_only.mem.0.20_RDATA[3] O=soc.bram_only.mem.0.24_RDATA_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.16_RDATA[2] I3=soc.bram_only.mem.0.16_RDATA[3] O=soc.bram_only.mem.0.24_RDATA_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000101000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.24_MASK[14] I3=soc.bram_only.mem.0.24_MASK[15] O=soc.bram_only.mem.0.24_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_RAM40_4K MASK[0]=soc.bram_only.mem.0.25_MASK[14] MASK[1]=soc.bram_only.mem.0.25_MASK[15] MASK[2]=soc.bram_only.mem.0.25_MASK[14] MASK[3]=soc.bram_only.mem.0.25_MASK[15] MASK[4]=soc.bram_only.mem.0.25_MASK[14] MASK[5]=soc.bram_only.mem.0.25_MASK[15] MASK[6]=soc.bram_only.mem.0.25_MASK[14] MASK[7]=soc.bram_only.mem.0.25_MASK[15] MASK[8]=soc.bram_only.mem.0.25_MASK[14] MASK[9]=soc.bram_only.mem.0.25_MASK[15] MASK[10]=soc.bram_only.mem.0.25_MASK[14] MASK[11]=soc.bram_only.mem.0.25_MASK[15] MASK[12]=soc.bram_only.mem.0.25_MASK[14] MASK[13]=soc.bram_only.mem.0.25_MASK[15] MASK[14]=soc.bram_only.mem.0.25_MASK[14] MASK[15]=soc.bram_only.mem.0.25_MASK[15] RADDR[0]=soc.bram_only.mem.0.0_RADDR_4 RADDR[1]=soc.bram_only.mem.0.0_RADDR_3 RADDR[2]=soc.bram_only.mem.0.0_RADDR_2 RADDR[3]=soc.bram_only.mem.0.0_RADDR_7 RADDR[4]=soc.bram_only.mem.0.0_RADDR_1 RADDR[5]=soc.bram_only.mem.0.0_RADDR RADDR[6]=soc.bram_only.mem.0.0_RADDR_6 RADDR[7]=soc.bram_only.mem.0.0_RADDR_5 RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clock_out RCLKE=$true RDATA[0]=soc.bram_only.mem.0.25_RDATA_15[2] RDATA[1]=soc.bram_only.mem.0.25_RDATA_14[2] RDATA[2]=soc.bram_only.mem.0.25_RDATA_13[2] RDATA[3]=soc.bram_only.mem.0.25_RDATA_12[2] RDATA[4]=soc.bram_only.mem.0.25_RDATA_11[2] RDATA[5]=soc.bram_only.mem.0.25_RDATA_10[2] RDATA[6]=soc.bram_only.mem.0.25_RDATA_9[2] RDATA[7]=soc.bram_only.mem.0.25_RDATA_8[2] RDATA[8]=soc.bram_only.mem.0.25_RDATA_7[2] RDATA[9]=soc.bram_only.mem.0.25_RDATA_6[2] RDATA[10]=soc.bram_only.mem.0.25_RDATA_5[2] RDATA[11]=soc.bram_only.mem.0.25_RDATA_4[2] RDATA[12]=soc.bram_only.mem.0.25_RDATA_3[2] RDATA[13]=soc.bram_only.mem.0.25_RDATA_2[2] RDATA[14]=soc.bram_only.mem.0.25_RDATA_1[2] RDATA[15]=soc.bram_only.mem.0.25_RDATA[2] RE=$true WADDR[0]=soc.bram_only.mem.0.0_WADDR_3[1] WADDR[1]=soc.bram_only.mem.0.0_WADDR_2[0] WADDR[2]=soc.bram_only.mem.0.0_WADDR_3[0] WADDR[3]=soc.load.mem_valid_SB_LUT4_I2_I3_SB_LUT4_I3_O[0] WADDR[4]=soc.bram_only.mem.0.0_WADDR_1[0] WADDR[5]=soc.bram_only.mem.0.0_WADDR[0] WADDR[6]=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0] WADDR[7]=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[0] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clock_out WCLKE=soc.bram_only.mem.0.25_WCLKE WDATA[0]=gpio_SB_DFFESR_Q_18_D_SB_DFF_D_Q WDATA[1]=gpio_SB_DFFESR_Q_10_D_SB_DFF_D_Q WDATA[2]=gpio_SB_DFFESR_Q_14_D_SB_DFF_D_Q WDATA[3]=gpio_SB_DFFESR_Q_6_D_SB_DFF_D_Q WDATA[4]=gpio_SB_DFFESR_Q_16_D_SB_DFF_D_Q WDATA[5]=gpio_SB_DFFESR_Q_8_D_SB_DFF_D_Q WDATA[6]=gpio_SB_DFFESR_Q_12_D_SB_DFF_D_Q WDATA[7]=gpio_SB_DFFESR_Q_4_D_SB_DFF_D_Q WDATA[8]=gpio_SB_DFFESR_Q_17_D_SB_DFF_D_Q WDATA[9]=gpio_SB_DFFESR_Q_9_D_SB_DFF_D_Q WDATA[10]=gpio_SB_DFFESR_Q_13_D_SB_DFF_D_Q WDATA[11]=gpio_SB_DFFESR_Q_5_D_SB_DFF_D_Q WDATA[12]=gpio_SB_DFFESR_Q_15_D_SB_DFF_D_Q WDATA[13]=gpio_SB_DFFESR_Q_7_D_SB_DFF_D_Q WDATA[14]=gpio_SB_DFFESR_Q_11_D_SB_DFF_D_Q WDATA[15]=gpio_SB_DFFESR_Q_3_D_SB_DFF_D_Q WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.25_RDATA_6[0] I2=soc.bram_only.mem.0.25_RDATA_6[1] I3=soc.bram_only.mem.0.25_RDATA_10[2] O=soc.bram_only.mem.0.25_RDATA_10_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] I2=soc.bram_only.mem.0.25_RDATA_10_SB_LUT4_I3_O[1] I3=soc.bram_only.mem.0.25_RDATA_10_SB_LUT4_I3_O[2] O=soc.bram_only.mem.0.25_RDATA_10_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110000
.gate SB_LUT4 I0=soc.bram_only.mem.0.25_RDATA_10_SB_LUT4_I3_O_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.25_RDATA_10_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I2=soc.bram_only.mem.0.25_RDATA_10_SB_LUT4_I3_O_SB_LUT4_I2_O[2] I3=soc.bram_only.mem.0.25_RDATA_10_SB_LUT4_I3_O_SB_LUT4_I2_O[3] O=soc.bram_only.mem.0.25_RDATA_10_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010001000100
.gate SB_LUT4 I0=soc.bram_only.mem.0.25_RDATA_10_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0] I1=soc.bram_only.mem.0.25_RDATA_10_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1] I2=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] I3=soc.bram_only.mem.0.25_RDATA_10_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110010001100
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[26] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] O=soc.bram_only.mem.0.25_RDATA_10_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[26] I2=iomem_ready_SB_LUT4_I0_1_O[1] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] O=soc.bram_only.mem.0.25_RDATA_10_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000001111
.gate SB_LUT4 I0=soc.bram_only.mem.0.25_RDATA_10_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0] I1=soc.bram_ready I2=soc.bram_only.mem.0.25_RDATA_6[0] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] O=soc.bram_only.mem.0.25_RDATA_10_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010001100
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[26] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.25_RDATA_10_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.5_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.5_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.25_RDATA_10_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011110011
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_8_D_SB_DFF_D_Q Q=soc.bram_only.mem.0.25_RDATA_10_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.bram_only.mem.0.3_RDATA_2[0] I1=soc.bram_only.mem.0.19_RDATA_4[1] I2=soc.bram_only.mem.0.19_RDATA_4[2] I3=soc.bram_only.mem.0.19_RDATA_4[3] O=soc.bram_only.mem.0.25_RDATA_10_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFF_D_Q[1] I2=soc.bram_only.mem.0.25_RDATA_6[1] I3=soc.bram_only.mem.0.25_RDATA_11[2] O=soc.bram_only.mem.0.25_RDATA_11_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] I2=soc.bram_only.mem.0.25_RDATA_11_SB_LUT4_I3_O[1] I3=soc.bram_only.mem.0.25_RDATA_11_SB_LUT4_I3_O[2] O=soc.bram_only.mem.0.25_RDATA_11_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110000
.gate SB_LUT4 I0=soc.bram_only.mem.0.25_RDATA_11_SB_LUT4_I3_O_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.25_RDATA_11_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I2=soc.bram_only.mem.0.25_RDATA_11_SB_LUT4_I3_O_SB_LUT4_I2_O[2] I3=soc.bram_only.mem.0.25_RDATA_11_SB_LUT4_I3_O_SB_LUT4_I2_O[3] O=soc.bram_only.mem.0.25_RDATA_11_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010001000100
.gate SB_LUT4 I0=soc.bram_only.mem.0.25_RDATA_11_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0] I1=soc.bram_only.mem.0.25_RDATA_11_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1] I2=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] I3=soc.bram_only.mem.0.25_RDATA_11_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3] O=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_13_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110010001100
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[18] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] O=soc.bram_only.mem.0.25_RDATA_11_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[18] I2=iomem_ready_SB_LUT4_I0_1_O[1] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] O=soc.bram_only.mem.0.25_RDATA_11_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000001111
.gate SB_LUT4 I0=soc.bram_only.mem.0.25_RDATA_11_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0] I1=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFF_D_Q[1] I2=soc.bram_ready I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] O=soc.bram_only.mem.0.25_RDATA_11_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010110000
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[18] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.25_RDATA_11_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.9_RDATA_12_SB_LUT4_I2_O[1] I2=soc.bram_only.mem.0.9_RDATA_12_SB_LUT4_I2_O[2] I3=soc.bram_only.mem.0.9_RDATA_12_SB_LUT4_I2_O[3] O=soc.bram_only.mem.0.25_RDATA_11_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001010111
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_16_D_SB_DFF_D_Q Q=soc.bram_only.mem.0.25_RDATA_11_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.bram_only.mem.0.3_RDATA_2[0] I1=soc.bram_only.mem.0.19_RDATA_5[1] I2=soc.bram_only.mem.0.19_RDATA_5[2] I3=soc.bram_only.mem.0.19_RDATA_5[3] O=soc.bram_only.mem.0.25_RDATA_11_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.25_RDATA_6[0] I2=soc.bram_only.mem.0.25_RDATA_6[1] I3=soc.bram_only.mem.0.25_RDATA_12[2] O=soc.bram_only.mem.0.25_RDATA_12_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.21_RDATA_12[2] I3=soc.bram_only.mem.0.21_RDATA_12[3] O=soc.bram_only.mem.0.25_RDATA_12_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.17_RDATA_12[2] I3=soc.bram_only.mem.0.17_RDATA_12[3] O=soc.bram_only.mem.0.25_RDATA_12_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000101000000
.gate SB_LUT4 I0=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFF_D_Q[1] I1=soc.bram_only.mem.0.25_RDATA_6[1] I2=soc.bram_only.mem.0.25_RDATA_13[2] I3=soc.bram_only.mem.0.25_RDATA_13[3] O=soc.bram_only.mem.0.25_RDATA_13_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000010101
.gate SB_LUT4 I0=soc.bram_only.mem.0.25_RDATA_13_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.25_RDATA_13_SB_LUT4_I2_O[1] I2=soc.bram_only.mem.0.25_RDATA_13_SB_LUT4_I2_O[2] I3=soc.bram_only.mem.0.25_RDATA_13_SB_LUT4_I2_O[3] O=soc.bram_only.mem.0.25_RDATA_13_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000010101010
.gate SB_LUT4 I0=soc.bram_only.mem.0.25_RDATA_13_SB_LUT4_I2_O_SB_LUT4_I0_O[0] I1=soc.bram_only.mem.0.25_RDATA_13_SB_LUT4_I2_O_SB_LUT4_I0_O[1] I2=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] I3=soc.bram_only.mem.0.25_RDATA_13_SB_LUT4_I2_O_SB_LUT4_I0_O[3] O=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_11_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110010001100
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[20] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] O=soc.bram_only.mem.0.25_RDATA_13_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[20] I2=iomem_ready_SB_LUT4_I0_1_O[1] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] O=soc.bram_only.mem.0.25_RDATA_13_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000001111
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[20] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.25_RDATA_13_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] I1=soc.bram_only.mem.0.17_RDATA_13_SB_LUT4_I2_O[1] I2=soc.bram_only.mem.0.17_RDATA_13_SB_LUT4_I2_O[2] I3=soc.bram_only.mem.0.17_RDATA_13_SB_LUT4_I2_O[3] O=soc.bram_only.mem.0.25_RDATA_13_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001010111
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.25_RDATA_13_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0] I2=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFF_D_Q[1] I3=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[2] O=soc.bram_only.mem.0.25_RDATA_13_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000000
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_14_D_SB_DFF_D_Q Q=soc.bram_only.mem.0.25_RDATA_13_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.25_RDATA_13_SB_LUT4_O_I2[1] I3=soc.bram_only.mem.0.25_RDATA_13_SB_LUT4_O_I2[2] O=soc.bram_only.mem.0.25_RDATA_13[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.25_RDATA_6[0] I2=soc.bram_only.mem.0.25_RDATA_6[1] I3=soc.bram_only.mem.0.25_RDATA_14[2] O=soc.bram_only.mem.0.25_RDATA_14_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.13_RDATA_14[2] I3=soc.bram_only.mem.0.13_RDATA_14[3] O=soc.bram_only.mem.0.25_RDATA_14_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.9_RDATA_15[2] I3=soc.bram_only.mem.0.9_RDATA_15[3] O=soc.bram_only.mem.0.25_RDATA_14_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_LUT4 I0=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFF_D_Q[1] I1=soc.bram_only.mem.0.25_RDATA_6[1] I2=soc.bram_only.mem.0.25_RDATA_15[2] I3=soc.bram_only.mem.0.25_RDATA_15[3] O=soc.bram_only.mem.0.25_RDATA_15_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000010101
.gate SB_LUT4 I0=soc.bram_only.mem.0.25_RDATA_15_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.25_RDATA_15_SB_LUT4_I2_O[1] I2=soc.bram_only.mem.0.25_RDATA_15_SB_LUT4_I2_O[2] I3=soc.bram_only.mem.0.25_RDATA_15_SB_LUT4_I2_O[3] O=soc.bram_only.mem.0.25_RDATA_15_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010001000100
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[16] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] O=soc.bram_only.mem.0.25_RDATA_15_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[16] I2=iomem_ready_SB_LUT4_I0_1_O[1] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] O=soc.bram_only.mem.0.25_RDATA_15_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000001111
.gate SB_LUT4 I0=soc.bram_only.mem.0.25_RDATA_15_SB_LUT4_I2_O_SB_LUT4_O_I0[0] I1=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFF_D_Q[1] I2=soc.bram_ready I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] O=soc.bram_only.mem.0.25_RDATA_15_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010110000
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[16] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.25_RDATA_15_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.1_RDATA_15_SB_LUT4_I2_O[1] I2=soc.bram_only.mem.0.1_RDATA_15_SB_LUT4_I2_O[2] I3=soc.bram_only.mem.0.1_RDATA_15_SB_LUT4_I2_O[3] O=soc.bram_only.mem.0.25_RDATA_15_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001010111
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_18_D_SB_DFF_D_Q Q=soc.bram_only.mem.0.25_RDATA_15_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] I1=soc.bram_only.mem.0.19_RDATA_6_SB_LUT4_I3_O[1] I2=soc.bram_only.mem.0.19_RDATA_6_SB_LUT4_I3_O[2] I3=soc.bram_only.mem.0.19_RDATA_6_SB_LUT4_I3_O[3] O=soc.bram_only.mem.0.25_RDATA_15[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100010101010
.gate SB_LUT4 I0=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFF_D_Q[1] I1=soc.bram_only.mem.0.25_RDATA_6[1] I2=soc.bram_only.mem.0.25_RDATA_1[2] I3=soc.bram_only.mem.0.25_RDATA_1[3] O=soc.bram_only.mem.0.25_RDATA_1_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000010101
.gate SB_LUT4 I0=soc.bram_only.mem.0.25_RDATA_1_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.25_RDATA_1_SB_LUT4_I2_O[1] I2=soc.bram_only.mem.0.25_RDATA_1_SB_LUT4_I2_O[2] I3=soc.bram_only.mem.0.25_RDATA_1_SB_LUT4_I2_O[3] O=soc.bram_only.mem.0.25_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010001000100
.gate SB_LUT4 I0=soc.bram_only.mem.0.25_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I0_O[0] I1=soc.bram_only.mem.0.25_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I0_O[1] I2=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] I3=soc.bram_only.mem.0.25_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I0_O[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110010001100
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[23] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] O=soc.bram_only.mem.0.25_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[23] I2=iomem_ready_SB_LUT4_I0_1_O[1] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] O=soc.bram_only.mem.0.25_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000001111
.gate SB_LUT4 I0=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFF_D_Q[0] I1=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFF_D_Q[1] I2=soc.bram_ready I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] O=soc.bram_only.mem.0.25_RDATA_1_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010110000
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[23] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.25_RDATA_1_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] I1=soc.bram_only.mem.0.17_RDATA_1_SB_LUT4_I2_O[1] I2=soc.bram_only.mem.0.17_RDATA_1_SB_LUT4_I2_O[2] I3=soc.bram_only.mem.0.17_RDATA_1_SB_LUT4_I2_O[3] O=soc.bram_only.mem.0.25_RDATA_1_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001010111
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.25_RDATA_1_SB_LUT4_O_I2[1] I3=soc.bram_only.mem.0.25_RDATA_1_SB_LUT4_O_I2[2] O=soc.bram_only.mem.0.25_RDATA_1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.25_RDATA_6[0] I2=soc.bram_only.mem.0.25_RDATA_6[1] I3=soc.bram_only.mem.0.25_RDATA_2[2] O=soc.bram_only.mem.0.25_RDATA_2_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.25_RDATA_2_SB_LUT4_I3_O[1] I3=soc.bram_only.mem.0.25_RDATA_2_SB_LUT4_I3_O[2] O=soc.bram_only.mem.0.25_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110000
.gate SB_LUT4 I0=soc.bram_only.mem.0.25_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.25_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I2=soc.bram_only.mem.0.25_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O[2] I3=soc.bram_only.mem.0.25_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O[3] O=soc.bram_only.mem.0.25_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010011000100
.gate SB_LUT4 I0=soc.bram_only.mem.0.25_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0] I1=soc.bram_only.mem.0.25_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1] I2=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] I3=soc.bram_only.mem.0.25_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3] O=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110010001100
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[27] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] O=soc.bram_only.mem.0.25_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[27] I2=iomem_ready_SB_LUT4_I0_1_O[1] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] O=soc.bram_only.mem.0.25_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000001111
.gate SB_LUT4 I0=soc.bram_only.mem.0.25_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0] I1=soc.bram_ready I2=soc.bram_only.mem.0.25_RDATA_6[0] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] O=soc.bram_only.mem.0.25_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010001100
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[27] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.25_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[3] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[2] I2=soc.bram_only.mem.0.3_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=soc.bram_only.mem.0.3_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[3] O=soc.bram_only.mem.0.25_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000010011
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_7_D_SB_DFF_D_Q Q=soc.bram_only.mem.0.25_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.bram_only.mem.0.3_RDATA_2[0] I1=soc.bram_only.mem.0.11_RDATA_1[1] I2=soc.bram_only.mem.0.11_RDATA_1[2] I3=soc.bram_only.mem.0.11_RDATA_1[3] O=soc.bram_only.mem.0.25_RDATA_2_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFF_D_Q[1] I2=soc.bram_only.mem.0.25_RDATA_6[1] I3=soc.bram_only.mem.0.25_RDATA_3[2] O=soc.bram_only.mem.0.25_RDATA_3_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.25_RDATA_3_SB_LUT4_I3_O[0] I3=soc.bram_only.mem.0.25_RDATA_3_SB_LUT4_I3_O[1] O=soc.bram_only.mem.0.25_RDATA_3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.bram_only.mem.0.25_RDATA_3_SB_LUT4_I3_O_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.25_RDATA_3_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I2=soc.bram_only.mem.0.25_RDATA_3_SB_LUT4_I3_O_SB_LUT4_I2_O[2] I3=soc.bram_only.mem.0.25_RDATA_3_SB_LUT4_I3_O_SB_LUT4_I2_O[3] O=soc.bram_only.mem.0.25_RDATA_3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010001000100
.gate SB_LUT4 I0=soc.bram_only.mem.0.25_RDATA_3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0] I1=soc.bram_only.mem.0.25_RDATA_3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1] I2=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] I3=soc.bram_only.mem.0.25_RDATA_3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110010001100
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[19] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] O=soc.bram_only.mem.0.25_RDATA_3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[19] I2=iomem_ready_SB_LUT4_I0_1_O[1] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] O=soc.bram_only.mem.0.25_RDATA_3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000001111
.gate SB_LUT4 I0=soc.bram_only.mem.0.25_RDATA_3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0] I1=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFF_D_Q[1] I2=soc.bram_ready I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] O=soc.bram_only.mem.0.25_RDATA_3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010110000
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[19] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.25_RDATA_3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] I1=soc.bram_only.mem.0.17_RDATA_3_SB_LUT4_I2_O[1] I2=soc.bram_only.mem.0.17_RDATA_3_SB_LUT4_I2_O[2] I3=soc.bram_only.mem.0.17_RDATA_3_SB_LUT4_I2_O[3] O=soc.bram_only.mem.0.25_RDATA_3_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001010111
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_15_D_SB_DFF_D_Q Q=soc.bram_only.mem.0.25_RDATA_3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.11_RDATA_2_SB_LUT4_I3_O[1] I2=soc.bram_only.mem.0.11_RDATA_2_SB_LUT4_I3_O[2] I3=soc.bram_only.mem.0.11_RDATA_2_SB_LUT4_I3_O[3] O=soc.bram_only.mem.0.25_RDATA_3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100010101010
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.25_RDATA_6[0] I2=soc.bram_only.mem.0.25_RDATA_6[1] I3=soc.bram_only.mem.0.25_RDATA_4[2] O=soc.bram_only.mem.0.25_RDATA_4_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] I1=soc.bram_only.mem.0.25_RDATA_4_SB_LUT4_I3_O[1] I2=soc.bram_only.mem.0.25_RDATA_4_SB_LUT4_I3_O[2] I3=soc.bram_only.mem.0.25_RDATA_4_SB_LUT4_I3_O[3] O=soc.bram_only.mem.0.1_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010001001100
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.21_RDATA_4[2] I3=soc.bram_only.mem.0.21_RDATA_4[3] O=soc.bram_only.mem.0.25_RDATA_4_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.17_RDATA_4[2] I3=soc.bram_only.mem.0.17_RDATA_4[3] O=soc.bram_only.mem.0.25_RDATA_4_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFF_D_Q[1] I2=soc.bram_only.mem.0.25_RDATA_6[1] I3=soc.bram_only.mem.0.25_RDATA_5[2] O=soc.bram_only.mem.0.25_RDATA_5_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] I1=soc.bram_only.mem.0.25_RDATA_5_SB_LUT4_I3_O[1] I2=soc.bram_only.mem.0.25_RDATA_5_SB_LUT4_I3_O[2] I3=soc.bram_only.mem.0.25_RDATA_5_SB_LUT4_I3_O[3] O=soc.bram_only.mem.0.1_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010001001100
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.21_RDATA_5[2] I3=soc.bram_only.mem.0.21_RDATA_5[3] O=soc.bram_only.mem.0.25_RDATA_5_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.17_RDATA_5[2] I3=soc.bram_only.mem.0.17_RDATA_5[3] O=soc.bram_only.mem.0.25_RDATA_5_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000101000000
.gate SB_DFF C=clock_out D=soc.bram_only.mem.0.25_RDATA_6_SB_DFF_Q_D Q=soc.bram_only.mem.0.25_RDATA_6[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[3] I3=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3[1] O=soc.bram_only.mem.0.25_RDATA_6_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] I1=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[1] I2=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[2] I3=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[3] O=soc.bram_only.mem.0.25_RDATA_6[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100010101010
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[3] I3=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[2] O=soc.bram_only.mem.0.25_RDATA_6[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFF_D_Q[1] I2=soc.bram_only.mem.0.25_RDATA_6[1] I3=soc.bram_only.mem.0.25_RDATA_7[2] O=soc.bram_only.mem.0.25_RDATA_7_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.25_RDATA_7_SB_LUT4_I3_O[1] I2=soc.bram_only.mem.0.25_RDATA_7_SB_LUT4_I3_O[2] I3=soc.bram_only.mem.0.25_RDATA_7_SB_LUT4_I3_O[3] O=soc.bram_only.mem.0.1_RDATA_7_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010001001100
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.13_RDATA_7[2] I3=soc.bram_only.mem.0.13_RDATA_7[3] O=soc.bram_only.mem.0.25_RDATA_7_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.9_RDATA_9[2] I3=soc.bram_only.mem.0.9_RDATA_9[3] O=soc.bram_only.mem.0.25_RDATA_7_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.25_RDATA_6[0] I2=soc.bram_only.mem.0.25_RDATA_6[1] I3=soc.bram_only.mem.0.25_RDATA_8[2] O=soc.bram_only.mem.0.25_RDATA_8_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] I2=soc.bram_only.mem.0.25_RDATA_8_SB_LUT4_I3_O[1] I3=soc.bram_only.mem.0.25_RDATA_8_SB_LUT4_I3_O[2] O=soc.bram_only.mem.0.25_RDATA_8_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110000
.gate SB_LUT4 I0=soc.bram_only.mem.0.25_RDATA_8_SB_LUT4_I3_O_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.25_RDATA_8_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I2=soc.bram_only.mem.0.25_RDATA_8_SB_LUT4_I3_O_SB_LUT4_I2_O[2] I3=soc.bram_only.mem.0.25_RDATA_8_SB_LUT4_I3_O_SB_LUT4_I2_O[3] O=soc.bram_only.mem.0.25_RDATA_8_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010001000100
.gate SB_LUT4 I0=soc.bram_only.mem.0.25_RDATA_8_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0] I1=soc.bram_only.mem.0.25_RDATA_8_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1] I2=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] I3=soc.bram_only.mem.0.25_RDATA_8_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_2_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110010001100
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[30] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] O=soc.bram_only.mem.0.25_RDATA_8_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[30] I2=iomem_ready_SB_LUT4_I0_1_O[1] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] O=soc.bram_only.mem.0.25_RDATA_8_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000001111
.gate SB_LUT4 I0=soc.bram_only.mem.0.25_RDATA_8_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0] I1=soc.bram_ready I2=soc.bram_only.mem.0.25_RDATA_6[0] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] O=soc.bram_only.mem.0.25_RDATA_8_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010001100
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[30] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.25_RDATA_8_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.9_RDATA_10_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.9_RDATA_10_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.25_RDATA_8_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011110011
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_4_D_SB_DFF_D_Q Q=soc.bram_only.mem.0.25_RDATA_8_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.bram_only.mem.0.3_RDATA_2[0] I1=soc.bram_only.mem.0.19_RDATA_3[1] I2=soc.bram_only.mem.0.19_RDATA_3[2] I3=soc.bram_only.mem.0.19_RDATA_3[3] O=soc.bram_only.mem.0.25_RDATA_8_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFF_D_Q[1] I2=soc.bram_only.mem.0.25_RDATA_6[1] I3=soc.bram_only.mem.0.25_RDATA_9[2] O=soc.bram_only.mem.0.25_RDATA_9_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] I1=soc.bram_only.mem.0.25_RDATA_9_SB_LUT4_I3_O[1] I2=soc.bram_only.mem.0.25_RDATA_9_SB_LUT4_I3_O[2] I3=soc.bram_only.mem.0.25_RDATA_9_SB_LUT4_I3_O[3] O=soc.bram_only.mem.0.1_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010001001100
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.21_RDATA_9[2] I3=soc.bram_only.mem.0.21_RDATA_9[3] O=soc.bram_only.mem.0.25_RDATA_9_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.17_RDATA_9[2] I3=soc.bram_only.mem.0.17_RDATA_9[3] O=soc.bram_only.mem.0.25_RDATA_9_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.25_RDATA_6[0] I2=soc.bram_only.mem.0.25_RDATA_6[1] I3=soc.bram_only.mem.0.25_RDATA[2] O=soc.bram_only.mem.0.25_RDATA_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.25_RDATA_SB_LUT4_I3_O[1] I3=soc.bram_only.mem.0.25_RDATA_SB_LUT4_I3_O[2] O=soc.bram_only.mem.0.25_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110000
.gate SB_LUT4 I0=soc.bram_only.mem.0.25_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.25_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I2=soc.bram_only.mem.0.25_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O[2] I3=soc.bram_only.mem.0.25_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O[3] O=soc.bram_only.mem.0.25_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010001000100
.gate SB_LUT4 I0=soc.bram_only.mem.0.25_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0] I1=soc.bram_only.mem.0.25_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1] I2=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] I3=soc.bram_only.mem.0.25_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110010001100
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[31] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] O=soc.bram_only.mem.0.25_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[31] I2=iomem_ready_SB_LUT4_I0_1_O[1] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] O=soc.bram_only.mem.0.25_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000001111
.gate SB_LUT4 I0=soc.bram_only.mem.0.25_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0] I1=soc.bram_ready I2=soc.bram_only.mem.0.25_RDATA_6[0] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] O=soc.bram_only.mem.0.25_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010001100
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[31] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.25_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.1_RDATA_SB_LUT4_I2_O[1] I2=soc.bram_only.mem.0.1_RDATA_SB_LUT4_I2_O[2] I3=soc.bram_only.mem.0.1_RDATA_SB_LUT4_I2_O[3] O=soc.bram_only.mem.0.25_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001010111
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_3_D_SB_DFF_D_Q Q=soc.bram_only.mem.0.25_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.bram_only.mem.0.3_RDATA_2[0] I1=soc.bram_only.mem.0.11_RDATA[1] I2=soc.bram_only.mem.0.11_RDATA[2] I3=soc.bram_only.mem.0.11_RDATA[3] O=soc.bram_only.mem.0.25_RDATA_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.25_MASK[14] I3=soc.bram_only.mem.0.25_MASK[15] O=soc.bram_only.mem.0.25_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[1] I2=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I3=soc.bram_only.mem.0.3_RDATA_2[0] O=soc.bram_only.mem.0.2_MASK[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[0] I2=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I3=soc.bram_only.mem.0.3_RDATA_2[0] O=soc.bram_only.mem.0.2_MASK[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.2_RDATA_1[2] I3=soc.bram_only.mem.0.2_RDATA_1[3] O=soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001101111011111
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000110000
.gate SB_LUT4 I0=soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0] I1=soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1] I2=soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2] I3=soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3] O=soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010101000100010
.gate SB_LUT4 I0=soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0] I1=soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I2=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] I3=soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3] O=soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[8] I3=iomem_ready_SB_LUT4_I0_1_O[1] O=soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[8] I2=iomem_ready_SB_LUT4_I0_1_O[1] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] O=soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000001111
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[8] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] O=soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[8] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0] I2=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[1] I3=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[2] O=soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000000
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_26_D_SB_DFF_D_Q Q=soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] I1=soc.bram_only.mem.0.24_RDATA_14_SB_LUT4_I3_O[1] I2=soc.bram_only.mem.0.24_RDATA_14_SB_LUT4_I3_O[2] I3=soc.bram_only.mem.0.24_RDATA_14_SB_LUT4_I3_O[3] O=soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010001001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.5_RDATA_5[0] I3=soc.bram_only.mem.0.4_RDATA_2[1] O=soc.bram_only.mem.0.2_RDATA[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.0_RDATA_2[2] I3=soc.bram_only.mem.0.0_RDATA_2[3] O=soc.bram_only.mem.0.2_RDATA[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110111001111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.2_MASK[14] I3=soc.bram_only.mem.0.2_MASK[15] O=soc.bram_only.mem.0.2_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_RAM40_4K MASK[0]=soc.bram_only.mem.0.3_MASK[14] MASK[1]=soc.bram_only.mem.0.3_MASK[15] MASK[2]=soc.bram_only.mem.0.3_MASK[14] MASK[3]=soc.bram_only.mem.0.3_MASK[15] MASK[4]=soc.bram_only.mem.0.3_MASK[14] MASK[5]=soc.bram_only.mem.0.3_MASK[15] MASK[6]=soc.bram_only.mem.0.3_MASK[14] MASK[7]=soc.bram_only.mem.0.3_MASK[15] MASK[8]=soc.bram_only.mem.0.3_MASK[14] MASK[9]=soc.bram_only.mem.0.3_MASK[15] MASK[10]=soc.bram_only.mem.0.3_MASK[14] MASK[11]=soc.bram_only.mem.0.3_MASK[15] MASK[12]=soc.bram_only.mem.0.3_MASK[14] MASK[13]=soc.bram_only.mem.0.3_MASK[15] MASK[14]=soc.bram_only.mem.0.3_MASK[14] MASK[15]=soc.bram_only.mem.0.3_MASK[15] RADDR[0]=soc.bram_only.mem.0.0_RADDR_4 RADDR[1]=soc.bram_only.mem.0.0_RADDR_3 RADDR[2]=soc.bram_only.mem.0.0_RADDR_2 RADDR[3]=soc.bram_only.mem.0.0_RADDR_7 RADDR[4]=soc.bram_only.mem.0.0_RADDR_1 RADDR[5]=soc.bram_only.mem.0.0_RADDR RADDR[6]=soc.bram_only.mem.0.0_RADDR_6 RADDR[7]=soc.bram_only.mem.0.0_RADDR_5 RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clock_out RCLKE=$true RDATA[0]=soc.bram_only.mem.0.1_RDATA_15[3] RDATA[1]=soc.bram_only.mem.0.1_RDATA_14[2] RDATA[2]=soc.bram_only.mem.0.1_RDATA_13[3] RDATA[3]=soc.bram_only.mem.0.1_RDATA_12[3] RDATA[4]=soc.bram_only.mem.0.3_RDATA_4[1] RDATA[5]=soc.bram_only.mem.0.1_RDATA_10[3] RDATA[6]=soc.bram_only.mem.0.1_RDATA_9[3] RDATA[7]=soc.bram_only.mem.0.3_RDATA_3[1] RDATA[8]=soc.bram_only.mem.0.1_RDATA_7[2] RDATA[9]=soc.bram_only.mem.0.3_RDATA_2[1] RDATA[10]=soc.bram_only.mem.0.1_RDATA_5[3] RDATA[11]=soc.bram_only.mem.0.1_RDATA_4[3] RDATA[12]=soc.bram_only.mem.0.3_RDATA_1[1] RDATA[13]=soc.bram_only.mem.0.3_RDATA[2] RDATA[14]=soc.bram_only.mem.0.1_RDATA_1[3] RDATA[15]=soc.bram_only.mem.0.1_RDATA[2] RE=$true WADDR[0]=soc.bram_only.mem.0.0_WADDR_3[1] WADDR[1]=soc.bram_only.mem.0.0_WADDR_2[0] WADDR[2]=soc.bram_only.mem.0.0_WADDR_3[0] WADDR[3]=soc.load.mem_valid_SB_LUT4_I2_I3_SB_LUT4_I3_O[0] WADDR[4]=soc.bram_only.mem.0.0_WADDR_1[0] WADDR[5]=soc.bram_only.mem.0.0_WADDR[0] WADDR[6]=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0] WADDR[7]=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[0] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clock_out WCLKE=soc.bram_only.mem.0.3_WCLKE WDATA[0]=gpio_SB_DFFESR_Q_18_D_SB_DFF_D_Q WDATA[1]=gpio_SB_DFFESR_Q_10_D_SB_DFF_D_Q WDATA[2]=gpio_SB_DFFESR_Q_14_D_SB_DFF_D_Q WDATA[3]=gpio_SB_DFFESR_Q_6_D_SB_DFF_D_Q WDATA[4]=gpio_SB_DFFESR_Q_16_D_SB_DFF_D_Q WDATA[5]=gpio_SB_DFFESR_Q_8_D_SB_DFF_D_Q WDATA[6]=gpio_SB_DFFESR_Q_12_D_SB_DFF_D_Q WDATA[7]=gpio_SB_DFFESR_Q_4_D_SB_DFF_D_Q WDATA[8]=gpio_SB_DFFESR_Q_17_D_SB_DFF_D_Q WDATA[9]=gpio_SB_DFFESR_Q_9_D_SB_DFF_D_Q WDATA[10]=gpio_SB_DFFESR_Q_13_D_SB_DFF_D_Q WDATA[11]=gpio_SB_DFFESR_Q_5_D_SB_DFF_D_Q WDATA[12]=gpio_SB_DFFESR_Q_15_D_SB_DFF_D_Q WDATA[13]=gpio_SB_DFFESR_Q_7_D_SB_DFF_D_Q WDATA[14]=gpio_SB_DFFESR_Q_11_D_SB_DFF_D_Q WDATA[15]=gpio_SB_DFFESR_Q_3_D_SB_DFF_D_Q WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[3] I2=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I3=soc.bram_only.mem.0.3_RDATA_2[0] O=soc.bram_only.mem.0.3_MASK[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[2] I2=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I3=soc.bram_only.mem.0.3_RDATA_2[0] O=soc.bram_only.mem.0.3_MASK[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.3_RDATA_2[0] I3=soc.bram_only.mem.0.3_RDATA_1[1] O=soc.bram_only.mem.0.3_RDATA_1_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.1_RDATA_3[2] I3=soc.bram_only.mem.0.1_RDATA_3[3] O=soc.bram_only.mem.0.3_RDATA_1_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110011111101111
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I3=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] O=soc.bram_only.mem.0.3_RDATA_2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.5_RDATA_5[0] I3=soc.bram_only.mem.0.5_RDATA_7[1] O=soc.bram_only.mem.0.3_RDATA_3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.1_RDATA_8[2] I3=soc.bram_only.mem.0.1_RDATA_8[3] O=soc.bram_only.mem.0.3_RDATA_3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110011111101111
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.3_RDATA_2[0] I3=soc.bram_only.mem.0.3_RDATA_4[1] O=soc.bram_only.mem.0.3_RDATA_4_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.1_RDATA_11[2] I3=soc.bram_only.mem.0.1_RDATA_11[3] O=soc.bram_only.mem.0.3_RDATA_4_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110011111101111
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.3_RDATA[2] I3=soc.bram_only.mem.0.3_RDATA[3] O=soc.bram_only.mem.0.3_RDATA_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001110110111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.3_RDATA_SB_LUT4_I2_O[0] I3=soc.bram_only.mem.0.3_RDATA_SB_LUT4_I2_O[1] O=soc.bram_only.mem.0.3_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.bram_only.mem.0.3_RDATA_2[0] I1=soc.bram_only.mem.0.19_RDATA_1[1] I2=soc.bram_only.mem.0.19_RDATA_1[2] I3=soc.bram_only.mem.0.19_RDATA_1[3] O=soc.bram_only.mem.0.3_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.3_MASK[14] I3=soc.bram_only.mem.0.3_MASK[15] O=soc.bram_only.mem.0.3_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_RAM40_4K MASK[0]=soc.bram_only.mem.0.4_MASK[14] MASK[1]=soc.bram_only.mem.0.4_MASK[15] MASK[2]=soc.bram_only.mem.0.4_MASK[14] MASK[3]=soc.bram_only.mem.0.4_MASK[15] MASK[4]=soc.bram_only.mem.0.4_MASK[14] MASK[5]=soc.bram_only.mem.0.4_MASK[15] MASK[6]=soc.bram_only.mem.0.4_MASK[14] MASK[7]=soc.bram_only.mem.0.4_MASK[15] MASK[8]=soc.bram_only.mem.0.4_MASK[14] MASK[9]=soc.bram_only.mem.0.4_MASK[15] MASK[10]=soc.bram_only.mem.0.4_MASK[14] MASK[11]=soc.bram_only.mem.0.4_MASK[15] MASK[12]=soc.bram_only.mem.0.4_MASK[14] MASK[13]=soc.bram_only.mem.0.4_MASK[15] MASK[14]=soc.bram_only.mem.0.4_MASK[14] MASK[15]=soc.bram_only.mem.0.4_MASK[15] RADDR[0]=soc.bram_only.mem.0.0_RADDR_4 RADDR[1]=soc.bram_only.mem.0.0_RADDR_3 RADDR[2]=soc.bram_only.mem.0.0_RADDR_2 RADDR[3]=soc.bram_only.mem.0.0_RADDR_7 RADDR[4]=soc.bram_only.mem.0.0_RADDR_1 RADDR[5]=soc.bram_only.mem.0.0_RADDR RADDR[6]=soc.bram_only.mem.0.0_RADDR_6 RADDR[7]=soc.bram_only.mem.0.0_RADDR_5 RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clock_out RCLKE=$true RDATA[0]=soc.bram_only.mem.0.4_RDATA_14[3] RDATA[1]=soc.bram_only.mem.0.2_RDATA_1[2] RDATA[2]=soc.bram_only.mem.0.4_RDATA_13[2] RDATA[3]=soc.bram_only.mem.0.4_RDATA_12[3] RDATA[4]=soc.bram_only.mem.0.4_RDATA_11[3] RDATA[5]=soc.bram_only.mem.0.4_RDATA_10[2] RDATA[6]=soc.bram_only.mem.0.4_RDATA_9[2] RDATA[7]=soc.bram_only.mem.0.4_RDATA_8[2] RDATA[8]=soc.bram_only.mem.0.4_RDATA_7[3] RDATA[9]=soc.bram_only.mem.0.4_RDATA_6[3] RDATA[10]=soc.bram_only.mem.0.4_RDATA_5[3] RDATA[11]=soc.bram_only.mem.0.4_RDATA_4[3] RDATA[12]=soc.bram_only.mem.0.4_RDATA_3[3] RDATA[13]=soc.bram_only.mem.0.4_RDATA_2[1] RDATA[14]=soc.bram_only.mem.0.4_RDATA_1[2] RDATA[15]=soc.bram_only.mem.0.4_RDATA[3] RE=$true WADDR[0]=soc.bram_only.mem.0.0_WADDR_3[1] WADDR[1]=soc.bram_only.mem.0.0_WADDR_2[0] WADDR[2]=soc.bram_only.mem.0.0_WADDR_3[0] WADDR[3]=soc.load.mem_valid_SB_LUT4_I2_I3_SB_LUT4_I3_O[0] WADDR[4]=soc.bram_only.mem.0.0_WADDR_1[0] WADDR[5]=soc.bram_only.mem.0.0_WADDR[0] WADDR[6]=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0] WADDR[7]=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[0] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clock_out WCLKE=soc.bram_only.mem.0.4_WCLKE WDATA[0]=gpio_SB_DFFESR_Q_2_D_SB_DFF_D_Q WDATA[1]=gpio_SB_DFFESR_Q_26_D_SB_DFF_D_Q WDATA[2]=led4_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[3]=gpio_SB_DFFESR_Q_22_D_SB_DFF_D_Q WDATA[4]=led2_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[5]=gpio_SB_DFFESR_Q_24_D_SB_DFF_D_Q WDATA[6]=gpio_SB_DFFESR_Q_1_D_SB_DFF_D_Q WDATA[7]=gpio_SB_DFFESR_Q_20_D_SB_DFF_D_Q WDATA[8]=led1_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[9]=gpio_SB_DFFESR_Q_25_D_SB_DFF_D_Q WDATA[10]=led5_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[11]=gpio_SB_DFFESR_Q_21_D_SB_DFF_D_Q WDATA[12]=led3_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[13]=gpio_SB_DFFESR_Q_23_D_SB_DFF_D_Q WDATA[14]=gpio_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[15]=gpio_SB_DFFESR_Q_19_D_SB_DFF_D_Q WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[1] I2=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I3=soc.bram_only.mem.0.5_RDATA_5[0] O=soc.bram_only.mem.0.4_MASK[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[0] I2=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I3=soc.bram_only.mem.0.5_RDATA_5[0] O=soc.bram_only.mem.0.4_MASK[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.4_RDATA_10[2] I3=soc.bram_only.mem.0.4_RDATA_10[3] O=soc.bram_only.mem.0.0_RDATA_10_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.4_RDATA_11[2] I3=soc.bram_only.mem.0.4_RDATA_11[3] O=soc.bram_only.mem.0.0_RDATA_11_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.4_RDATA_12[2] I3=soc.bram_only.mem.0.4_RDATA_12[3] O=soc.bram_only.mem.0.0_RDATA_12_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.4_RDATA_13[2] I3=soc.bram_only.mem.0.4_RDATA_13[3] O=soc.bram_only.mem.0.0_RDATA_13_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.4_RDATA_14[2] I3=soc.bram_only.mem.0.4_RDATA_14[3] O=soc.bram_only.mem.0.0_RDATA_15_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.4_RDATA_1[2] I3=soc.bram_only.mem.0.4_RDATA_1[3] O=soc.bram_only.mem.0.0_RDATA_1_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.4_RDATA_3[2] I3=soc.bram_only.mem.0.4_RDATA_3[3] O=soc.bram_only.mem.0.0_RDATA_3_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.4_RDATA_4[2] I3=soc.bram_only.mem.0.4_RDATA_4[3] O=soc.bram_only.mem.0.0_RDATA_4_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.4_RDATA_5[2] I3=soc.bram_only.mem.0.4_RDATA_5[3] O=soc.bram_only.mem.0.0_RDATA_5_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.4_RDATA_6[2] I3=soc.bram_only.mem.0.4_RDATA_6[3] O=soc.bram_only.mem.0.0_RDATA_6_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.4_RDATA_7[2] I3=soc.bram_only.mem.0.4_RDATA_7[3] O=soc.bram_only.mem.0.0_RDATA_7_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.4_RDATA_8[2] I3=soc.bram_only.mem.0.4_RDATA_8[3] O=soc.bram_only.mem.0.0_RDATA_8_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.4_RDATA_9[2] I3=soc.bram_only.mem.0.4_RDATA_9[3] O=soc.bram_only.mem.0.0_RDATA_9_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.4_RDATA[2] I3=soc.bram_only.mem.0.4_RDATA[3] O=soc.bram_only.mem.0.0_RDATA_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.4_MASK[14] I3=soc.bram_only.mem.0.4_MASK[15] O=soc.bram_only.mem.0.4_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_RAM40_4K MASK[0]=soc.bram_only.mem.0.5_MASK[14] MASK[1]=soc.bram_only.mem.0.5_MASK[15] MASK[2]=soc.bram_only.mem.0.5_MASK[14] MASK[3]=soc.bram_only.mem.0.5_MASK[15] MASK[4]=soc.bram_only.mem.0.5_MASK[14] MASK[5]=soc.bram_only.mem.0.5_MASK[15] MASK[6]=soc.bram_only.mem.0.5_MASK[14] MASK[7]=soc.bram_only.mem.0.5_MASK[15] MASK[8]=soc.bram_only.mem.0.5_MASK[14] MASK[9]=soc.bram_only.mem.0.5_MASK[15] MASK[10]=soc.bram_only.mem.0.5_MASK[14] MASK[11]=soc.bram_only.mem.0.5_MASK[15] MASK[12]=soc.bram_only.mem.0.5_MASK[14] MASK[13]=soc.bram_only.mem.0.5_MASK[15] MASK[14]=soc.bram_only.mem.0.5_MASK[14] MASK[15]=soc.bram_only.mem.0.5_MASK[15] RADDR[0]=soc.bram_only.mem.0.0_RADDR_4 RADDR[1]=soc.bram_only.mem.0.0_RADDR_3 RADDR[2]=soc.bram_only.mem.0.0_RADDR_2 RADDR[3]=soc.bram_only.mem.0.0_RADDR_7 RADDR[4]=soc.bram_only.mem.0.0_RADDR_1 RADDR[5]=soc.bram_only.mem.0.0_RADDR RADDR[6]=soc.bram_only.mem.0.0_RADDR_6 RADDR[7]=soc.bram_only.mem.0.0_RADDR_5 RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clock_out RCLKE=$true RDATA[0]=soc.bram_only.mem.0.5_RDATA_14[2] RDATA[1]=soc.bram_only.mem.0.5_RDATA_13[3] RDATA[2]=soc.bram_only.mem.0.5_RDATA_12[2] RDATA[3]=soc.bram_only.mem.0.5_RDATA_11[3] RDATA[4]=soc.bram_only.mem.0.5_RDATA_10[1] RDATA[5]=soc.bram_only.mem.0.5_RDATA_9[3] RDATA[6]=soc.bram_only.mem.0.5_RDATA_8[3] RDATA[7]=soc.bram_only.mem.0.5_RDATA_7[1] RDATA[8]=soc.bram_only.mem.0.5_RDATA_6[3] RDATA[9]=soc.bram_only.mem.0.5_RDATA_5[1] RDATA[10]=soc.bram_only.mem.0.5_RDATA_4[2] RDATA[11]=soc.bram_only.mem.0.5_RDATA_3[3] RDATA[12]=soc.bram_only.mem.0.5_RDATA_2[1] RDATA[13]=soc.bram_only.mem.0.3_RDATA[3] RDATA[14]=soc.bram_only.mem.0.5_RDATA_1[2] RDATA[15]=soc.bram_only.mem.0.5_RDATA[2] RE=$true WADDR[0]=soc.bram_only.mem.0.0_WADDR_3[1] WADDR[1]=soc.bram_only.mem.0.0_WADDR_2[0] WADDR[2]=soc.bram_only.mem.0.0_WADDR_3[0] WADDR[3]=soc.load.mem_valid_SB_LUT4_I2_I3_SB_LUT4_I3_O[0] WADDR[4]=soc.bram_only.mem.0.0_WADDR_1[0] WADDR[5]=soc.bram_only.mem.0.0_WADDR[0] WADDR[6]=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0] WADDR[7]=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[0] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clock_out WCLKE=soc.bram_only.mem.0.5_WCLKE WDATA[0]=gpio_SB_DFFESR_Q_18_D_SB_DFF_D_Q WDATA[1]=gpio_SB_DFFESR_Q_10_D_SB_DFF_D_Q WDATA[2]=gpio_SB_DFFESR_Q_14_D_SB_DFF_D_Q WDATA[3]=gpio_SB_DFFESR_Q_6_D_SB_DFF_D_Q WDATA[4]=gpio_SB_DFFESR_Q_16_D_SB_DFF_D_Q WDATA[5]=gpio_SB_DFFESR_Q_8_D_SB_DFF_D_Q WDATA[6]=gpio_SB_DFFESR_Q_12_D_SB_DFF_D_Q WDATA[7]=gpio_SB_DFFESR_Q_4_D_SB_DFF_D_Q WDATA[8]=gpio_SB_DFFESR_Q_17_D_SB_DFF_D_Q WDATA[9]=gpio_SB_DFFESR_Q_9_D_SB_DFF_D_Q WDATA[10]=gpio_SB_DFFESR_Q_13_D_SB_DFF_D_Q WDATA[11]=gpio_SB_DFFESR_Q_5_D_SB_DFF_D_Q WDATA[12]=gpio_SB_DFFESR_Q_15_D_SB_DFF_D_Q WDATA[13]=gpio_SB_DFFESR_Q_7_D_SB_DFF_D_Q WDATA[14]=gpio_SB_DFFESR_Q_11_D_SB_DFF_D_Q WDATA[15]=gpio_SB_DFFESR_Q_3_D_SB_DFF_D_Q WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[3] I2=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I3=soc.bram_only.mem.0.5_RDATA_5[0] O=soc.bram_only.mem.0.5_MASK[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[2] I2=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I3=soc.bram_only.mem.0.5_RDATA_5[0] O=soc.bram_only.mem.0.5_MASK[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.5_RDATA_5[0] I3=soc.bram_only.mem.0.5_RDATA_10[1] O=soc.bram_only.mem.0.3_RDATA_4_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.5_RDATA_11[2] I3=soc.bram_only.mem.0.5_RDATA_11[3] O=soc.bram_only.mem.0.1_RDATA_12_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.5_RDATA_12[2] I3=soc.bram_only.mem.0.5_RDATA_12[3] O=soc.bram_only.mem.0.1_RDATA_13_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.5_RDATA_13[2] I3=soc.bram_only.mem.0.5_RDATA_13[3] O=soc.bram_only.mem.0.1_RDATA_14_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.5_RDATA_14[2] I3=soc.bram_only.mem.0.5_RDATA_14[3] O=soc.bram_only.mem.0.1_RDATA_15_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.5_RDATA_1[2] I3=soc.bram_only.mem.0.5_RDATA_1[3] O=soc.bram_only.mem.0.1_RDATA_1_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.5_RDATA_5[0] I3=soc.bram_only.mem.0.5_RDATA_2[1] O=soc.bram_only.mem.0.3_RDATA_1_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.5_RDATA_3[2] I3=soc.bram_only.mem.0.5_RDATA_3[3] O=soc.bram_only.mem.0.1_RDATA_4_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.5_RDATA_4[2] I3=soc.bram_only.mem.0.5_RDATA_4[3] O=soc.bram_only.mem.0.1_RDATA_5_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I3=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] O=soc.bram_only.mem.0.5_RDATA_5[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.5_RDATA_6[2] I3=soc.bram_only.mem.0.5_RDATA_6[3] O=soc.bram_only.mem.0.1_RDATA_7_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.5_RDATA_8[2] I3=soc.bram_only.mem.0.5_RDATA_8[3] O=soc.bram_only.mem.0.1_RDATA_9_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.5_RDATA_9[2] I3=soc.bram_only.mem.0.5_RDATA_9[3] O=soc.bram_only.mem.0.5_RDATA_9_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.5_RDATA_9_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.5_RDATA_9_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.5_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=soc.bram_only.mem.0.3_RDATA_2[0] I1=soc.bram_only.mem.0.11_RDATA_4[1] I2=soc.bram_only.mem.0.11_RDATA_4[2] I3=soc.bram_only.mem.0.11_RDATA_4[3] O=soc.bram_only.mem.0.5_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.5_RDATA[2] I3=soc.bram_only.mem.0.5_RDATA[3] O=soc.bram_only.mem.0.1_RDATA_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.5_MASK[14] I3=soc.bram_only.mem.0.5_MASK[15] O=soc.bram_only.mem.0.5_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_RAM40_4K MASK[0]=soc.bram_only.mem.0.6_MASK[14] MASK[1]=soc.bram_only.mem.0.6_MASK[15] MASK[2]=soc.bram_only.mem.0.6_MASK[14] MASK[3]=soc.bram_only.mem.0.6_MASK[15] MASK[4]=soc.bram_only.mem.0.6_MASK[14] MASK[5]=soc.bram_only.mem.0.6_MASK[15] MASK[6]=soc.bram_only.mem.0.6_MASK[14] MASK[7]=soc.bram_only.mem.0.6_MASK[15] MASK[8]=soc.bram_only.mem.0.6_MASK[14] MASK[9]=soc.bram_only.mem.0.6_MASK[15] MASK[10]=soc.bram_only.mem.0.6_MASK[14] MASK[11]=soc.bram_only.mem.0.6_MASK[15] MASK[12]=soc.bram_only.mem.0.6_MASK[14] MASK[13]=soc.bram_only.mem.0.6_MASK[15] MASK[14]=soc.bram_only.mem.0.6_MASK[14] MASK[15]=soc.bram_only.mem.0.6_MASK[15] RADDR[0]=soc.bram_only.mem.0.0_RADDR_4 RADDR[1]=soc.bram_only.mem.0.0_RADDR_3 RADDR[2]=soc.bram_only.mem.0.0_RADDR_2 RADDR[3]=soc.bram_only.mem.0.0_RADDR_7 RADDR[4]=soc.bram_only.mem.0.0_RADDR_1 RADDR[5]=soc.bram_only.mem.0.0_RADDR RADDR[6]=soc.bram_only.mem.0.0_RADDR_6 RADDR[7]=soc.bram_only.mem.0.0_RADDR_5 RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clock_out RCLKE=$true RDATA[0]=soc.bram_only.mem.0.4_RDATA_14[2] RDATA[1]=soc.bram_only.mem.0.0_RDATA_14[3] RDATA[2]=soc.bram_only.mem.0.4_RDATA_13[3] RDATA[3]=soc.bram_only.mem.0.4_RDATA_12[2] RDATA[4]=soc.bram_only.mem.0.4_RDATA_11[2] RDATA[5]=soc.bram_only.mem.0.4_RDATA_10[3] RDATA[6]=soc.bram_only.mem.0.4_RDATA_9[3] RDATA[7]=soc.bram_only.mem.0.4_RDATA_8[3] RDATA[8]=soc.bram_only.mem.0.4_RDATA_7[2] RDATA[9]=soc.bram_only.mem.0.4_RDATA_6[2] RDATA[10]=soc.bram_only.mem.0.4_RDATA_5[2] RDATA[11]=soc.bram_only.mem.0.4_RDATA_4[2] RDATA[12]=soc.bram_only.mem.0.4_RDATA_3[2] RDATA[13]=soc.bram_only.mem.0.0_RDATA_2[2] RDATA[14]=soc.bram_only.mem.0.4_RDATA_1[3] RDATA[15]=soc.bram_only.mem.0.4_RDATA[2] RE=$true WADDR[0]=soc.bram_only.mem.0.0_WADDR_3[1] WADDR[1]=soc.bram_only.mem.0.0_WADDR_2[0] WADDR[2]=soc.bram_only.mem.0.0_WADDR_3[0] WADDR[3]=soc.load.mem_valid_SB_LUT4_I2_I3_SB_LUT4_I3_O[0] WADDR[4]=soc.bram_only.mem.0.0_WADDR_1[0] WADDR[5]=soc.bram_only.mem.0.0_WADDR[0] WADDR[6]=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0] WADDR[7]=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[0] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clock_out WCLKE=soc.bram_only.mem.0.6_WCLKE WDATA[0]=gpio_SB_DFFESR_Q_2_D_SB_DFF_D_Q WDATA[1]=gpio_SB_DFFESR_Q_26_D_SB_DFF_D_Q WDATA[2]=led4_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[3]=gpio_SB_DFFESR_Q_22_D_SB_DFF_D_Q WDATA[4]=led2_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[5]=gpio_SB_DFFESR_Q_24_D_SB_DFF_D_Q WDATA[6]=gpio_SB_DFFESR_Q_1_D_SB_DFF_D_Q WDATA[7]=gpio_SB_DFFESR_Q_20_D_SB_DFF_D_Q WDATA[8]=led1_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[9]=gpio_SB_DFFESR_Q_25_D_SB_DFF_D_Q WDATA[10]=led5_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[11]=gpio_SB_DFFESR_Q_21_D_SB_DFF_D_Q WDATA[12]=led3_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[13]=gpio_SB_DFFESR_Q_23_D_SB_DFF_D_Q WDATA[14]=gpio_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[15]=gpio_SB_DFFESR_Q_19_D_SB_DFF_D_Q WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[1] I2=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I3=soc.bram_only.mem.0.6_MASK_SB_LUT4_O_I3[1] O=soc.bram_only.mem.0.6_MASK[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[0] I2=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I3=soc.bram_only.mem.0.6_MASK_SB_LUT4_O_I3[1] O=soc.bram_only.mem.0.6_MASK[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I3=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] O=soc.bram_only.mem.0.6_MASK_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.6_MASK[14] I3=soc.bram_only.mem.0.6_MASK[15] O=soc.bram_only.mem.0.6_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_RAM40_4K MASK[0]=soc.bram_only.mem.0.7_MASK[14] MASK[1]=soc.bram_only.mem.0.7_MASK[15] MASK[2]=soc.bram_only.mem.0.7_MASK[14] MASK[3]=soc.bram_only.mem.0.7_MASK[15] MASK[4]=soc.bram_only.mem.0.7_MASK[14] MASK[5]=soc.bram_only.mem.0.7_MASK[15] MASK[6]=soc.bram_only.mem.0.7_MASK[14] MASK[7]=soc.bram_only.mem.0.7_MASK[15] MASK[8]=soc.bram_only.mem.0.7_MASK[14] MASK[9]=soc.bram_only.mem.0.7_MASK[15] MASK[10]=soc.bram_only.mem.0.7_MASK[14] MASK[11]=soc.bram_only.mem.0.7_MASK[15] MASK[12]=soc.bram_only.mem.0.7_MASK[14] MASK[13]=soc.bram_only.mem.0.7_MASK[15] MASK[14]=soc.bram_only.mem.0.7_MASK[14] MASK[15]=soc.bram_only.mem.0.7_MASK[15] RADDR[0]=soc.bram_only.mem.0.0_RADDR_4 RADDR[1]=soc.bram_only.mem.0.0_RADDR_3 RADDR[2]=soc.bram_only.mem.0.0_RADDR_2 RADDR[3]=soc.bram_only.mem.0.0_RADDR_7 RADDR[4]=soc.bram_only.mem.0.0_RADDR_1 RADDR[5]=soc.bram_only.mem.0.0_RADDR RADDR[6]=soc.bram_only.mem.0.0_RADDR_6 RADDR[7]=soc.bram_only.mem.0.0_RADDR_5 RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clock_out RCLKE=$true RDATA[0]=soc.bram_only.mem.0.5_RDATA_14[3] RDATA[1]=soc.bram_only.mem.0.5_RDATA_13[2] RDATA[2]=soc.bram_only.mem.0.5_RDATA_12[3] RDATA[3]=soc.bram_only.mem.0.5_RDATA_11[2] RDATA[4]=soc.bram_only.mem.0.1_RDATA_11[3] RDATA[5]=soc.bram_only.mem.0.5_RDATA_9[2] RDATA[6]=soc.bram_only.mem.0.5_RDATA_8[2] RDATA[7]=soc.bram_only.mem.0.1_RDATA_8[3] RDATA[8]=soc.bram_only.mem.0.5_RDATA_6[2] RDATA[9]=soc.bram_only.mem.0.1_RDATA_6[3] RDATA[10]=soc.bram_only.mem.0.5_RDATA_4[3] RDATA[11]=soc.bram_only.mem.0.5_RDATA_3[2] RDATA[12]=soc.bram_only.mem.0.1_RDATA_3[3] RDATA[13]=soc.bram_only.mem.0.1_RDATA_2[2] RDATA[14]=soc.bram_only.mem.0.5_RDATA_1[3] RDATA[15]=soc.bram_only.mem.0.5_RDATA[3] RE=$true WADDR[0]=soc.bram_only.mem.0.0_WADDR_3[1] WADDR[1]=soc.bram_only.mem.0.0_WADDR_2[0] WADDR[2]=soc.bram_only.mem.0.0_WADDR_3[0] WADDR[3]=soc.load.mem_valid_SB_LUT4_I2_I3_SB_LUT4_I3_O[0] WADDR[4]=soc.bram_only.mem.0.0_WADDR_1[0] WADDR[5]=soc.bram_only.mem.0.0_WADDR[0] WADDR[6]=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0] WADDR[7]=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[0] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clock_out WCLKE=soc.bram_only.mem.0.7_WCLKE WDATA[0]=gpio_SB_DFFESR_Q_18_D_SB_DFF_D_Q WDATA[1]=gpio_SB_DFFESR_Q_10_D_SB_DFF_D_Q WDATA[2]=gpio_SB_DFFESR_Q_14_D_SB_DFF_D_Q WDATA[3]=gpio_SB_DFFESR_Q_6_D_SB_DFF_D_Q WDATA[4]=gpio_SB_DFFESR_Q_16_D_SB_DFF_D_Q WDATA[5]=gpio_SB_DFFESR_Q_8_D_SB_DFF_D_Q WDATA[6]=gpio_SB_DFFESR_Q_12_D_SB_DFF_D_Q WDATA[7]=gpio_SB_DFFESR_Q_4_D_SB_DFF_D_Q WDATA[8]=gpio_SB_DFFESR_Q_17_D_SB_DFF_D_Q WDATA[9]=gpio_SB_DFFESR_Q_9_D_SB_DFF_D_Q WDATA[10]=gpio_SB_DFFESR_Q_13_D_SB_DFF_D_Q WDATA[11]=gpio_SB_DFFESR_Q_5_D_SB_DFF_D_Q WDATA[12]=gpio_SB_DFFESR_Q_15_D_SB_DFF_D_Q WDATA[13]=gpio_SB_DFFESR_Q_7_D_SB_DFF_D_Q WDATA[14]=gpio_SB_DFFESR_Q_11_D_SB_DFF_D_Q WDATA[15]=gpio_SB_DFFESR_Q_3_D_SB_DFF_D_Q WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[3] I2=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I3=soc.bram_only.mem.0.6_MASK_SB_LUT4_O_I3[1] O=soc.bram_only.mem.0.7_MASK[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[2] I2=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I3=soc.bram_only.mem.0.6_MASK_SB_LUT4_O_I3[1] O=soc.bram_only.mem.0.7_MASK[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.7_MASK[14] I3=soc.bram_only.mem.0.7_MASK[15] O=soc.bram_only.mem.0.7_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_RAM40_4K MASK[0]=soc.bram_only.mem.0.8_MASK[14] MASK[1]=soc.bram_only.mem.0.8_MASK[15] MASK[2]=soc.bram_only.mem.0.8_MASK[14] MASK[3]=soc.bram_only.mem.0.8_MASK[15] MASK[4]=soc.bram_only.mem.0.8_MASK[14] MASK[5]=soc.bram_only.mem.0.8_MASK[15] MASK[6]=soc.bram_only.mem.0.8_MASK[14] MASK[7]=soc.bram_only.mem.0.8_MASK[15] MASK[8]=soc.bram_only.mem.0.8_MASK[14] MASK[9]=soc.bram_only.mem.0.8_MASK[15] MASK[10]=soc.bram_only.mem.0.8_MASK[14] MASK[11]=soc.bram_only.mem.0.8_MASK[15] MASK[12]=soc.bram_only.mem.0.8_MASK[14] MASK[13]=soc.bram_only.mem.0.8_MASK[15] MASK[14]=soc.bram_only.mem.0.8_MASK[14] MASK[15]=soc.bram_only.mem.0.8_MASK[15] RADDR[0]=soc.bram_only.mem.0.0_RADDR_4 RADDR[1]=soc.bram_only.mem.0.0_RADDR_3 RADDR[2]=soc.bram_only.mem.0.0_RADDR_2 RADDR[3]=soc.bram_only.mem.0.0_RADDR_7 RADDR[4]=soc.bram_only.mem.0.0_RADDR_1 RADDR[5]=soc.bram_only.mem.0.0_RADDR RADDR[6]=soc.bram_only.mem.0.0_RADDR_6 RADDR[7]=soc.bram_only.mem.0.0_RADDR_5 RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clock_out RCLKE=$true RDATA[0]=soc.bram_only.mem.0.8_RDATA_15[3] RDATA[1]=soc.bram_only.mem.0.8_RDATA_5[3] RDATA[2]=soc.bram_only.mem.0.8_RDATA_4[2] RDATA[3]=soc.bram_only.mem.0.8_RDATA_3[3] RDATA[4]=soc.bram_only.mem.0.8_RDATA_14[3] RDATA[5]=soc.bram_only.mem.0.8_RDATA_13[3] RDATA[6]=soc.bram_only.mem.0.8_RDATA_12[2] RDATA[7]=soc.bram_only.mem.0.8_RDATA_11[2] RDATA[8]=soc.bram_only.mem.0.8_RDATA_2[3] RDATA[9]=soc.bram_only.mem.0.8_RDATA_10[2] RDATA[10]=soc.bram_only.mem.0.8_RDATA_9[3] RDATA[11]=soc.bram_only.mem.0.8_RDATA_8[3] RDATA[12]=soc.bram_only.mem.0.8_RDATA_7[3] RDATA[13]=soc.bram_only.mem.0.8_RDATA_1[2] RDATA[14]=soc.bram_only.mem.0.8_RDATA_6[3] RDATA[15]=soc.bram_only.mem.0.8_RDATA[1] RE=$true WADDR[0]=soc.bram_only.mem.0.0_WADDR_3[1] WADDR[1]=soc.bram_only.mem.0.0_WADDR_2[0] WADDR[2]=soc.bram_only.mem.0.0_WADDR_3[0] WADDR[3]=soc.load.mem_valid_SB_LUT4_I2_I3_SB_LUT4_I3_O[0] WADDR[4]=soc.bram_only.mem.0.0_WADDR_1[0] WADDR[5]=soc.bram_only.mem.0.0_WADDR[0] WADDR[6]=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0] WADDR[7]=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[0] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clock_out WCLKE=soc.bram_only.mem.0.8_WCLKE WDATA[0]=gpio_SB_DFFESR_Q_2_D_SB_DFF_D_Q WDATA[1]=gpio_SB_DFFESR_Q_26_D_SB_DFF_D_Q WDATA[2]=led4_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[3]=gpio_SB_DFFESR_Q_22_D_SB_DFF_D_Q WDATA[4]=led2_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[5]=gpio_SB_DFFESR_Q_24_D_SB_DFF_D_Q WDATA[6]=gpio_SB_DFFESR_Q_1_D_SB_DFF_D_Q WDATA[7]=gpio_SB_DFFESR_Q_20_D_SB_DFF_D_Q WDATA[8]=led1_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[9]=gpio_SB_DFFESR_Q_25_D_SB_DFF_D_Q WDATA[10]=led5_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[11]=gpio_SB_DFFESR_Q_21_D_SB_DFF_D_Q WDATA[12]=led3_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[13]=gpio_SB_DFFESR_Q_23_D_SB_DFF_D_Q WDATA[14]=gpio_SB_DFFESR_Q_D_SB_DFF_D_Q WDATA[15]=gpio_SB_DFFESR_Q_19_D_SB_DFF_D_Q WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.8_RDATA_10[2] I3=soc.bram_only.mem.0.8_RDATA_10[3] O=soc.bram_only.mem.0.8_RDATA_10_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.8_RDATA_10_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.8_RDATA_10_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.0_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.8_RDATA_11[2] I3=soc.bram_only.mem.0.8_RDATA_11[3] O=soc.bram_only.mem.0.8_RDATA_11_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.8_RDATA_11_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.8_RDATA_11_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.0_RDATA_8_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.8_RDATA_12[2] I3=soc.bram_only.mem.0.8_RDATA_12[3] O=soc.bram_only.mem.0.8_RDATA_12_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.8_RDATA_14[2] I3=soc.bram_only.mem.0.8_RDATA_14[3] O=soc.bram_only.mem.0.8_RDATA_14_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000101000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.8_RDATA_15[2] I3=soc.bram_only.mem.0.8_RDATA_15[3] O=soc.bram_only.mem.0.8_RDATA_15_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000101000000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.8_RDATA_15_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.8_RDATA_15_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.0_RDATA_15_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.8_RDATA_1[2] I3=soc.bram_only.mem.0.8_RDATA_1[3] O=soc.bram_only.mem.0.8_RDATA_1_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110011111101111
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.8_RDATA_1_SB_LUT4_I2_O[0] I3=soc.bram_only.mem.0.8_RDATA_1_SB_LUT4_I2_O[1] O=soc.bram_only.mem.0.8_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.bram_only.mem.0.3_RDATA_2[0] I1=soc.bram_only.mem.0.2_RDATA[1] I2=soc.bram_only.mem.0.2_RDATA[2] I3=soc.bram_only.mem.0.2_RDATA[3] O=soc.bram_only.mem.0.8_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.8_RDATA_5[2] I3=soc.bram_only.mem.0.8_RDATA_5[3] O=soc.bram_only.mem.0.8_RDATA_5_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110111001111111
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.8_RDATA_5_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.8_RDATA_5_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.8_RDATA_6[2] I3=soc.bram_only.mem.0.8_RDATA_6[3] O=soc.bram_only.mem.0.8_RDATA_6_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000101000000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.8_RDATA_6_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.8_RDATA_6_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.8_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=soc.bram_only.mem.0.8_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.8_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I2=soc.bram_only.mem.0.8_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=soc.bram_only.mem.0.8_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O[3] O=soc.bram_only.mem.0.8_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.8_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0] I3=soc.bram_only.mem.0.24_RDATA_1[0] O=soc.bram_only.mem.0.8_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[7] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.8_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_D_SB_DFF_D_Q Q=soc.bram_only.mem.0.8_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.24_RDATA_1[0] I2=soc.bram_only.mem.0.25_RDATA_6[1] I3=soc.bram_only.mem.0.24_RDATA_1[2] O=soc.bram_only.mem.0.8_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.8_RDATA_8[2] I3=soc.bram_only.mem.0.8_RDATA_8[3] O=soc.bram_only.mem.0.8_RDATA_8_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000101000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.8_RDATA_9[2] I3=soc.bram_only.mem.0.8_RDATA_9[3] O=soc.bram_only.mem.0.8_RDATA_9_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000101000000
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[3] I2=soc.bram_only.mem.0.8_RDATA[0] I3=soc.bram_only.mem.0.25_RDATA_6[1] O=soc.bram_only.mem.0.25_MASK[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[2] I2=soc.bram_only.mem.0.8_RDATA[0] I3=soc.bram_only.mem.0.25_RDATA_6[1] O=soc.bram_only.mem.0.25_MASK[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[1] I2=soc.bram_only.mem.0.8_RDATA[0] I3=soc.bram_only.mem.0.25_RDATA_6[1] O=soc.bram_only.mem.0.24_MASK[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[0] I2=soc.bram_only.mem.0.8_RDATA[0] I3=soc.bram_only.mem.0.25_RDATA_6[1] O=soc.bram_only.mem.0.24_MASK[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[3] I2=soc.bram_only.mem.0.8_RDATA[0] I3=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] O=soc.bram_only.mem.0.17_MASK[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[2] I2=soc.bram_only.mem.0.8_RDATA[0] I3=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] O=soc.bram_only.mem.0.17_MASK[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[1] I2=soc.bram_only.mem.0.8_RDATA[0] I3=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] O=soc.bram_only.mem.0.16_MASK[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[0] I2=soc.bram_only.mem.0.8_RDATA[0] I3=soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] O=soc.bram_only.mem.0.16_MASK[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[3] I2=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I3=soc.bram_only.mem.0.8_RDATA[0] O=soc.bram_only.mem.0.9_MASK[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[2] I2=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I3=soc.bram_only.mem.0.8_RDATA[0] O=soc.bram_only.mem.0.9_MASK[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[1] I2=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I3=soc.bram_only.mem.0.8_RDATA[0] O=soc.bram_only.mem.0.8_MASK[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[0] I2=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I3=soc.bram_only.mem.0.8_RDATA[0] O=soc.bram_only.mem.0.8_MASK[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[3] I2=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I3=soc.bram_only.mem.0.8_RDATA[0] O=soc.bram_only.mem.0.1_MASK[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[2] I2=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I3=soc.bram_only.mem.0.8_RDATA[0] O=soc.bram_only.mem.0.1_MASK[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[1] I2=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I3=soc.bram_only.mem.0.8_RDATA[0] O=soc.bram_only.mem.0.0_MASK[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[0] I2=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I3=soc.bram_only.mem.0.8_RDATA[0] O=soc.bram_only.mem.0.0_MASK[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I3=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] O=soc.bram_only.mem.0.8_RDATA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.8_MASK[14] I3=soc.bram_only.mem.0.8_MASK[15] O=soc.bram_only.mem.0.8_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_RAM40_4K MASK[0]=soc.bram_only.mem.0.9_MASK[14] MASK[1]=soc.bram_only.mem.0.9_MASK[15] MASK[2]=soc.bram_only.mem.0.9_MASK[14] MASK[3]=soc.bram_only.mem.0.9_MASK[15] MASK[4]=soc.bram_only.mem.0.9_MASK[14] MASK[5]=soc.bram_only.mem.0.9_MASK[15] MASK[6]=soc.bram_only.mem.0.9_MASK[14] MASK[7]=soc.bram_only.mem.0.9_MASK[15] MASK[8]=soc.bram_only.mem.0.9_MASK[14] MASK[9]=soc.bram_only.mem.0.9_MASK[15] MASK[10]=soc.bram_only.mem.0.9_MASK[14] MASK[11]=soc.bram_only.mem.0.9_MASK[15] MASK[12]=soc.bram_only.mem.0.9_MASK[14] MASK[13]=soc.bram_only.mem.0.9_MASK[15] MASK[14]=soc.bram_only.mem.0.9_MASK[14] MASK[15]=soc.bram_only.mem.0.9_MASK[15] RADDR[0]=soc.bram_only.mem.0.0_RADDR_4 RADDR[1]=soc.bram_only.mem.0.0_RADDR_3 RADDR[2]=soc.bram_only.mem.0.0_RADDR_2 RADDR[3]=soc.bram_only.mem.0.0_RADDR_7 RADDR[4]=soc.bram_only.mem.0.0_RADDR_1 RADDR[5]=soc.bram_only.mem.0.0_RADDR RADDR[6]=soc.bram_only.mem.0.0_RADDR_6 RADDR[7]=soc.bram_only.mem.0.0_RADDR_5 RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clock_out RCLKE=$true RDATA[0]=soc.bram_only.mem.0.9_RDATA_5[2] RDATA[1]=soc.bram_only.mem.0.9_RDATA_15[2] RDATA[2]=soc.bram_only.mem.0.9_RDATA_14[2] RDATA[3]=soc.bram_only.mem.0.9_RDATA_13[2] RDATA[4]=soc.bram_only.mem.0.9_RDATA_12[3] RDATA[5]=soc.bram_only.mem.0.9_RDATA_4[2] RDATA[6]=soc.bram_only.mem.0.9_RDATA_11[2] RDATA[7]=soc.bram_only.mem.0.9_RDATA_10[2] RDATA[8]=soc.bram_only.mem.0.9_RDATA_9[2] RDATA[9]=soc.bram_only.mem.0.9_RDATA_8[2] RDATA[10]=soc.bram_only.mem.0.9_RDATA[1] RDATA[11]=soc.bram_only.mem.0.9_RDATA_7[3] RDATA[12]=soc.bram_only.mem.0.9_RDATA_3[2] RDATA[13]=soc.bram_only.mem.0.9_RDATA_2[2] RDATA[14]=soc.bram_only.mem.0.9_RDATA_6[2] RDATA[15]=soc.bram_only.mem.0.9_RDATA_1[2] RE=$true WADDR[0]=soc.bram_only.mem.0.0_WADDR_3[1] WADDR[1]=soc.bram_only.mem.0.0_WADDR_2[0] WADDR[2]=soc.bram_only.mem.0.0_WADDR_3[0] WADDR[3]=soc.load.mem_valid_SB_LUT4_I2_I3_SB_LUT4_I3_O[0] WADDR[4]=soc.bram_only.mem.0.0_WADDR_1[0] WADDR[5]=soc.bram_only.mem.0.0_WADDR[0] WADDR[6]=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0] WADDR[7]=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[0] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clock_out WCLKE=soc.bram_only.mem.0.9_WCLKE WDATA[0]=gpio_SB_DFFESR_Q_18_D_SB_DFF_D_Q WDATA[1]=gpio_SB_DFFESR_Q_10_D_SB_DFF_D_Q WDATA[2]=gpio_SB_DFFESR_Q_14_D_SB_DFF_D_Q WDATA[3]=gpio_SB_DFFESR_Q_6_D_SB_DFF_D_Q WDATA[4]=gpio_SB_DFFESR_Q_16_D_SB_DFF_D_Q WDATA[5]=gpio_SB_DFFESR_Q_8_D_SB_DFF_D_Q WDATA[6]=gpio_SB_DFFESR_Q_12_D_SB_DFF_D_Q WDATA[7]=gpio_SB_DFFESR_Q_4_D_SB_DFF_D_Q WDATA[8]=gpio_SB_DFFESR_Q_17_D_SB_DFF_D_Q WDATA[9]=gpio_SB_DFFESR_Q_9_D_SB_DFF_D_Q WDATA[10]=gpio_SB_DFFESR_Q_13_D_SB_DFF_D_Q WDATA[11]=gpio_SB_DFFESR_Q_5_D_SB_DFF_D_Q WDATA[12]=gpio_SB_DFFESR_Q_15_D_SB_DFF_D_Q WDATA[13]=gpio_SB_DFFESR_Q_7_D_SB_DFF_D_Q WDATA[14]=gpio_SB_DFFESR_Q_11_D_SB_DFF_D_Q WDATA[15]=gpio_SB_DFFESR_Q_3_D_SB_DFF_D_Q WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.9_RDATA_10[2] I3=soc.bram_only.mem.0.9_RDATA_10[3] O=soc.bram_only.mem.0.9_RDATA_10_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.9_RDATA_10_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.9_RDATA_10_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.9_RDATA_10_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=soc.bram_only.mem.0.3_RDATA_2[0] I1=soc.bram_only.mem.0.3_RDATA_3[1] I2=soc.bram_only.mem.0.3_RDATA_3[2] I3=soc.bram_only.mem.0.3_RDATA_3[3] O=soc.bram_only.mem.0.9_RDATA_10_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.9_RDATA_11[2] I3=soc.bram_only.mem.0.9_RDATA_11[3] O=soc.bram_only.mem.0.9_RDATA_11_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.9_RDATA_12[2] I3=soc.bram_only.mem.0.9_RDATA_12[3] O=soc.bram_only.mem.0.9_RDATA_12_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000101000000
.gate SB_LUT4 I0=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.3_RDATA_4_SB_LUT4_I3_O[1] I2=soc.bram_only.mem.0.3_RDATA_4_SB_LUT4_I3_O[2] I3=soc.bram_only.mem.0.3_RDATA_4_SB_LUT4_I3_O[3] O=soc.bram_only.mem.0.9_RDATA_12_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100010101010
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.9_RDATA_13[2] I3=soc.bram_only.mem.0.9_RDATA_13[3] O=soc.bram_only.mem.0.9_RDATA_13_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_LUT4 I0=$false I1=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I2=soc.bram_only.mem.0.9_RDATA_13_SB_LUT4_I2_O[1] I3=soc.bram_only.mem.0.9_RDATA_13_SB_LUT4_I2_O[2] O=soc.bram_only.mem.0.1_RDATA_12_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.9_RDATA_14[2] I3=soc.bram_only.mem.0.9_RDATA_14[3] O=soc.bram_only.mem.0.25_RDATA_13_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.9_RDATA_6[2] I3=soc.bram_only.mem.0.9_RDATA_6[3] O=soc.bram_only.mem.0.25_RDATA_1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.9_RDATA_7[2] I3=soc.bram_only.mem.0.9_RDATA_7[3] O=soc.bram_only.mem.0.9_RDATA_7_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000101000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.9_RDATA_8[2] I3=soc.bram_only.mem.0.9_RDATA_8[3] O=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_LUT4 I0=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[1] I2=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[2] I3=soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[3] O=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100010101010
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[3] I3=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[2] O=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.8_RDATA[0] I3=soc.bram_only.mem.0.9_RDATA[1] O=soc.bram_only.mem.0.9_RDATA_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.bram_only.mem.0.13_RDATA_5[2] I3=soc.bram_only.mem.0.13_RDATA_5[3] O=soc.bram_only.mem.0.9_RDATA_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.9_MASK[14] I3=soc.bram_only.mem.0.9_MASK[15] O=soc.bram_only.mem.0.9_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_DFF C=clock_out D=soc.bram_ready_SB_DFF_Q_D Q=soc.bram_ready
.attr module_not_derived 00000000000000000000000000000001
.attr src "picosoc.v:256.2-257.133|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.prefetched_high_word_SB_LUT4_I1_O[3] I3=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3[1] O=soc.bram_ready_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_valid I1=soc.load.mem_valid I2=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_1_I0[0] O=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_1_I0[2] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_1_I0[3] O=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_CARRY CI=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=$false I1=iomem_ready_SB_LUT4_I0_1_I3_SB_CARRY_CO_I1
.attr src "picosoc.v:257.97-257.131|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=$false I1=iomem_ready_SB_LUT4_I0_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picosoc.v:257.97-257.131|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=iomem_ready_SB_LUT4_I0_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picosoc.v:257.97-257.131|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=iomem_ready_SB_LUT4_I0_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picosoc.v:257.97-257.131|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=iomem_ready_SB_LUT4_I0_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picosoc.v:257.97-257.131|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=iomem_ready_SB_LUT4_I0_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picosoc.v:257.97-257.131|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=iomem_ready_SB_LUT4_I0_I3
.attr src "picosoc.v:257.97-257.131|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=iomem_ready_SB_LUT4_I0_I1[1]
.attr src "picosoc.v:257.97-257.131|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picosoc.v:257.97-257.131|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picosoc.v:257.97-257.131|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.attr src "picosoc.v:257.97-257.131|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picosoc.v:257.97-257.131|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=soc.load.mem_valid_SB_LUT4_I1_1_O_SB_LUT4_O_1_I0[0]
.attr src "picosoc.v:257.97-257.131|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=soc.load.mem_valid_SB_LUT4_I1_1_O_SB_LUT4_O_1_I0[1]
.attr src "picosoc.v:257.97-257.131|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.attr src "picosoc.v:257.97-257.131|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.attr src "picosoc.v:257.97-257.131|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.attr src "picosoc.v:257.97-257.131|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.attr src "picosoc.v:257.97-257.131|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$true I1=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_1_I0[0]
.attr src "picosoc.v:257.97-257.131|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$true I1=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_1_I0[2]
.attr src "picosoc.v:257.97-257.131|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_1_I0[1]
.attr src "picosoc.v:257.97-257.131|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$true I1=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_1_I0[3]
.attr src "picosoc.v:257.97-257.131|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.attr src "picosoc.v:257.97-257.131|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr src "picosoc.v:257.97-257.131|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=soc.load.mem_valid_SB_LUT4_I2_I3[2]
.attr src "picosoc.v:257.97-257.131|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=soc.load.mem_valid_SB_LUT4_I2_I3[3]
.attr src "picosoc.v:257.97-257.131|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=soc.load.mem_valid_SB_LUT4_I2_I3[1]
.attr src "picosoc.v:257.97-257.131|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=soc.load.mem_valid_SB_LUT4_I2_I3[0]
.attr src "picosoc.v:257.97-257.131|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.attr src "picosoc.v:257.97-257.131|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=soc.bram_only.mem.0.0_WADDR_3[0] I1=soc.bram_only.mem.0.0_WADDR_3[1] I2=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I3=soc.load.mem_valid_SB_LUT4_I2_I3[0] O=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010000101000
.gate SB_DFF C=clock_out D=soc.bram_only.mem.0.0_RADDR_5 Q=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.0_WADDR[0] I3=soc.load.mem_valid_SB_LUT4_I2_I3[2] O=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=soc.load.mem_addr[2] I2=soc.cpu.mem_addr[2] I3=soc.processeur_actif O=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr[20] I3=soc.processeur_actif O=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=soc.load.mem_addr[16] I2=soc.cpu.mem_addr[16] I3=soc.processeur_actif O=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_addr[17] I2=soc.load.mem_addr[17] I3=soc.processeur_actif O=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr[21] I3=soc.processeur_actif O=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr[22] I3=soc.processeur_actif O=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr[23] I3=soc.processeur_actif O=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_DFF C=clock_out D=soc.circuit.compteur_SB_DFF_Q_D Q=soc.circuit.compteur[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=soc.circuit.compteur_SB_DFF_Q_1_D Q=soc.circuit.compteur[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=soc.circuit.compteur_SB_DFF_Q_10_D Q=soc.circuit.compteur[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I2=soc.circuit.compteur_SB_DFF_Q_10_D_SB_LUT4_O_I2[1] I3=soc.circuit.compteur_SB_DFF_Q_10_D_SB_LUT4_O_I2[2] O=soc.circuit.compteur_SB_DFF_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.circuit.compteur[21] I3=soc.circuit.compteur_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=soc.circuit.compteur_SB_DFF_Q_10_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur[21] I2=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[2] O=soc.circuit.compteur_SB_DFF_Q_10_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_CARRY CI=soc.circuit.compteur_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=soc.circuit.compteur_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=soc.circuit.compteur[20]
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=soc.circuit.compteur_SB_DFF_Q_11_D Q=soc.circuit.compteur[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I2=soc.circuit.compteur_SB_DFF_Q_11_D_SB_LUT4_O_I2[1] I3=soc.circuit.compteur_SB_DFF_Q_11_D_SB_LUT4_O_I2[2] O=soc.circuit.compteur_SB_DFF_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.circuit.compteur[20] I3=soc.circuit.compteur_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=soc.circuit.compteur_SB_DFF_Q_11_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur[20] I2=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[2] O=soc.circuit.compteur_SB_DFF_Q_11_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_CARRY CI=soc.circuit.compteur_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=soc.circuit.compteur_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=soc.circuit.compteur[19]
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=soc.circuit.compteur_SB_DFF_Q_12_D Q=soc.circuit.compteur[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I2=soc.circuit.compteur_SB_DFF_Q_12_D_SB_LUT4_O_I2[1] I3=soc.circuit.compteur_SB_DFF_Q_12_D_SB_LUT4_O_I2[2] O=soc.circuit.compteur_SB_DFF_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.circuit.compteur[19] I3=soc.circuit.compteur_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=soc.circuit.compteur_SB_DFF_Q_12_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur[19] I2=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[2] O=soc.circuit.compteur_SB_DFF_Q_12_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_CARRY CI=soc.circuit.compteur_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=soc.circuit.compteur_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=soc.circuit.compteur[18]
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=soc.circuit.compteur_SB_DFF_Q_13_D Q=soc.circuit.compteur[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I2=soc.circuit.compteur_SB_DFF_Q_13_D_SB_LUT4_O_I2[1] I3=soc.circuit.compteur_SB_DFF_Q_13_D_SB_LUT4_O_I2[2] O=soc.circuit.compteur_SB_DFF_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.circuit.compteur[18] I3=soc.circuit.compteur_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=soc.circuit.compteur_SB_DFF_Q_13_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur[18] I2=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[2] O=soc.circuit.compteur_SB_DFF_Q_13_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_CARRY CI=soc.circuit.compteur_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=soc.circuit.compteur_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=soc.circuit.compteur[17]
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=soc.circuit.compteur_SB_DFF_Q_14_D Q=soc.circuit.compteur[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I2=soc.circuit.compteur_SB_DFF_Q_14_D_SB_LUT4_O_I2[1] I3=soc.circuit.compteur_SB_DFF_Q_14_D_SB_LUT4_O_I2[2] O=soc.circuit.compteur_SB_DFF_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.circuit.compteur[17] I3=soc.circuit.compteur_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=soc.circuit.compteur_SB_DFF_Q_14_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur[17] I2=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[2] O=soc.circuit.compteur_SB_DFF_Q_14_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_CARRY CI=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=soc.circuit.compteur_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=soc.circuit.compteur[16]
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=soc.circuit.compteur_SB_DFF_Q_15_D Q=soc.circuit.compteur[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I2=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2[1] I3=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2[2] O=soc.circuit.compteur_SB_DFF_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.circuit.compteur[16] I3=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur[16] I2=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[2] O=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_CARRY CI=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=soc.circuit.compteur[15]
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.circuit.compteur[15] I3=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur[15] I2=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[2] O=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.circuit.state[1] I3=soc.circuit.state[0] O=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_DFF C=clock_out D=soc.circuit.compteur_SB_DFF_Q_16_D Q=soc.circuit.compteur[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I2=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I3=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] O=soc.circuit.compteur_SB_DFF_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_DFF C=clock_out D=soc.circuit.compteur_SB_DFF_Q_17_D Q=soc.circuit.compteur[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I2=soc.circuit.compteur_SB_DFF_Q_17_D_SB_LUT4_O_I2[1] I3=soc.circuit.compteur_SB_DFF_Q_17_D_SB_LUT4_O_I2[2] O=soc.circuit.compteur_SB_DFF_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.circuit.compteur[14] I3=soc.circuit.compteur_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=soc.circuit.compteur_SB_DFF_Q_17_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur[14] I2=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[2] O=soc.circuit.compteur_SB_DFF_Q_17_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_CARRY CI=soc.circuit.compteur_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=$false I1=soc.circuit.compteur[14]
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.circuit.compteur_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=soc.circuit.compteur_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=soc.circuit.compteur[13]
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=soc.circuit.compteur_SB_DFF_Q_18_D Q=soc.circuit.compteur[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I2=soc.circuit.compteur_SB_DFF_Q_18_D_SB_LUT4_O_I2[1] I3=soc.circuit.compteur_SB_DFF_Q_18_D_SB_LUT4_O_I2[2] O=soc.circuit.compteur_SB_DFF_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.circuit.compteur[13] I3=soc.circuit.compteur_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=soc.circuit.compteur_SB_DFF_Q_18_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur[13] I2=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[2] O=soc.circuit.compteur_SB_DFF_Q_18_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_CARRY CI=soc.circuit.compteur_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=soc.circuit.compteur_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=soc.circuit.compteur[12]
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=soc.circuit.compteur_SB_DFF_Q_19_D Q=soc.circuit.compteur[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I2=soc.circuit.compteur_SB_DFF_Q_19_D_SB_LUT4_O_I2[1] I3=soc.circuit.compteur_SB_DFF_Q_19_D_SB_LUT4_O_I2[2] O=soc.circuit.compteur_SB_DFF_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.circuit.compteur[12] I3=soc.circuit.compteur_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=soc.circuit.compteur_SB_DFF_Q_19_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur[12] I2=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[2] O=soc.circuit.compteur_SB_DFF_Q_19_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_CARRY CI=soc.circuit.compteur_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=soc.circuit.compteur_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=soc.circuit.compteur[11]
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I2=soc.circuit.compteur_SB_DFF_Q_1_D_SB_LUT4_O_I2[1] I3=soc.circuit.compteur_SB_DFF_Q_1_D_SB_LUT4_O_I2[2] O=soc.circuit.compteur_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.circuit.compteur[30] I3=soc.circuit.compteur_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.circuit.compteur_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur[30] I2=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[2] O=soc.circuit.compteur_SB_DFF_Q_1_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_DFF C=clock_out D=soc.circuit.compteur_SB_DFF_Q_2_D Q=soc.circuit.compteur[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=soc.circuit.compteur_SB_DFF_Q_20_D Q=soc.circuit.compteur[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I2=soc.circuit.compteur_SB_DFF_Q_20_D_SB_LUT4_O_I2[1] I3=soc.circuit.compteur_SB_DFF_Q_20_D_SB_LUT4_O_I2[2] O=soc.circuit.compteur_SB_DFF_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.circuit.compteur[11] I3=soc.circuit.compteur_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=soc.circuit.compteur_SB_DFF_Q_20_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur[11] I2=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[2] O=soc.circuit.compteur_SB_DFF_Q_20_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_CARRY CI=soc.circuit.compteur_SB_DFF_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=soc.circuit.compteur_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=soc.circuit.compteur[10]
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=soc.circuit.compteur_SB_DFF_Q_21_D Q=soc.circuit.compteur[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I2=soc.circuit.compteur_SB_DFF_Q_21_D_SB_LUT4_O_I2[1] I3=soc.circuit.compteur_SB_DFF_Q_21_D_SB_LUT4_O_I2[2] O=soc.circuit.compteur_SB_DFF_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.circuit.compteur[10] I3=soc.circuit.compteur_SB_DFF_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=soc.circuit.compteur_SB_DFF_Q_21_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur[10] I2=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[2] O=soc.circuit.compteur_SB_DFF_Q_21_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_CARRY CI=soc.circuit.compteur_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=soc.circuit.compteur_SB_DFF_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=soc.circuit.compteur[9]
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=soc.circuit.compteur_SB_DFF_Q_22_D Q=soc.circuit.compteur[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I2=soc.circuit.compteur_SB_DFF_Q_22_D_SB_LUT4_O_I2[1] I3=soc.circuit.compteur_SB_DFF_Q_22_D_SB_LUT4_O_I2[2] O=soc.circuit.compteur_SB_DFF_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.circuit.compteur[9] I3=soc.circuit.compteur_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=soc.circuit.compteur_SB_DFF_Q_22_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur[9] I2=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[2] O=soc.circuit.compteur_SB_DFF_Q_22_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_CARRY CI=soc.circuit.compteur_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=soc.circuit.compteur_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=soc.circuit.compteur[8]
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=soc.circuit.compteur_SB_DFF_Q_23_D Q=soc.circuit.compteur[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I2=soc.circuit.compteur_SB_DFF_Q_23_D_SB_LUT4_O_I2[1] I3=soc.circuit.compteur_SB_DFF_Q_23_D_SB_LUT4_O_I2[2] O=soc.circuit.compteur_SB_DFF_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.circuit.compteur[8] I3=soc.circuit.compteur_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=soc.circuit.compteur_SB_DFF_Q_23_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur[8] I2=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[2] O=soc.circuit.compteur_SB_DFF_Q_23_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_CARRY CI=soc.circuit.compteur_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=soc.circuit.compteur_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=soc.circuit.compteur[7]
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=soc.circuit.compteur_SB_DFF_Q_24_D Q=soc.circuit.compteur[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I2=soc.circuit.compteur_SB_DFF_Q_24_D_SB_LUT4_O_I2[1] I3=soc.circuit.compteur_SB_DFF_Q_24_D_SB_LUT4_O_I2[2] O=soc.circuit.compteur_SB_DFF_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.circuit.compteur[7] I3=soc.circuit.compteur_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=soc.circuit.compteur_SB_DFF_Q_24_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur[7] I2=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[2] O=soc.circuit.compteur_SB_DFF_Q_24_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_CARRY CI=soc.circuit.compteur_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=soc.circuit.compteur_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=soc.circuit.compteur[6]
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=soc.circuit.compteur_SB_DFF_Q_25_D Q=soc.circuit.compteur[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I2=soc.circuit.compteur_SB_DFF_Q_25_D_SB_LUT4_O_I2[1] I3=soc.circuit.compteur_SB_DFF_Q_25_D_SB_LUT4_O_I2[2] O=soc.circuit.compteur_SB_DFF_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.circuit.compteur[6] I3=soc.circuit.compteur_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=soc.circuit.compteur_SB_DFF_Q_25_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur[6] I2=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[2] O=soc.circuit.compteur_SB_DFF_Q_25_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_CARRY CI=soc.circuit.compteur_SB_DFF_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=soc.circuit.compteur_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=soc.circuit.compteur[5]
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=soc.circuit.compteur_SB_DFF_Q_26_D Q=soc.circuit.compteur[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I2=soc.circuit.compteur_SB_DFF_Q_26_D_SB_LUT4_O_I2[1] I3=soc.circuit.compteur_SB_DFF_Q_26_D_SB_LUT4_O_I2[2] O=soc.circuit.compteur_SB_DFF_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.circuit.compteur[5] I3=soc.circuit.compteur_SB_DFF_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=soc.circuit.compteur_SB_DFF_Q_26_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur[5] I2=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[2] O=soc.circuit.compteur_SB_DFF_Q_26_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_CARRY CI=soc.circuit.compteur_SB_DFF_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=soc.circuit.compteur_SB_DFF_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=soc.circuit.compteur[4]
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=soc.circuit.compteur_SB_DFF_Q_27_D Q=soc.circuit.compteur[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I2=soc.circuit.compteur_SB_DFF_Q_27_D_SB_LUT4_O_I2[1] I3=soc.circuit.compteur_SB_DFF_Q_27_D_SB_LUT4_O_I2[2] O=soc.circuit.compteur_SB_DFF_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.circuit.compteur[4] I3=soc.circuit.compteur_SB_DFF_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=soc.circuit.compteur_SB_DFF_Q_27_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur[4] I2=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[2] O=soc.circuit.compteur_SB_DFF_Q_27_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_CARRY CI=soc.circuit.compteur_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=soc.circuit.compteur_SB_DFF_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=soc.circuit.compteur[3]
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=soc.circuit.compteur_SB_DFF_Q_28_D Q=soc.circuit.compteur[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I2=soc.circuit.compteur_SB_DFF_Q_28_D_SB_LUT4_O_I2[1] I3=soc.circuit.compteur_SB_DFF_Q_28_D_SB_LUT4_O_I2[2] O=soc.circuit.compteur_SB_DFF_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.circuit.compteur[3] I3=soc.circuit.compteur_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=soc.circuit.compteur_SB_DFF_Q_28_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur[3] I2=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[2] O=soc.circuit.compteur_SB_DFF_Q_28_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_CARRY CI=soc.circuit.compteur_SB_DFF_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=soc.circuit.compteur_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=soc.circuit.compteur[2]
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=soc.circuit.compteur_SB_DFF_Q_29_D Q=soc.circuit.compteur[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur_SB_DFF_Q_29_D_SB_LUT4_O_I1[0] I2=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I3=soc.circuit.compteur_SB_DFF_Q_29_D_SB_LUT4_O_I1[2] O=soc.circuit.compteur_SB_DFF_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.circuit.compteur[2] I3=soc.circuit.compteur_SB_DFF_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=soc.circuit.compteur_SB_DFF_Q_29_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur[2] I2=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[2] O=soc.circuit.compteur_SB_DFF_Q_29_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_CARRY CI=soc.circuit.compteur[0] CO=soc.circuit.compteur_SB_DFF_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=$false I1=soc.circuit.compteur[1]
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I2=soc.circuit.compteur_SB_DFF_Q_2_D_SB_LUT4_O_I2[1] I3=soc.circuit.compteur_SB_DFF_Q_2_D_SB_LUT4_O_I2[2] O=soc.circuit.compteur_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.circuit.compteur[29] I3=soc.circuit.compteur_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=soc.circuit.compteur_SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur[29] I2=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[2] O=soc.circuit.compteur_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_CARRY CI=soc.circuit.compteur_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=soc.circuit.compteur_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=soc.circuit.compteur[28]
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=soc.circuit.compteur_SB_DFF_Q_3_D Q=soc.circuit.compteur[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=soc.circuit.compteur_SB_DFF_Q_30_D Q=soc.circuit.compteur[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur_SB_DFF_Q_30_D_SB_LUT4_O_I1[0] I2=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I3=soc.circuit.compteur_SB_DFF_Q_30_D_SB_LUT4_O_I1[2] O=soc.circuit.compteur_SB_DFF_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.circuit.compteur[1] I3=soc.circuit.compteur[0] O=soc.circuit.compteur_SB_DFF_Q_30_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur[1] I2=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[2] O=soc.circuit.compteur_SB_DFF_Q_30_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_DFF C=clock_out D=soc.circuit.compteur_SB_DFF_Q_31_D Q=soc.circuit.compteur[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.circuit.compteur[0] I1=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I2=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[2] O=soc.circuit.compteur_SB_DFF_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000001110010
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I2=soc.circuit.compteur_SB_DFF_Q_3_D_SB_LUT4_O_I2[1] I3=soc.circuit.compteur_SB_DFF_Q_3_D_SB_LUT4_O_I2[2] O=soc.circuit.compteur_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.circuit.compteur[28] I3=soc.circuit.compteur_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=soc.circuit.compteur_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur[28] I2=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[2] O=soc.circuit.compteur_SB_DFF_Q_3_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_CARRY CI=soc.circuit.compteur_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=soc.circuit.compteur_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=soc.circuit.compteur[27]
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=soc.circuit.compteur_SB_DFF_Q_4_D Q=soc.circuit.compteur[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I2=soc.circuit.compteur_SB_DFF_Q_4_D_SB_LUT4_O_I2[1] I3=soc.circuit.compteur_SB_DFF_Q_4_D_SB_LUT4_O_I2[2] O=soc.circuit.compteur_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.circuit.compteur[27] I3=soc.circuit.compteur_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=soc.circuit.compteur_SB_DFF_Q_4_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur[27] I2=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[2] O=soc.circuit.compteur_SB_DFF_Q_4_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_CARRY CI=soc.circuit.compteur_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=soc.circuit.compteur_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=soc.circuit.compteur[26]
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=soc.circuit.compteur_SB_DFF_Q_5_D Q=soc.circuit.compteur[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I2=soc.circuit.compteur_SB_DFF_Q_5_D_SB_LUT4_O_I2[1] I3=soc.circuit.compteur_SB_DFF_Q_5_D_SB_LUT4_O_I2[2] O=soc.circuit.compteur_SB_DFF_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.circuit.compteur[26] I3=soc.circuit.compteur_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=soc.circuit.compteur_SB_DFF_Q_5_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur[26] I2=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[2] O=soc.circuit.compteur_SB_DFF_Q_5_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_CARRY CI=soc.circuit.compteur_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=soc.circuit.compteur_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=soc.circuit.compteur[25]
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=soc.circuit.compteur_SB_DFF_Q_6_D Q=soc.circuit.compteur[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I2=soc.circuit.compteur_SB_DFF_Q_6_D_SB_LUT4_O_I2[1] I3=soc.circuit.compteur_SB_DFF_Q_6_D_SB_LUT4_O_I2[2] O=soc.circuit.compteur_SB_DFF_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.circuit.compteur[25] I3=soc.circuit.compteur_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=soc.circuit.compteur_SB_DFF_Q_6_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur[25] I2=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[2] O=soc.circuit.compteur_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_CARRY CI=soc.circuit.compteur_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=soc.circuit.compteur_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=soc.circuit.compteur[24]
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=soc.circuit.compteur_SB_DFF_Q_7_D Q=soc.circuit.compteur[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I2=soc.circuit.compteur_SB_DFF_Q_7_D_SB_LUT4_O_I2[1] I3=soc.circuit.compteur_SB_DFF_Q_7_D_SB_LUT4_O_I2[2] O=soc.circuit.compteur_SB_DFF_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.circuit.compteur[24] I3=soc.circuit.compteur_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=soc.circuit.compteur_SB_DFF_Q_7_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur[24] I2=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[2] O=soc.circuit.compteur_SB_DFF_Q_7_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_CARRY CI=soc.circuit.compteur_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=soc.circuit.compteur_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=soc.circuit.compteur[23]
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=soc.circuit.compteur_SB_DFF_Q_8_D Q=soc.circuit.compteur[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I2=soc.circuit.compteur_SB_DFF_Q_8_D_SB_LUT4_O_I2[1] I3=soc.circuit.compteur_SB_DFF_Q_8_D_SB_LUT4_O_I2[2] O=soc.circuit.compteur_SB_DFF_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.circuit.compteur[23] I3=soc.circuit.compteur_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=soc.circuit.compteur_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur[23] I2=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[2] O=soc.circuit.compteur_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_CARRY CI=soc.circuit.compteur_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=soc.circuit.compteur_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=soc.circuit.compteur[22]
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=soc.circuit.compteur_SB_DFF_Q_9_D Q=soc.circuit.compteur[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I2=soc.circuit.compteur_SB_DFF_Q_9_D_SB_LUT4_O_I2[1] I3=soc.circuit.compteur_SB_DFF_Q_9_D_SB_LUT4_O_I2[2] O=soc.circuit.compteur_SB_DFF_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.circuit.compteur[22] I3=soc.circuit.compteur_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=soc.circuit.compteur_SB_DFF_Q_9_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur[22] I2=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[2] O=soc.circuit.compteur_SB_DFF_Q_9_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_CARRY CI=soc.circuit.compteur_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=soc.circuit.compteur_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=soc.circuit.compteur[21]
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I1=soc.circuit.compteur_SB_DFF_Q_D_SB_LUT4_O_I1[1] I2=soc.circuit.compteur[31] I3=soc.circuit.compteur_SB_DFF_Q_D_SB_LUT4_O_I3 O=soc.circuit.compteur_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111011101100
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur[31] I2=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[2] O=soc.circuit.compteur_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_CARRY CI=soc.circuit.compteur_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.circuit.compteur_SB_DFF_Q_D_SB_LUT4_O_I3 I0=$false I1=soc.circuit.compteur[30]
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.circuit.compteur_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=soc.circuit.compteur_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=$false I1=soc.circuit.compteur[29]
.attr src "circuit.v:59.17-59.28|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSS C=clock_out D=soc.circuit.fini_SB_DFFSS_Q_D Q=soc.circuit.fini S=soc.circuit.state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_LUT4 I0=$false I1=$false I2=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I3=soc.circuit.fini_SB_LUT4_I2_1_O[1] O=soc.circuit.fini_SB_DFFSS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.circuit.fini I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.circuit.fini_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.circuit.state[1] I1=soc.circuit.state[0] I2=soc.circuit.fini I3=soc.circuit.fini_SB_LUT4_I2_1_I3[2] O=soc.circuit.fini_SB_LUT4_I2_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000001010000
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[0] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.circuit.fini_SB_LUT4_I2_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.simpleuart.send_dummy I2=soc.simpleuart.send_dummy_SB_LUT4_I2_I3[1] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] O=soc.circuit.fini_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=soc.load.mem_wstrb_SB_LUT4_I2_O[0] I1=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I2=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] I3=soc.circuit.fini_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3] O=soc.circuit.fini_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010001100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_ready I3=iomem_ready_SB_LUT4_I0_1_O[1] O=soc.circuit.fini_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFF C=clock_out D=soc.circuit.lfsr_SB_DFF_Q_D Q=soc.circuit.lfsr[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=soc.circuit.lfsr_SB_DFF_Q_1_D Q=soc.circuit.lfsr[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=soc.circuit.lfsr_SB_DFF_Q_10_D Q=soc.circuit.lfsr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[20] I2=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I3=soc.circuit.lfsr_SB_DFF_Q_10_D_SB_LUT4_O_I3[2] O=soc.circuit.lfsr_SB_DFF_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.circuit.state[1] I1=soc.circuit.seed_modifie I2=soc.circuit.lfsr_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.circuit.lfsr_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.circuit.lfsr_SB_DFF_Q_10_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110010100000
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[21] I2=soc.circuit.lfsr[21] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] O=soc.circuit.lfsr_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=soc.circuit.seed[21] I1=soc.circuit.state[1] I2=soc.circuit.state[0] I3=soc.circuit.seed_modifie O=soc.circuit.lfsr_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000011
.gate SB_DFF C=clock_out D=soc.circuit.lfsr_SB_DFF_Q_11_D Q=soc.circuit.lfsr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[19] I2=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I3=soc.circuit.lfsr_SB_DFF_Q_11_D_SB_LUT4_O_I3[2] O=soc.circuit.lfsr_SB_DFF_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.circuit.state[1] I1=soc.circuit.seed_modifie I2=soc.circuit.lfsr_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.circuit.lfsr_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.circuit.lfsr_SB_DFF_Q_11_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110010100000
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[20] I2=soc.circuit.seed[20] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] O=soc.circuit.lfsr_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=soc.circuit.seed[20] I1=soc.circuit.state[1] I2=soc.circuit.state[0] I3=soc.circuit.seed_modifie O=soc.circuit.lfsr_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000011
.gate SB_DFF C=clock_out D=soc.circuit.lfsr_SB_DFF_Q_12_D Q=soc.circuit.lfsr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[18] I2=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I3=soc.circuit.lfsr_SB_DFF_Q_12_D_SB_LUT4_O_I3[2] O=soc.circuit.lfsr_SB_DFF_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.circuit.state[1] I1=soc.circuit.seed_modifie I2=soc.circuit.lfsr_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.circuit.lfsr_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.circuit.lfsr_SB_DFF_Q_12_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110010100000
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[19] I2=soc.circuit.seed[19] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] O=soc.circuit.lfsr_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=soc.circuit.seed[19] I1=soc.circuit.state[1] I2=soc.circuit.state[0] I3=soc.circuit.seed_modifie O=soc.circuit.lfsr_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000011
.gate SB_DFF C=clock_out D=soc.circuit.lfsr_SB_DFF_Q_13_D Q=soc.circuit.lfsr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[17] I2=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I3=soc.circuit.lfsr_SB_DFF_Q_13_D_SB_LUT4_O_I3[2] O=soc.circuit.lfsr_SB_DFF_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.circuit.state[1] I1=soc.circuit.seed_modifie I2=soc.circuit.lfsr_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.circuit.lfsr_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.circuit.lfsr_SB_DFF_Q_13_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110010100000
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[18] I2=soc.circuit.lfsr[18] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] O=soc.circuit.lfsr_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=soc.circuit.seed[18] I1=soc.circuit.state[1] I2=soc.circuit.state[0] I3=soc.circuit.seed_modifie O=soc.circuit.lfsr_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000011
.gate SB_DFF C=clock_out D=soc.circuit.lfsr_SB_DFF_Q_14_D Q=soc.circuit.lfsr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[16] I2=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I3=soc.circuit.lfsr_SB_DFF_Q_14_D_SB_LUT4_O_I3[2] O=soc.circuit.lfsr_SB_DFF_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.circuit.state[1] I1=soc.circuit.seed_modifie I2=soc.circuit.lfsr_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.circuit.lfsr_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.circuit.lfsr_SB_DFF_Q_14_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110010100000
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[17] I2=soc.circuit.lfsr[17] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] O=soc.circuit.lfsr_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=soc.circuit.seed[17] I1=soc.circuit.state[1] I2=soc.circuit.state[0] I3=soc.circuit.seed_modifie O=soc.circuit.lfsr_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000011
.gate SB_DFF C=clock_out D=soc.circuit.lfsr_SB_DFF_Q_15_D Q=soc.circuit.lfsr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[15] I2=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I3=soc.circuit.lfsr_SB_DFF_Q_15_D_SB_LUT4_O_I3[2] O=soc.circuit.lfsr_SB_DFF_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.circuit.state[1] I1=soc.circuit.seed_modifie I2=soc.circuit.lfsr_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.circuit.lfsr_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.circuit.lfsr_SB_DFF_Q_15_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110010100000
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[16] I2=soc.circuit.lfsr[16] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] O=soc.circuit.lfsr_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=soc.circuit.seed[16] I1=soc.circuit.state[1] I2=soc.circuit.state[0] I3=soc.circuit.seed_modifie O=soc.circuit.lfsr_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000011
.gate SB_DFF C=clock_out D=soc.circuit.lfsr_SB_DFF_Q_16_D Q=soc.circuit.lfsr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[14] I2=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I3=soc.circuit.lfsr_SB_DFF_Q_16_D_SB_LUT4_O_I3[2] O=soc.circuit.lfsr_SB_DFF_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.circuit.state[1] I1=soc.circuit.seed_modifie I2=soc.circuit.lfsr_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.circuit.lfsr_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.circuit.lfsr_SB_DFF_Q_16_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110010100000
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[15] I2=soc.circuit.seed[15] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] O=soc.circuit.lfsr_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=soc.circuit.seed[15] I1=soc.circuit.state[1] I2=soc.circuit.state[0] I3=soc.circuit.seed_modifie O=soc.circuit.lfsr_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000011
.gate SB_DFF C=clock_out D=soc.circuit.lfsr_SB_DFF_Q_17_D Q=soc.circuit.lfsr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[13] I2=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I3=soc.circuit.lfsr_SB_DFF_Q_17_D_SB_LUT4_O_I3[2] O=soc.circuit.lfsr_SB_DFF_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.circuit.state[1] I1=soc.circuit.seed_modifie I2=soc.circuit.lfsr_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.circuit.lfsr_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.circuit.lfsr_SB_DFF_Q_17_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110010100000
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[14] I2=soc.circuit.seed[14] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] O=soc.circuit.lfsr_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=soc.circuit.seed[14] I1=soc.circuit.state[1] I2=soc.circuit.state[0] I3=soc.circuit.seed_modifie O=soc.circuit.lfsr_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000011
.gate SB_DFF C=clock_out D=soc.circuit.lfsr_SB_DFF_Q_18_D Q=soc.circuit.lfsr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[12] I2=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I3=soc.circuit.lfsr_SB_DFF_Q_18_D_SB_LUT4_O_I3[2] O=soc.circuit.lfsr_SB_DFF_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.circuit.state[1] I1=soc.circuit.seed_modifie I2=soc.circuit.lfsr_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.circuit.lfsr_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.circuit.lfsr_SB_DFF_Q_18_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110010100000
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[13] I2=soc.circuit.lfsr[13] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] O=soc.circuit.lfsr_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=soc.circuit.seed[13] I1=soc.circuit.state[1] I2=soc.circuit.state[0] I3=soc.circuit.seed_modifie O=soc.circuit.lfsr_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000011
.gate SB_DFF C=clock_out D=soc.circuit.lfsr_SB_DFF_Q_19_D Q=soc.circuit.lfsr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[11] I2=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I3=soc.circuit.lfsr_SB_DFF_Q_19_D_SB_LUT4_O_I3[2] O=soc.circuit.lfsr_SB_DFF_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.circuit.state[1] I1=soc.circuit.seed_modifie I2=soc.circuit.lfsr_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.circuit.lfsr_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.circuit.lfsr_SB_DFF_Q_19_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110010100000
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[12] I2=soc.circuit.seed[12] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] O=soc.circuit.lfsr_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=soc.circuit.seed[12] I1=soc.circuit.state[1] I2=soc.circuit.state[0] I3=soc.circuit.seed_modifie O=soc.circuit.lfsr_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000011
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[29] I2=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I3=soc.circuit.lfsr_SB_DFF_Q_1_D_SB_LUT4_O_I3[2] O=soc.circuit.lfsr_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.circuit.state[1] I1=soc.circuit.seed_modifie I2=soc.circuit.lfsr_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.circuit.lfsr_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.circuit.lfsr_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110010100000
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[30] I2=soc.circuit.seed[30] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] O=soc.circuit.lfsr_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=soc.circuit.seed[30] I1=soc.circuit.state[1] I2=soc.circuit.state[0] I3=soc.circuit.seed_modifie O=soc.circuit.lfsr_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000011
.gate SB_DFF C=clock_out D=soc.circuit.lfsr_SB_DFF_Q_2_D Q=soc.circuit.lfsr[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=soc.circuit.lfsr_SB_DFF_Q_20_D Q=soc.circuit.lfsr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[10] I2=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I3=soc.circuit.lfsr_SB_DFF_Q_20_D_SB_LUT4_O_I3[2] O=soc.circuit.lfsr_SB_DFF_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.circuit.state[1] I1=soc.circuit.seed_modifie I2=soc.circuit.lfsr_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.circuit.lfsr_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.circuit.lfsr_SB_DFF_Q_20_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110010100000
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[11] I2=soc.circuit.seed[11] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] O=soc.circuit.lfsr_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=soc.circuit.seed[11] I1=soc.circuit.state[1] I2=soc.circuit.state[0] I3=soc.circuit.seed_modifie O=soc.circuit.lfsr_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000011
.gate SB_DFF C=clock_out D=soc.circuit.lfsr_SB_DFF_Q_21_D Q=soc.circuit.lfsr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[9] I2=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I3=soc.circuit.lfsr_SB_DFF_Q_21_D_SB_LUT4_O_I3[2] O=soc.circuit.lfsr_SB_DFF_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.circuit.state[1] I1=soc.circuit.seed_modifie I2=soc.circuit.lfsr_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.circuit.lfsr_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.circuit.lfsr_SB_DFF_Q_21_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110010100000
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[10] I2=soc.circuit.seed[10] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] O=soc.circuit.lfsr_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=soc.circuit.seed[10] I1=soc.circuit.state[1] I2=soc.circuit.state[0] I3=soc.circuit.seed_modifie O=soc.circuit.lfsr_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000011
.gate SB_DFF C=clock_out D=soc.circuit.lfsr_SB_DFF_Q_22_D Q=soc.circuit.lfsr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[8] I2=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I3=soc.circuit.lfsr_SB_DFF_Q_22_D_SB_LUT4_O_I3[2] O=soc.circuit.lfsr_SB_DFF_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.circuit.state[1] I1=soc.circuit.seed_modifie I2=soc.circuit.lfsr_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.circuit.lfsr_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.circuit.lfsr_SB_DFF_Q_22_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110010100000
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[9] I2=soc.circuit.seed[9] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] O=soc.circuit.lfsr_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=soc.circuit.seed[9] I1=soc.circuit.state[1] I2=soc.circuit.state[0] I3=soc.circuit.seed_modifie O=soc.circuit.lfsr_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000011
.gate SB_DFF C=clock_out D=soc.circuit.lfsr_SB_DFF_Q_23_D Q=soc.circuit.lfsr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[7] I2=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I3=soc.circuit.lfsr_SB_DFF_Q_23_D_SB_LUT4_O_I3[2] O=soc.circuit.lfsr_SB_DFF_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.circuit.state[1] I1=soc.circuit.seed_modifie I2=soc.circuit.lfsr_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.circuit.lfsr_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.circuit.lfsr_SB_DFF_Q_23_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110010100000
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[8] I2=soc.circuit.lfsr[8] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] O=soc.circuit.lfsr_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=soc.circuit.seed[8] I1=soc.circuit.state[1] I2=soc.circuit.state[0] I3=soc.circuit.seed_modifie O=soc.circuit.lfsr_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000011
.gate SB_DFF C=clock_out D=soc.circuit.lfsr_SB_DFF_Q_24_D Q=soc.circuit.lfsr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[6] I2=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I3=soc.circuit.lfsr_SB_DFF_Q_24_D_SB_LUT4_O_I3[2] O=soc.circuit.lfsr_SB_DFF_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.circuit.state[1] I1=soc.circuit.seed_modifie I2=soc.circuit.lfsr_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.circuit.lfsr_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.circuit.lfsr_SB_DFF_Q_24_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110010100000
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[7] I2=soc.circuit.seed[7] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] O=soc.circuit.lfsr_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=soc.circuit.seed[7] I1=soc.circuit.state[1] I2=soc.circuit.state[0] I3=soc.circuit.seed_modifie O=soc.circuit.lfsr_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000011
.gate SB_DFF C=clock_out D=soc.circuit.lfsr_SB_DFF_Q_25_D Q=soc.circuit.lfsr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[5] I2=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I3=soc.circuit.lfsr_SB_DFF_Q_25_D_SB_LUT4_O_I3[2] O=soc.circuit.lfsr_SB_DFF_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.circuit.state[1] I1=soc.circuit.seed_modifie I2=soc.circuit.lfsr_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.circuit.lfsr_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.circuit.lfsr_SB_DFF_Q_25_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110010100000
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[6] I2=soc.circuit.seed[6] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] O=soc.circuit.lfsr_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=soc.circuit.seed[6] I1=soc.circuit.state[1] I2=soc.circuit.state[0] I3=soc.circuit.seed_modifie O=soc.circuit.lfsr_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000011
.gate SB_DFF C=clock_out D=soc.circuit.lfsr_SB_DFF_Q_26_D Q=soc.circuit.lfsr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[4] I2=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I3=soc.circuit.lfsr_SB_DFF_Q_26_D_SB_LUT4_O_I3[2] O=soc.circuit.lfsr_SB_DFF_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.circuit.state[1] I1=soc.circuit.seed_modifie I2=soc.circuit.lfsr_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.circuit.lfsr_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.circuit.lfsr_SB_DFF_Q_26_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110010100000
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[5] I2=soc.circuit.lfsr[5] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] O=soc.circuit.lfsr_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=soc.circuit.seed[5] I1=soc.circuit.state[1] I2=soc.circuit.state[0] I3=soc.circuit.seed_modifie O=soc.circuit.lfsr_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000011
.gate SB_DFF C=clock_out D=soc.circuit.lfsr_SB_DFF_Q_27_D Q=soc.circuit.lfsr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[3] I2=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I3=soc.circuit.lfsr_SB_DFF_Q_27_D_SB_LUT4_O_I3[2] O=soc.circuit.lfsr_SB_DFF_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.circuit.state[1] I1=soc.circuit.seed_modifie I2=soc.circuit.lfsr_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.circuit.lfsr_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.circuit.lfsr_SB_DFF_Q_27_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110010100000
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[4] I2=soc.circuit.lfsr[4] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] O=soc.circuit.lfsr_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=soc.circuit.seed[4] I1=soc.circuit.state[1] I2=soc.circuit.state[0] I3=soc.circuit.seed_modifie O=soc.circuit.lfsr_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000011
.gate SB_DFF C=clock_out D=soc.circuit.lfsr_SB_DFF_Q_28_D Q=soc.circuit.lfsr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[2] I2=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I3=soc.circuit.lfsr_SB_DFF_Q_28_D_SB_LUT4_O_I3[2] O=soc.circuit.lfsr_SB_DFF_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.circuit.state[1] I1=soc.circuit.seed_modifie I2=soc.circuit.lfsr_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.circuit.lfsr_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.circuit.lfsr_SB_DFF_Q_28_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110010100000
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[3] I2=soc.circuit.lfsr[3] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] O=soc.circuit.lfsr_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=soc.circuit.seed[3] I1=soc.circuit.state[1] I2=soc.circuit.state[0] I3=soc.circuit.seed_modifie O=soc.circuit.lfsr_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000011
.gate SB_DFF C=clock_out D=soc.circuit.lfsr_SB_DFF_Q_29_D Q=soc.circuit.lfsr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[1] I2=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I3=soc.circuit.lfsr_SB_DFF_Q_29_D_SB_LUT4_O_I3[2] O=soc.circuit.lfsr_SB_DFF_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.circuit.state[1] I1=soc.circuit.seed_modifie I2=soc.circuit.lfsr_SB_DFF_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.circuit.lfsr_SB_DFF_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.circuit.lfsr_SB_DFF_Q_29_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110010100000
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[2] I2=soc.circuit.seed[2] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] O=soc.circuit.lfsr_SB_DFF_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=soc.circuit.seed[2] I1=soc.circuit.state[1] I2=soc.circuit.state[0] I3=soc.circuit.seed_modifie O=soc.circuit.lfsr_SB_DFF_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000011
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[28] I2=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I3=soc.circuit.lfsr_SB_DFF_Q_2_D_SB_LUT4_O_I3[2] O=soc.circuit.lfsr_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.circuit.state[1] I1=soc.circuit.seed_modifie I2=soc.circuit.lfsr_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.circuit.lfsr_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.circuit.lfsr_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110010100000
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[29] I2=soc.circuit.lfsr[29] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] O=soc.circuit.lfsr_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=soc.circuit.seed[29] I1=soc.circuit.state[1] I2=soc.circuit.state[0] I3=soc.circuit.seed_modifie O=soc.circuit.lfsr_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000011
.gate SB_DFF C=clock_out D=soc.circuit.lfsr_SB_DFF_Q_3_D Q=soc.circuit.lfsr[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=soc.circuit.lfsr_SB_DFF_Q_30_D Q=soc.circuit.lfsr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[0] I2=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I3=soc.circuit.lfsr_SB_DFF_Q_30_D_SB_LUT4_O_I3[2] O=soc.circuit.lfsr_SB_DFF_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.circuit.state[1] I1=soc.circuit.seed_modifie I2=soc.circuit.lfsr_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.circuit.lfsr_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.circuit.lfsr_SB_DFF_Q_30_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110010100000
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[1] I2=soc.circuit.lfsr[1] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] O=soc.circuit.lfsr_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=soc.circuit.seed[1] I1=soc.circuit.state[1] I2=soc.circuit.state[0] I3=soc.circuit.seed_modifie O=soc.circuit.lfsr_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000011
.gate SB_DFF C=clock_out D=soc.circuit.lfsr_SB_DFF_Q_31_D Q=soc.circuit.lfsr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr_SB_DFF_Q_31_D_SB_LUT4_O_I1[0] I2=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I3=soc.circuit.lfsr_SB_DFF_Q_31_D_SB_LUT4_O_I1[2] O=soc.circuit.lfsr_SB_DFF_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=soc.circuit.lfsr[31] I1=soc.circuit.lfsr[21] I2=soc.circuit.lfsr[1] I3=soc.circuit.lfsr[0] O=soc.circuit.lfsr_SB_DFF_Q_31_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=soc.circuit.state[1] I1=soc.circuit.seed_modifie I2=soc.circuit.lfsr_SB_DFF_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2] I3=soc.circuit.lfsr_SB_DFF_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3] O=soc.circuit.lfsr_SB_DFF_Q_31_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111100001010
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[0] I2=soc.circuit.seed[0] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] O=soc.circuit.lfsr_SB_DFF_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=soc.circuit.seed[0] I1=soc.circuit.state[1] I2=soc.circuit.state[0] I3=soc.circuit.seed_modifie O=soc.circuit.lfsr_SB_DFF_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000011
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[27] I2=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I3=soc.circuit.lfsr_SB_DFF_Q_3_D_SB_LUT4_O_I3[2] O=soc.circuit.lfsr_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.circuit.state[1] I1=soc.circuit.seed_modifie I2=soc.circuit.lfsr_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.circuit.lfsr_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.circuit.lfsr_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110010100000
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[28] I2=soc.circuit.seed[28] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] O=soc.circuit.lfsr_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=soc.circuit.seed[28] I1=soc.circuit.state[1] I2=soc.circuit.state[0] I3=soc.circuit.seed_modifie O=soc.circuit.lfsr_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000011
.gate SB_DFF C=clock_out D=soc.circuit.lfsr_SB_DFF_Q_4_D Q=soc.circuit.lfsr[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[26] I2=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I3=soc.circuit.lfsr_SB_DFF_Q_4_D_SB_LUT4_O_I3[2] O=soc.circuit.lfsr_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.circuit.state[1] I1=soc.circuit.seed_modifie I2=soc.circuit.lfsr_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.circuit.lfsr_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.circuit.lfsr_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110010100000
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[27] I2=soc.circuit.seed[27] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] O=soc.circuit.lfsr_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=soc.circuit.seed[27] I1=soc.circuit.state[1] I2=soc.circuit.state[0] I3=soc.circuit.seed_modifie O=soc.circuit.lfsr_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000011
.gate SB_DFF C=clock_out D=soc.circuit.lfsr_SB_DFF_Q_5_D Q=soc.circuit.lfsr[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[25] I2=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I3=soc.circuit.lfsr_SB_DFF_Q_5_D_SB_LUT4_O_I3[2] O=soc.circuit.lfsr_SB_DFF_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.circuit.state[1] I1=soc.circuit.seed_modifie I2=soc.circuit.lfsr_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.circuit.lfsr_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.circuit.lfsr_SB_DFF_Q_5_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110010100000
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[26] I2=soc.circuit.seed[26] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] O=soc.circuit.lfsr_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=soc.circuit.seed[26] I1=soc.circuit.state[1] I2=soc.circuit.state[0] I3=soc.circuit.seed_modifie O=soc.circuit.lfsr_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000011
.gate SB_DFF C=clock_out D=soc.circuit.lfsr_SB_DFF_Q_6_D Q=soc.circuit.lfsr[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[24] I2=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I3=soc.circuit.lfsr_SB_DFF_Q_6_D_SB_LUT4_O_I3[2] O=soc.circuit.lfsr_SB_DFF_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.circuit.state[1] I1=soc.circuit.seed_modifie I2=soc.circuit.lfsr_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.circuit.lfsr_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.circuit.lfsr_SB_DFF_Q_6_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110010100000
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[25] I2=soc.circuit.seed[25] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] O=soc.circuit.lfsr_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=soc.circuit.seed[25] I1=soc.circuit.state[1] I2=soc.circuit.state[0] I3=soc.circuit.seed_modifie O=soc.circuit.lfsr_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000011
.gate SB_DFF C=clock_out D=soc.circuit.lfsr_SB_DFF_Q_7_D Q=soc.circuit.lfsr[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[23] I2=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I3=soc.circuit.lfsr_SB_DFF_Q_7_D_SB_LUT4_O_I3[2] O=soc.circuit.lfsr_SB_DFF_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.circuit.state[1] I1=soc.circuit.seed_modifie I2=soc.circuit.lfsr_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.circuit.lfsr_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.circuit.lfsr_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110010100000
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[24] I2=soc.circuit.seed[24] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] O=soc.circuit.lfsr_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=soc.circuit.seed[24] I1=soc.circuit.state[1] I2=soc.circuit.state[0] I3=soc.circuit.seed_modifie O=soc.circuit.lfsr_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000011
.gate SB_DFF C=clock_out D=soc.circuit.lfsr_SB_DFF_Q_8_D Q=soc.circuit.lfsr[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[22] I2=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I3=soc.circuit.lfsr_SB_DFF_Q_8_D_SB_LUT4_O_I3[2] O=soc.circuit.lfsr_SB_DFF_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.circuit.state[1] I1=soc.circuit.seed_modifie I2=soc.circuit.lfsr_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.circuit.lfsr_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.circuit.lfsr_SB_DFF_Q_8_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110010100000
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[23] I2=soc.circuit.lfsr[23] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] O=soc.circuit.lfsr_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=soc.circuit.seed[23] I1=soc.circuit.state[1] I2=soc.circuit.state[0] I3=soc.circuit.seed_modifie O=soc.circuit.lfsr_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000011
.gate SB_DFF C=clock_out D=soc.circuit.lfsr_SB_DFF_Q_9_D Q=soc.circuit.lfsr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[21] I2=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I3=soc.circuit.lfsr_SB_DFF_Q_9_D_SB_LUT4_O_I3[2] O=soc.circuit.lfsr_SB_DFF_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.circuit.state[1] I1=soc.circuit.seed_modifie I2=soc.circuit.lfsr_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.circuit.lfsr_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.circuit.lfsr_SB_DFF_Q_9_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110010100000
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[22] I2=soc.circuit.lfsr[22] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] O=soc.circuit.lfsr_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=soc.circuit.seed[22] I1=soc.circuit.state[1] I2=soc.circuit.state[0] I3=soc.circuit.seed_modifie O=soc.circuit.lfsr_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000011
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[30] I2=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I3=soc.circuit.lfsr_SB_DFF_Q_D_SB_LUT4_O_I3[2] O=soc.circuit.lfsr_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.circuit.state[1] I1=soc.circuit.seed_modifie I2=soc.circuit.lfsr_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.circuit.lfsr_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.circuit.lfsr_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110010100000
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[31] I2=soc.circuit.seed[31] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] O=soc.circuit.lfsr_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=soc.circuit.seed[31] I1=soc.circuit.state[1] I2=soc.circuit.state[0] I3=soc.circuit.seed_modifie O=soc.circuit.lfsr_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000011
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_20_D E=soc.circuit.seed_SB_DFFESR_Q_E Q=soc.circuit.seed[14] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:26.1-38.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_26_D E=soc.circuit.seed_SB_DFFESR_Q_E Q=soc.circuit.seed[8] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:26.1-38.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_12_D E=soc.circuit.seed_SB_DFFESR_Q_4_E Q=soc.circuit.seed[22] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:26.1-38.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_14_D E=soc.circuit.seed_SB_DFFESR_Q_4_E Q=soc.circuit.seed[20] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:26.1-38.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_17_D E=soc.circuit.seed_SB_DFFESR_Q_4_E Q=soc.circuit.seed[17] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:26.1-38.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I2=soc.load.mem_wstrb_SB_LUT4_I1_O[2] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] O=soc.circuit.seed_SB_DFFESR_Q_4_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011001100
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_5_D E=soc.circuit.seed_SB_DFFESR_Q_6_E Q=soc.circuit.seed[29] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:26.1-38.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_10_D E=soc.circuit.seed_SB_DFFESR_Q_6_E Q=soc.circuit.seed[24] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:26.1-38.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I2=soc.load.mem_wstrb_SB_LUT4_I1_O[0] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] O=soc.circuit.seed_SB_DFFESR_Q_6_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011001100
.gate SB_DFFESR C=clock_out D=led4_SB_DFFESR_Q_D[1] E=soc.circuit.seed_SB_DFFESR_Q_7_E Q=soc.circuit.seed[4] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:26.1-38.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I2=soc.load.mem_wstrb_SB_LUT4_I2_O[0] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] O=soc.circuit.seed_SB_DFFESR_Q_7_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$false I1=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I2=soc.load.mem_wstrb_SB_LUT4_I1_O[1] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] O=soc.circuit.seed_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011001100
.gate SB_DFFESS C=clock_out D=gpio_SB_DFFESR_Q_19_D E=soc.circuit.seed_SB_DFFESR_Q_E Q=soc.circuit.seed[15] S=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:26.1-38.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=gpio_SB_DFFESR_Q_21_D E=soc.circuit.seed_SB_DFFESR_Q_E Q=soc.circuit.seed[13] S=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:26.1-38.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=gpio_SB_DFFESR_Q_18_D E=soc.circuit.seed_SB_DFFESR_Q_4_E Q=soc.circuit.seed[16] S=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:26.1-38.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=gpio_SB_DFFESR_Q_3_D E=soc.circuit.seed_SB_DFFESR_Q_6_E Q=soc.circuit.seed[31] S=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:26.1-38.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=gpio_SB_DFFESR_Q_4_D E=soc.circuit.seed_SB_DFFESR_Q_6_E Q=soc.circuit.seed[30] S=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:26.1-38.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=gpio_SB_DFFESR_Q_6_D E=soc.circuit.seed_SB_DFFESR_Q_6_E Q=soc.circuit.seed[28] S=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:26.1-38.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=gpio_SB_DFFESR_Q_7_D E=soc.circuit.seed_SB_DFFESR_Q_6_E Q=soc.circuit.seed[27] S=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:26.1-38.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=gpio_SB_DFFESR_Q_8_D E=soc.circuit.seed_SB_DFFESR_Q_6_E Q=soc.circuit.seed[26] S=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:26.1-38.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=gpio_SB_DFFESR_Q_9_D E=soc.circuit.seed_SB_DFFESR_Q_6_E Q=soc.circuit.seed[25] S=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:26.1-38.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=gpio_SB_DFFESR_Q_D[0] E=soc.circuit.seed_SB_DFFESR_Q_7_E Q=soc.circuit.seed[7] S=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:26.1-38.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=gpio_SB_DFFESR_Q_1_D[1] E=soc.circuit.seed_SB_DFFESR_Q_7_E Q=soc.circuit.seed[6] S=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:26.1-38.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=led5_SB_DFFESR_Q_D[1] E=soc.circuit.seed_SB_DFFESR_Q_7_E Q=soc.circuit.seed[5] S=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:26.1-38.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=gpio_SB_DFFESR_Q_22_D E=soc.circuit.seed_SB_DFFESR_Q_E Q=soc.circuit.seed[12] S=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:26.1-38.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=led3_SB_DFFESR_Q_D[1] E=soc.circuit.seed_SB_DFFESR_Q_7_E Q=soc.circuit.seed[3] S=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:26.1-38.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=led2_SB_DFFESR_Q_D[1] E=soc.circuit.seed_SB_DFFESR_Q_7_E Q=soc.circuit.seed[2] S=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:26.1-38.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=led1_SB_DFFESR_Q_D[1] E=soc.circuit.seed_SB_DFFESR_Q_7_E Q=soc.circuit.seed[1] S=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:26.1-38.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=gpio_SB_DFFESR_Q_2_D[1] E=soc.circuit.seed_SB_DFFESR_Q_7_E Q=soc.circuit.seed[0] S=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:26.1-38.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=gpio_SB_DFFESR_Q_23_D E=soc.circuit.seed_SB_DFFESR_Q_E Q=soc.circuit.seed[11] S=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:26.1-38.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=gpio_SB_DFFESR_Q_24_D E=soc.circuit.seed_SB_DFFESR_Q_E Q=soc.circuit.seed[10] S=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:26.1-38.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=gpio_SB_DFFESR_Q_25_D E=soc.circuit.seed_SB_DFFESR_Q_E Q=soc.circuit.seed[9] S=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:26.1-38.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=gpio_SB_DFFESR_Q_11_D E=soc.circuit.seed_SB_DFFESR_Q_4_E Q=soc.circuit.seed[23] S=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:26.1-38.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=gpio_SB_DFFESR_Q_13_D E=soc.circuit.seed_SB_DFFESR_Q_4_E Q=soc.circuit.seed[21] S=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:26.1-38.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=gpio_SB_DFFESR_Q_15_D E=soc.circuit.seed_SB_DFFESR_Q_4_E Q=soc.circuit.seed[19] S=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:26.1-38.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=gpio_SB_DFFESR_Q_16_D E=soc.circuit.seed_SB_DFFESR_Q_4_E Q=soc.circuit.seed[18] S=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:26.1-38.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFSR C=clock_out D=soc.circuit.seed_modifie_SB_DFFSR_Q_D Q=soc.circuit.seed_modifie R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:26.1-38.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O[1] I2=soc.load.mem_wstrb_SB_LUT4_I2_O[0] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] O=soc.circuit.seed_modifie_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_DFFSR C=clock_out D=soc.circuit.state_SB_DFFSR_Q_D Q=soc.circuit.state[0] R=soc.circuit.state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.circuit.state_SB_DFFSR_Q_1_D Q=soc.circuit.state[1] R=soc.circuit.state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "circuit.v:40.1-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I3=soc.circuit.state_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[2] O=soc.circuit.state_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.circuit.state_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0] I2=soc.circuit.state_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1] I3=soc.circuit.state_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2] O=soc.circuit.state_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=soc.circuit.compteur[19] I2=soc.circuit.compteur[16] I3=soc.circuit.state_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2] O=soc.circuit.state_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=soc.circuit.compteur[27] I1=soc.circuit.compteur[24] I2=soc.circuit.state_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2] I3=soc.circuit.state_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3] O=soc.circuit.state_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.circuit.compteur[26] I1=soc.circuit.compteur[25] I2=soc.circuit.compteur[18] I3=soc.circuit.compteur[17] O=soc.circuit.state_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.circuit.compteur[31] I1=soc.circuit.compteur[30] I2=soc.circuit.compteur[29] I3=soc.circuit.compteur[28] O=soc.circuit.state_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.circuit.state_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0] I1=soc.circuit.state_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1] I2=soc.circuit.state_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2] I3=soc.circuit.state_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3] O=soc.circuit.state_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.circuit.compteur[11] I1=soc.circuit.compteur[10] I2=soc.circuit.compteur[9] I3=soc.circuit.compteur[8] O=soc.circuit.state_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.circuit.compteur[15] I1=soc.circuit.compteur[14] I2=soc.circuit.compteur[13] I3=soc.circuit.compteur[12] O=soc.circuit.state_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.circuit.compteur[3] I1=soc.circuit.compteur[2] I2=soc.circuit.compteur[1] I3=soc.circuit.compteur[0] O=soc.circuit.state_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.circuit.compteur[7] I1=soc.circuit.compteur[6] I2=soc.circuit.compteur[5] I3=soc.circuit.compteur[4] O=soc.circuit.state_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=soc.circuit.compteur[23] I1=soc.circuit.compteur[22] I2=soc.circuit.compteur[21] I3=soc.circuit.compteur[20] O=soc.circuit.state_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.circuit.state[1] I1=soc.circuit.state[0] I2=soc.circuit.state_SB_DFFSR_Q_D_SB_LUT4_O_I2[2] I3=soc.circuit.fini_SB_LUT4_I2_1_I3[2] O=soc.circuit.state_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000111110000
.gate SB_LUT4 I0=$false I1=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I2=soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I3=soc.circuit.state_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[2] O=soc.circuit.state_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000110000
.gate SB_DFF C=clock_out D=soc.cpu.alu_out_q_SB_DFF_Q_D Q=soc.cpu.alu_out_q[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=soc.cpu.alu_out_q_SB_DFF_Q_1_D Q=soc.cpu.alu_out_q[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=soc.cpu.alu_out_q_SB_DFF_Q_10_D Q=soc.cpu.alu_out_q[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.alu_out_q_SB_DFF_Q_13_D_SB_LUT4_O_I0[0] I1=soc.cpu.instr_sll_SB_LUT4_I0_O[0] I2=soc.cpu.alu_out_q_SB_DFF_Q_10_D_SB_LUT4_O_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_10_D_SB_LUT4_O_I2[3] O=soc.cpu.alu_out_q_SB_DFF_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111100011111
.gate SB_LUT4 I0=soc.cpu.reg_op1[21] I1=soc.cpu.reg_op2[21] I2=soc.cpu.instr_or_SB_LUT4_I2_O[2] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[1] O=soc.cpu.alu_out_q_SB_DFF_Q_10_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=soc.cpu.instr_sub I1=soc.cpu.is_compare_SB_LUT4_I0_1_O[3] I2=soc.cpu.alu_out_q_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.alu_out_q_SB_DFF_Q_10_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[21] I2=soc.cpu.reg_op1[21] I3=soc.cpu.alu_out_q_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.alu_out_q_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[21] I2=soc.cpu.alu_out_q_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 O=soc.cpu.alu_out_q_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[21] O=soc.cpu.alu_out_q_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 CO=soc.cpu.alu_out_q_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 I0=soc.cpu.reg_op1[20] I1=soc.cpu.alu_out_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.alu_out_q_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op2[20] I1=soc.cpu.reg_op1[20]
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=soc.cpu.alu_out_q_SB_DFF_Q_11_D Q=soc.cpu.alu_out_q[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1] I1=soc.cpu.instr_sll_SB_LUT4_I0_O[0] I2=soc.cpu.alu_out_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[3] O=soc.cpu.alu_out_q_SB_DFF_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111100011111
.gate SB_LUT4 I0=soc.cpu.reg_op2[20] I1=soc.cpu.reg_op1[20] I2=soc.cpu.instr_or_SB_LUT4_I2_O[2] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[1] O=soc.cpu.alu_out_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=soc.cpu.instr_sub I1=soc.cpu.is_compare_SB_LUT4_I0_1_O[3] I2=soc.cpu.alu_out_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.alu_out_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[20] I2=soc.cpu.reg_op1[20] I3=soc.cpu.alu_out_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.alu_out_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[20] I2=soc.cpu.alu_out_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 O=soc.cpu.alu_out_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[20] O=soc.cpu.alu_out_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 CO=soc.cpu.alu_out_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 I0=soc.cpu.reg_op1[19] I1=soc.cpu.alu_out_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.alu_out_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op2[19] I1=soc.cpu.reg_op1[19]
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=soc.cpu.alu_out_q_SB_DFF_Q_12_D Q=soc.cpu.alu_out_q[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.alu_out_q_SB_DFF_Q_26_D_SB_LUT4_O_I0[1] I1=soc.cpu.instr_sll_SB_LUT4_I0_O[0] I2=soc.cpu.alu_out_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[3] O=soc.cpu.alu_out_q_SB_DFF_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111100011111
.gate SB_LUT4 I0=soc.cpu.reg_op1[19] I1=soc.cpu.reg_op2[19] I2=soc.cpu.instr_or_SB_LUT4_I2_O[2] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[1] O=soc.cpu.alu_out_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=soc.cpu.instr_sub I1=soc.cpu.is_compare_SB_LUT4_I0_1_O[3] I2=soc.cpu.alu_out_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.alu_out_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[19] I2=soc.cpu.reg_op1[19] I3=soc.cpu.alu_out_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.alu_out_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[19] I2=soc.cpu.alu_out_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 O=soc.cpu.alu_out_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[19] O=soc.cpu.alu_out_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 CO=soc.cpu.alu_out_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 I0=soc.cpu.reg_op1[18] I1=soc.cpu.alu_out_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.alu_out_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op2[18] I1=soc.cpu.reg_op1[18]
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=soc.cpu.alu_out_q_SB_DFF_Q_13_D Q=soc.cpu.alu_out_q[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.alu_out_q_SB_DFF_Q_13_D_SB_LUT4_O_I0[1] I1=soc.cpu.instr_sll_SB_LUT4_I0_O[0] I2=soc.cpu.alu_out_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[3] O=soc.cpu.alu_out_q_SB_DFF_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111100011111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[21] I3=soc.cpu.reg_op2[21] O=soc.cpu.alu_out_q_SB_DFF_Q_13_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2[18] I3=soc.cpu.reg_op1[18] O=soc.cpu.alu_out_q_SB_DFF_Q_13_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=soc.cpu.reg_op2[14] I1=soc.cpu.reg_op1[14] I2=soc.cpu.reg_op2[10] I3=soc.cpu.reg_op1[10] O=soc.cpu.alu_out_q_SB_DFF_Q_13_D_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.reg_op2[18] I1=soc.cpu.reg_op1[18] I2=soc.cpu.instr_or_SB_LUT4_I2_O[2] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[1] O=soc.cpu.alu_out_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=soc.cpu.instr_sub I1=soc.cpu.is_compare_SB_LUT4_I0_1_O[3] I2=soc.cpu.alu_out_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.alu_out_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[18] I2=soc.cpu.reg_op1[18] I3=soc.cpu.alu_out_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.alu_out_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[18] I2=soc.cpu.alu_out_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 O=soc.cpu.alu_out_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[18] O=soc.cpu.alu_out_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 CO=soc.cpu.alu_out_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 I0=soc.cpu.reg_op1[17] I1=soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.alu_out_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op2[17] I1=soc.cpu.reg_op1[17]
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=soc.cpu.alu_out_q_SB_DFF_Q_14_D Q=soc.cpu.alu_out_q[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[2] I1=soc.cpu.instr_sll_SB_LUT4_I0_O[0] I2=soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2[3] O=soc.cpu.alu_out_q_SB_DFF_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111100011111
.gate SB_LUT4 I0=soc.cpu.reg_op1[17] I1=soc.cpu.reg_op2[17] I2=soc.cpu.instr_or_SB_LUT4_I2_O[2] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[1] O=soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=soc.cpu.instr_sub I1=soc.cpu.is_compare_SB_LUT4_I0_1_O[3] I2=soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[17] I2=soc.cpu.reg_op1[17] I3=soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[17] I2=soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 O=soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[17] O=soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI CO=soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 I0=soc.cpu.reg_op1[16] I1=soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[16] I2=soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI O=soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[16] O=soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op2[16] I1=soc.cpu.reg_op1[16]
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[16] I2=soc.cpu.reg_op1[16] I3=soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.instr_sub I1=soc.cpu.is_compare_SB_LUT4_I0_1_O[3] I2=soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[16] I2=soc.cpu.reg_op1[16] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[0] O=soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111100
.gate SB_LUT4 I0=soc.cpu.reg_op2[16] I1=soc.cpu.reg_op1[16] I2=soc.cpu.instr_or_SB_LUT4_I2_O[2] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[1] O=soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000101110001
.gate SB_DFF C=clock_out D=soc.cpu.alu_out_q_SB_DFF_Q_15_D Q=soc.cpu.alu_out_q[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[0] I2=soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I3=soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[2] O=soc.cpu.alu_out_q_SB_DFF_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111001111
.gate SB_DFF C=clock_out D=soc.cpu.alu_out_q_SB_DFF_Q_16_D Q=soc.cpu.alu_out_q[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[3] I1=soc.cpu.instr_sll_SB_LUT4_I0_O[0] I2=soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2[3] O=soc.cpu.alu_out_q_SB_DFF_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111100011111
.gate SB_LUT4 I0=soc.cpu.reg_op2[15] I1=soc.cpu.reg_op1[15] I2=soc.cpu.instr_or_SB_LUT4_I2_O[2] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[1] O=soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=soc.cpu.instr_sub I1=soc.cpu.is_compare_SB_LUT4_I0_1_O[3] I2=soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[15] I2=soc.cpu.reg_op1[15] I3=soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[15] I2=soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 O=soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[15] O=soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 CO=soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI I0=soc.cpu.reg_op1[15] I1=soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI CO=soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 I0=soc.cpu.reg_op1[14] I1=soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO CO=soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI I0=soc.cpu.reg_op1[13] I1=soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[13] O=soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[14] I2=soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI O=soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[14] O=soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=soc.cpu.reg_op2[15] I1=soc.cpu.reg_op1[15]
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op2[14] I1=soc.cpu.reg_op1[14]
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO CO=soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=soc.cpu.reg_op2[13] I1=soc.cpu.reg_op1[13]
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[14] I2=soc.cpu.reg_op1[14] I3=soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.instr_sub I1=soc.cpu.is_compare_SB_LUT4_I0_1_O[3] I2=soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[14] I2=soc.cpu.reg_op1[14] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[0] O=soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111100
.gate SB_LUT4 I0=soc.cpu.reg_op2[14] I1=soc.cpu.reg_op1[14] I2=soc.cpu.instr_or_SB_LUT4_I2_O[2] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[1] O=soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000101110001
.gate SB_DFF C=clock_out D=soc.cpu.alu_out_q_SB_DFF_Q_17_D Q=soc.cpu.alu_out_q[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[0] I2=soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I3=soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[2] O=soc.cpu.alu_out_q_SB_DFF_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111001111
.gate SB_DFF C=clock_out D=soc.cpu.alu_out_q_SB_DFF_Q_18_D Q=soc.cpu.alu_out_q[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[0] I2=soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I3=soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[2] O=soc.cpu.alu_out_q_SB_DFF_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111001111
.gate SB_DFF C=clock_out D=soc.cpu.alu_out_q_SB_DFF_Q_19_D Q=soc.cpu.alu_out_q[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.alu_out_q_SB_DFF_Q_30_D_SB_LUT4_O_I0[1] I1=soc.cpu.instr_sll_SB_LUT4_I0_O[0] I2=soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[3] O=soc.cpu.alu_out_q_SB_DFF_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111100011111
.gate SB_LUT4 I0=soc.cpu.reg_op1[12] I1=soc.cpu.reg_op2[12] I2=soc.cpu.instr_or_SB_LUT4_I2_O[2] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[1] O=soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=soc.cpu.instr_sub I1=soc.cpu.is_compare_SB_LUT4_I0_1_O[3] I2=soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[12] I2=soc.cpu.reg_op1[12] I3=soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[12] I2=soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 O=soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[12] O=soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 CO=soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO I0=soc.cpu.reg_op1[12] I1=soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[13] I2=soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO O=soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 CO=soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 I0=soc.cpu.reg_op1[11] I1=soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=soc.cpu.reg_op2[12] I1=soc.cpu.reg_op1[12]
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[13] I2=soc.cpu.reg_op1[13] I3=soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO O=soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.instr_sub I1=soc.cpu.is_compare_SB_LUT4_I0_1_O[3] I2=soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[13] I2=soc.cpu.reg_op2[13] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[0] O=soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111100
.gate SB_LUT4 I0=soc.cpu.reg_op1[13] I1=soc.cpu.reg_op2[13] I2=soc.cpu.instr_or_SB_LUT4_I2_O[2] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[1] O=soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000101110001
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op2[11] I1=soc.cpu.reg_op1[11]
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[2] I1=soc.cpu.instr_sll_SB_LUT4_I0_O[0] I2=soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2[3] O=soc.cpu.alu_out_q_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111100011111
.gate SB_LUT4 I0=soc.cpu.reg_op2[27] I1=soc.cpu.reg_op1[27] I2=soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[3] O=soc.cpu.alu_out_q_SB_DFF_Q_26_D_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[30] I3=soc.cpu.reg_op2[30] O=soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=soc.cpu.reg_op2[29] I1=soc.cpu.reg_op1[29] I2=soc.cpu.reg_op1[26] I3=soc.cpu.reg_op2[26] O=soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.reg_op1[30] I1=soc.cpu.reg_op2[30] I2=soc.cpu.instr_or_SB_LUT4_I2_O[2] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[1] O=soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=soc.cpu.instr_sub I1=soc.cpu.is_compare_SB_LUT4_I0_1_O[3] I2=soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[30] I2=soc.cpu.reg_op1[30] I3=soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[30] I2=soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 O=soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[30] O=soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 CO=soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO I0=soc.cpu.reg_op1[30] I1=soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=soc.cpu.reg_op1[31] I2=$false I3=soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO O=soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001011001101001
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 CO=soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 I0=soc.cpu.reg_op1[29] I1=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=soc.cpu.reg_op2[30] I1=soc.cpu.reg_op1[30]
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[31] I2=soc.cpu.reg_op1[31] I3=soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO O=soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.instr_sub I1=soc.cpu.is_compare_SB_LUT4_I0_1_O[3] I2=soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[31] I2=soc.cpu.reg_op1[31] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[0] O=soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111100
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=soc.cpu.reg_op1[31] I2=soc.cpu.instr_or_SB_LUT4_I2_O[2] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[1] O=soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000101110001
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op2[29] I1=soc.cpu.reg_op1[29]
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=soc.cpu.alu_out_q_SB_DFF_Q_2_D Q=soc.cpu.alu_out_q[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=soc.cpu.alu_out_q_SB_DFF_Q_20_D Q=soc.cpu.alu_out_q[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[1] I1=soc.cpu.instr_sll_SB_LUT4_I0_O[0] I2=soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2[3] O=soc.cpu.alu_out_q_SB_DFF_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111100011111
.gate SB_LUT4 I0=soc.cpu.reg_op1[11] I1=soc.cpu.reg_op2[11] I2=soc.cpu.instr_or_SB_LUT4_I2_O[2] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[1] O=soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=soc.cpu.instr_sub I1=soc.cpu.is_compare_SB_LUT4_I0_1_O[3] I2=soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[11] I2=soc.cpu.reg_op1[11] I3=soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[11] I2=soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 O=soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[11] O=soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI CO=soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 I0=soc.cpu.reg_op1[10] I1=soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO CO=soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI I0=soc.cpu.reg_op1[9] I1=soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[9] O=soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[10] I2=soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI O=soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[10] O=soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op2[10] I1=soc.cpu.reg_op1[10]
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO CO=soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=soc.cpu.reg_op2[9] I1=soc.cpu.reg_op1[9]
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[10] I2=soc.cpu.reg_op1[10] I3=soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.instr_sub I1=soc.cpu.is_compare_SB_LUT4_I0_1_O[3] I2=soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[10] I2=soc.cpu.reg_op1[10] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[0] O=soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111100
.gate SB_LUT4 I0=soc.cpu.reg_op2[10] I1=soc.cpu.reg_op1[10] I2=soc.cpu.instr_or_SB_LUT4_I2_O[2] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[1] O=soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000101110001
.gate SB_DFF C=clock_out D=soc.cpu.alu_out_q_SB_DFF_Q_21_D Q=soc.cpu.alu_out_q[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[0] I2=soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I3=soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[2] O=soc.cpu.alu_out_q_SB_DFF_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111001111
.gate SB_DFF C=clock_out D=soc.cpu.alu_out_q_SB_DFF_Q_22_D Q=soc.cpu.alu_out_q[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[0] I2=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I3=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[2] O=soc.cpu.alu_out_q_SB_DFF_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111001111
.gate SB_DFF C=clock_out D=soc.cpu.alu_out_q_SB_DFF_Q_23_D Q=soc.cpu.alu_out_q[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I0[2] I1=soc.cpu.instr_sll_SB_LUT4_I0_O[0] I2=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2[3] O=soc.cpu.alu_out_q_SB_DFF_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111100011111
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=soc.cpu.reg_op1[2] I2=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I0[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I0[3] O=soc.cpu.alu_out_q_SB_DFF_Q_13_D_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2[8] I3=soc.cpu.reg_op1[8] O=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=soc.cpu.reg_op2[16] I1=soc.cpu.reg_op1[16] I2=soc.cpu.reg_op2[4] I3=soc.cpu.reg_op1[4] O=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.reg_op2[8] I1=soc.cpu.reg_op1[8] I2=soc.cpu.instr_or_SB_LUT4_I2_O[2] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[1] O=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=soc.cpu.instr_sub I1=soc.cpu.is_compare_SB_LUT4_I0_1_O[3] I2=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[8] I2=soc.cpu.reg_op1[8] I3=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[8] I2=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 O=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[8] O=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 CO=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO I0=soc.cpu.reg_op1[8] I1=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[9] I2=soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO O=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 I0=soc.cpu.reg_op1[7] I1=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[7] O=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=soc.cpu.reg_op2[8] I1=soc.cpu.reg_op1[8]
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[9] I2=soc.cpu.reg_op1[9] I3=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO O=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.instr_sub I1=soc.cpu.is_compare_SB_LUT4_I0_1_O[3] I2=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[9] I2=soc.cpu.reg_op2[9] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[0] O=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111100
.gate SB_LUT4 I0=soc.cpu.reg_op1[9] I1=soc.cpu.reg_op2[9] I2=soc.cpu.instr_or_SB_LUT4_I2_O[2] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[1] O=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000101110001
.gate SB_CARRY CI=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op2[7] I1=soc.cpu.reg_op1[7]
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=soc.cpu.alu_out_q_SB_DFF_Q_24_D Q=soc.cpu.alu_out_q[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[0] I2=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I3=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[2] O=soc.cpu.alu_out_q_SB_DFF_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111001111
.gate SB_DFF C=clock_out D=soc.cpu.alu_out_q_SB_DFF_Q_25_D Q=soc.cpu.alu_out_q[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I2=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O[1] I3=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O[2] O=soc.cpu.alu_out_q_SB_DFF_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111001111
.gate SB_DFF C=clock_out D=soc.cpu.alu_out_q_SB_DFF_Q_26_D Q=soc.cpu.alu_out_q[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.alu_out_q_SB_DFF_Q_26_D_SB_LUT4_O_I0[0] I1=soc.cpu.instr_sll_SB_LUT4_I0_O[0] I2=soc.cpu.alu_out_q_SB_DFF_Q_26_D_SB_LUT4_O_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_26_D_SB_LUT4_O_I2[3] O=soc.cpu.alu_out_q_SB_DFF_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111100011111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[5] I3=soc.cpu.reg_op2[5] O=soc.cpu.alu_out_q_SB_DFF_Q_26_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[19] I3=soc.cpu.reg_op2[19] O=soc.cpu.alu_out_q_SB_DFF_Q_26_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=soc.cpu.reg_op2[24] I1=soc.cpu.reg_op1[24] I2=soc.cpu.reg_op1[9] I3=soc.cpu.reg_op2[9] O=soc.cpu.alu_out_q_SB_DFF_Q_26_D_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.reg_op1[5] I1=soc.cpu.reg_op2[5] I2=soc.cpu.instr_or_SB_LUT4_I2_O[2] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[1] O=soc.cpu.alu_out_q_SB_DFF_Q_26_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=soc.cpu.instr_sub I1=soc.cpu.is_compare_SB_LUT4_I0_1_O[1] I2=soc.cpu.is_compare_SB_LUT4_I0_1_O[2] I3=soc.cpu.is_compare_SB_LUT4_I0_1_O[3] O=soc.cpu.alu_out_q_SB_DFF_Q_26_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101100000000000
.gate SB_DFF C=clock_out D=soc.cpu.alu_out_q_SB_DFF_Q_27_D Q=soc.cpu.alu_out_q[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.alu_out_q_SB_DFF_Q_27_D_SB_LUT4_O_I2[0] I3=soc.cpu.alu_out_q_SB_DFF_Q_27_D_SB_LUT4_O_I2[1] O=soc.cpu.alu_out_q_SB_DFF_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=soc.cpu.reg_op1[4] I2=soc.cpu.instr_sll_SB_LUT4_I0_O[0] I3=soc.cpu.alu_out_q_SB_DFF_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.alu_out_q_SB_DFF_Q_27_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100100000000
.gate SB_LUT4 I0=soc.cpu.instr_sub I1=soc.cpu.alu_out_q_SB_DFF_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=soc.cpu.alu_out_q_SB_DFF_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2] I3=soc.cpu.is_compare_SB_LUT4_I0_1_O[3] O=soc.cpu.alu_out_q_SB_DFF_Q_27_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101100000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[4] I2=soc.cpu.reg_op1[4] I3=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.cpu.alu_out_q_SB_DFF_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[4] I2=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2] I3=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI O=soc.cpu.alu_out_q_SB_DFF_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=soc.cpu.reg_op1[4] I2=soc.cpu.instr_or_SB_LUT4_I2_O[2] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[1] O=soc.cpu.alu_out_q_SB_DFF_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000101110001
.gate SB_DFF C=clock_out D=soc.cpu.alu_out_q_SB_DFF_Q_28_D Q=soc.cpu.alu_out_q[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I0[2] I1=soc.cpu.instr_sll_SB_LUT4_I0_O[0] I2=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2[3] O=soc.cpu.alu_out_q_SB_DFF_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111100011111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2[3] I3=soc.cpu.reg_op1[3] O=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=soc.cpu.reg_op1[13] I1=soc.cpu.reg_op2[13] I2=soc.cpu.reg_op1[7] I3=soc.cpu.reg_op2[7] O=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op1[3] I2=soc.cpu.instr_or_SB_LUT4_I2_O[2] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[1] O=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=soc.cpu.instr_sub I1=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2] I3=soc.cpu.is_compare_SB_LUT4_I0_1_O[3] O=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101100000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=soc.cpu.reg_op1[3] I3=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3 O=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[3] I2=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3 O=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[3] O=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI CO=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3 I0=soc.cpu.reg_op1[2] I1=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[2] I2=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI O=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[2] O=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3 I0=soc.cpu.reg_op2[2] I1=soc.cpu.reg_op1[2]
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=soc.cpu.reg_op2[1] I1=soc.cpu.reg_op1[1]
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$false CO=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.reg_op2[0] I1=soc.cpu.reg_op1[0]
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=soc.cpu.reg_op1[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.instr_sub I1=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I2=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=soc.cpu.is_compare_SB_LUT4_I0_1_O[3] O=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101100000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=soc.cpu.reg_op1[2] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[0] O=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111100
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=soc.cpu.reg_op1[2] I2=soc.cpu.instr_or_SB_LUT4_I2_O[2] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[1] O=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000101110001
.gate SB_DFF C=clock_out D=soc.cpu.alu_out_q_SB_DFF_Q_29_D Q=soc.cpu.alu_out_q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I2=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[1] I3=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[2] O=soc.cpu.alu_out_q_SB_DFF_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2[0] I3=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2[1] O=soc.cpu.alu_out_q_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=soc.cpu.reg_op2[29] I1=soc.cpu.reg_op1[29] I2=soc.cpu.instr_sll_SB_LUT4_I0_O[0] I3=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100100000000
.gate SB_LUT4 I0=soc.cpu.instr_sub I1=soc.cpu.is_compare_SB_LUT4_I0_1_O[3] I2=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[29] I2=soc.cpu.reg_op1[29] I3=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[29] I2=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 O=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[29] O=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI CO=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 I0=soc.cpu.reg_op1[28] I1=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI I0=soc.cpu.reg_op1[27] I1=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.reg_op1[26] I1=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[26] O=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[27] I2=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[27] O=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[28] I2=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI O=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[28] O=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op2[28] I1=soc.cpu.reg_op1[28]
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=soc.cpu.reg_op2[27] I1=soc.cpu.reg_op1[27]
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.reg_op2[26] I1=soc.cpu.reg_op1[26]
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[27] I2=soc.cpu.reg_op1[27] I3=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.instr_sub I1=soc.cpu.is_compare_SB_LUT4_I0_1_O[3] I2=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[27] I2=soc.cpu.reg_op1[27] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[0] O=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111100
.gate SB_LUT4 I0=soc.cpu.reg_op2[27] I1=soc.cpu.reg_op1[27] I2=soc.cpu.instr_or_SB_LUT4_I2_O[2] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[1] O=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[28] I2=soc.cpu.reg_op1[28] I3=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.instr_sub I1=soc.cpu.is_compare_SB_LUT4_I0_1_O[3] I2=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[28] I2=soc.cpu.reg_op1[28] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[0] O=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111100
.gate SB_LUT4 I0=soc.cpu.reg_op2[28] I1=soc.cpu.reg_op1[28] I2=soc.cpu.instr_or_SB_LUT4_I2_O[2] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[1] O=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=soc.cpu.reg_op2[29] I1=soc.cpu.reg_op1[29] I2=soc.cpu.instr_or_SB_LUT4_I2_O[2] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[1] O=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000101110001
.gate SB_DFF C=clock_out D=soc.cpu.alu_out_q_SB_DFF_Q_3_D Q=soc.cpu.alu_out_q[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=soc.cpu.alu_out_q_SB_DFF_Q_30_D Q=soc.cpu.alu_out_q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.alu_out_q_SB_DFF_Q_30_D_SB_LUT4_O_I0[0] I1=soc.cpu.instr_sll_SB_LUT4_I0_O[0] I2=soc.cpu.alu_out_q_SB_DFF_Q_30_D_SB_LUT4_O_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_30_D_SB_LUT4_O_I2[3] O=soc.cpu.alu_out_q_SB_DFF_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111100011111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2[1] I3=soc.cpu.reg_op1[1] O=soc.cpu.alu_out_q_SB_DFF_Q_30_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[12] I3=soc.cpu.reg_op2[12] O=soc.cpu.alu_out_q_SB_DFF_Q_30_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=soc.cpu.reg_op2[28] I1=soc.cpu.reg_op1[28] I2=soc.cpu.reg_op1[6] I3=soc.cpu.reg_op2[6] O=soc.cpu.alu_out_q_SB_DFF_Q_30_D_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[0] I1=soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[1] I2=soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[3] O=soc.cpu.alu_out_q_SB_DFF_Q_30_D_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[1] I1=soc.cpu.reg_op1[1] I2=soc.cpu.instr_or_SB_LUT4_I2_O[2] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[1] O=soc.cpu.alu_out_q_SB_DFF_Q_30_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=soc.cpu.reg_op2[0] I1=soc.cpu.instr_sub I2=soc.cpu.alu_out_q_SB_DFF_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.is_compare_SB_LUT4_I0_1_O[3] O=soc.cpu.alu_out_q_SB_DFF_Q_30_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101001000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[1] I2=soc.cpu.alu_out_q_SB_DFF_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.alu_out_q_SB_DFF_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[1] O=soc.cpu.alu_out_q_SB_DFF_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI I0=soc.cpu.reg_op1[1] I1=soc.cpu.alu_out_q_SB_DFF_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$true CO=soc.cpu.alu_out_q_SB_DFF_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op1[0] I1=soc.cpu.alu_out_q_SB_DFF_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[0] O=soc.cpu.alu_out_q_SB_DFF_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFF C=clock_out D=soc.cpu.alu_out_q_SB_DFF_Q_31_D Q=soc.cpu.alu_out_q[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[0] I2=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I3=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[2] O=soc.cpu.alu_out_q_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111001111
.gate SB_DFF C=clock_out D=soc.cpu.alu_out_q_SB_DFF_Q_4_D Q=soc.cpu.alu_out_q[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[0] I2=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I3=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[2] O=soc.cpu.alu_out_q_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111001111
.gate SB_DFF C=clock_out D=soc.cpu.alu_out_q_SB_DFF_Q_5_D Q=soc.cpu.alu_out_q[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[0] I2=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I3=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[2] O=soc.cpu.alu_out_q_SB_DFF_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111001111
.gate SB_DFF C=clock_out D=soc.cpu.alu_out_q_SB_DFF_Q_6_D Q=soc.cpu.alu_out_q[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[0] I2=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I3=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[2] O=soc.cpu.alu_out_q_SB_DFF_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111001111
.gate SB_DFF C=clock_out D=soc.cpu.alu_out_q_SB_DFF_Q_7_D Q=soc.cpu.alu_out_q[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[0] I3=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[1] O=soc.cpu.alu_out_q_SB_DFF_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=soc.cpu.reg_op2[24] I1=soc.cpu.reg_op1[24] I2=soc.cpu.instr_sll_SB_LUT4_I0_O[0] I3=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100100000000
.gate SB_LUT4 I0=soc.cpu.instr_sub I1=soc.cpu.is_compare_SB_LUT4_I0_1_O[3] I2=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[24] I2=soc.cpu.reg_op1[24] I3=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[24] I2=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 O=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[24] O=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 CO=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO I0=soc.cpu.reg_op1[24] I1=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO CO=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.cpu.reg_op1[25] I1=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[26] I2=soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[25] I2=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO O=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[25] O=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 CO=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 I0=soc.cpu.reg_op1[23] I1=soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=soc.cpu.reg_op2[24] I1=soc.cpu.reg_op1[24]
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO CO=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.cpu.reg_op2[25] I1=soc.cpu.reg_op1[25]
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[26] I2=soc.cpu.reg_op1[26] I3=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.instr_sub I1=soc.cpu.is_compare_SB_LUT4_I0_1_O[3] I2=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[26] I2=soc.cpu.reg_op2[26] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[0] O=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111100
.gate SB_LUT4 I0=soc.cpu.reg_op1[26] I1=soc.cpu.reg_op2[26] I2=soc.cpu.instr_or_SB_LUT4_I2_O[2] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[1] O=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[25] I2=soc.cpu.reg_op1[25] I3=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO O=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.instr_sub I1=soc.cpu.is_compare_SB_LUT4_I0_1_O[3] I2=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[25] I2=soc.cpu.reg_op2[25] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[0] O=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111100
.gate SB_LUT4 I0=soc.cpu.reg_op1[25] I1=soc.cpu.reg_op2[25] I2=soc.cpu.instr_or_SB_LUT4_I2_O[2] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[1] O=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000101110001
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op2[23] I1=soc.cpu.reg_op1[23]
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=soc.cpu.reg_op2[24] I1=soc.cpu.reg_op1[24] I2=soc.cpu.instr_or_SB_LUT4_I2_O[2] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[1] O=soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000101110001
.gate SB_DFF C=clock_out D=soc.cpu.alu_out_q_SB_DFF_Q_8_D Q=soc.cpu.alu_out_q[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[0] I1=soc.cpu.instr_sll_SB_LUT4_I0_O[0] I2=soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I2[3] O=soc.cpu.alu_out_q_SB_DFF_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111100011111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2[23] I3=soc.cpu.reg_op1[23] O=soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[11] I3=soc.cpu.reg_op2[11] O=soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[17] I3=soc.cpu.reg_op2[17] O=soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2[15] I3=soc.cpu.reg_op1[15] O=soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=soc.cpu.reg_op2[23] I1=soc.cpu.reg_op1[23] I2=soc.cpu.instr_or_SB_LUT4_I2_O[2] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[1] O=soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=soc.cpu.instr_sub I1=soc.cpu.is_compare_SB_LUT4_I0_1_O[3] I2=soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[23] I2=soc.cpu.reg_op1[23] I3=soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[23] I2=soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 O=soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[23] O=soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 CO=soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 I0=soc.cpu.reg_op1[22] I1=soc.cpu.alu_out_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op2[22] I1=soc.cpu.reg_op1[22]
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=soc.cpu.alu_out_q_SB_DFF_Q_9_D Q=soc.cpu.alu_out_q[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.alu_out_q_SB_DFF_Q_9_D_SB_LUT4_O_I2[0] I3=soc.cpu.alu_out_q_SB_DFF_Q_9_D_SB_LUT4_O_I2[1] O=soc.cpu.alu_out_q_SB_DFF_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=soc.cpu.reg_op1[22] I1=soc.cpu.reg_op2[22] I2=soc.cpu.instr_sll_SB_LUT4_I0_O[0] I3=soc.cpu.alu_out_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.alu_out_q_SB_DFF_Q_9_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100100000000
.gate SB_LUT4 I0=soc.cpu.instr_sub I1=soc.cpu.is_compare_SB_LUT4_I0_1_O[3] I2=soc.cpu.alu_out_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.alu_out_q_SB_DFF_Q_9_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[22] I2=soc.cpu.reg_op1[22] I3=soc.cpu.alu_out_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.alu_out_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[22] I2=soc.cpu.alu_out_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 O=soc.cpu.alu_out_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[22] O=soc.cpu.alu_out_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 CO=soc.cpu.alu_out_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 I0=soc.cpu.reg_op1[21] I1=soc.cpu.alu_out_q_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.alu_out_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op2[21] I1=soc.cpu.reg_op1[21]
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=soc.cpu.reg_op1[22] I1=soc.cpu.reg_op2[22] I2=soc.cpu.instr_or_SB_LUT4_I2_O[2] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[1] O=soc.cpu.alu_out_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[0] I2=soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I3=soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[2] O=soc.cpu.alu_out_q_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111001111
.gate SB_DFF C=clock_out D=soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[1] Q=soc.cpu.clear_prefetched_high_word_q
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1288.2-1288.83|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=soc.cpu.prefetched_high_word I2=soc.cpu.clear_prefetched_high_word_q I3=soc.cpu.reg_pc_SB_DFFESR_Q_E_SB_LUT4_O_I3[3] O=soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101011111111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] I3=soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[2] O=soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_DFFE C=clock_out D=soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O_SB_LUT4_I2_O[1] E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.compressed_instr
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.compressed_instr I2=soc.cpu.reg_pc_SB_DFFESR_Q_31_D[2] I3=$false O=soc.cpu.reg_next_pc_SB_DFFESR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_D Q=soc.cpu.count_cycle[63] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_1_D Q=soc.cpu.count_cycle[62] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_10_D Q=soc.cpu.count_cycle[53] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[53] I3=soc.cpu.count_cycle_SB_DFFSR_Q_10_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_11_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_10_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[52]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_11_D Q=soc.cpu.count_cycle[52] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[52] I3=soc.cpu.count_cycle_SB_DFFSR_Q_11_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_12_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_11_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[51]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_12_D Q=soc.cpu.count_cycle[51] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[51] I3=soc.cpu.count_cycle_SB_DFFSR_Q_12_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_13_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_12_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[50]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_13_D Q=soc.cpu.count_cycle[50] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[50] I3=soc.cpu.count_cycle_SB_DFFSR_Q_13_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_14_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_13_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[49]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_14_D Q=soc.cpu.count_cycle[49] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[49] I3=soc.cpu.count_cycle_SB_DFFSR_Q_14_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_15_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_14_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[48]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_15_D Q=soc.cpu.count_cycle[48] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[48] I3=soc.cpu.count_cycle_SB_DFFSR_Q_15_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_16_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_15_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[47]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_16_D Q=soc.cpu.count_cycle[47] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[47] I3=soc.cpu.count_cycle_SB_DFFSR_Q_16_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_17_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_16_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[46]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_17_D Q=soc.cpu.count_cycle[46] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[46] I3=soc.cpu.count_cycle_SB_DFFSR_Q_17_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_18_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_17_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[45]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_18_D Q=soc.cpu.count_cycle[45] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[45] I3=soc.cpu.count_cycle_SB_DFFSR_Q_18_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_19_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_18_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[44]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_19_D Q=soc.cpu.count_cycle[44] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[44] I3=soc.cpu.count_cycle_SB_DFFSR_Q_19_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_20_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_19_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[43]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[62] I3=soc.cpu.count_cycle_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[61]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_2_D Q=soc.cpu.count_cycle[61] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_20_D Q=soc.cpu.count_cycle[43] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[43] I3=soc.cpu.count_cycle_SB_DFFSR_Q_20_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_21_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_20_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[42]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_21_D Q=soc.cpu.count_cycle[42] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[42] I3=soc.cpu.count_cycle_SB_DFFSR_Q_21_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_22_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_21_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[41]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_22_D Q=soc.cpu.count_cycle[41] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[41] I3=soc.cpu.count_cycle_SB_DFFSR_Q_22_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_23_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_22_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[40]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_23_D Q=soc.cpu.count_cycle[40] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[40] I3=soc.cpu.count_cycle_SB_DFFSR_Q_23_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_24_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_23_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[39]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_24_D Q=soc.cpu.count_cycle[39] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[39] I3=soc.cpu.count_cycle_SB_DFFSR_Q_24_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_25_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_24_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[38]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_25_D Q=soc.cpu.count_cycle[38] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[38] I3=soc.cpu.count_cycle_SB_DFFSR_Q_25_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_26_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_25_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[37]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_26_D Q=soc.cpu.count_cycle[37] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[37] I3=soc.cpu.count_cycle_SB_DFFSR_Q_26_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_27_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_26_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[36]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_27_D Q=soc.cpu.count_cycle[36] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[36] I3=soc.cpu.count_cycle_SB_DFFSR_Q_27_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_28_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_27_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[35]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_28_D Q=soc.cpu.count_cycle[35] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[35] I3=soc.cpu.count_cycle_SB_DFFSR_Q_28_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_29_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_28_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[34]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_29_D Q=soc.cpu.count_cycle[34] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[34] I3=soc.cpu.count_cycle_SB_DFFSR_Q_29_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_30_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_29_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[33]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[61] I3=soc.cpu.count_cycle_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_3_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[60]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_3_D Q=soc.cpu.count_cycle[60] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_30_D Q=soc.cpu.count_cycle[33] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[33] I3=soc.cpu.count_cycle_SB_DFFSR_Q_30_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_31_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_30_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[32]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_31_D Q=soc.cpu.count_cycle[32] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[32] I3=soc.cpu.count_cycle_SB_DFFSR_Q_31_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_32_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_31_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[31]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_32_D Q=soc.cpu.count_cycle[31] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[31] I3=soc.cpu.count_cycle_SB_DFFSR_Q_32_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_32_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_33_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_32_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[30]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_33_D Q=soc.cpu.count_cycle[30] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[30] I3=soc.cpu.count_cycle_SB_DFFSR_Q_33_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_33_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_34_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_33_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[29]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_34_D Q=soc.cpu.count_cycle[29] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[29] I3=soc.cpu.count_cycle_SB_DFFSR_Q_34_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_34_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_35_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_34_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[28]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_35_D Q=soc.cpu.count_cycle[28] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[28] I3=soc.cpu.count_cycle_SB_DFFSR_Q_35_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_35_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_36_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_35_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[27]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_36_D Q=soc.cpu.count_cycle[27] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[27] I3=soc.cpu.count_cycle_SB_DFFSR_Q_36_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_36_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_37_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_36_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[26]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_37_D Q=soc.cpu.count_cycle[26] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[26] I3=soc.cpu.count_cycle_SB_DFFSR_Q_37_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_37_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_38_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_37_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[25]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_38_D Q=soc.cpu.count_cycle[25] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[25] I3=soc.cpu.count_cycle_SB_DFFSR_Q_38_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_38_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_39_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_38_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[24]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_39_D Q=soc.cpu.count_cycle[24] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[24] I3=soc.cpu.count_cycle_SB_DFFSR_Q_39_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_39_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_40_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_39_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[23]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[60] I3=soc.cpu.count_cycle_SB_DFFSR_Q_3_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_4_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_3_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[59]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_4_D Q=soc.cpu.count_cycle[59] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_40_D Q=soc.cpu.count_cycle[23] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[23] I3=soc.cpu.count_cycle_SB_DFFSR_Q_40_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_40_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_41_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_40_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[22]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_41_D Q=soc.cpu.count_cycle[22] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[22] I3=soc.cpu.count_cycle_SB_DFFSR_Q_41_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_41_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_42_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_41_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[21]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_42_D Q=soc.cpu.count_cycle[21] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[21] I3=soc.cpu.count_cycle_SB_DFFSR_Q_42_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_42_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_43_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_42_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[20]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_43_D Q=soc.cpu.count_cycle[20] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[20] I3=soc.cpu.count_cycle_SB_DFFSR_Q_43_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_43_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_44_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_43_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[19]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_44_D Q=soc.cpu.count_cycle[19] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[19] I3=soc.cpu.count_cycle_SB_DFFSR_Q_44_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_44_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_45_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_44_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[18]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_45_D Q=soc.cpu.count_cycle[18] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[18] I3=soc.cpu.count_cycle_SB_DFFSR_Q_45_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_45_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_46_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_45_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[17]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_46_D Q=soc.cpu.count_cycle[17] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[17] I3=soc.cpu.count_cycle_SB_DFFSR_Q_46_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_46_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_47_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_46_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[16]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_47_D Q=soc.cpu.count_cycle[16] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[16] I3=soc.cpu.count_cycle_SB_DFFSR_Q_47_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_47_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_48_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_47_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[15]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_48_D Q=soc.cpu.count_cycle[15] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[15] I3=soc.cpu.count_cycle_SB_DFFSR_Q_48_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_48_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_49_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_48_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[14]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_49_D Q=soc.cpu.count_cycle[14] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[14] I3=soc.cpu.count_cycle_SB_DFFSR_Q_49_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_49_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_50_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_49_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[13]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[59] I3=soc.cpu.count_cycle_SB_DFFSR_Q_4_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_5_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_4_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[58]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_5_D Q=soc.cpu.count_cycle[58] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_50_D Q=soc.cpu.count_cycle[13] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[13] I3=soc.cpu.count_cycle_SB_DFFSR_Q_50_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_50_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_51_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_50_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[12]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_51_D Q=soc.cpu.count_cycle[12] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[12] I3=soc.cpu.count_cycle_SB_DFFSR_Q_51_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_51_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_52_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_51_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[11]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_52_D Q=soc.cpu.count_cycle[11] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[11] I3=soc.cpu.count_cycle_SB_DFFSR_Q_52_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_52_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_53_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_52_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[10]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_53_D Q=soc.cpu.count_cycle[10] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[10] I3=soc.cpu.count_cycle_SB_DFFSR_Q_53_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_53_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_54_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_53_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[9]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_54_D Q=soc.cpu.count_cycle[9] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[9] I3=soc.cpu.count_cycle_SB_DFFSR_Q_54_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_54_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_55_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_54_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[8]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_55_D Q=soc.cpu.count_cycle[8] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[8] I3=soc.cpu.count_cycle_SB_DFFSR_Q_55_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_55_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_56_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_55_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[7]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_56_D Q=soc.cpu.count_cycle[7] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[7] I3=soc.cpu.count_cycle_SB_DFFSR_Q_56_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_56_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_57_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_56_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[6]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_57_D Q=soc.cpu.count_cycle[6] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[6] I3=soc.cpu.count_cycle_SB_DFFSR_Q_57_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_57_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_58_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_57_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[5]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_58_D Q=soc.cpu.count_cycle[5] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[5] I3=soc.cpu.count_cycle_SB_DFFSR_Q_58_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_58_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_59_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_58_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[4]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_59_D Q=soc.cpu.count_cycle[4] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[4] I3=soc.cpu.count_cycle_SB_DFFSR_Q_59_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_59_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_60_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_59_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[3]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[58] I3=soc.cpu.count_cycle_SB_DFFSR_Q_5_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_6_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_5_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[57]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_6_D Q=soc.cpu.count_cycle[57] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_60_D Q=soc.cpu.count_cycle[3] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[3] I3=soc.cpu.count_cycle_SB_DFFSR_Q_60_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_60_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_61_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_60_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[2]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_61_D Q=soc.cpu.count_cycle[2] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[2] I3=soc.cpu.count_cycle_SB_DFFSR_Q_61_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_61_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle[0] CO=soc.cpu.count_cycle_SB_DFFSR_Q_61_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[1]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_62_D Q=soc.cpu.count_cycle[1] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[1] I3=soc.cpu.count_cycle[0] O=soc.cpu.count_cycle_SB_DFFSR_Q_62_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_63_D Q=soc.cpu.count_cycle[0] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.count_cycle[0] O=soc.cpu.count_cycle_SB_DFFSR_Q_63_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[57] I3=soc.cpu.count_cycle_SB_DFFSR_Q_6_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_7_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_6_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[56]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_7_D Q=soc.cpu.count_cycle[56] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[56] I3=soc.cpu.count_cycle_SB_DFFSR_Q_7_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_8_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_7_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[55]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_8_D Q=soc.cpu.count_cycle[55] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[55] I3=soc.cpu.count_cycle_SB_DFFSR_Q_8_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_9_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_8_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[54]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.count_cycle_SB_DFFSR_Q_9_D Q=soc.cpu.count_cycle[54] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[54] I3=soc.cpu.count_cycle_SB_DFFSR_Q_9_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_10_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_9_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[53]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[63] I3=soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 O=soc.cpu.count_cycle_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 CO=soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_cycle[62]
.attr src "picorv32.v:1428.28-1428.43|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[63] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_1_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[62] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_10_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[53] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[53] I3=soc.cpu.count_instr_SB_DFFESR_Q_10_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_11_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_10_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[52]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_11_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[52] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[52] I3=soc.cpu.count_instr_SB_DFFESR_Q_11_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_12_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_11_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[51]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_12_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[51] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[51] I3=soc.cpu.count_instr_SB_DFFESR_Q_12_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_13_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_12_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[50]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_13_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[50] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[50] I3=soc.cpu.count_instr_SB_DFFESR_Q_13_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_14_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_13_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[49]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_14_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[49] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[49] I3=soc.cpu.count_instr_SB_DFFESR_Q_14_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_15_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_14_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[48]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_15_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[48] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[48] I3=soc.cpu.count_instr_SB_DFFESR_Q_15_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_16_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_15_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[47]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_16_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[47] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[47] I3=soc.cpu.count_instr_SB_DFFESR_Q_16_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_17_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_16_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[46]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_17_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[46] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[46] I3=soc.cpu.count_instr_SB_DFFESR_Q_17_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_18_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_17_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[45]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_18_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[45] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[45] I3=soc.cpu.count_instr_SB_DFFESR_Q_18_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_19_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_18_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[44]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_19_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[44] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[44] I3=soc.cpu.count_instr_SB_DFFESR_Q_19_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_20_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_19_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[43]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[62] I3=soc.cpu.count_instr_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[61]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_2_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[61] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_20_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[43] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[43] I3=soc.cpu.count_instr_SB_DFFESR_Q_20_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_21_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_20_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[42]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_21_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[42] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[42] I3=soc.cpu.count_instr_SB_DFFESR_Q_21_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_22_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_21_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[41]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_22_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[41] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[41] I3=soc.cpu.count_instr_SB_DFFESR_Q_22_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_23_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_22_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[40]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_23_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[40] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[40] I3=soc.cpu.count_instr_SB_DFFESR_Q_23_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_24_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_23_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[39]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_24_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[39] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[39] I3=soc.cpu.count_instr_SB_DFFESR_Q_24_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_25_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_24_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[38]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_25_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[38] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[38] I3=soc.cpu.count_instr_SB_DFFESR_Q_25_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_26_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_25_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[37]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_26_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[37] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[37] I3=soc.cpu.count_instr_SB_DFFESR_Q_26_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_27_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_26_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[36]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_27_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[36] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[36] I3=soc.cpu.count_instr_SB_DFFESR_Q_27_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_28_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_27_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[35]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_28_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[35] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[35] I3=soc.cpu.count_instr_SB_DFFESR_Q_28_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_29_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_28_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[34]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_29_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[34] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[34] I3=soc.cpu.count_instr_SB_DFFESR_Q_29_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_30_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_29_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[33]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[61] I3=soc.cpu.count_instr_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[60]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_3_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[60] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_30_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[33] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[33] I3=soc.cpu.count_instr_SB_DFFESR_Q_30_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_31_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_30_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[32]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_31_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[32] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[32] I3=soc.cpu.count_instr_SB_DFFESR_Q_31_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_32_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_31_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[31]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_32_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[31] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[31] I3=soc.cpu.count_instr_SB_DFFESR_Q_32_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_32_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_33_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_32_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[30]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_33_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[30] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[30] I3=soc.cpu.count_instr_SB_DFFESR_Q_33_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_33_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_34_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_33_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[29]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_34_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[29] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[29] I3=soc.cpu.count_instr_SB_DFFESR_Q_34_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_34_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_35_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_34_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[28]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_35_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[28] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[28] I3=soc.cpu.count_instr_SB_DFFESR_Q_35_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_35_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_36_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_35_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[27]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_36_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[27] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[27] I3=soc.cpu.count_instr_SB_DFFESR_Q_36_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_36_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_37_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_36_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[26]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_37_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[26] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[26] I3=soc.cpu.count_instr_SB_DFFESR_Q_37_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_37_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_38_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_37_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[25]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_38_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[25] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[25] I3=soc.cpu.count_instr_SB_DFFESR_Q_38_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_38_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_39_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_38_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[24]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_39_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[24] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[24] I3=soc.cpu.count_instr_SB_DFFESR_Q_39_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_39_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_40_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_39_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[23]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[60] I3=soc.cpu.count_instr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[59]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_4_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[59] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_40_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[23] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[23] I3=soc.cpu.count_instr_SB_DFFESR_Q_40_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_40_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_41_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_40_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[22]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_41_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[22] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[22] I3=soc.cpu.count_instr_SB_DFFESR_Q_41_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_41_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_42_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_41_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[21]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_42_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[21] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[21] I3=soc.cpu.count_instr_SB_DFFESR_Q_42_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_42_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_43_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_42_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[20]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_43_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[20] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[20] I3=soc.cpu.count_instr_SB_DFFESR_Q_43_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_43_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_44_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_43_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[19]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_44_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[19] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[19] I3=soc.cpu.count_instr_SB_DFFESR_Q_44_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_44_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_45_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_44_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[18]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_45_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[18] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[18] I3=soc.cpu.count_instr_SB_DFFESR_Q_45_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_45_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_46_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_45_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[17]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_46_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[17] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[17] I3=soc.cpu.count_instr_SB_DFFESR_Q_46_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_46_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_47_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_46_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[16]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_47_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[16] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[16] I3=soc.cpu.count_instr_SB_DFFESR_Q_47_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_47_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_48_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_47_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[15]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_48_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[15] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[15] I3=soc.cpu.count_instr_SB_DFFESR_Q_48_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_48_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_49_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_48_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[14]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_49_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[14] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[14] I3=soc.cpu.count_instr_SB_DFFESR_Q_49_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_49_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_50_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_49_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[13]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[59] I3=soc.cpu.count_instr_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[58]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_5_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[58] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_50_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[13] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[13] I3=soc.cpu.count_instr_SB_DFFESR_Q_50_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_50_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_51_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_50_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[12]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_51_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[12] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[12] I3=soc.cpu.count_instr_SB_DFFESR_Q_51_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_51_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_52_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_51_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[11]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_52_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[11] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[11] I3=soc.cpu.count_instr_SB_DFFESR_Q_52_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_52_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_53_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_52_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[10]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_53_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[10] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[10] I3=soc.cpu.count_instr_SB_DFFESR_Q_53_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_53_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_54_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_53_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[9]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_54_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[9] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[9] I3=soc.cpu.count_instr_SB_DFFESR_Q_54_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_54_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_55_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_54_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[8]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_55_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[8] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[8] I3=soc.cpu.count_instr_SB_DFFESR_Q_55_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_55_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_56_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_55_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[7]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_56_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[7] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[7] I3=soc.cpu.count_instr_SB_DFFESR_Q_56_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_56_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_57_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_56_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[6]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_57_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[6] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[6] I3=soc.cpu.count_instr_SB_DFFESR_Q_57_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_57_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_58_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_57_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[5]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_58_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[5] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[5] I3=soc.cpu.count_instr_SB_DFFESR_Q_58_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_58_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_59_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_58_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[4]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_59_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[4] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[4] I3=soc.cpu.count_instr_SB_DFFESR_Q_59_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_59_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_60_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_59_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[3]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[58] I3=soc.cpu.count_instr_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[57]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_6_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[57] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_60_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[3] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[3] I3=soc.cpu.count_instr_SB_DFFESR_Q_60_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_60_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_61_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_60_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[2]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_61_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[2] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[2] I3=soc.cpu.count_instr_SB_DFFESR_Q_61_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_61_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr[0] CO=soc.cpu.count_instr_SB_DFFESR_Q_61_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[1]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_62_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[1] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[1] I3=soc.cpu.count_instr[0] O=soc.cpu.count_instr_SB_DFFESR_Q_62_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_63_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[0] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.count_instr[0] O=soc.cpu.count_instr_SB_DFFESR_Q_63_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[57] I3=soc.cpu.count_instr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[56]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_7_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[56] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[56] I3=soc.cpu.count_instr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[55]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_8_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[55] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[55] I3=soc.cpu.count_instr_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_9_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[54]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.count_instr_SB_DFFESR_Q_9_D E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.count_instr[54] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[54] I3=soc.cpu.count_instr_SB_DFFESR_Q_9_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_10_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_9_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[53]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[63] I3=soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=soc.cpu.count_instr_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 CO=soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.count_instr[62]
.attr src "picorv32.v:1559.22-1559.37|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clock_out D=soc.cpu.cpu_state_SB_DFF_Q_D Q=soc.cpu.cpu_state[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=soc.cpu.cpu_state_SB_DFF_Q_1_D Q=soc.cpu.cpu_state[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=soc.cpu.instr_srai_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[1] I2=soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3[2] I3=soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3[3] O=soc.cpu.cpu_state_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000011110010
.gate SB_DFF C=clock_out D=soc.cpu.cpu_state_SB_DFF_Q_2_D Q=soc.cpu.cpu_state[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[0] I2=soc.cpu.instr_srai_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[1] I3=soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[2] O=soc.cpu.cpu_state_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100000011
.gate SB_DFF C=clock_out D=soc.cpu.cpu_state_SB_DFF_Q_3_D Q=soc.cpu.cpu_state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[1] I3=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[2] O=soc.cpu.cpu_state_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] I1=soc.cpu.is_sll_srl_sra_SB_LUT4_I1_1_O[1] I2=soc.cpu.instr_srai_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[1] I3=soc.cpu.is_sll_srl_sra_SB_LUT4_I1_1_O[3] O=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110100000101
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=soc.cpu.instr_srai_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[1] I3=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1] O=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.mem_do_prefetch I1=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] I3=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1] O=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110100000000
.gate SB_LUT4 I0=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0] I1=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[1] I2=soc.cpu.instr_srai_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2] I3=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[3] O=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=soc.cpu.instr_srai_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[1] I2=soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2[3] I3=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[3] O=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001100100000
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[1] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3[1] I3=soc.cpu.reg_pc_SB_DFFESR_Q_27_D[0] O=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2_SB_DFFE_Q_E[0] I3=soc.cpu.instr_sh_SB_LUT4_I0_O[3] O=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[1] I2=soc.cpu.do_waitirq_SB_LUT4_I0_1_O[1] I3=soc.cpu.do_waitirq_SB_LUT4_I0_1_O[2] O=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=soc.processeur_actif I1=soc.cpu.cpu_state[1] I2=soc.cpu.instr_srai_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[1] I3=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I2_O[3] O=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010111110100011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[3] I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.processeur_actif I3=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1] O=soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_do_rinst I3=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1] O=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] I3=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] I1=soc.cpu.mem_xfer I2=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2] I3=soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O_SB_LUT4_I2_O[1] O=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110100000101
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I2=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I3=soc.cpu.mem_xfer O=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=soc.cpu.mem_state[1] I1=soc.processeur_actif I2=soc.cpu.mem_state[0] I3=soc.cpu.mem_do_rinst O=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_state[1] I2=soc.cpu.mem_state[0] I3=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2] O=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011111100
.gate SB_LUT4 I0=$false I1=soc.processeur_actif I2=soc.cpu.mem_do_rinst I3=soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] O=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_DFF C=clock_out D=soc.cpu.cpu_state_SB_DFF_Q_4_D Q=soc.cpu.cpu_state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.cpu_state[1] I1=soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1[1] I2=soc.cpu.instr_srai_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[1] I3=soc.cpu.do_waitirq_SB_LUT4_I0_O[2] O=soc.cpu.cpu_state_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_jal I3=soc.cpu.decoder_trigger O=soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_DFF C=clock_out D=soc.cpu.cpu_state_SB_DFF_Q_5_D Q=soc.cpu.cpu_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.instr_srai_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2] I1=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1] I2=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2] I3=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3] O=soc.cpu.cpu_state_SB_DFF_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111011111110011
.gate SB_DFF C=clock_out D=soc.cpu.cpu_state_SB_DFF_Q_6_D Q=soc.cpu.cpu_state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.cpu_state[0] I1=soc.cpu.instr_srai_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[1] I2=soc.cpu.instr_srai_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2] I3=soc.cpu.instr_srai_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[3] O=soc.cpu.cpu_state_SB_DFF_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001111110010
.gate SB_LUT4 I0=soc.cpu.cpu_state[6] I1=soc.cpu.instr_srai_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[1] I2=soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I2[0] I3=soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3[3] O=soc.cpu.cpu_state_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011000000110010
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=soc.cpu.is_sb_sh_sw I2=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] I3=soc.cpu.mem_do_prefetch_SB_LUT4_I2_3_O[3] O=soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001111111
.gate SB_RAM40_4K MASK[0]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[1]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[2]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[3]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[4]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[5]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[6]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[7]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[8]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[9]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[10]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[11]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[12]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[13]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[14]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[15]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] RADDR[0]=soc.cpu.cpuregs.regs.0.0_RADDR_4 RADDR[1]=soc.cpu.cpuregs.regs.0.0_RADDR_3 RADDR[2]=soc.cpu.cpuregs.regs.0.0_RADDR_2[1] RADDR[3]=soc.cpu.cpuregs.regs.0.0_RADDR_1 RADDR[4]=soc.cpu.cpuregs.regs.0.0_RADDR RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clock_out RCLKE=$true RDATA[0]=soc.cpu.cpuregs.regs.0.0_RDATA_15[3] RDATA[1]=soc.cpu.cpuregs.regs.0.0_RDATA_14[2] RDATA[2]=soc.cpu.cpuregs.regs.0.0_RDATA_13[3] RDATA[3]=soc.cpu.cpuregs.regs.0.0_RDATA_12[2] RDATA[4]=soc.cpu.cpuregs.regs.0.0_RDATA_11[3] RDATA[5]=soc.cpu.cpuregs.regs.0.0_RDATA_10[2] RDATA[6]=soc.cpu.cpuregs.regs.0.0_RDATA_9[2] RDATA[7]=soc.cpu.cpuregs.regs.0.0_RDATA_8[2] RDATA[8]=soc.cpu.cpuregs.regs.0.0_RDATA_7[3] RDATA[9]=soc.cpu.cpuregs.regs.0.0_RDATA_6[2] RDATA[10]=soc.cpu.cpuregs.regs.0.0_RDATA_5[2] RDATA[11]=soc.cpu.cpuregs.regs.0.0_RDATA_4[2] RDATA[12]=soc.cpu.cpuregs.regs.0.0_RDATA_3[3] RDATA[13]=soc.cpu.cpuregs.regs.0.0_RDATA_2[2] RDATA[14]=soc.cpu.cpuregs.regs.0.0_RDATA_1[2] RDATA[15]=soc.cpu.cpuregs.regs.0.0_RDATA[2] RE=$true WADDR[0]=soc.cpu.latched_rd[0] WADDR[1]=soc.cpu.latched_rd[1] WADDR[2]=soc.cpu.latched_rd[2] WADDR[3]=soc.cpu.latched_rd[3] WADDR[4]=soc.cpu.latched_rd[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clock_out WCLKE=soc.cpu.cpuregs.regs.0.0_WCLKE WDATA[0]=soc.cpu.cpuregs.regs.0.0_WDATA_15 WDATA[1]=soc.cpu.cpuregs.regs.0.0_WDATA_7 WDATA[2]=soc.cpu.cpuregs.regs.0.0_WDATA_11 WDATA[3]=soc.cpu.cpuregs.regs.0.0_WDATA_3 WDATA[4]=soc.cpu.cpuregs.regs.0.0_WDATA_13 WDATA[5]=soc.cpu.cpuregs.regs.0.0_WDATA_5 WDATA[6]=soc.cpu.cpuregs.regs.0.0_WDATA_9 WDATA[7]=soc.cpu.cpuregs.regs.0.0_WDATA_1 WDATA[8]=soc.cpu.cpuregs.regs.0.0_WDATA_14 WDATA[9]=soc.cpu.cpuregs.regs.0.0_WDATA_6 WDATA[10]=soc.cpu.cpuregs.regs.0.0_WDATA_10 WDATA[11]=soc.cpu.cpuregs.regs.0.0_WDATA_2 WDATA[12]=soc.cpu.cpuregs.regs.0.0_WDATA_12 WDATA[13]=soc.cpu.cpuregs.regs.0.0_WDATA_4 WDATA[14]=soc.cpu.cpuregs.regs.0.0_WDATA_8 WDATA[15]=soc.cpu.cpuregs.regs.0.0_WDATA WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_rs2[3] I2=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O I3=soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[3] O=soc.cpu.cpuregs.regs.0.0_RADDR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.latched_rd[2] I3=soc.cpu.cpuregs.regs.0.0_RADDR_2[1] O=soc.cpu.cpuregs.regs.0.0_RADDR_2_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=soc.cpu.decoded_rs2[1] I1=soc.cpu.latched_rd[1] I2=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O I3=soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[3] O=soc.cpu.cpuregs.regs.0.0_RADDR_2_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001000000010
.gate SB_LUT4 I0=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] I1=soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I3_O[1] I2=soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I3_O[2] I3=soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I3_O[3] O=soc.cpu.cpuregs.regs.0.0_RADDR_2_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000010000
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_rs2[2] I2=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O I3=soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[2] O=soc.cpu.cpuregs.regs.0.0_RADDR_2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_rs2[1] I2=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O I3=soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[3] O=soc.cpu.cpuregs.regs.0.0_RADDR_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_rs2[0] I2=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O I3=soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[3] O=soc.cpu.cpuregs.regs.0.0_RADDR_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_rs2[4] I2=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O I3=soc.cpu.decoded_rs2_SB_DFFE_Q_D[3] O=soc.cpu.cpuregs.regs.0.0_RADDR
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.0_RDATA_10[0] I1=soc.cpu.cpuregs.regs.0.0_RDATA_3[1] I2=soc.cpu.cpuregs.regs.0.0_RDATA_10[2] I3=soc.cpu.cpuregs.regs.0.0_RDATA_5[3] O=soc.cpu.cpuregs.regs.0.0_RDATA_10_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011100000000000
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.0_RDATA_11[0] I1=soc.cpu.cpuregs.regs.0.0_RDATA_3[1] I2=soc.cpu.cpuregs.regs.0.0_RDATA_3[2] I3=soc.cpu.cpuregs.regs.0.0_RDATA_11[3] O=soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.decoded_rs2[2] I2=soc.cpu.is_slli_srli_srai I3=soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_I3_O[3] O=soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010101000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[4] I3=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] O=soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.0_RDATA_12[0] I1=soc.cpu.cpuregs.regs.0.0_RDATA_3[1] I2=soc.cpu.cpuregs.regs.0.0_RDATA_12[2] I3=soc.cpu.cpuregs.regs.0.0_RDATA_5[3] O=soc.cpu.cpuregs.regs.0.0_RDATA_12_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011100000000000
.gate SB_DFF C=clock_out D=soc.cpu.cpuregs.regs.0.0_WDATA_11 Q=soc.cpu.cpuregs.regs.0.0_RDATA_13[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.0_RDATA_14[0] I1=soc.cpu.cpuregs.regs.0.0_RDATA_3[1] I2=soc.cpu.cpuregs.regs.0.0_RDATA_14[2] I3=soc.cpu.cpuregs.regs.0.0_RDATA_5[3] O=soc.cpu.cpuregs.regs.0.0_RDATA_14_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011100000000000
.gate SB_DFF C=clock_out D=soc.cpu.cpuregs.regs.0.0_WDATA_15 Q=soc.cpu.cpuregs.regs.0.0_RDATA_15[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.0_RDATA_1[0] I1=soc.cpu.cpuregs.regs.0.0_RDATA_3[1] I2=soc.cpu.cpuregs.regs.0.0_RDATA_1[2] I3=soc.cpu.cpuregs.regs.0.0_RDATA_5[3] O=soc.cpu.cpuregs.regs.0.0_RDATA_1_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011100000000000
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.0_RDATA_2[0] I1=soc.cpu.cpuregs.regs.0.0_RDATA_3[1] I2=soc.cpu.cpuregs.regs.0.0_RDATA_2[2] I3=soc.cpu.cpuregs.regs.0.0_RDATA_5[3] O=soc.cpu.cpuregs.regs.0.0_RDATA_2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011100000000000
.gate SB_DFF C=clock_out D=soc.cpu.cpuregs.regs.0.0_WDATA_12 Q=soc.cpu.cpuregs.regs.0.0_RDATA_3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=soc.cpu.cpuregs.regs.0.0_RDATA_3_SB_DFF_Q_1_D Q=soc.cpu.cpuregs.regs.0.0_RDATA_3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_RADDR_2_SB_LUT4_I3_O[0] I1=soc.cpu.cpuregs.regs.0.0_RADDR_2_SB_LUT4_I3_O[1] I2=soc.cpu.cpuregs.regs.0.0_RADDR_2_SB_LUT4_I3_O[2] I3=soc.cpu.cpuregs.regs.0.0_RADDR_2_SB_LUT4_I3_O[3] O=soc.cpu.cpuregs.regs.0.0_RDATA_3_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_rs2[1] I2=soc.cpu.decoded_rs2[0] I3=soc.cpu.cpuregs.regs.0.0_RDATA_3_SB_LUT4_O_I3[2] O=soc.cpu.cpuregs.regs.0.0_RDATA_3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_rs2[4] I2=soc.cpu.decoded_rs2[3] I3=soc.cpu.decoded_rs2[2] O=soc.cpu.cpuregs.regs.0.0_RDATA_3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.0_RDATA_4[0] I1=soc.cpu.cpuregs.regs.0.0_RDATA_3[1] I2=soc.cpu.cpuregs.regs.0.0_RDATA_4[2] I3=soc.cpu.cpuregs.regs.0.0_RDATA_5[3] O=soc.cpu.cpuregs.regs.0.0_RDATA_4_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011100000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] I3=soc.cpu.cpuregs.regs.0.0_RDATA_3[2] O=soc.cpu.cpuregs.regs.0.0_RDATA_5[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.0_RDATA_6[0] I1=soc.cpu.cpuregs.regs.0.0_RDATA_3[1] I2=soc.cpu.cpuregs.regs.0.0_RDATA_6[2] I3=soc.cpu.cpuregs.regs.0.0_RDATA_5[3] O=soc.cpu.cpuregs.regs.0.0_RDATA_6_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011100000000000
.gate SB_DFF C=clock_out D=soc.cpu.cpuregs.regs.0.0_WDATA_14 Q=soc.cpu.cpuregs.regs.0.0_RDATA_7[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.0_RDATA_8[0] I1=soc.cpu.cpuregs.regs.0.0_RDATA_3[1] I2=soc.cpu.cpuregs.regs.0.0_RDATA_8[2] I3=soc.cpu.cpuregs.regs.0.0_RDATA_5[3] O=soc.cpu.cpuregs.regs.0.0_RDATA_8_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011100000000000
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.0_RDATA_9[0] I1=soc.cpu.cpuregs.regs.0.0_RDATA_3[1] I2=soc.cpu.cpuregs.regs.0.0_RDATA_9[2] I3=soc.cpu.cpuregs.regs.0.0_RDATA_5[3] O=soc.cpu.cpuregs.regs.0.0_RDATA_9_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011100000000000
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.0_RDATA[0] I1=soc.cpu.cpuregs.regs.0.0_RDATA_3[1] I2=soc.cpu.cpuregs.regs.0.0_RDATA[2] I3=soc.cpu.cpuregs.regs.0.0_RDATA_5[3] O=soc.cpu.cpuregs.regs.0.0_RDATA_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011100000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.latched_rd[3] I2=soc.cpu.latched_branch_SB_LUT4_I2_O[1] I3=soc.cpu.latched_branch_SB_LUT4_I2_O[2] O=soc.cpu.cpuregs.regs.0.0_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000000
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I1=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I2=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_10
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101111110011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2[0] I3=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2[1] O=soc.cpu.cpuregs.regs.0.0_WDATA_11
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=soc.cpu.latched_store_SB_LUT4_I2_2_O[3] I2=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I2[3] I3=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[4] I1=soc.cpu.irq_state[0] I2=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc[4] I3=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=soc.cpu.reg_pc[4]
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=$false I1=soc.cpu.reg_pc[3]
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I1=soc.cpu.reg_pc[2]
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$false CO=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.latched_compr I1=soc.cpu.reg_pc[1]
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I2=soc.cpu.reg_pc[2] I3=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[2] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_state[0] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[0] O=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.cpu.alu_out_q[2] I1=soc.cpu.reg_out[2] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_2_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.latched_compr O=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc[3] I3=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[3] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_state[0] I3=soc.cpu.cpuregs.regs.0.0_WDATA_14_SB_LUT4_O_I0_SB_LUT4_O_I3[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.cpu.reg_out[3] I1=soc.cpu.alu_out_q[3] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_2_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[13] I3=soc.cpu.irq_mask[13] O=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[5] I3=soc.cpu.irq_pending[5] O=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[25] I3=soc.cpu.irq_pending[25] O=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[4] I3=soc.cpu.irq_pending[4] O=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[4] I1=soc.cpu.irq_state[0] I2=soc.cpu.latched_store_SB_LUT4_I2_O[3] I3=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111011001110
.gate SB_LUT4 I0=$false I1=soc.cpu.alu_out_q[4] I2=soc.cpu.reg_out[4] I3=soc.cpu.latched_stalu O=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I1=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I2=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_12
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101111110011
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[0] I1=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I2=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2] I3=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_13
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101111110011
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_14_SB_LUT4_O_I0[0] I1=soc.cpu.cpuregs.regs.0.0_WDATA_14_SB_LUT4_O_I0[1] I2=soc.cpu.cpuregs.regs.0.0_WDATA_14_SB_LUT4_O_I0[2] I3=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_14
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101111110011
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[1] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_state[0] I3=soc.cpu.cpuregs.regs.0.0_WDATA_14_SB_LUT4_O_I0_SB_LUT4_O_I3[0] O=soc.cpu.cpuregs.regs.0.0_WDATA_14_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.cpu.reg_out[1] I1=soc.cpu.alu_out_q[1] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_2_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_14_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[1] I3=soc.cpu.irq_pending[1] O=soc.cpu.cpuregs.regs.0.0_WDATA_14_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[28] I3=soc.cpu.irq_pending[28] O=soc.cpu.cpuregs.regs.0.0_WDATA_14_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[16] I3=soc.cpu.irq_mask[16] O=soc.cpu.cpuregs.regs.0.0_WDATA_14_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[3] I3=soc.cpu.irq_pending[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_14_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=soc.cpu.cpuregs.regs.0.0_WDATA_15_SB_LUT4_O_I1[0] I2=soc.cpu.cpuregs.regs.0.0_WDATA_15_SB_LUT4_O_I1[1] I3=soc.cpu.cpuregs.regs.0.0_WDATA_15_SB_LUT4_O_I1[2] O=soc.cpu.cpuregs.regs.0.0_WDATA_15
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=$false I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_pending[0] I3=soc.cpu.irq_mask[0] O=soc.cpu.cpuregs.regs.0.0_WDATA_15_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=soc.cpu.latched_stalu I1=soc.cpu.alu_out_q[0] I2=soc.cpu.reg_out[0] I3=soc.cpu.latched_store_SB_LUT4_I2_2_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_15_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101100000000000
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] I1=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] I1=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] I1=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] I1=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] I1=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] I1=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] I1=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$false I1=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1[0] I2=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1[2] O=soc.cpu.cpuregs.regs.0.0_WDATA_8
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc[7] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3 O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[7] I1=soc.cpu.irq_state[0] I2=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$false I1=soc.cpu.irq_pending[7] I2=soc.cpu.irq_mask[7] I3=soc.cpu.irq_state[1] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_LUT4 I0=soc.cpu.reg_out[7] I1=soc.cpu.alu_out_q[7] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_2_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_CARRY CI=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=$false I1=soc.cpu.reg_pc[7]
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO CO=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=soc.cpu.reg_pc[8]
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=soc.cpu.reg_pc[9]
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=soc.cpu.reg_pc[10]
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=soc.cpu.reg_pc[11]
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=soc.cpu.reg_pc[12]
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=soc.cpu.reg_pc[13]
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=soc.cpu.reg_pc[14]
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=soc.cpu.reg_pc[15]
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=soc.cpu.reg_pc[16]
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=soc.cpu.reg_pc[17]
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=soc.cpu.reg_pc[18]
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=soc.cpu.reg_pc[19]
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=soc.cpu.reg_pc[20]
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=soc.cpu.reg_pc[21]
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=soc.cpu.reg_pc[22]
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=soc.cpu.reg_pc[23]
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=soc.cpu.reg_pc[24]
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=soc.cpu.reg_pc[25]
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=soc.cpu.reg_pc[26]
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=soc.cpu.reg_pc[27]
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=soc.cpu.reg_pc[28]
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=soc.cpu.reg_pc[29]
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=soc.cpu.reg_pc[30]
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc[31] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[31] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_state[0] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.cpu.reg_out[31] I1=soc.cpu.alu_out_q[31] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_2_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc[30] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[30] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_state[0] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_I0[2] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.cpu.alu_out_q[30] I1=soc.cpu.reg_out[30] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_2_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc[29] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[29] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_state[0] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.cpu.alu_out_q[29] I1=soc.cpu.reg_out[29] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_2_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc[28] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[28] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_state[0] I3=soc.cpu.cpuregs.regs.0.0_WDATA_14_SB_LUT4_O_I0_SB_LUT4_O_I3[1] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.cpu.alu_out_q[28] I1=soc.cpu.reg_out[28] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_2_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc[27] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[27] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_state[0] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_I0[0] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.cpu.reg_out[27] I1=soc.cpu.alu_out_q[27] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_2_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc[26] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[26] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_state[0] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_I0[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.cpu.reg_out[26] I1=soc.cpu.alu_out_q[26] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_2_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc[25] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[25] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_state[0] I3=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I2[2] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.cpu.alu_out_q[25] I1=soc.cpu.reg_out[25] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_2_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc[24] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[24] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_state[0] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_I0[0] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.cpu.reg_out[24] I1=soc.cpu.alu_out_q[24] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_2_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc[23] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[23] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_state[0] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[1] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.cpu.reg_out[23] I1=soc.cpu.alu_out_q[23] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_2_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc[22] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[22] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_state[0] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[1] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.cpu.alu_out_q[22] I1=soc.cpu.reg_out[22] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_2_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc[21] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[21] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_state[0] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.cpu.alu_out_q[21] I1=soc.cpu.reg_out[21] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_2_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc[20] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[20] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_state[0] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[0] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.cpu.alu_out_q[20] I1=soc.cpu.reg_out[20] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_2_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc[19] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[19] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_state[0] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.cpu.alu_out_q[19] I1=soc.cpu.reg_out[19] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_2_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc[18] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[18] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_state[0] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[2] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.cpu.reg_out[18] I1=soc.cpu.alu_out_q[18] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_2_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc[17] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[17] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_state[0] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_I0[2] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.cpu.reg_out[17] I1=soc.cpu.alu_out_q[17] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_2_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc[16] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[16] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_state[0] I3=soc.cpu.cpuregs.regs.0.0_WDATA_14_SB_LUT4_O_I0_SB_LUT4_O_I3[2] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.cpu.alu_out_q[16] I1=soc.cpu.reg_out[16] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_2_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc[15] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[15] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_state[0] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[2] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.cpu.reg_out[15] I1=soc.cpu.alu_out_q[15] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_2_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc[14] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[14] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_state[0] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.cpu.reg_out[14] I1=soc.cpu.alu_out_q[14] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_2_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_I0[0] I1=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[3] I2=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_I0[2] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_I0[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[27] I3=soc.cpu.irq_pending[27] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[17] I3=soc.cpu.irq_pending[17] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[26] I3=soc.cpu.irq_pending[26] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[0] I1=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[1] I2=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[2] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I2[0] I1=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I2=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0] I1=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1] I2=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[31] I3=soc.cpu.irq_mask[31] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[19] I3=soc.cpu.irq_pending[19] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[29] I3=soc.cpu.irq_pending[29] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[21] I3=soc.cpu.irq_mask[21] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[14] I3=soc.cpu.irq_pending[14] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc[13] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[13] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_state[0] I3=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I2[0] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.cpu.reg_out[13] I1=soc.cpu.alu_out_q[13] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_2_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc[12] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[12] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_state[0] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.cpu.alu_out_q[12] I1=soc.cpu.reg_out[12] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_2_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc[11] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[11] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_state[0] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_I0[1] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.cpu.alu_out_q[11] I1=soc.cpu.reg_out[11] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_2_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc[10] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[10] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_state[0] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[0] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.cpu.alu_out_q[10] I1=soc.cpu.reg_out[10] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_2_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc[9] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[9] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_state[0] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[1] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.cpu.reg_out[9] I1=soc.cpu.alu_out_q[9] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_2_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[2] I3=soc.cpu.irq_pending[2] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[9] I3=soc.cpu.irq_mask[9] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.irq_pending[7] I1=soc.cpu.irq_mask[7] I2=soc.cpu.irq_pending[0] I3=soc.cpu.irq_mask[0] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_14_SB_LUT4_O_I0_SB_LUT4_O_I3[0] I1=soc.cpu.cpuregs.regs.0.0_WDATA_14_SB_LUT4_O_I0_SB_LUT4_O_I3[1] I2=soc.cpu.cpuregs.regs.0.0_WDATA_14_SB_LUT4_O_I0_SB_LUT4_O_I3[2] I3=soc.cpu.cpuregs.regs.0.0_WDATA_14_SB_LUT4_O_I0_SB_LUT4_O_I3[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc[8] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[8] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_state[0] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.cpu.alu_out_q[8] I1=soc.cpu.reg_out[8] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_2_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[20] I3=soc.cpu.irq_mask[20] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[22] I3=soc.cpu.irq_pending[22] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[15] I3=soc.cpu.irq_mask[15] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[8] I3=soc.cpu.irq_pending[8] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_CARRY CI=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=$false I1=soc.cpu.reg_pc[6]
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=$false I1=soc.cpu.reg_pc[5]
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc[5] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[5] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_state[0] I3=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I2[1] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.cpu.alu_out_q[5] I1=soc.cpu.reg_out[5] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_2_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc[6] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[6] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_state[0] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.cpu.reg_out[6] I1=soc.cpu.alu_out_q[6] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_2_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_I0[0] I1=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_I0[1] I2=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_I0[2] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[24] I3=soc.cpu.irq_pending[24] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[11] I3=soc.cpu.irq_pending[11] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[30] I3=soc.cpu.irq_pending[30] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[0] I1=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[1] I2=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[2] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[0] I1=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[1] I2=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[2] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0] I1=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1] I2=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[10] I3=soc.cpu.irq_pending[10] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[23] I3=soc.cpu.irq_pending[23] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[18] I3=soc.cpu.irq_pending[18] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[12] I3=soc.cpu.irq_pending[12] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[6] I3=soc.cpu.irq_pending[6] O=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I1=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I2=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_9
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101111110011
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] I1=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110111011101
.gate SB_RAM40_4K MASK[0]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[1]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[2]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[3]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[4]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[5]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[6]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[7]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[8]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[9]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[10]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[11]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[12]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[13]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[14]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[15]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] RADDR[0]=soc.cpu.cpuregs.regs.0.0_RADDR_4 RADDR[1]=soc.cpu.cpuregs.regs.0.0_RADDR_3 RADDR[2]=soc.cpu.cpuregs.regs.0.0_RADDR_2[1] RADDR[3]=soc.cpu.cpuregs.regs.0.0_RADDR_1 RADDR[4]=soc.cpu.cpuregs.regs.0.0_RADDR RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clock_out RCLKE=$true RDATA[0]=soc.cpu.cpuregs.regs.0.1_RDATA_15[2] RDATA[1]=soc.cpu.cpuregs.regs.0.1_RDATA_14[2] RDATA[2]=soc.cpu.cpuregs.regs.0.1_RDATA_13[2] RDATA[3]=soc.cpu.cpuregs.regs.0.1_RDATA_12[2] RDATA[4]=soc.cpu.cpuregs.regs.0.1_RDATA_11[2] RDATA[5]=soc.cpu.cpuregs.regs.0.1_RDATA_10[2] RDATA[6]=soc.cpu.cpuregs.regs.0.1_RDATA_9[2] RDATA[7]=soc.cpu.cpuregs.regs.0.1_RDATA_8[2] RDATA[8]=soc.cpu.cpuregs.regs.0.1_RDATA_7[2] RDATA[9]=soc.cpu.cpuregs.regs.0.1_RDATA_6[2] RDATA[10]=soc.cpu.cpuregs.regs.0.1_RDATA_5[2] RDATA[11]=soc.cpu.cpuregs.regs.0.1_RDATA_4[2] RDATA[12]=soc.cpu.cpuregs.regs.0.1_RDATA_3[2] RDATA[13]=soc.cpu.cpuregs.regs.0.1_RDATA_2[2] RDATA[14]=soc.cpu.cpuregs.regs.0.1_RDATA_1[2] RDATA[15]=soc.cpu.cpuregs.regs.0.1_RDATA[2] RE=$true WADDR[0]=soc.cpu.latched_rd[0] WADDR[1]=soc.cpu.latched_rd[1] WADDR[2]=soc.cpu.latched_rd[2] WADDR[3]=soc.cpu.latched_rd[3] WADDR[4]=soc.cpu.latched_rd[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clock_out WCLKE=soc.cpu.cpuregs.regs.0.0_WCLKE WDATA[0]=soc.cpu.cpuregs.regs.0.1_WDATA_15 WDATA[1]=soc.cpu.cpuregs.regs.0.1_WDATA_7 WDATA[2]=soc.cpu.cpuregs.regs.0.1_WDATA_11 WDATA[3]=soc.cpu.cpuregs.regs.0.1_WDATA_3 WDATA[4]=soc.cpu.cpuregs.regs.0.1_WDATA_13 WDATA[5]=soc.cpu.cpuregs.regs.0.1_WDATA_5 WDATA[6]=soc.cpu.cpuregs.regs.0.1_WDATA_9 WDATA[7]=soc.cpu.cpuregs.regs.0.1_WDATA_1 WDATA[8]=soc.cpu.cpuregs.regs.0.1_WDATA_14 WDATA[9]=soc.cpu.cpuregs.regs.0.1_WDATA_6 WDATA[10]=soc.cpu.cpuregs.regs.0.1_WDATA_10 WDATA[11]=soc.cpu.cpuregs.regs.0.1_WDATA_2 WDATA[12]=soc.cpu.cpuregs.regs.0.1_WDATA_12 WDATA[13]=soc.cpu.cpuregs.regs.0.1_WDATA_4 WDATA[14]=soc.cpu.cpuregs.regs.0.1_WDATA_8 WDATA[15]=soc.cpu.cpuregs.regs.0.1_WDATA WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.1_RDATA_10[0] I1=soc.cpu.cpuregs.regs.0.0_RDATA_3[1] I2=soc.cpu.cpuregs.regs.0.1_RDATA_10[2] I3=soc.cpu.cpuregs.regs.0.0_RDATA_5[3] O=soc.cpu.cpuregs.regs.0.1_RDATA_10_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011100000000000
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.1_RDATA_11[0] I1=soc.cpu.cpuregs.regs.0.0_RDATA_3[1] I2=soc.cpu.cpuregs.regs.0.1_RDATA_11[2] I3=soc.cpu.cpuregs.regs.0.0_RDATA_5[3] O=soc.cpu.cpuregs.regs.0.1_RDATA_11_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011100000000000
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.1_RDATA_12[0] I1=soc.cpu.cpuregs.regs.0.0_RDATA_3[1] I2=soc.cpu.cpuregs.regs.0.1_RDATA_12[2] I3=soc.cpu.cpuregs.regs.0.0_RDATA_5[3] O=soc.cpu.cpuregs.regs.0.1_RDATA_12_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011100000000000
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.1_RDATA_13[0] I1=soc.cpu.cpuregs.regs.0.0_RDATA_3[1] I2=soc.cpu.cpuregs.regs.0.1_RDATA_13[2] I3=soc.cpu.cpuregs.regs.0.0_RDATA_5[3] O=soc.cpu.cpuregs.regs.0.1_RDATA_13_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011100000000000
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.1_RDATA_14[0] I1=soc.cpu.cpuregs.regs.0.0_RDATA_3[1] I2=soc.cpu.cpuregs.regs.0.1_RDATA_14[2] I3=soc.cpu.cpuregs.regs.0.0_RDATA_5[3] O=soc.cpu.cpuregs.regs.0.1_RDATA_14_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011100000000000
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.1_RDATA_15[0] I1=soc.cpu.cpuregs.regs.0.0_RDATA_3[1] I2=soc.cpu.cpuregs.regs.0.1_RDATA_15[2] I3=soc.cpu.cpuregs.regs.0.0_RDATA_5[3] O=soc.cpu.cpuregs.regs.0.1_RDATA_15_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011100000000000
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.1_RDATA_1[0] I1=soc.cpu.cpuregs.regs.0.0_RDATA_3[1] I2=soc.cpu.cpuregs.regs.0.1_RDATA_1[2] I3=soc.cpu.cpuregs.regs.0.0_RDATA_5[3] O=soc.cpu.cpuregs.regs.0.1_RDATA_1_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011100000000000
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.1_RDATA_2[0] I1=soc.cpu.cpuregs.regs.0.0_RDATA_3[1] I2=soc.cpu.cpuregs.regs.0.1_RDATA_2[2] I3=soc.cpu.cpuregs.regs.0.0_RDATA_5[3] O=soc.cpu.cpuregs.regs.0.1_RDATA_2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011100000000000
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.1_RDATA_3[0] I1=soc.cpu.cpuregs.regs.0.0_RDATA_3[1] I2=soc.cpu.cpuregs.regs.0.1_RDATA_3[2] I3=soc.cpu.cpuregs.regs.0.0_RDATA_5[3] O=soc.cpu.cpuregs.regs.0.1_RDATA_3_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011100000000000
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.1_RDATA_4[0] I1=soc.cpu.cpuregs.regs.0.0_RDATA_3[1] I2=soc.cpu.cpuregs.regs.0.1_RDATA_4[2] I3=soc.cpu.cpuregs.regs.0.0_RDATA_5[3] O=soc.cpu.cpuregs.regs.0.1_RDATA_4_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011100000000000
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.1_RDATA_5[0] I1=soc.cpu.cpuregs.regs.0.0_RDATA_3[1] I2=soc.cpu.cpuregs.regs.0.1_RDATA_5[2] I3=soc.cpu.cpuregs.regs.0.0_RDATA_5[3] O=soc.cpu.cpuregs.regs.0.1_RDATA_5_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011100000000000
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.1_RDATA_6[0] I1=soc.cpu.cpuregs.regs.0.0_RDATA_3[1] I2=soc.cpu.cpuregs.regs.0.1_RDATA_6[2] I3=soc.cpu.cpuregs.regs.0.0_RDATA_5[3] O=soc.cpu.cpuregs.regs.0.1_RDATA_6_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011100000000000
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.1_RDATA_7[0] I1=soc.cpu.cpuregs.regs.0.0_RDATA_3[1] I2=soc.cpu.cpuregs.regs.0.1_RDATA_7[2] I3=soc.cpu.cpuregs.regs.0.0_RDATA_5[3] O=soc.cpu.cpuregs.regs.0.1_RDATA_7_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011100000000000
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.1_RDATA_8[0] I1=soc.cpu.cpuregs.regs.0.0_RDATA_3[1] I2=soc.cpu.cpuregs.regs.0.1_RDATA_8[2] I3=soc.cpu.cpuregs.regs.0.0_RDATA_5[3] O=soc.cpu.cpuregs.regs.0.1_RDATA_8_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011100000000000
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.1_RDATA_9[0] I1=soc.cpu.cpuregs.regs.0.0_RDATA_3[1] I2=soc.cpu.cpuregs.regs.0.1_RDATA_9[2] I3=soc.cpu.cpuregs.regs.0.0_RDATA_5[3] O=soc.cpu.cpuregs.regs.0.1_RDATA_9_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011100000000000
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.1_RDATA[0] I1=soc.cpu.cpuregs.regs.0.0_RDATA_3[1] I2=soc.cpu.cpuregs.regs.0.1_RDATA[2] I3=soc.cpu.cpuregs.regs.0.0_RDATA_5[3] O=soc.cpu.cpuregs.regs.0.1_RDATA_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011100000000000
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] I1=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.cpuregs.regs.0.1_WDATA_10
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] I1=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.cpuregs.regs.0.1_WDATA_11
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] I1=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.cpuregs.regs.0.1_WDATA_12
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] I1=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.cpuregs.regs.0.1_WDATA_13
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] I1=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.cpuregs.regs.0.1_WDATA_14
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] I1=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.cpuregs.regs.0.1_WDATA_15
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] I1=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.cpuregs.regs.0.1_WDATA_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] I1=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.cpuregs.regs.0.1_WDATA_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] I1=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.cpuregs.regs.0.1_WDATA_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] I1=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.cpuregs.regs.0.1_WDATA_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] I1=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.cpuregs.regs.0.1_WDATA_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] I1=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.cpuregs.regs.0.1_WDATA_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] I1=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.cpuregs.regs.0.1_WDATA_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] I1=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.cpuregs.regs.0.1_WDATA_8
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] I1=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.cpuregs.regs.0.1_WDATA_9
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] I1=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.cpuregs.regs.0.1_WDATA
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110111011101
.gate SB_RAM40_4K MASK[0]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[1]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[2]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[3]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[4]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[5]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[6]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[7]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[8]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[9]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[10]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[11]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[12]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[13]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[14]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[15]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] RADDR[0]=soc.cpu.cpuregs.regs.1.0_RADDR_3 RADDR[1]=soc.cpu.cpuregs.regs.1.0_RADDR_2 RADDR[2]=soc.cpu.cpuregs.regs.1.0_RADDR_1 RADDR[3]=soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I3_O[2] RADDR[4]=soc.cpu.cpuregs.regs.1.0_RADDR RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clock_out RCLKE=$true RDATA[0]=soc.cpu.cpuregs.regs.1.0_RDATA_15[3] RDATA[1]=soc.cpu.cpuregs.regs.1.0_RDATA_14[3] RDATA[2]=soc.cpu.cpuregs.regs.1.0_RDATA_13[3] RDATA[3]=soc.cpu.cpuregs.regs.1.0_RDATA_12[3] RDATA[4]=soc.cpu.cpuregs.regs.1.0_RDATA_11[3] RDATA[5]=soc.cpu.cpuregs.regs.1.0_RDATA_10[3] RDATA[6]=soc.cpu.cpuregs.regs.1.0_RDATA_9[3] RDATA[7]=soc.cpu.cpuregs.regs.1.0_RDATA_8[3] RDATA[8]=soc.cpu.cpuregs.regs.1.0_RDATA_7[3] RDATA[9]=soc.cpu.cpuregs.regs.1.0_RDATA_6[3] RDATA[10]=soc.cpu.cpuregs.regs.1.0_RDATA_5[3] RDATA[11]=soc.cpu.cpuregs.regs.1.0_RDATA_4[3] RDATA[12]=soc.cpu.cpuregs.regs.1.0_RDATA_3[3] RDATA[13]=soc.cpu.cpuregs.regs.1.0_RDATA_2[3] RDATA[14]=soc.cpu.cpuregs.regs.1.0_RDATA_1[3] RDATA[15]=soc.cpu.cpuregs.regs.1.0_RDATA[3] RE=$true WADDR[0]=soc.cpu.latched_rd[0] WADDR[1]=soc.cpu.latched_rd[1] WADDR[2]=soc.cpu.latched_rd[2] WADDR[3]=soc.cpu.latched_rd[3] WADDR[4]=soc.cpu.latched_rd[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clock_out WCLKE=soc.cpu.cpuregs.regs.0.0_WCLKE WDATA[0]=soc.cpu.cpuregs.regs.0.0_WDATA_15 WDATA[1]=soc.cpu.cpuregs.regs.0.0_WDATA_7 WDATA[2]=soc.cpu.cpuregs.regs.0.0_WDATA_11 WDATA[3]=soc.cpu.cpuregs.regs.0.0_WDATA_3 WDATA[4]=soc.cpu.cpuregs.regs.0.0_WDATA_13 WDATA[5]=soc.cpu.cpuregs.regs.0.0_WDATA_5 WDATA[6]=soc.cpu.cpuregs.regs.0.0_WDATA_9 WDATA[7]=soc.cpu.cpuregs.regs.0.0_WDATA_1 WDATA[8]=soc.cpu.cpuregs.regs.0.0_WDATA_14 WDATA[9]=soc.cpu.cpuregs.regs.0.0_WDATA_6 WDATA[10]=soc.cpu.cpuregs.regs.0.0_WDATA_10 WDATA[11]=soc.cpu.cpuregs.regs.0.0_WDATA_2 WDATA[12]=soc.cpu.cpuregs.regs.0.0_WDATA_12 WDATA[13]=soc.cpu.cpuregs.regs.0.0_WDATA_4 WDATA[14]=soc.cpu.cpuregs.regs.0.0_WDATA_8 WDATA[15]=soc.cpu.cpuregs.regs.0.0_WDATA WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_rs1[2] I2=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O I3=soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[3] O=soc.cpu.cpuregs.regs.1.0_RADDR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_rs1[1] I2=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O I3=soc.cpu.decoded_rs1_SB_DFFE_Q_3_D[2] O=soc.cpu.cpuregs.regs.1.0_RADDR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_rs1[0] I2=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O I3=soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[3] O=soc.cpu.cpuregs.regs.1.0_RADDR_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_rs1[4] I2=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O I3=soc.cpu.decoded_rs1_SB_DFFE_Q_D[3] O=soc.cpu.cpuregs.regs.1.0_RADDR
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_DFF C=clock_out D=soc.cpu.cpuregs.regs.0.0_WDATA_5 Q=soc.cpu.cpuregs.regs.1.0_RDATA_10[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.0_RDATA_10[0] I1=soc.cpu.cpuregs.regs.1.0_RDATA_6[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_6[2] I3=soc.cpu.cpuregs.regs.1.0_RDATA_10[3] O=soc.cpu.irq_mask_SB_DFFESS_Q_21_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_DFF C=clock_out D=soc.cpu.cpuregs.regs.0.0_WDATA_13 Q=soc.cpu.cpuregs.regs.1.0_RDATA_11[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.0_RDATA_11[0] I1=soc.cpu.cpuregs.regs.1.0_RDATA_6[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_6[2] I3=soc.cpu.cpuregs.regs.1.0_RDATA_11[3] O=soc.cpu.irq_mask_SB_DFFESS_Q_29_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_DFF C=clock_out D=soc.cpu.cpuregs.regs.0.0_WDATA_3 Q=soc.cpu.cpuregs.regs.1.0_RDATA_12[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.0_RDATA_12[0] I1=soc.cpu.cpuregs.regs.1.0_RDATA_6[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_6[2] I3=soc.cpu.cpuregs.regs.1.0_RDATA_12[3] O=soc.cpu.irq_mask_SB_DFFESS_Q_19_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_RDATA_13[0] I1=soc.cpu.cpuregs.regs.1.0_RDATA_6[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_6[2] I3=soc.cpu.cpuregs.regs.1.0_RDATA_13[3] O=soc.cpu.cpuregs.regs.1.0_RDATA_13_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_DFF C=clock_out D=soc.cpu.cpuregs.regs.0.0_WDATA_7 Q=soc.cpu.cpuregs.regs.1.0_RDATA_14[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.0_RDATA_14[0] I1=soc.cpu.cpuregs.regs.1.0_RDATA_6[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_6[2] I3=soc.cpu.cpuregs.regs.1.0_RDATA_14[3] O=soc.cpu.irq_mask_SB_DFFESS_Q_23_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.0_RDATA_6[1] I1=soc.cpu.cpuregs.regs.0.0_RDATA_15[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_6[2] I3=soc.cpu.cpuregs.regs.1.0_RDATA_15[3] O=soc.cpu.irq_mask_SB_DFFESS_Q_31_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110100001000
.gate SB_DFF C=clock_out D=soc.cpu.cpuregs.regs.0.0_WDATA_8 Q=soc.cpu.cpuregs.regs.1.0_RDATA_1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.0_RDATA_1[0] I1=soc.cpu.cpuregs.regs.1.0_RDATA_6[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_6[2] I3=soc.cpu.cpuregs.regs.1.0_RDATA_1[3] O=soc.cpu.irq_mask_SB_DFFESS_Q_24_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_DFF C=clock_out D=soc.cpu.cpuregs.regs.0.0_WDATA_4 Q=soc.cpu.cpuregs.regs.1.0_RDATA_2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.0_RDATA_2[0] I1=soc.cpu.cpuregs.regs.1.0_RDATA_6[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_6[2] I3=soc.cpu.cpuregs.regs.1.0_RDATA_2[3] O=soc.cpu.irq_mask_SB_DFFESS_Q_20_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_RDATA_3[0] I1=soc.cpu.cpuregs.regs.1.0_RDATA_6[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_6[2] I3=soc.cpu.cpuregs.regs.1.0_RDATA_3[3] O=soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_LUT4 I0=soc.cpu.timer[3] I1=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] I2=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[2] I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3] O=soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010001100110011
.gate SB_DFF C=clock_out D=soc.cpu.cpuregs.regs.0.0_WDATA_2 Q=soc.cpu.cpuregs.regs.1.0_RDATA_4[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.0_RDATA_4[0] I1=soc.cpu.cpuregs.regs.1.0_RDATA_6[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_6[2] I3=soc.cpu.cpuregs.regs.1.0_RDATA_4[3] O=soc.cpu.irq_mask_SB_DFFESS_Q_18_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_DFF C=clock_out D=soc.cpu.cpuregs.regs.0.0_WDATA_10 Q=soc.cpu.cpuregs.regs.1.0_RDATA_5[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.0_RDATA_5[0] I1=soc.cpu.cpuregs.regs.1.0_RDATA_6[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_6[2] I3=soc.cpu.cpuregs.regs.1.0_RDATA_5[3] O=soc.cpu.irq_mask_SB_DFFESS_Q_26_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_DFF C=clock_out D=soc.cpu.cpuregs.regs.0.0_WDATA_6 Q=soc.cpu.cpuregs.regs.1.0_RDATA_6[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=soc.cpu.cpuregs.regs.1.0_RDATA_6_SB_DFF_Q_1_D Q=soc.cpu.cpuregs.regs.1.0_RDATA_6[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I3_O[0] I1=soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I3_O[1] I2=soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I3_O[2] I3=soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I3_O[3] O=soc.cpu.cpuregs.regs.1.0_RDATA_6_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_rs1[1] I2=soc.cpu.decoded_rs1[0] I3=soc.cpu.cpuregs.regs.1.0_RDATA_6_SB_LUT4_O_I3[2] O=soc.cpu.cpuregs.regs.1.0_RDATA_6[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_rs1[4] I2=soc.cpu.decoded_rs1[3] I3=soc.cpu.decoded_rs1[2] O=soc.cpu.cpuregs.regs.1.0_RDATA_6_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_RDATA_7[0] I1=soc.cpu.cpuregs.regs.1.0_RDATA_6[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_6[2] I3=soc.cpu.cpuregs.regs.1.0_RDATA_7[3] O=soc.cpu.cpuregs.regs.1.0_RDATA_7_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_LUT4 I0=soc.cpu.timer[1] I1=soc.cpu.irq_mask[1] I2=soc.cpu.instr_timer I3=soc.cpu.instr_maskirq O=soc.cpu.cpuregs.regs.1.0_RDATA_7_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.cpu.count_cycle[1] I1=soc.cpu.instr_timer_SB_LUT4_I1_O[1] I2=soc.cpu.instr_timer_SB_LUT4_I1_O[2] I3=soc.cpu.cpuregs.regs.1.0_RDATA_7_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3] O=soc.cpu.cpuregs.regs.1.0_RDATA_7_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.count_instr[1] I2=soc.cpu.instr_rdinstr I3=soc.cpu.cpuregs.regs.1.0_RDATA_7_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2] O=soc.cpu.cpuregs.regs.1.0_RDATA_7_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=soc.cpu.count_cycle[33] I1=soc.cpu.count_instr[33] I2=soc.cpu.instr_rdcycleh I3=soc.cpu.instr_rdinstrh O=soc.cpu.cpuregs.regs.1.0_RDATA_7_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFF C=clock_out D=soc.cpu.cpuregs.regs.0.0_WDATA_1 Q=soc.cpu.cpuregs.regs.1.0_RDATA_8[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.0_RDATA_8[0] I1=soc.cpu.cpuregs.regs.1.0_RDATA_6[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_6[2] I3=soc.cpu.cpuregs.regs.1.0_RDATA_8[3] O=soc.cpu.irq_mask_SB_DFFESS_Q_17_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_DFF C=clock_out D=soc.cpu.cpuregs.regs.0.0_WDATA_9 Q=soc.cpu.cpuregs.regs.1.0_RDATA_9[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.0_RDATA_9[0] I1=soc.cpu.cpuregs.regs.1.0_RDATA_6[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_6[2] I3=soc.cpu.cpuregs.regs.1.0_RDATA_9[3] O=soc.cpu.irq_mask_SB_DFFESS_Q_25_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_DFF C=clock_out D=soc.cpu.cpuregs.regs.0.0_WDATA Q=soc.cpu.cpuregs.regs.1.0_RDATA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.0_RDATA[0] I1=soc.cpu.cpuregs.regs.1.0_RDATA_6[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_6[2] I3=soc.cpu.cpuregs.regs.1.0_RDATA[3] O=soc.cpu.irq_mask_SB_DFFESS_Q_16_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_RAM40_4K MASK[0]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[1]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[2]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[3]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[4]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[5]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[6]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[7]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[8]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[9]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[10]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[11]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[12]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[13]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[14]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] MASK[15]=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] RADDR[0]=soc.cpu.cpuregs.regs.1.0_RADDR_3 RADDR[1]=soc.cpu.cpuregs.regs.1.0_RADDR_2 RADDR[2]=soc.cpu.cpuregs.regs.1.0_RADDR_1 RADDR[3]=soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I3_O[2] RADDR[4]=soc.cpu.cpuregs.regs.1.0_RADDR RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clock_out RCLKE=$true RDATA[0]=soc.cpu.cpuregs.regs.1.1_RDATA_15[3] RDATA[1]=soc.cpu.cpuregs.regs.1.1_RDATA_14[3] RDATA[2]=soc.cpu.cpuregs.regs.1.1_RDATA_13[3] RDATA[3]=soc.cpu.cpuregs.regs.1.1_RDATA_12[3] RDATA[4]=soc.cpu.cpuregs.regs.1.1_RDATA_11[3] RDATA[5]=soc.cpu.cpuregs.regs.1.1_RDATA_10[3] RDATA[6]=soc.cpu.cpuregs.regs.1.1_RDATA_9[3] RDATA[7]=soc.cpu.cpuregs.regs.1.1_RDATA_8[3] RDATA[8]=soc.cpu.cpuregs.regs.1.1_RDATA_7[3] RDATA[9]=soc.cpu.cpuregs.regs.1.1_RDATA_6[3] RDATA[10]=soc.cpu.cpuregs.regs.1.1_RDATA_5[3] RDATA[11]=soc.cpu.cpuregs.regs.1.1_RDATA_4[3] RDATA[12]=soc.cpu.cpuregs.regs.1.1_RDATA_3[3] RDATA[13]=soc.cpu.cpuregs.regs.1.1_RDATA_2[3] RDATA[14]=soc.cpu.cpuregs.regs.1.1_RDATA_1[3] RDATA[15]=soc.cpu.cpuregs.regs.1.1_RDATA[3] RE=$true WADDR[0]=soc.cpu.latched_rd[0] WADDR[1]=soc.cpu.latched_rd[1] WADDR[2]=soc.cpu.latched_rd[2] WADDR[3]=soc.cpu.latched_rd[3] WADDR[4]=soc.cpu.latched_rd[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clock_out WCLKE=soc.cpu.cpuregs.regs.0.0_WCLKE WDATA[0]=soc.cpu.cpuregs.regs.0.1_WDATA_15 WDATA[1]=soc.cpu.cpuregs.regs.0.1_WDATA_7 WDATA[2]=soc.cpu.cpuregs.regs.0.1_WDATA_11 WDATA[3]=soc.cpu.cpuregs.regs.0.1_WDATA_3 WDATA[4]=soc.cpu.cpuregs.regs.0.1_WDATA_13 WDATA[5]=soc.cpu.cpuregs.regs.0.1_WDATA_5 WDATA[6]=soc.cpu.cpuregs.regs.0.1_WDATA_9 WDATA[7]=soc.cpu.cpuregs.regs.0.1_WDATA_1 WDATA[8]=soc.cpu.cpuregs.regs.0.1_WDATA_14 WDATA[9]=soc.cpu.cpuregs.regs.0.1_WDATA_6 WDATA[10]=soc.cpu.cpuregs.regs.0.1_WDATA_10 WDATA[11]=soc.cpu.cpuregs.regs.0.1_WDATA_2 WDATA[12]=soc.cpu.cpuregs.regs.0.1_WDATA_12 WDATA[13]=soc.cpu.cpuregs.regs.0.1_WDATA_4 WDATA[14]=soc.cpu.cpuregs.regs.0.1_WDATA_8 WDATA[15]=soc.cpu.cpuregs.regs.0.1_WDATA WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_DFF C=clock_out D=soc.cpu.cpuregs.regs.0.1_WDATA_5 Q=soc.cpu.cpuregs.regs.1.1_RDATA_10[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.1_RDATA_10[0] I1=soc.cpu.cpuregs.regs.1.0_RDATA_6[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_6[2] I3=soc.cpu.cpuregs.regs.1.1_RDATA_10[3] O=soc.cpu.irq_mask_SB_DFFESS_Q_5_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_DFF C=clock_out D=soc.cpu.cpuregs.regs.0.1_WDATA_13 Q=soc.cpu.cpuregs.regs.1.1_RDATA_11[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.1_RDATA_11[0] I1=soc.cpu.cpuregs.regs.1.0_RDATA_6[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_6[2] I3=soc.cpu.cpuregs.regs.1.1_RDATA_11[3] O=soc.cpu.irq_mask_SB_DFFESS_Q_13_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_DFF C=clock_out D=soc.cpu.cpuregs.regs.0.1_WDATA_3 Q=soc.cpu.cpuregs.regs.1.1_RDATA_12[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.1_RDATA_12[0] I1=soc.cpu.cpuregs.regs.1.0_RDATA_6[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_6[2] I3=soc.cpu.cpuregs.regs.1.1_RDATA_12[3] O=soc.cpu.irq_mask_SB_DFFESS_Q_3_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_DFF C=clock_out D=soc.cpu.cpuregs.regs.0.1_WDATA_11 Q=soc.cpu.cpuregs.regs.1.1_RDATA_13[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.1_RDATA_13[0] I1=soc.cpu.cpuregs.regs.1.0_RDATA_6[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_6[2] I3=soc.cpu.cpuregs.regs.1.1_RDATA_13[3] O=soc.cpu.irq_mask_SB_DFFESS_Q_11_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_DFF C=clock_out D=soc.cpu.cpuregs.regs.0.1_WDATA_7 Q=soc.cpu.cpuregs.regs.1.1_RDATA_14[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.1_RDATA_14[0] I1=soc.cpu.cpuregs.regs.1.0_RDATA_6[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_6[2] I3=soc.cpu.cpuregs.regs.1.1_RDATA_14[3] O=soc.cpu.irq_mask_SB_DFFESS_Q_7_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_DFF C=clock_out D=soc.cpu.cpuregs.regs.0.1_WDATA_15 Q=soc.cpu.cpuregs.regs.1.1_RDATA_15[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.1_RDATA_15[0] I1=soc.cpu.cpuregs.regs.1.0_RDATA_6[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_6[2] I3=soc.cpu.cpuregs.regs.1.1_RDATA_15[3] O=soc.cpu.irq_mask_SB_DFFESS_Q_15_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_DFF C=clock_out D=soc.cpu.cpuregs.regs.0.1_WDATA_8 Q=soc.cpu.cpuregs.regs.1.1_RDATA_1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.1_RDATA_1[0] I1=soc.cpu.cpuregs.regs.1.0_RDATA_6[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_6[2] I3=soc.cpu.cpuregs.regs.1.1_RDATA_1[3] O=soc.cpu.irq_mask_SB_DFFESS_Q_8_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_DFF C=clock_out D=soc.cpu.cpuregs.regs.0.1_WDATA_4 Q=soc.cpu.cpuregs.regs.1.1_RDATA_2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.1_RDATA_2[0] I1=soc.cpu.cpuregs.regs.1.0_RDATA_6[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_6[2] I3=soc.cpu.cpuregs.regs.1.1_RDATA_2[3] O=soc.cpu.irq_mask_SB_DFFESS_Q_4_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_DFF C=clock_out D=soc.cpu.cpuregs.regs.0.1_WDATA_12 Q=soc.cpu.cpuregs.regs.1.1_RDATA_3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.1_RDATA_3[0] I1=soc.cpu.cpuregs.regs.1.0_RDATA_6[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_6[2] I3=soc.cpu.cpuregs.regs.1.1_RDATA_3[3] O=soc.cpu.cpuregs.regs.1.1_RDATA_3_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_LUT4 I0=soc.cpu.timer[19] I1=soc.cpu.irq_mask[19] I2=soc.cpu.instr_timer I3=soc.cpu.instr_maskirq O=soc.cpu.cpuregs.regs.1.1_RDATA_3_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.cpu.count_cycle[19] I1=soc.cpu.instr_timer_SB_LUT4_I1_O[1] I2=soc.cpu.instr_timer_SB_LUT4_I1_O[2] I3=soc.cpu.cpuregs.regs.1.1_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[3] O=soc.cpu.cpuregs.regs.1.1_RDATA_3_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.count_instr[19] I2=soc.cpu.instr_rdinstr I3=soc.cpu.cpuregs.regs.1.1_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2] O=soc.cpu.cpuregs.regs.1.1_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=soc.cpu.count_cycle[51] I1=soc.cpu.count_instr[51] I2=soc.cpu.instr_rdcycleh I3=soc.cpu.instr_rdinstrh O=soc.cpu.cpuregs.regs.1.1_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFF C=clock_out D=soc.cpu.cpuregs.regs.0.1_WDATA_2 Q=soc.cpu.cpuregs.regs.1.1_RDATA_4[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.1_RDATA_4[0] I1=soc.cpu.cpuregs.regs.1.0_RDATA_6[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_6[2] I3=soc.cpu.cpuregs.regs.1.1_RDATA_4[3] O=soc.cpu.cpuregs.regs.1.1_RDATA_4_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_LUT4 I0=soc.cpu.irq_mask[29] I1=soc.cpu.timer[29] I2=soc.cpu.instr_timer I3=soc.cpu.instr_maskirq O=soc.cpu.cpuregs.regs.1.1_RDATA_4_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=soc.cpu.count_cycle[29] I1=soc.cpu.instr_timer_SB_LUT4_I1_O[1] I2=soc.cpu.instr_timer_SB_LUT4_I1_O[2] I3=soc.cpu.cpuregs.regs.1.1_RDATA_4_SB_LUT4_I0_O_SB_LUT4_O_1_I3[3] O=soc.cpu.cpuregs.regs.1.1_RDATA_4_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.count_instr[29] I2=soc.cpu.instr_rdinstr I3=soc.cpu.cpuregs.regs.1.1_RDATA_4_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2] O=soc.cpu.cpuregs.regs.1.1_RDATA_4_SB_LUT4_I0_O_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=soc.cpu.count_instr[61] I1=soc.cpu.count_cycle[61] I2=soc.cpu.instr_rdcycleh I3=soc.cpu.instr_rdinstrh O=soc.cpu.cpuregs.regs.1.1_RDATA_4_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFF C=clock_out D=soc.cpu.cpuregs.regs.0.1_WDATA_10 Q=soc.cpu.cpuregs.regs.1.1_RDATA_5[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.1_RDATA_5[0] I1=soc.cpu.cpuregs.regs.1.0_RDATA_6[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_6[2] I3=soc.cpu.cpuregs.regs.1.1_RDATA_5[3] O=soc.cpu.cpuregs.regs.1.1_RDATA_5_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_LUT4 I0=soc.cpu.timer[21] I1=soc.cpu.irq_mask[21] I2=soc.cpu.instr_timer I3=soc.cpu.instr_maskirq O=soc.cpu.cpuregs.regs.1.1_RDATA_5_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.cpu.count_cycle[21] I1=soc.cpu.instr_timer_SB_LUT4_I1_O[1] I2=soc.cpu.instr_timer_SB_LUT4_I1_O[2] I3=soc.cpu.cpuregs.regs.1.1_RDATA_5_SB_LUT4_I0_O_SB_LUT4_O_1_I3[3] O=soc.cpu.cpuregs.regs.1.1_RDATA_5_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.count_instr[21] I2=soc.cpu.instr_rdinstr I3=soc.cpu.cpuregs.regs.1.1_RDATA_5_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2] O=soc.cpu.cpuregs.regs.1.1_RDATA_5_SB_LUT4_I0_O_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=soc.cpu.count_instr[53] I1=soc.cpu.count_cycle[53] I2=soc.cpu.instr_rdcycleh I3=soc.cpu.instr_rdinstrh O=soc.cpu.cpuregs.regs.1.1_RDATA_5_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFF C=clock_out D=soc.cpu.cpuregs.regs.0.1_WDATA_6 Q=soc.cpu.cpuregs.regs.1.1_RDATA_6[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.1_RDATA_6[0] I1=soc.cpu.cpuregs.regs.1.0_RDATA_6[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_6[2] I3=soc.cpu.cpuregs.regs.1.1_RDATA_6[3] O=soc.cpu.irq_mask_SB_DFFESS_Q_6_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_DFF C=clock_out D=soc.cpu.cpuregs.regs.0.1_WDATA_14 Q=soc.cpu.cpuregs.regs.1.1_RDATA_7[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.1_RDATA_7[0] I1=soc.cpu.cpuregs.regs.1.0_RDATA_6[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_6[2] I3=soc.cpu.cpuregs.regs.1.1_RDATA_7[3] O=soc.cpu.cpuregs.regs.1.1_RDATA_7_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_LUT4 I0=soc.cpu.irq_mask[17] I1=soc.cpu.timer[17] I2=soc.cpu.instr_timer I3=soc.cpu.instr_maskirq O=soc.cpu.cpuregs.regs.1.1_RDATA_7_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=soc.cpu.count_cycle[17] I1=soc.cpu.instr_timer_SB_LUT4_I1_O[1] I2=soc.cpu.instr_timer_SB_LUT4_I1_O[2] I3=soc.cpu.cpuregs.regs.1.1_RDATA_7_SB_LUT4_I0_O_SB_LUT4_O_1_I3[3] O=soc.cpu.cpuregs.regs.1.1_RDATA_7_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.count_instr[17] I2=soc.cpu.instr_rdinstr I3=soc.cpu.cpuregs.regs.1.1_RDATA_7_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2] O=soc.cpu.cpuregs.regs.1.1_RDATA_7_SB_LUT4_I0_O_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=soc.cpu.count_instr[49] I1=soc.cpu.count_cycle[49] I2=soc.cpu.instr_rdcycleh I3=soc.cpu.instr_rdinstrh O=soc.cpu.cpuregs.regs.1.1_RDATA_7_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFF C=clock_out D=soc.cpu.cpuregs.regs.0.1_WDATA_1 Q=soc.cpu.cpuregs.regs.1.1_RDATA_8[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.1_RDATA_8[0] I1=soc.cpu.cpuregs.regs.1.0_RDATA_6[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_6[2] I3=soc.cpu.cpuregs.regs.1.1_RDATA_8[3] O=soc.cpu.cpuregs.regs.1.1_RDATA_8_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_LUT4 I0=soc.cpu.irq_mask[30] I1=soc.cpu.timer[30] I2=soc.cpu.instr_timer I3=soc.cpu.instr_maskirq O=soc.cpu.cpuregs.regs.1.1_RDATA_8_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=soc.cpu.count_cycle[30] I1=soc.cpu.instr_timer_SB_LUT4_I1_O[1] I2=soc.cpu.instr_timer_SB_LUT4_I1_O[2] I3=soc.cpu.cpuregs.regs.1.1_RDATA_8_SB_LUT4_I0_O_SB_LUT4_O_1_I3[3] O=soc.cpu.cpuregs.regs.1.1_RDATA_8_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.count_instr[30] I2=soc.cpu.instr_rdinstr I3=soc.cpu.cpuregs.regs.1.1_RDATA_8_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2] O=soc.cpu.cpuregs.regs.1.1_RDATA_8_SB_LUT4_I0_O_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=soc.cpu.count_cycle[62] I1=soc.cpu.count_instr[62] I2=soc.cpu.instr_rdcycleh I3=soc.cpu.instr_rdinstrh O=soc.cpu.cpuregs.regs.1.1_RDATA_8_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFF C=clock_out D=soc.cpu.cpuregs.regs.0.1_WDATA_9 Q=soc.cpu.cpuregs.regs.1.1_RDATA_9[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.1_RDATA_9[0] I1=soc.cpu.cpuregs.regs.1.0_RDATA_6[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_6[2] I3=soc.cpu.cpuregs.regs.1.1_RDATA_9[3] O=soc.cpu.irq_mask_SB_DFFESS_Q_9_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_DFF C=clock_out D=soc.cpu.cpuregs.regs.0.1_WDATA Q=soc.cpu.cpuregs.regs.1.1_RDATA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.1_RDATA[0] I1=soc.cpu.cpuregs.regs.1.0_RDATA_6[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_6[2] I3=soc.cpu.cpuregs.regs.1.1_RDATA[3] O=soc.cpu.irq_mask_SB_DFFESS_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_DFFESR C=clock_out D=soc.cpu.decoded_imm_SB_DFFESR_Q_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.decoded_imm[1] R=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.cpu.decoded_imm_SB_DFFESR_Q_1_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.decoded_imm[2] R=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.cpu.decoded_imm_SB_DFFESR_Q_10_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.decoded_imm[11] R=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[31] I1=soc.cpu.is_sb_sh_sw I2=soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3[2] I3=soc.cpu.decoded_imm_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[3] O=soc.cpu.decoded_imm_SB_DFFESR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000101011111111
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j[11] I1=soc.cpu.mem_rdata_q[7] I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.instr_jal O=soc.cpu.decoded_imm_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFESR C=clock_out D=soc.cpu.decoded_imm_SB_DFFESR_Q_11_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.decoded_imm[12] R=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_j[12] I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2] O=soc.cpu.decoded_imm_SB_DFFESR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.instr_auipc I2=soc.cpu.instr_lui I3=soc.cpu.decoded_imm_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2] O=soc.cpu.decoded_imm_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001010111
.gate SB_DFFESR C=clock_out D=soc.cpu.decoded_imm_SB_DFFESR_Q_12_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.decoded_imm[13] R=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_j[13] I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2] O=soc.cpu.decoded_imm_SB_DFFESR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[13] I1=soc.cpu.instr_auipc I2=soc.cpu.instr_lui I3=soc.cpu.decoded_imm_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2] O=soc.cpu.decoded_imm_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001010111
.gate SB_DFFESR C=clock_out D=soc.cpu.decoded_imm_SB_DFFESR_Q_13_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.decoded_imm[14] R=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j[14] I1=soc.cpu.instr_jal I2=soc.cpu.decoded_imm_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2] I3=soc.cpu.decoded_imm_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2] O=soc.cpu.decoded_imm_SB_DFFESR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=soc.cpu.decoded_imm_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_DFFESR C=clock_out D=soc.cpu.decoded_imm_SB_DFFESR_Q_14_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.decoded_imm[15] R=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_j[15] I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2] O=soc.cpu.decoded_imm_SB_DFFESR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[15] I1=soc.cpu.instr_auipc I2=soc.cpu.instr_lui I3=soc.cpu.decoded_imm_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2] O=soc.cpu.decoded_imm_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001010111
.gate SB_DFFESR C=clock_out D=soc.cpu.decoded_imm_SB_DFFESR_Q_15_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.decoded_imm[16] R=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_j[16] I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2] O=soc.cpu.decoded_imm_SB_DFFESR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[16] I1=soc.cpu.instr_auipc I2=soc.cpu.instr_lui I3=soc.cpu.decoded_imm_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2] O=soc.cpu.decoded_imm_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001010111
.gate SB_DFFESR C=clock_out D=soc.cpu.decoded_imm_SB_DFFESR_Q_16_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.decoded_imm[17] R=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j[17] I1=soc.cpu.instr_jal I2=soc.cpu.decoded_imm_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2] I3=soc.cpu.decoded_imm_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2] O=soc.cpu.decoded_imm_SB_DFFESR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[17] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=soc.cpu.decoded_imm_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_DFFESR C=clock_out D=soc.cpu.decoded_imm_SB_DFFESR_Q_17_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.decoded_imm[18] R=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j[18] I1=soc.cpu.instr_jal I2=soc.cpu.decoded_imm_SB_DFFESR_Q_17_D_SB_LUT4_O_I2[2] I3=soc.cpu.decoded_imm_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2] O=soc.cpu.decoded_imm_SB_DFFESR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[18] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=soc.cpu.decoded_imm_SB_DFFESR_Q_17_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_j[30] I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2] O=soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q[31] I3=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1] O=soc.cpu.decoded_imm_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clock_out D=soc.cpu.decoded_imm_SB_DFFESR_Q_18_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.decoded_imm[19] R=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_j[19] I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[2] O=soc.cpu.decoded_imm_SB_DFFESR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[19] I1=soc.cpu.instr_auipc I2=soc.cpu.instr_lui I3=soc.cpu.decoded_imm_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2] O=soc.cpu.decoded_imm_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001010111
.gate SB_DFFESR C=clock_out D=soc.cpu.decoded_imm_SB_DFFESR_Q_19_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.decoded_imm[20] R=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[20] I1=soc.cpu.instr_auipc I2=soc.cpu.instr_lui I3=soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I3[3] O=soc.cpu.decoded_imm_SB_DFFESR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100011111111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[9] I1=soc.cpu.is_sb_sh_sw I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3] O=soc.cpu.decoded_imm_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100011111111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[22] I1=soc.cpu.decoded_imm_j[2] I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3[2] O=soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111100010101
.gate SB_DFFESR C=clock_out D=soc.cpu.decoded_imm_SB_DFFESR_Q_2_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.decoded_imm[3] R=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.cpu.decoded_imm_SB_DFFESR_Q_20_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.decoded_imm[21] R=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[21] I1=soc.cpu.instr_auipc I2=soc.cpu.instr_lui I3=soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I3[3] O=soc.cpu.decoded_imm_SB_DFFESR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100011111111
.gate SB_DFFESR C=clock_out D=soc.cpu.decoded_imm_SB_DFFESR_Q_21_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.decoded_imm[22] R=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[22] I1=soc.cpu.instr_auipc I2=soc.cpu.instr_lui I3=soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I3[3] O=soc.cpu.decoded_imm_SB_DFFESR_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100011111111
.gate SB_DFFESR C=clock_out D=soc.cpu.decoded_imm_SB_DFFESR_Q_22_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.decoded_imm[23] R=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[23] I1=soc.cpu.instr_auipc I2=soc.cpu.instr_lui I3=soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I3[3] O=soc.cpu.decoded_imm_SB_DFFESR_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100011111111
.gate SB_DFFESR C=clock_out D=soc.cpu.decoded_imm_SB_DFFESR_Q_23_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.decoded_imm[24] R=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[24] I1=soc.cpu.instr_auipc I2=soc.cpu.instr_lui I3=soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I3[3] O=soc.cpu.decoded_imm_SB_DFFESR_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100011111111
.gate SB_DFFESR C=clock_out D=soc.cpu.decoded_imm_SB_DFFESR_Q_24_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.decoded_imm[25] R=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[25] I1=soc.cpu.instr_auipc I2=soc.cpu.instr_lui I3=soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I3[3] O=soc.cpu.decoded_imm_SB_DFFESR_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100011111111
.gate SB_DFFESR C=clock_out D=soc.cpu.decoded_imm_SB_DFFESR_Q_25_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.decoded_imm[26] R=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[26] I1=soc.cpu.instr_auipc I2=soc.cpu.instr_lui I3=soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I3[3] O=soc.cpu.decoded_imm_SB_DFFESR_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100011111111
.gate SB_DFFESR C=clock_out D=soc.cpu.decoded_imm_SB_DFFESR_Q_26_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.decoded_imm[27] R=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[27] I1=soc.cpu.instr_auipc I2=soc.cpu.instr_lui I3=soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I3[3] O=soc.cpu.decoded_imm_SB_DFFESR_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100011111111
.gate SB_DFFESR C=clock_out D=soc.cpu.decoded_imm_SB_DFFESR_Q_27_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.decoded_imm[28] R=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[28] I1=soc.cpu.instr_auipc I2=soc.cpu.instr_lui I3=soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I3[3] O=soc.cpu.decoded_imm_SB_DFFESR_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100011111111
.gate SB_DFFESR C=clock_out D=soc.cpu.decoded_imm_SB_DFFESR_Q_28_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.decoded_imm[29] R=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[29] I1=soc.cpu.instr_auipc I2=soc.cpu.instr_lui I3=soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I3[3] O=soc.cpu.decoded_imm_SB_DFFESR_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100011111111
.gate SB_DFFESR C=clock_out D=soc.cpu.decoded_imm_SB_DFFESR_Q_29_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.decoded_imm[30] R=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[30] I1=soc.cpu.instr_auipc I2=soc.cpu.instr_lui I3=soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I3[3] O=soc.cpu.decoded_imm_SB_DFFESR_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100011111111
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_j[3] I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2] O=soc.cpu.decoded_imm_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[23] I2=soc.cpu.decoded_imm_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1] I3=soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3[2] O=soc.cpu.decoded_imm_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100000011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[10] I2=soc.cpu.is_sb_sh_sw I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=soc.cpu.decoded_imm_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_DFFESR C=clock_out D=soc.cpu.decoded_imm_SB_DFFESR_Q_3_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.decoded_imm[4] R=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.cpu.decoded_imm_SB_DFFESR_Q_30_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.decoded_imm[31] R=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[31] I1=soc.cpu.instr_auipc I2=soc.cpu.instr_lui I3=soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I3[3] O=soc.cpu.decoded_imm_SB_DFFESR_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100011111111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[11] I1=soc.cpu.is_sb_sh_sw I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.decoded_imm_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[3] O=soc.cpu.decoded_imm_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100011111111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[24] I1=soc.cpu.decoded_imm_j[4] I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3[2] O=soc.cpu.decoded_imm_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111100010101
.gate SB_DFFESR C=clock_out D=soc.cpu.decoded_imm_SB_DFFESR_Q_4_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.decoded_imm[5] R=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[25] I1=soc.cpu.decoded_imm_j[5] I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1] O=soc.cpu.decoded_imm_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100000011101010
.gate SB_DFFESR C=clock_out D=soc.cpu.decoded_imm_SB_DFFESR_Q_5_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.decoded_imm[6] R=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[26] I1=soc.cpu.decoded_imm_j[6] I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1] O=soc.cpu.decoded_imm_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100000011101010
.gate SB_DFFESR C=clock_out D=soc.cpu.decoded_imm_SB_DFFESR_Q_6_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.decoded_imm[7] R=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[27] I1=soc.cpu.decoded_imm_j[7] I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1] O=soc.cpu.decoded_imm_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100000011101010
.gate SB_DFFESR C=clock_out D=soc.cpu.decoded_imm_SB_DFFESR_Q_7_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.decoded_imm[8] R=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[28] I1=soc.cpu.decoded_imm_j[8] I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1] O=soc.cpu.decoded_imm_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100000011101010
.gate SB_DFFESR C=clock_out D=soc.cpu.decoded_imm_SB_DFFESR_Q_8_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.decoded_imm[9] R=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[29] I1=soc.cpu.decoded_imm_j[9] I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1] O=soc.cpu.decoded_imm_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100000011101010
.gate SB_DFFESR C=clock_out D=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.decoded_imm[10] R=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[30] I1=soc.cpu.decoded_imm_j[10] I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1] O=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100000011101010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_sh_SB_LUT4_I0_O[0] I3=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1] O=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[8] I1=soc.cpu.is_sb_sh_sw I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.decoded_imm_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] O=soc.cpu.decoded_imm_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100011111111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[21] I1=soc.cpu.decoded_imm_j[1] I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3[2] O=soc.cpu.decoded_imm_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111100010101
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_imm_SB_DFFE_Q_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.decoded_imm[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[20] I1=soc.cpu.mem_rdata_q[7] I2=soc.cpu.is_sb_sh_sw I3=soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3[2] O=soc.cpu.decoded_imm_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100000011101010
.gate SB_LUT4 I0=$false I1=soc.cpu.is_sb_sh_sw I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3[2] O=soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_imm_j_SB_DFFE_Q_D E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.decoded_imm_j[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.decoded_imm_j[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.decoded_imm_j[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[3] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[2] I3=soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O_SB_LUT4_I2_O[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=soc.cpu.mem_la_secondword I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[3] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000100111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[2] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[3] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=soc.cpu.mem_la_secondword I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[3] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011100100
.gate SB_LUT4 I0=soc.cpu.mem_la_secondword I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[2] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[3] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] I1=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[2] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[3] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_16bit_buffer[13] I3=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[29] I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I2=soc.cpu.mem_xfer I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011001010
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[13] I2=soc.cpu.mem_xfer I3=soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1] O=soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[29] I3=iomem_ready_SB_LUT4_I0_1_O[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.bram_only.mem.0.1_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0] I1=soc.bram_only.mem.0.1_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I2=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] I3=soc.bram_only.mem.0.1_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110010001100
.gate SB_LUT4 I0=soc.cpu.mem_la_secondword I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110110101000
.gate SB_LUT4 I0=soc.load.word_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0] I1=soc.load.word_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1] I2=soc.load.word_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2] I3=soc.cpu.mem_xfer O=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010111000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q[14] I3=soc.cpu.mem_xfer O=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000110011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_16bit_buffer[14] I3=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] I1=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[30] I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_2_I1[0] I2=soc.cpu.mem_xfer I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_2_I1[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011001010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_2_I1[0] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_2_I1[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[30] I3=iomem_ready_SB_LUT4_I0_1_O[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_2_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.decoded_imm_j[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1] I3=soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O_SB_LUT4_I2_O[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.decoded_imm_j[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[3] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I3=soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O_SB_LUT4_I2_O[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_la_secondword I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] I2=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011000000
.gate SB_LUT4 I0=soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110111001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I2[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_16bit_buffer[4] I3=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_16bit_buffer[12] I3=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[28] I2=soc.cpu.mem_xfer I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] I2=soc.cpu.mem_xfer I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011001010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[12] I3=iomem_ready_SB_LUT4_I0_1_O[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[25] I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0] I2=soc.cpu.mem_xfer I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011001010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wordsize[2] I3=soc.cpu.reg_op1[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wordsize[2] I2=soc.cpu.mem_wordsize[1] I3=soc.cpu.reg_op1[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[25] I3=iomem_ready_SB_LUT4_I0_1_O[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[0] I1=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[1] I2=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] I3=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[3] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110010001100
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.decoded_imm_j[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[3] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I3=soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O_SB_LUT4_I2_O[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[27] I1=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1] I2=soc.cpu.mem_xfer I3=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[3] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011001010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[11] I1=soc.bram_only.mem.0.24_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0] I2=soc.cpu.mem_xfer I3=soc.bram_only.mem.0.24_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011001010
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.decoded_imm_j[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[2] I2=soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0] I3=soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O_SB_LUT4_I2_O[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[26] I2=soc.cpu.mem_xfer I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[2] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_I3[0] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_I3[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] I1=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010010000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[26] I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I2=soc.cpu.mem_xfer I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011001010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[10] I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] I2=soc.cpu.mem_xfer I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011001010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[10] I3=iomem_ready_SB_LUT4_I0_1_O[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.bram_only.mem.0.0_RDATA_10_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0] I1=soc.bram_only.mem.0.0_RDATA_10_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I2=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] I3=soc.bram_only.mem.0.0_RDATA_10_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110010001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[26] I3=iomem_ready_SB_LUT4_I0_1_O[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.decoded_imm_j[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[2] I2=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0] I3=soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O_SB_LUT4_I2_O[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[25] I2=soc.cpu.mem_xfer I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[2] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_LUT4 I0=$false I1=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I1_I2[2] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[2] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_16bit_buffer[9] I3=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] I2=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[9] I2=soc.cpu.mem_xfer I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.decoded_imm_j[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2] I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100000011
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.decoded_imm_j[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I3[0] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110000000000000
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.decoded_imm_j[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1] I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.decoded_imm_j[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFFE_Q_3_D[0] I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I3[0] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[0] I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2] I3=soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[0] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100110011001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[0] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2] I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[0] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[3] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100100000000000
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.decoded_imm_j[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I3[0] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0] I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I0_I1[3] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I0_I1[0] I3=soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1] O=soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001100000001
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[0] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I0_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[0] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[3] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I0_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1] I3=soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O_SB_LUT4_I2_O[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011111100
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.decoded_imm_j[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I3[0] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.decoded_imm_j[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I3[0] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.decoded_imm_j[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I3[0] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I3[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[1] I3=soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O_SB_LUT4_I2_O[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_imm_j_SB_DFFE_Q_6_D E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.decoded_imm_j[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[0] I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I3[0] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100110000
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_imm_j_SB_DFFE_Q_7_D E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.decoded_imm_j[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[2] I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I3[0] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100110000
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.decoded_imm_j[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.decoded_imm_j[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I3[0] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0] I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I3[0] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[31] I2=soc.cpu.mem_xfer I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[1] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I1_I3[0] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100110011
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[0] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[2] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[3] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[0] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[2] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_I3[1] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I3[2] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O_SB_LUT4_I2_O[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[3] I3=soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[0] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[0] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[2] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[15] I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I2=soc.cpu.mem_xfer I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011001010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[31] I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] I2=soc.cpu.mem_xfer I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011001010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[31] I3=iomem_ready_SB_LUT4_I0_1_O[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[15] I3=iomem_ready_SB_LUT4_I0_1_O[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.bram_only.mem.0.0_RDATA_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0] I1=soc.bram_only.mem.0.0_RDATA_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I2=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] I3=soc.bram_only.mem.0.0_RDATA_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110010001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I3=soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O_SB_LUT4_I2_O[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_rd_SB_DFFE_Q_D E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.decoded_rd[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_rd_SB_DFFE_Q_1_D E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.decoded_rd[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1] I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2] O=soc.cpu.decoded_rd_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_rd_SB_DFFE_Q_2_D E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.decoded_rd[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I2=soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1] I3=soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2[2] O=soc.cpu.decoded_rd_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010000010110011
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_rd_SB_DFFE_Q_3_D E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.decoded_rd[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFFE_Q_3_D[0] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[2] I2=soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1] I3=soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2[2] O=soc.cpu.decoded_rd_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010000010110011
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_rd_SB_DFFE_Q_4_D E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.decoded_rd[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0] I2=soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1] I3=soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2[2] O=soc.cpu.decoded_rd_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100111111
.gate SB_LUT4 I0=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I2=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2] I3=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O[3] O=soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000111110011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3] O=soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I2=soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[1] I3=soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[2] O=soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3[0] I3=soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3[1] O=soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2] I3=soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3[1] O=soc.cpu.decoded_rd_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1] O=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[0] I3=soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1] O=soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[3] O=soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_rs1_SB_DFFE_Q_D[3] E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.decoded_rs1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_rs1_SB_DFFE_Q_1_D E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.decoded_rs1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[2] I3=soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3] O=soc.cpu.decoded_rs1_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[3] E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.decoded_rs1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=soc.cpu.decoded_rs1[2] I1=soc.cpu.latched_rd[2] I2=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O I3=soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[3] O=soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100100100111001
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I1=soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1] I2=soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1] I3=soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2] O=soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101110111001101
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[0] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2] I3=soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[0] O=soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100110011001100
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_rs1_SB_DFFE_Q_3_D[2] E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.decoded_rs1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=soc.cpu.latched_rd[1] I1=soc.cpu.decoded_rs1[1] I2=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O I3=soc.cpu.decoded_rs1_SB_DFFE_Q_3_D[2] O=soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100101011001
.gate SB_LUT4 I0=soc.cpu.latched_rd[3] I1=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] I2=soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I3_O[2] I3=soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I3_O[3] O=soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000100000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[2] I1=soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1] I2=soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2] I3=soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3] O=soc.cpu.decoded_rs1_SB_DFFE_Q_3_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000111111111
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[3] E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.decoded_rs1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=soc.cpu.decoded_rs1[0] I1=soc.cpu.latched_rd[0] I2=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O I3=soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[3] O=soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011011011000110
.gate SB_LUT4 I0=soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0] I1=soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1] I2=soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1] I3=soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2] O=soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111011100110111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[0] I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I3[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2] I3=soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[0] O=soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001100110011
.gate SB_LUT4 I0=soc.cpu.latched_rd[4] I1=soc.cpu.decoded_rs1[4] I2=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O I3=soc.cpu.decoded_rs1_SB_DFFE_Q_D[3] O=soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100101011001
.gate SB_LUT4 I0=soc.cpu.decoded_rs1[3] I1=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O I2=soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[2] I3=soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3] O=soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111011101110
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_O[0] I1=soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1[1] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_O[2] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_O[3] O=soc.cpu.decoded_rs1_SB_DFFE_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[0] I3=soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1[1] O=soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_1_I1[0] I2=soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_1_I1[1] I3=soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1[1] O=soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[0] O=soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[0] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[0] O=soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_LUT4 I0=soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I1=soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I2=soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I3=soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3] O=soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000010000
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I0_I1[0] I1=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[0] I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[3] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I0_I1[3] O=soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000110111
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[0] I2=soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[2] O=soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111110000
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_rs2_SB_DFFE_Q_D[3] E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.decoded_rs2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[3] E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.decoded_rs2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=soc.cpu.latched_rd[3] I1=soc.cpu.decoded_rs2[3] I2=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O I3=soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[3] O=soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100101011001
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[2] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[2] I3=soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3] O=soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100011111111
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I3[0] I1=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[1] I2=soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2] O=soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000101
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[0] I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[1] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2] O=soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[2] E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.decoded_rs2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3] O=soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110011101110
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[3] E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.decoded_rs2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFFE_Q_3_D[0] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3] O=soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110011101110
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[3] E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.decoded_rs2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=soc.cpu.decoded_rs2[0] I1=soc.cpu.latched_rd[0] I2=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O I3=soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[3] O=soc.cpu.cpuregs.regs.0.0_RADDR_2_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011011011000110
.gate SB_LUT4 I0=$false I1=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2] O=soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011111100
.gate SB_LUT4 I0=soc.cpu.latched_rd[4] I1=soc.cpu.decoded_rs2[4] I2=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O I3=soc.cpu.decoded_rs2_SB_DFFE_Q_D[3] O=soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101011010100110
.gate SB_LUT4 I0=soc.cpu.decoded_rs2[1] I1=soc.cpu.latched_rd[1] I2=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O I3=soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[3] O=soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010011000100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[2] O=soc.cpu.decoded_rs2_SB_DFFE_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111011101100
.gate SB_DFFSR C=clock_out D=soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3[3] Q=soc.cpu.decoder_pseudo_trigger R=soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=soc.processeur_actif I2=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] I3=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_I3[1] O=soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoder_pseudo_trigger I3=soc.cpu.decoder_trigger O=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_DFF C=clock_out D=soc.cpu.decoder_trigger_SB_DFF_Q_D Q=soc.cpu.decoder_trigger
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] I1=soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1[1] I2=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O I3=soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3[3] O=soc.cpu.decoder_trigger_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111010101110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I3=soc.cpu.instr_bge_SB_LUT4_I1_O[2] O=soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFSR C=clock_out D=soc.cpu.do_waitirq_SB_DFFSR_Q_D[0] Q=soc.cpu.do_waitirq R=soc.cpu.do_waitirq_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=soc.cpu.do_waitirq_SB_DFFSR_Q_D[0] I2=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I2_O[3] I3=soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3[1] O=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] I2=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2] O=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D[0] I3=soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3[1] O=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=soc.cpu.decoder_trigger I1=soc.cpu.reg_pc_SB_DFFESR_Q_1_D[2] I2=soc.cpu.do_waitirq_SB_LUT4_I0_O[2] I3=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I3[3] O=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000000
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoder_trigger I2=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100100001000000
.gate SB_LUT4 I0=$false I1=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I1[0] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I1[1] I3=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I1[2] O=soc.cpu.do_waitirq_SB_DFFSR_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.irq_pending[3] I2=soc.cpu.irq_pending[0] I3=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2] O=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=soc.cpu.irq_pending[11] I1=soc.cpu.irq_pending[8] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2] I3=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3] O=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.cpu.irq_pending[10] I1=soc.cpu.irq_pending[9] I2=soc.cpu.irq_pending[2] I3=soc.cpu.irq_pending[1] O=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_pending[15] I1=soc.cpu.irq_pending[14] I2=soc.cpu.irq_pending[13] I3=soc.cpu.irq_pending[12] O=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0] I1=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2] I3=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3] O=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.irq_pending[27] I1=soc.cpu.irq_pending[26] I2=soc.cpu.irq_pending[25] I3=soc.cpu.irq_pending[24] O=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_pending[31] I1=soc.cpu.irq_pending[30] I2=soc.cpu.irq_pending[29] I3=soc.cpu.irq_pending[28] O=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_pending[19] I1=soc.cpu.irq_pending[18] I2=soc.cpu.irq_pending[17] I3=soc.cpu.irq_pending[16] O=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_pending[23] I1=soc.cpu.irq_pending[22] I2=soc.cpu.irq_pending[21] I3=soc.cpu.irq_pending[20] O=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_pending[7] I1=soc.cpu.irq_pending[6] I2=soc.cpu.irq_pending[5] I3=soc.cpu.irq_pending[4] O=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[1] I2=soc.processeur_actif I3=soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3[1] O=soc.cpu.do_waitirq_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=soc.cpu.do_waitirq I1=soc.cpu.instr_waitirq I2=soc.cpu.decoder_trigger I3=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I2_O[3] O=soc.cpu.do_waitirq_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011011100000000
.gate SB_LUT4 I0=soc.cpu.do_waitirq I1=soc.cpu.instr_waitirq I2=soc.cpu.decoder_trigger I3=soc.cpu.irq_delay_SB_LUT4_I0_O[0] O=soc.cpu.do_waitirq_SB_LUT4_I0_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0] I3=soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1] O=soc.cpu.do_waitirq_SB_LUT4_I0_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=soc.cpu.do_waitirq I1=soc.cpu.instr_waitirq I2=soc.cpu.decoder_trigger I3=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I2_O[3] O=soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100100000000000
.gate SB_LUT4 I0=soc.cpu.cpu_state[1] I1=soc.processeur_actif I2=soc.cpu.decoder_trigger I3=soc.cpu.do_waitirq_SB_LUT4_I0_O[2] O=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011001100110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.cpu_state[2] I2=soc.cpu.do_waitirq I3=soc.cpu.decoder_trigger O=soc.cpu.do_waitirq_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000100010000
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=soc.cpu.do_waitirq_SB_LUT4_I2_O[1] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] I3=soc.cpu.reg_pc_SB_DFFESR_Q_27_D[0] O=soc.cpu.mem_do_prefetch_SB_LUT4_I2_3_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000100
.gate SB_DFFESR C=clock_out D=soc.cpu.instr_add_SB_DFFESR_Q_D E=soc.cpu.instr_or_SB_DFFESR_Q_E Q=soc.cpu.instr_add R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[13] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.is_alu_reg_reg_SB_LUT4_I2_O[3] O=soc.cpu.instr_add_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_DFFESR C=clock_out D=soc.cpu.instr_addi_SB_DFFESR_Q_D E=soc.cpu.instr_or_SB_DFFESR_Q_E Q=soc.cpu.instr_addi R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[13] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.is_alu_reg_imm O=soc.cpu.instr_addi_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_DFFESR C=clock_out D=soc.cpu.instr_and_SB_DFFESR_Q_D E=soc.cpu.instr_or_SB_DFFESR_Q_E Q=soc.cpu.instr_and R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[13] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.is_alu_reg_reg_SB_LUT4_I2_O[3] O=soc.cpu.instr_and_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_andi I3=soc.cpu.instr_and O=soc.cpu.instr_sll_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFFESR C=clock_out D=soc.cpu.instr_andi_SB_DFFESR_Q_D E=soc.cpu.instr_or_SB_DFFESR_Q_E Q=soc.cpu.instr_andi R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[13] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.is_alu_reg_imm O=soc.cpu.instr_andi_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFE C=clock_out D=soc.cpu.instr_auipc_SB_DFFE_Q_D E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.instr_auipc
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[1] O=soc.cpu.instr_auipc_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[0] I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[0] O=soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3] O=soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.instr_beq_SB_DFFESR_Q_D E=soc.cpu.instr_or_SB_DFFESR_Q_E Q=soc.cpu.instr_beq R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[13] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=soc.cpu.instr_beq_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=soc.cpu.instr_lb I1=soc.cpu.instr_beq I2=soc.cpu.instr_addi I3=soc.cpu.instr_add O=soc.cpu.instr_beq_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_DFFESR C=clock_out D=soc.cpu.instr_bge_SB_DFFESR_Q_D E=soc.cpu.instr_or_SB_DFFESR_Q_E Q=soc.cpu.instr_bge R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2] O=soc.cpu.instr_bge_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.is_slti_blt_slt I1=soc.cpu.instr_bge I2=soc.cpu.instr_bne_SB_LUT4_I0_O[2] I3=soc.cpu.instr_bne_SB_LUT4_I0_O[3] O=soc.cpu.instr_bge_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=soc.cpu.instr_bgeu I1=soc.cpu.instr_bge I2=soc.cpu.instr_blt_SB_LUT4_I1_O[2] I3=soc.cpu.instr_blt_SB_LUT4_I1_O[3] O=soc.cpu.instr_sra_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I2=soc.cpu.cpu_state[0] I3=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] O=soc.cpu.instr_bge_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_DFFESR C=clock_out D=soc.cpu.instr_bgeu_SB_DFFESR_Q_D E=soc.cpu.instr_or_SB_DFFESR_Q_E Q=soc.cpu.instr_bgeu R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[13] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=soc.cpu.instr_bgeu_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.is_sltiu_bltu_sltu I1=soc.cpu.instr_bgeu I2=soc.cpu.instr_bne_SB_LUT4_I0_I2[2] I3=soc.cpu.instr_bgeu_SB_LUT4_I1_I3 O=soc.cpu.instr_bgeu_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010100110011
.gate SB_CARRY CI=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1 CO=soc.cpu.instr_bgeu_SB_LUT4_I1_I3 I0=soc.cpu.reg_op2[31] I1=soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.attr src "picorv32.v:1237.14-1237.49|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[31] O=soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=clock_out D=soc.cpu.instr_blt_SB_DFFESR_Q_D E=soc.cpu.instr_or_SB_DFFESR_Q_E Q=soc.cpu.instr_blt R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[13] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=soc.cpu.instr_blt_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000000
.gate SB_LUT4 I0=soc.cpu.instr_lw I1=soc.cpu.instr_blt I2=soc.cpu.instr_lbu I3=soc.cpu.instr_ori O=soc.cpu.instr_blt_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_slti I2=soc.cpu.instr_blt I3=soc.cpu.instr_slt O=soc.cpu.is_slti_blt_slt_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111111100
.gate SB_DFFESR C=clock_out D=soc.cpu.instr_bltu_SB_DFFESR_Q_D E=soc.cpu.instr_or_SB_DFFESR_Q_E Q=soc.cpu.instr_bltu R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[13] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=soc.cpu.instr_bltu_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_bltu I2=soc.cpu.instr_sltu I3=soc.cpu.instr_sltiu O=soc.cpu.is_sltiu_bltu_sltu_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111111100
.gate SB_DFFESR C=clock_out D=soc.cpu.instr_bne_SB_DFFESR_Q_D E=soc.cpu.instr_or_SB_DFFESR_Q_E Q=soc.cpu.instr_bne R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I3[1] O=soc.cpu.instr_bne_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.instr_bne I1=soc.cpu.instr_bgeu_SB_LUT4_I1_O[1] I2=soc.cpu.instr_bne_SB_LUT4_I0_I2[2] I3=soc.cpu.instr_bgeu_SB_LUT4_I1_O[3] O=soc.cpu.instr_bne_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011010100000000
.gate SB_LUT4 I0=soc.cpu.instr_bne_SB_LUT4_I0_I2_SB_LUT4_O_I0[0] I1=soc.cpu.instr_bne_SB_LUT4_I0_I2_SB_LUT4_O_I0[1] I2=soc.cpu.instr_bne_SB_LUT4_I0_I2_SB_LUT4_O_I0[2] I3=soc.cpu.instr_bne_SB_LUT4_I0_I2_SB_LUT4_O_I0[3] O=soc.cpu.instr_bne_SB_LUT4_I0_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.alu_out_q_SB_DFF_Q_13_D_SB_LUT4_O_I0[0] I1=soc.cpu.alu_out_q_SB_DFF_Q_13_D_SB_LUT4_O_I0[1] I2=soc.cpu.alu_out_q_SB_DFF_Q_13_D_SB_LUT4_O_I0[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_13_D_SB_LUT4_O_I0[3] O=soc.cpu.instr_bne_SB_LUT4_I0_I2_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0] I1=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1] I2=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2] I3=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3] O=soc.cpu.instr_bne_SB_LUT4_I0_I2_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=soc.cpu.alu_out_q_SB_DFF_Q_26_D_SB_LUT4_O_I0[0] I1=soc.cpu.alu_out_q_SB_DFF_Q_26_D_SB_LUT4_O_I0[1] I2=soc.cpu.alu_out_q_SB_DFF_Q_26_D_SB_LUT4_O_I0[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_26_D_SB_LUT4_O_I0[3] O=soc.cpu.instr_bne_SB_LUT4_I0_I2_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.alu_out_q_SB_DFF_Q_30_D_SB_LUT4_O_I0[0] I1=soc.cpu.alu_out_q_SB_DFF_Q_30_D_SB_LUT4_O_I0[1] I2=soc.cpu.alu_out_q_SB_DFF_Q_30_D_SB_LUT4_O_I0[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_30_D_SB_LUT4_O_I0[3] O=soc.cpu.instr_bne_SB_LUT4_I0_I2_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.instr_bne_SB_LUT4_I0_I2[2] I1=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1 I2=soc.cpu.instr_bgeu_SB_LUT4_I1_I3 I3=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I3[3] O=soc.cpu.instr_bne_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010001000001
.gate SB_CARRY CI=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI CO=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1 I0=soc.cpu.reg_op2[30] I1=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_I1
.attr src "picorv32.v:1237.14-1237.49|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI I0=soc.cpu.reg_op2[29] I1=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picorv32.v:1237.14-1237.49|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.reg_op2[28] I1=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picorv32.v:1237.14-1237.49|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.reg_op2[27] I1=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picorv32.v:1237.14-1237.49|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.reg_op2[26] I1=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picorv32.v:1237.14-1237.49|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.reg_op2[25] I1=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picorv32.v:1237.14-1237.49|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.reg_op2[24] I1=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picorv32.v:1237.14-1237.49|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.reg_op2[23] I1=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picorv32.v:1237.14-1237.49|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.reg_op2[22] I1=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picorv32.v:1237.14-1237.49|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.reg_op2[21] I1=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picorv32.v:1237.14-1237.49|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.reg_op2[20] I1=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picorv32.v:1237.14-1237.49|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.reg_op2[19] I1=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picorv32.v:1237.14-1237.49|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.reg_op2[18] I1=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picorv32.v:1237.14-1237.49|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.reg_op2[17] I1=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picorv32.v:1237.14-1237.49|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.reg_op2[16] I1=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picorv32.v:1237.14-1237.49|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.reg_op2[15] I1=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picorv32.v:1237.14-1237.49|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.reg_op2[14] I1=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picorv32.v:1237.14-1237.49|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.reg_op2[13] I1=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picorv32.v:1237.14-1237.49|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.reg_op2[12] I1=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picorv32.v:1237.14-1237.49|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.reg_op2[11] I1=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picorv32.v:1237.14-1237.49|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.reg_op2[10] I1=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picorv32.v:1237.14-1237.49|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.reg_op2[9] I1=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picorv32.v:1237.14-1237.49|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.reg_op2[8] I1=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picorv32.v:1237.14-1237.49|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.reg_op2[7] I1=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picorv32.v:1237.14-1237.49|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.reg_op2[6] I1=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picorv32.v:1237.14-1237.49|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.reg_op2[5] I1=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picorv32.v:1237.14-1237.49|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.reg_op2[4] I1=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picorv32.v:1237.14-1237.49|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.reg_op2[3] I1=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picorv32.v:1237.14-1237.49|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.reg_op2[2] I1=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picorv32.v:1237.14-1237.49|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.reg_op2[1] I1=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "picorv32.v:1237.14-1237.49|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$true CO=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.reg_op2[0] I1=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.attr src "picorv32.v:1237.14-1237.49|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2] I3=$true O=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1237.14-1237.49|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2[20] I3=soc.cpu.reg_op1[20] O=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=soc.cpu.reg_op1[25] I1=soc.cpu.reg_op2[25] I2=soc.cpu.reg_op1[22] I3=soc.cpu.reg_op2[22] O=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=soc.cpu.reg_op1[31] I2=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I0[2] I3=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I0[3] O=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[0] O=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[1] O=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[2] O=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[3] O=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[4] O=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[5] O=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[6] O=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[7] O=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[8] O=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[9] O=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[10] O=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[11] O=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[12] O=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[13] O=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[14] O=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[15] O=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[16] O=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[17] O=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[18] O=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[19] O=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[20] O=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[21] O=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[22] O=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[23] O=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[24] O=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[25] O=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[26] O=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[27] O=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[28] O=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[29] O=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[30] O=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[31] I2=soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2] I3=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1 O=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1237.14-1237.49|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clock_out D=soc.cpu.instr_jal_SB_DFFE_Q_D E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.instr_jal
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFFE_Q_3_D[0] I1=soc.cpu.mem_rdata_q_SB_DFFE_Q_3_D[1] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1] I3=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2] O=soc.cpu.instr_jal_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011110000
.gate SB_DFFE C=clock_out D=soc.cpu.instr_jalr_SB_DFFE_Q_D E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.instr_jalr
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[1] I1=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2] I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[1] I3=soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[1] O=soc.cpu.instr_jalr_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111110000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[2] O=soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[0] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[2] O=soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[1] I1=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0] I2=soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1] O=soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[0] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[2] I2=soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[0] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[3] O=soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.is_alu_reg_imm I2=soc.cpu.is_lb_lh_lw_lbu_lhu I3=soc.cpu.instr_jalr O=soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_DFFE C=clock_out D=soc.cpu.instr_lb_SB_DFFE_Q_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.instr_lb
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[13] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.is_lb_lh_lw_lbu_lhu O=soc.cpu.instr_lb_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[6] I3=soc.cpu.instr_lb O=soc.cpu.latched_is_lb_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clock_out D=soc.cpu.instr_lbu_SB_DFFE_Q_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.instr_lbu
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[13] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.is_lb_lh_lw_lbu_lhu O=soc.cpu.instr_lbu_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_lb I3=soc.cpu.instr_lbu O=soc.cpu.instr_lbu_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFFE C=clock_out D=soc.cpu.instr_lh_SB_DFFE_Q_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.instr_lh
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_lb_lh_lw_lbu_lhu I3=soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I3[1] O=soc.cpu.instr_lh_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.mem_rdata_q[12] O=soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[6] I3=soc.cpu.instr_lh O=soc.cpu.latched_is_lh_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clock_out D=soc.cpu.instr_lhu_SB_DFFE_Q_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.instr_lhu
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_lb_lh_lw_lbu_lhu I3=soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2] O=soc.cpu.instr_lhu_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_lhu I3=soc.cpu.instr_lh O=soc.cpu.instr_blt_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFFE C=clock_out D=soc.cpu.instr_lui_SB_DFFE_Q_D E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.instr_lui
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[0] I1=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[1] I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2[2] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3[3] O=soc.cpu.instr_lui_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[2] I3=soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O_SB_LUT4_I2_O[1] O=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1] O=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[0] I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[1] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[2] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[0] O=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFFE_Q_3_D[0] I3=soc.cpu.mem_rdata_q_SB_DFFE_Q_3_D[1] O=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1] I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[0] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2[2] O=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011000000
.gate SB_LUT4 I0=soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_1_I1[0] I1=soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1] I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3] O=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011000100000000
.gate SB_LUT4 I0=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1] I1=soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O_SB_LUT4_I2_O[1] I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3] O=soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011000100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] I1=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0] O=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011001000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] I1=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0] O=soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100110111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] I1=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0] O=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000110010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[0] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1] O=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O_SB_LUT4_I2_O[0] I3=soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O_SB_LUT4_I2_O[1] O=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3] O=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] I1=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0] O=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100000100
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[0] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[1] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[2] O=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000110000
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[2] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3] O=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3] O=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_16bit_buffer[0] I3=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] O=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0] I2=soc.cpu.mem_16bit_buffer[0] I3=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] O=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1] O=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[0] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[1] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[2] O=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[0] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1] O=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] I1=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] I2=soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O[2] I3=soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O[3] O=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011000100
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1] I2=soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3[0] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3] O=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000001111
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I1=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[1] I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[3] I3=soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[1] O=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000100011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[1] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[2] O=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[1] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3[3] O=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_I2_O[1] I2=soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_I2_O[3] O=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000100011
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I1=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[0] I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1] O=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010000010101000
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0] I2=soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[1] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[3] O=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[0] I3=soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1] O=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3] O=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[0] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[3] O=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFE C=clock_out D=soc.cpu.instr_lw_SB_DFFE_Q_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.instr_lw
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_lb_lh_lw_lbu_lhu I3=soc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[3] O=soc.cpu.instr_lw_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.instr_lw I1=soc.cpu.instr_lbu_SB_LUT4_I3_O[1] I2=soc.cpu.instr_blt_SB_LUT4_I1_O[2] I3=soc.cpu.instr_lw_SB_LUT4_I0_I3[1] O=soc.cpu.instr_lw_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=soc.cpu.cpu_state[6] I1=soc.processeur_actif I2=soc.cpu.mem_do_rdata I3=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_I3[1] O=soc.cpu.instr_lw_SB_LUT4_I0_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_lw I2=soc.cpu.instr_lw_SB_LUT4_I0_I3[1] I3=soc.cpu.instr_sw_SB_LUT4_I2_O[2] O=soc.cpu.instr_lw_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_sh_SB_LUT4_I0_2_O[0] I2=soc.cpu.instr_sh_SB_LUT4_I0_2_O[1] I3=soc.cpu.instr_sh_SB_LUT4_I0_2_O[2] O=soc.cpu.instr_lw_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[6] I2=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3] I3=soc.cpu.instr_lw_SB_LUT4_I0_O[2] O=soc.cpu.instr_lw_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[6] I1=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_I1[1] I2=soc.cpu.instr_sh_SB_LUT4_I0_2_O[1] I3=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3] O=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000000100
.gate SB_LUT4 I0=soc.processeur_actif I1=soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I2=soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] I3=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_I1_SB_LUT4_O_I3[3] O=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[4] I2=soc.cpu.instr_sra_SB_LUT4_I2_O[2] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[2] O=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_do_rdata I3=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_I3[1] O=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFFE C=clock_out D=soc.cpu.instr_maskirq_SB_DFFE_Q_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.instr_maskirq
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[27] I2=soc.cpu.mem_rdata_q[26] I3=soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I3[2] O=soc.cpu.instr_maskirq_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=soc.processeur_actif I3=soc.cpu.instr_maskirq O=soc.cpu.irq_mask_SB_DFFESS_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001111
.gate SB_DFFESR C=clock_out D=soc.cpu.instr_or_SB_DFFESR_Q_D E=soc.cpu.instr_or_SB_DFFESR_Q_E Q=soc.cpu.instr_or R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[13] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.is_alu_reg_reg_SB_LUT4_I2_O[3] O=soc.cpu.instr_or_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.processeur_actif I3=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] O=soc.cpu.instr_or_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=soc.cpu.instr_or I1=soc.cpu.instr_sub I2=soc.cpu.instr_sra_SB_LUT4_I1_O[2] I3=soc.cpu.instr_sra_SB_LUT4_I1_O[3] O=soc.cpu.instr_or_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_sll_SB_LUT4_I0_O[0] I2=soc.cpu.instr_sll_SB_LUT4_I0_O[1] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[2] O=soc.cpu.instr_or_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_or I3=soc.cpu.instr_ori O=soc.cpu.instr_or_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFFESR C=clock_out D=soc.cpu.instr_ori_SB_DFFESR_Q_D E=soc.cpu.instr_or_SB_DFFESR_Q_E Q=soc.cpu.instr_ori R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[13] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.is_alu_reg_imm O=soc.cpu.instr_ori_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100000000000
.gate SB_DFFE C=clock_out D=soc.cpu.instr_rdcycle_SB_DFFE_Q_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.instr_rdcycle
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[21] I2=soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I3=soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2] O=soc.cpu.instr_rdcycle_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_rdcycle I2=soc.cpu.instr_timer_SB_LUT4_I1_O[1] I3=soc.cpu.instr_timer_SB_LUT4_I1_O[2] O=soc.cpu.instr_sh_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_DFFE C=clock_out D=soc.cpu.instr_rdcycleh_SB_DFFE_Q_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.instr_rdcycleh
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[21] I2=soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I3=soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3[2] O=soc.cpu.instr_rdcycleh_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[27] I2=soc.cpu.mem_rdata_q[26] I3=soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[27] I2=soc.cpu.mem_rdata_q[26] I3=soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q[23] I3=soc.cpu.mem_rdata_q[22] O=soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[1] I1=soc.cpu.mem_rdata_q[0] I2=soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[30] I2=soc.cpu.mem_rdata_q[29] I3=soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2] O=soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[18] I1=soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2] I3=soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3] O=soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[5] I1=soc.cpu.mem_rdata_q[4] I2=soc.cpu.mem_rdata_q[3] I3=soc.cpu.mem_rdata_q[2] O=soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[17] I1=soc.cpu.mem_rdata_q[16] I2=soc.cpu.mem_rdata_q[15] I3=soc.cpu.mem_rdata_q[6] O=soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[31] I1=soc.cpu.mem_rdata_q[24] I2=soc.cpu.mem_rdata_q[19] I3=soc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[3] O=soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[31] I1=soc.cpu.mem_rdata_q[27] I2=soc.cpu.mem_rdata_q[26] I3=soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2] O=soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.mem_rdata_q[12] O=soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q[28] I3=soc.cpu.mem_rdata_q[25] O=soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFFE C=clock_out D=soc.cpu.instr_rdinstr_SB_DFFE_Q_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.instr_rdinstr
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[21] I1=soc.cpu.mem_rdata_q[20] I2=soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I3=soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2] O=soc.cpu.instr_rdinstr_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_rdcycleh I2=soc.cpu.instr_rdinstrh I3=soc.cpu.instr_rdinstr O=soc.cpu.instr_timer_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=soc.cpu.count_cycle[41] I1=soc.cpu.count_instr[9] I2=soc.cpu.instr_rdcycleh I3=soc.cpu.instr_rdinstr O=soc.cpu.instr_rdinstr_SB_LUT4_I3_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=clock_out D=soc.cpu.instr_rdinstrh_SB_DFFE_Q_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.instr_rdinstrh
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[21] I1=soc.cpu.mem_rdata_q[20] I2=soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I3=soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3[2] O=soc.cpu.instr_rdinstrh_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.count_instr[41] I2=soc.cpu.instr_rdinstrh I3=soc.cpu.instr_rdinstr_SB_LUT4_I3_1_O[2] O=soc.cpu.instr_timer_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_DFFE C=clock_out D=soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1] E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.instr_retirq
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.instr_sb_SB_DFFE_Q_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.instr_sb
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[13] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.is_sb_sh_sw O=soc.cpu.instr_sb_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=soc.cpu.instr_sb I1=soc.cpu.instr_lbu_SB_LUT4_I3_O[1] I2=soc.cpu.instr_sb_SB_LUT4_I0_I2[3] I3=soc.cpu.instr_lw_SB_LUT4_I0_I3[1] O=soc.cpu.instr_sb_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100110001011111
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=soc.processeur_actif I2=soc.cpu.mem_do_wdata I3=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_I3[1] O=soc.cpu.instr_sb_SB_LUT4_I0_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000001000
.gate SB_DFFE C=clock_out D=soc.cpu.instr_sh_SB_DFFE_Q_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.instr_sh
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_sb_sh_sw I3=soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I3[1] O=soc.cpu.instr_sh_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.instr_sh I1=soc.cpu.instr_sw I2=soc.cpu.instr_sb I3=soc.cpu.instr_beq_SB_LUT4_I1_O[3] O=soc.cpu.instr_sh_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=soc.cpu.instr_sh I1=soc.cpu.instr_blt_SB_LUT4_I1_O[2] I2=soc.cpu.instr_sb_SB_LUT4_I0_I2[3] I3=soc.cpu.instr_lw_SB_LUT4_I0_I3[1] O=soc.cpu.instr_sh_SB_LUT4_I0_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100110001011111
.gate SB_LUT4 I0=soc.cpu.instr_sh I1=soc.cpu.instr_sw I2=soc.cpu.instr_sb I3=soc.cpu.instr_sb_SB_LUT4_I0_I2[3] O=soc.cpu.instr_sh_SB_LUT4_I0_2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[5] I2=soc.cpu.mem_do_wdata I3=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_I3[1] O=soc.cpu.instr_sh_SB_LUT4_I0_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=soc.processeur_actif I2=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] I3=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] O=soc.cpu.instr_sh_SB_LUT4_I0_2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[6] I3=soc.cpu.cpu_state[5] O=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_auipc I2=soc.cpu.instr_lui I3=soc.cpu.instr_jal O=soc.cpu.instr_sh_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111111100
.gate SB_DFFESR C=clock_out D=soc.cpu.instr_sll_SB_DFFESR_Q_D E=soc.cpu.instr_or_SB_DFFESR_Q_E Q=soc.cpu.instr_sll R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I3[1] I3=soc.cpu.is_alu_reg_reg_SB_LUT4_I2_O[3] O=soc.cpu.instr_sll_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.instr_sll I1=soc.cpu.instr_srl I2=soc.cpu.instr_srli I3=soc.cpu.instr_slli O=soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_DFFE C=clock_out D=soc.cpu.instr_slli_SB_DFFE_Q_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.instr_slli
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.is_alu_reg_imm I2=soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I3[1] I3=soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I3[1] O=soc.cpu.instr_slli_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[30] I2=soc.cpu.mem_rdata_q[29] I3=soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3] O=soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_DFFESR C=clock_out D=soc.cpu.instr_slt_SB_DFFESR_Q_D E=soc.cpu.instr_or_SB_DFFESR_Q_E Q=soc.cpu.instr_slt R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[3] I3=soc.cpu.is_alu_reg_reg_SB_LUT4_I2_O[3] O=soc.cpu.instr_slt_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.instr_slti I1=soc.cpu.instr_sltu I2=soc.cpu.instr_slt I3=soc.cpu.instr_sltiu O=soc.cpu.instr_sh_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_DFFESR C=clock_out D=soc.cpu.instr_slti_SB_DFFESR_Q_D E=soc.cpu.instr_or_SB_DFFESR_Q_E Q=soc.cpu.instr_slti R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_alu_reg_imm I3=soc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[3] O=soc.cpu.instr_slti_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.instr_sltiu_SB_DFFESR_Q_D E=soc.cpu.instr_or_SB_DFFESR_Q_E Q=soc.cpu.instr_sltiu R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[13] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.is_alu_reg_imm O=soc.cpu.instr_sltiu_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.instr_sltu_SB_DFFESR_Q_D E=soc.cpu.instr_or_SB_DFFESR_Q_E Q=soc.cpu.instr_sltu R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[13] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.is_alu_reg_reg_SB_LUT4_I2_O[3] O=soc.cpu.instr_sltu_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.instr_sra_SB_DFFESR_Q_D E=soc.cpu.instr_or_SB_DFFESR_Q_E Q=soc.cpu.instr_sra R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_alu_reg_reg I3=soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3[1] O=soc.cpu.instr_sra_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.instr_bltu I1=soc.cpu.instr_sra I2=soc.cpu.instr_bne I3=soc.cpu.instr_jalr O=soc.cpu.instr_sra_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_sra I3=soc.cpu.instr_srai O=soc.cpu.instr_sra_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFFE C=clock_out D=soc.cpu.instr_srai_SB_DFFE_Q_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.instr_srai
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_alu_reg_imm I3=soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3[1] O=soc.cpu.instr_srai_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[30] I1=soc.cpu.mem_rdata_q[29] I2=soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2] I3=soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3] O=soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_LUT4 I0=soc.cpu.instr_srai I1=soc.cpu.instr_waitirq I2=soc.cpu.instr_or_SB_LUT4_I0_O[2] I3=soc.cpu.instr_or_SB_LUT4_I0_O[3] O=soc.cpu.instr_srai_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_srai_SB_LUT4_I0_O[0] I3=soc.cpu.instr_srai_SB_LUT4_I0_O[1] O=soc.cpu.instr_srai_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_slli_srli_srai I3=soc.cpu.instr_srai_SB_LUT4_I0_O_SB_LUT4_I2_O[3] O=soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.irq_mask[1] I2=soc.cpu.irq_active I3=soc.cpu.instr_srai_SB_LUT4_I0_O_SB_LUT4_I2_O[3] O=soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=soc.cpu.irq_mask[1] I2=soc.cpu.irq_active I3=soc.cpu.instr_srai_SB_LUT4_I0_O_SB_LUT4_I2_O[3] O=soc.cpu.instr_srai_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_srai_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O_SB_LUT4_O_I2[0] I3=soc.cpu.instr_srai_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O_SB_LUT4_O_I2[1] O=soc.cpu.instr_srai_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=soc.processeur_actif I2=soc.cpu.instr_srai_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O_SB_LUT4_O_I2[0] I3=soc.cpu.instr_srai_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O_SB_LUT4_O_I2[1] O=soc.cpu.instr_srai_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I3=soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1] O=soc.cpu.instr_srai_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=soc.cpu.is_lb_lh_lw_lbu_lhu I3=soc.cpu.instr_srai_SB_LUT4_I0_O_SB_LUT4_I2_O[3] O=soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=soc.cpu.instr_sh_SB_LUT4_I0_O[0] I1=soc.cpu.instr_sh_SB_LUT4_I0_O[1] I2=soc.cpu.instr_sh_SB_LUT4_I0_O[2] I3=soc.cpu.instr_sh_SB_LUT4_I0_O[3] O=soc.cpu.instr_srai_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.instr_srl_SB_DFFESR_Q_D E=soc.cpu.instr_or_SB_DFFESR_Q_E Q=soc.cpu.instr_srl R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2] I3=soc.cpu.is_alu_reg_reg_SB_LUT4_I2_O[3] O=soc.cpu.instr_srl_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_srl I2=soc.cpu.instr_srli I3=soc.cpu.instr_sra_SB_LUT4_I2_O[2] O=soc.cpu.instr_srl_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_DFFE C=clock_out D=soc.cpu.instr_srli_SB_DFFE_Q_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.instr_srli
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.is_alu_reg_imm I2=soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2] I3=soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I3[1] O=soc.cpu.instr_srli_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.instr_sub_SB_DFFESR_Q_D E=soc.cpu.instr_or_SB_DFFESR_Q_E Q=soc.cpu.instr_sub R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[30] I1=soc.cpu.mem_rdata_q[29] I2=soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I2[2] I3=soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3] O=soc.cpu.instr_sub_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[13] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.is_alu_reg_reg O=soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_DFFE C=clock_out D=soc.cpu.instr_sw_SB_DFFE_Q_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.instr_sw
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_sb_sh_sw I3=soc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[3] O=soc.cpu.instr_sw_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.mem_rdata_q[12] O=soc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000110000
.gate SB_LUT4 I0=soc.cpu.cpu_state[1] I1=soc.processeur_actif I2=soc.cpu.instr_sw I3=soc.cpu.instr_sb_SB_LUT4_I0_I2[3] O=soc.cpu.instr_sw_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_DFFE C=clock_out D=soc.cpu.instr_timer_SB_DFFE_Q_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.instr_timer
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[27] I2=soc.cpu.mem_rdata_q[26] I3=soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I3[2] O=soc.cpu.instr_timer_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0] I2=soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1] I3=soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2] O=soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[30] I1=soc.cpu.mem_rdata_q[29] I2=soc.cpu.mem_rdata_q[1] I3=soc.cpu.mem_rdata_q[0] O=soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[5] I1=soc.cpu.mem_rdata_q[4] I2=soc.cpu.mem_rdata_q[3] I3=soc.cpu.mem_rdata_q[2] O=soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000010000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[31] I1=soc.cpu.mem_rdata_q[28] I2=soc.cpu.mem_rdata_q[25] I3=soc.cpu.mem_rdata_q[6] O=soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000010000
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_timer I2=soc.cpu.instr_maskirq I3=soc.cpu.instr_retirq O=soc.cpu.instr_timer_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[2] I3=soc.cpu.instr_timer O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clock_out D=soc.cpu.instr_waitirq_SB_DFFE_Q_D E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.instr_waitirq
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[0] I3=soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[1] O=soc.cpu.instr_waitirq_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[0] I3=soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1] O=soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0] I1=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1] I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[3] O=soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000101000000
.gate SB_LUT4 I0=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[0] I1=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[1] I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[3] O=soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111100000111
.gate SB_LUT4 I0=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[0] I1=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[1] I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[2] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[3] O=soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100000000000
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0] I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3] O=soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1] I1=soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3] I3=soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O_SB_LUT4_I2_O[1] O=soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3] O=soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000110010
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[3] I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[2] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[0] O=soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.instr_xor_SB_DFFESR_Q_D E=soc.cpu.instr_or_SB_DFFESR_Q_E Q=soc.cpu.instr_xor R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[13] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.is_alu_reg_reg_SB_LUT4_I2_O[3] O=soc.cpu.instr_xor_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_xor I3=soc.cpu.instr_xori O=soc.cpu.instr_sll_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFFESR C=clock_out D=soc.cpu.instr_xori_SB_DFFESR_Q_D E=soc.cpu.instr_or_SB_DFFESR_Q_E Q=soc.cpu.instr_xori R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[13] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.is_alu_reg_imm O=soc.cpu.instr_xori_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.irq_active_SB_DFFESR_Q_D E=soc.cpu.irq_active_SB_DFFESR_Q_E Q=soc.cpu.irq_active R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.cpu_state[2] O=soc.cpu.irq_active_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.processeur_actif I3=soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1] O=soc.cpu.irq_active_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=soc.cpu.cpu_state[1] I2=soc.cpu.irq_state[0] I3=soc.cpu.instr_retirq O=soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110001001000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[2] I3=soc.cpu.irq_active O=soc.cpu.irq_active_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.processeur_actif I2=soc.cpu.reg_pc[0] I3=soc.cpu.mem_do_rinst O=soc.cpu.irq_active_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.reg_op1[1] I2=soc.cpu.reg_op1[0] I3=soc.cpu.mem_wordsize[0] O=soc.cpu.irq_active_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110010100000
.gate SB_DFFESR C=clock_out D=soc.cpu.irq_active E=soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I3_O Q=soc.cpu.irq_delay R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.irq_delay I1=soc.cpu.irq_active I2=soc.cpu.decoder_trigger I3=soc.cpu.irq_delay_SB_LUT4_I0_I3[3] O=soc.cpu.irq_delay_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000010000
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0] I1=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I2=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2] I3=soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3] O=soc.cpu.irq_delay_SB_LUT4_I0_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_delay_SB_LUT4_I0_O[0] I3=soc.cpu.irq_delay_SB_LUT4_I0_O[1] O=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.latched_store_SB_LUT4_I2_2_O[3] I3=soc.cpu.irq_delay_SB_LUT4_I0_O[0] O=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_state[0] O=soc.cpu.irq_delay_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFFESS C=clock_out D=soc.cpu.irq_mask_SB_DFFESS_Q_D[1] E=soc.cpu.irq_mask_SB_DFFESS_Q_E Q=soc.cpu.irq_mask[31] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=soc.cpu.cpuregs.regs.1.1_RDATA_8_SB_LUT4_I0_O[3] E=soc.cpu.irq_mask_SB_DFFESS_Q_E Q=soc.cpu.irq_mask[30] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=soc.cpu.cpuregs.regs.1.1_RDATA_5_SB_LUT4_I0_O[3] E=soc.cpu.irq_mask_SB_DFFESS_Q_E Q=soc.cpu.irq_mask[21] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=soc.cpu.irq_mask_SB_DFFESS_Q_11_D[1] E=soc.cpu.irq_mask_SB_DFFESS_Q_E Q=soc.cpu.irq_mask[20] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=soc.cpu.cpuregs.regs.1.1_RDATA_3_SB_LUT4_I0_O[3] E=soc.cpu.irq_mask_SB_DFFESS_Q_E Q=soc.cpu.irq_mask[19] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=soc.cpu.irq_mask_SB_DFFESS_Q_13_D[1] E=soc.cpu.irq_mask_SB_DFFESS_Q_E Q=soc.cpu.irq_mask[18] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=soc.cpu.cpuregs.regs.1.1_RDATA_7_SB_LUT4_I0_O[3] E=soc.cpu.irq_mask_SB_DFFESS_Q_E Q=soc.cpu.irq_mask[17] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=soc.cpu.irq_mask_SB_DFFESS_Q_15_D[1] E=soc.cpu.irq_mask_SB_DFFESS_Q_E Q=soc.cpu.irq_mask[16] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=soc.cpu.irq_mask_SB_DFFESS_Q_16_D[1] E=soc.cpu.irq_mask_SB_DFFESS_Q_E Q=soc.cpu.irq_mask[15] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=soc.cpu.irq_mask_SB_DFFESS_Q_17_D[1] E=soc.cpu.irq_mask_SB_DFFESS_Q_E Q=soc.cpu.irq_mask[14] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=soc.cpu.irq_mask_SB_DFFESS_Q_18_D[1] E=soc.cpu.irq_mask_SB_DFFESS_Q_E Q=soc.cpu.irq_mask[13] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=soc.cpu.irq_mask_SB_DFFESS_Q_19_D[1] E=soc.cpu.irq_mask_SB_DFFESS_Q_E Q=soc.cpu.irq_mask[12] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=soc.cpu.cpuregs.regs.1.1_RDATA_4_SB_LUT4_I0_O[3] E=soc.cpu.irq_mask_SB_DFFESS_Q_E Q=soc.cpu.irq_mask[29] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=soc.cpu.irq_mask_SB_DFFESS_Q_20_D[1] E=soc.cpu.irq_mask_SB_DFFESS_Q_E Q=soc.cpu.irq_mask[11] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=soc.cpu.irq_mask_SB_DFFESS_Q_21_D[2] E=soc.cpu.irq_mask_SB_DFFESS_Q_E Q=soc.cpu.irq_mask[10] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=soc.cpu.irq_mask[10] I1=soc.cpu.timer[10] I2=soc.cpu.instr_timer I3=soc.cpu.instr_maskirq O=soc.cpu.irq_mask_SB_DFFESS_Q_21_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFESS C=clock_out D=soc.cpu.irq_mask_SB_DFFESS_Q_22_D[1] E=soc.cpu.irq_mask_SB_DFFESS_Q_E Q=soc.cpu.irq_mask[9] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.0_RDATA_6[0] I1=soc.cpu.cpuregs.regs.1.0_RDATA_6[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_6[2] I3=soc.cpu.cpuregs.regs.1.0_RDATA_6[3] O=soc.cpu.irq_mask_SB_DFFESS_Q_22_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_DFFESS C=clock_out D=soc.cpu.irq_mask_SB_DFFESS_Q_23_D[2] E=soc.cpu.irq_mask_SB_DFFESS_Q_E Q=soc.cpu.irq_mask[8] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=soc.cpu.irq_mask_SB_DFFESS_Q_24_D[2] E=soc.cpu.irq_mask_SB_DFFESS_Q_E Q=soc.cpu.irq_mask[7] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=soc.cpu.irq_mask_SB_DFFESS_Q_25_D[2] E=soc.cpu.irq_mask_SB_DFFESS_Q_E Q=soc.cpu.irq_mask[6] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=soc.cpu.timer[6] I1=soc.cpu.irq_mask[6] I2=soc.cpu.instr_timer I3=soc.cpu.instr_maskirq O=soc.cpu.irq_mask_SB_DFFESS_Q_25_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFESS C=clock_out D=soc.cpu.irq_mask_SB_DFFESS_Q_26_D[2] E=soc.cpu.irq_mask_SB_DFFESS_Q_E Q=soc.cpu.irq_mask[5] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=soc.cpu.cpuregs.regs.1.0_RDATA_13_SB_LUT4_I3_O[1] E=soc.cpu.irq_mask_SB_DFFESS_Q_E Q=soc.cpu.irq_mask[4] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[2] E=soc.cpu.irq_mask_SB_DFFESS_Q_E Q=soc.cpu.irq_mask[3] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=soc.cpu.irq_mask_SB_DFFESS_Q_29_D[2] E=soc.cpu.irq_mask_SB_DFFESS_Q_E Q=soc.cpu.irq_mask[2] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=soc.cpu.irq_mask[2] I1=soc.cpu.timer[2] I2=soc.cpu.instr_timer I3=soc.cpu.instr_maskirq O=soc.cpu.irq_mask_SB_DFFESS_Q_29_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFESS C=clock_out D=soc.cpu.irq_mask_SB_DFFESS_Q_3_D[1] E=soc.cpu.irq_mask_SB_DFFESS_Q_E Q=soc.cpu.irq_mask[28] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=soc.cpu.cpuregs.regs.1.0_RDATA_7_SB_LUT4_I3_O[3] E=soc.cpu.irq_mask_SB_DFFESS_Q_E Q=soc.cpu.irq_mask[1] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=soc.cpu.irq_mask_SB_DFFESS_Q_31_D[3] E=soc.cpu.irq_mask_SB_DFFESS_Q_E Q=soc.cpu.irq_mask[0] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.reg_pc[0] I2=soc.cpu.instr_lui I3=soc.cpu.irq_mask_SB_DFFESS_Q_31_D[3] O=soc.cpu.irq_mask_SB_DFFESS_Q_31_D_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001011110111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[0] I2=soc.cpu.decoded_imm[0] I3=$false O=soc.cpu.irq_mask_SB_DFFESS_Q_31_D_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFESS C=clock_out D=soc.cpu.irq_mask_SB_DFFESS_Q_4_D[1] E=soc.cpu.irq_mask_SB_DFFESS_Q_E Q=soc.cpu.irq_mask[27] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=soc.cpu.irq_mask_SB_DFFESS_Q_5_D[1] E=soc.cpu.irq_mask_SB_DFFESS_Q_E Q=soc.cpu.irq_mask[26] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=soc.cpu.irq_mask_SB_DFFESS_Q_6_D[1] E=soc.cpu.irq_mask_SB_DFFESS_Q_E Q=soc.cpu.irq_mask[25] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=soc.cpu.irq_mask_SB_DFFESS_Q_7_D[1] E=soc.cpu.irq_mask_SB_DFFESS_Q_E Q=soc.cpu.irq_mask[24] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=soc.cpu.irq_mask_SB_DFFESS_Q_8_D[1] E=soc.cpu.irq_mask_SB_DFFESS_Q_E Q=soc.cpu.irq_mask[23] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=soc.cpu.irq_mask_SB_DFFESS_Q_9_D[3] E=soc.cpu.irq_mask_SB_DFFESS_Q_E Q=soc.cpu.irq_mask[22] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESR C=clock_out D=soc.cpu.irq_pending_SB_DFFESR_Q_D E=soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.irq_pending[31] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.cpu.irq_pending_SB_DFFESR_Q_1_D E=soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.irq_pending[30] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.cpu.irq_pending_SB_DFFESR_Q_10_D E=soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.irq_pending[21] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[21] I3=soc.cpu.irq_mask[21] O=soc.cpu.irq_pending_SB_DFFESR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.irq_pending_SB_DFFESR_Q_11_D E=soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.irq_pending[20] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[20] I3=soc.cpu.irq_mask[20] O=soc.cpu.irq_pending_SB_DFFESR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.irq_pending_SB_DFFESR_Q_12_D E=soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.irq_pending[19] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[19] I3=soc.cpu.irq_pending[19] O=soc.cpu.irq_pending_SB_DFFESR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.irq_pending_SB_DFFESR_Q_13_D E=soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.irq_pending[18] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[18] I3=soc.cpu.irq_pending[18] O=soc.cpu.irq_pending_SB_DFFESR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.irq_pending_SB_DFFESR_Q_14_D E=soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.irq_pending[17] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[17] I3=soc.cpu.irq_pending[17] O=soc.cpu.irq_pending_SB_DFFESR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.irq_pending_SB_DFFESR_Q_15_D E=soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.irq_pending[16] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[16] I3=soc.cpu.irq_mask[16] O=soc.cpu.irq_pending_SB_DFFESR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.irq_pending_SB_DFFESR_Q_16_D E=soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.irq_pending[15] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[15] I3=soc.cpu.irq_mask[15] O=soc.cpu.irq_pending_SB_DFFESR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.irq_pending_SB_DFFESR_Q_17_D E=soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.irq_pending[14] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[14] I3=soc.cpu.irq_pending[14] O=soc.cpu.irq_pending_SB_DFFESR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.irq_pending_SB_DFFESR_Q_18_D E=soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.irq_pending[13] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[13] I3=soc.cpu.irq_mask[13] O=soc.cpu.irq_pending_SB_DFFESR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.irq_pending_SB_DFFESR_Q_19_D E=soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.irq_pending[12] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[12] I3=soc.cpu.irq_pending[12] O=soc.cpu.irq_pending_SB_DFFESR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[30] I3=soc.cpu.irq_pending[30] O=soc.cpu.irq_pending_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.irq_pending_SB_DFFESR_Q_2_D E=soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.irq_pending[29] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.cpu.irq_pending_SB_DFFESR_Q_20_D E=soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.irq_pending[11] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[11] I3=soc.cpu.irq_pending[11] O=soc.cpu.irq_pending_SB_DFFESR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.irq_pending_SB_DFFESR_Q_21_D E=soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.irq_pending[10] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[10] I3=soc.cpu.irq_pending[10] O=soc.cpu.irq_pending_SB_DFFESR_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.irq_pending_SB_DFFESR_Q_22_D E=soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.irq_pending[9] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[9] I3=soc.cpu.irq_mask[9] O=soc.cpu.irq_pending_SB_DFFESR_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.irq_pending_SB_DFFESR_Q_23_D E=soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.irq_pending[8] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[8] I3=soc.cpu.irq_pending[8] O=soc.cpu.irq_pending_SB_DFFESR_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.irq_pending_SB_DFFESR_Q_24_D E=soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.irq_pending[7] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[7] I3=soc.cpu.irq_mask[7] O=soc.cpu.irq_pending_SB_DFFESR_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.irq_pending_SB_DFFESR_Q_25_D E=soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.irq_pending[6] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[6] I3=soc.cpu.irq_pending[6] O=soc.cpu.irq_pending_SB_DFFESR_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.irq_pending_SB_DFFESR_Q_26_D E=soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.irq_pending[5] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[5] I3=soc.cpu.irq_pending[5] O=soc.cpu.irq_pending_SB_DFFESR_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.irq_pending_SB_DFFESR_Q_27_D E=soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.irq_pending[4] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[4] I3=soc.cpu.irq_pending[4] O=soc.cpu.irq_pending_SB_DFFESR_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.irq_pending_SB_DFFESR_Q_28_D E=soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.irq_pending[3] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[3] I3=soc.cpu.irq_pending[3] O=soc.cpu.irq_pending_SB_DFFESR_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.irq_pending_SB_DFFESR_Q_29_D E=soc.cpu.irq_pending_SB_DFFESR_Q_29_E Q=soc.cpu.irq_pending[1] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=soc.cpu.irq_mask[1] I3=soc.cpu.irq_pending[1] O=soc.cpu.irq_pending_SB_DFFESR_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=soc.processeur_actif I2=soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2[2] I3=soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2[3] O=soc.cpu.irq_pending_SB_DFFESR_Q_29_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001101110011
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=soc.processeur_actif I3=soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2[2] O=soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100001111
.gate SB_LUT4 I0=soc.cpu.cpu_state[1] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] O=soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[29] I3=soc.cpu.irq_pending[29] O=soc.cpu.irq_pending_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.irq_pending_SB_DFFESR_Q_3_D E=soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.irq_pending[28] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[28] I3=soc.cpu.irq_pending[28] O=soc.cpu.irq_pending_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.irq_pending_SB_DFFESR_Q_4_D E=soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.irq_pending[27] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[27] I3=soc.cpu.irq_pending[27] O=soc.cpu.irq_pending_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.irq_pending_SB_DFFESR_Q_5_D E=soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.irq_pending[26] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[26] I3=soc.cpu.irq_pending[26] O=soc.cpu.irq_pending_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.irq_pending_SB_DFFESR_Q_6_D E=soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.irq_pending[25] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[25] I3=soc.cpu.irq_pending[25] O=soc.cpu.irq_pending_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.irq_pending_SB_DFFESR_Q_7_D E=soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.irq_pending[24] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[24] I3=soc.cpu.irq_pending[24] O=soc.cpu.irq_pending_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.irq_pending_SB_DFFESR_Q_8_D E=soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.irq_pending[23] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[23] I3=soc.cpu.irq_pending[23] O=soc.cpu.irq_pending_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.irq_pending_SB_DFFESR_Q_9_D E=soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.irq_pending[22] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[22] I3=soc.cpu.irq_pending[22] O=soc.cpu.irq_pending_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[31] I3=soc.cpu.irq_mask[31] O=soc.cpu.irq_pending_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clock_out D=soc.cpu.irq_pending_SB_DFF_Q_D Q=soc.cpu.irq_pending[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=soc.cpu.irq_pending_SB_DFF_Q_1_D Q=soc.cpu.irq_pending[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1[0] I2=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] I3=soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1[2] O=soc.cpu.irq_pending_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111001100
.gate SB_LUT4 I0=$false I1=soc.processeur_actif I2=soc.cpu.irq_pending[0] I3=soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2] O=soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I1=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I2=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=soc.cpu.irq_mask[0] I2=soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_LUT4 I0=soc.cpu.irq_pending[2] I1=soc.processeur_actif I2=soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2[2] I3=soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2[3] O=soc.cpu.irq_pending_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000011111000
.gate SB_LUT4 I0=soc.cpu.irq_active_SB_LUT4_I3_O[0] I1=soc.cpu.irq_active_SB_LUT4_I3_O[1] I2=soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.irq_active_SB_LUT4_I3_O[2] O=soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=soc.cpu.irq_mask[2] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] O=soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[3] I3=soc.cpu.cpu_state[0] O=soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[1] O=soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.irq_active_SB_LUT4_I3_O[0] I2=soc.cpu.irq_active_SB_LUT4_I3_O[1] I3=soc.cpu.irq_active_SB_LUT4_I3_O[2] O=soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_active_SB_LUT4_I3_O[0] I3=soc.cpu.irq_active_SB_LUT4_I3_O[1] O=soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_active_SB_LUT4_I3_O[1] I3=soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] O=soc.cpu.instr_srai_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.processeur_actif I2=soc.cpu.mem_do_rdata I3=soc.cpu.mem_do_wdata O=soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_DFFESR C=clock_out D=soc.cpu.irq_state_SB_DFFESR_Q_D E=soc.cpu.irq_state_SB_DFFESR_Q_E Q=soc.cpu.irq_state[1] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.cpu.irq_delay_SB_LUT4_I0_O[0] E=soc.cpu.irq_state_SB_DFFESR_Q_E Q=soc.cpu.irq_state[0] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_state[0] O=soc.cpu.irq_state_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[1] I2=soc.processeur_actif I3=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I2_O[3] O=soc.cpu.irq_state_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001111
.gate SB_DFFE C=clock_out D=soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.is_alu_reg_imm
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3] I3=soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3[1] O=soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1] I1=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[0] I2=soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011011100000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I1_O[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2] O=soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011000000
.gate SB_LUT4 I0=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0] I1=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[3] I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3] O=soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000111100000000
.gate SB_DFFE C=clock_out D=soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.is_alu_reg_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[0] I2=soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[1] I3=soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[2] O=soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[0] I1=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[1] I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[3] O=soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[2] I3=soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[0] O=soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_alu_reg_reg I3=soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I3[1] O=soc.cpu.is_alu_reg_reg_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_D E=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E Q=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[3] I2=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I3=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2] O=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.processeur_actif I3=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O O=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_DFFSR C=clock_out D=soc.cpu.is_compare_SB_DFFSR_Q_D Q=soc.cpu.is_compare R=soc.cpu.instr_or_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.instr_sh_SB_LUT4_I0_O[1] O=soc.cpu.is_compare_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=soc.cpu.is_compare I1=soc.cpu.is_compare_SB_LUT4_I0_I1[1] I2=soc.cpu.is_compare_SB_LUT4_I0_I1[2] I3=soc.cpu.instr_bge_SB_LUT4_I1_O[2] O=soc.cpu.alu_out_q_SB_DFF_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001111111011
.gate SB_LUT4 I0=soc.cpu.is_compare I1=soc.cpu.instr_or_SB_LUT4_I2_O[2] I2=soc.cpu.instr_sll_SB_LUT4_I0_O[0] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[1] O=soc.cpu.is_compare_SB_LUT4_I0_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[5] I2=soc.cpu.reg_op1[5] I3=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_I3 O=soc.cpu.is_compare_SB_LUT4_I0_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[5] I2=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[2] I3=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_1_I3 O=soc.cpu.is_compare_SB_LUT4_I0_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[5] O=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_1_I3 CO=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO I0=soc.cpu.reg_op1[5] I1=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[2]
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO CO=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.cpu.reg_op1[6] I1=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[7] I2=soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2] I3=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[6] I2=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2] I3=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO O=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[6] O=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI CO=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_1_I3 I0=soc.cpu.reg_op1[4] I1=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3 CO=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI I0=soc.cpu.reg_op1[3] I1=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.attr src "picorv32.v:1235.30-1235.47|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[4] O=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_I3 CO=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=soc.cpu.reg_op2[5] I1=soc.cpu.reg_op1[5]
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO CO=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.cpu.reg_op2[6] I1=soc.cpu.reg_op1[6]
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[7] I2=soc.cpu.reg_op1[7] I3=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.instr_sub I1=soc.cpu.is_compare_SB_LUT4_I0_1_O[3] I2=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[7] I2=soc.cpu.reg_op2[7] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[0] O=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111100
.gate SB_LUT4 I0=soc.cpu.reg_op1[7] I1=soc.cpu.reg_op2[7] I2=soc.cpu.instr_or_SB_LUT4_I2_O[2] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[1] O=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[6] I2=soc.cpu.reg_op1[6] I3=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO O=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.instr_sub I1=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.cpu.is_compare_SB_LUT4_I0_1_O[3] O=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101100000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[6] I2=soc.cpu.reg_op2[6] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[0] O=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111100
.gate SB_LUT4 I0=soc.cpu.reg_op1[6] I1=soc.cpu.reg_op2[6] I2=soc.cpu.instr_or_SB_LUT4_I2_O[2] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[1] O=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000101110001
.gate SB_CARRY CI=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_I3 I0=soc.cpu.reg_op2[4] I1=soc.cpu.reg_op1[4]
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3 CO=soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op1[3]
.attr src "picorv32.v:1235.50-1235.67|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=soc.cpu.reg_op1[0] I1=soc.cpu.reg_op2[0] I2=soc.cpu.instr_or_SB_LUT4_I2_O[2] I3=soc.cpu.instr_sll_SB_LUT4_I0_O[1] O=soc.cpu.is_compare_SB_LUT4_I0_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0] I2=soc.cpu.instr_sll_SB_LUT4_I0_O[0] I3=soc.cpu.is_compare_SB_LUT4_I0_1_O[3] O=soc.cpu.is_compare_SB_LUT4_I0_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110000001100
.gate SB_DFFE C=clock_out D=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_DFFE_Q_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[13] I1=soc.cpu.mem_rdata_q[12] I2=soc.cpu.is_alu_reg_imm I3=soc.cpu.instr_jalr O=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_lui_auipc_jal I3=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi O=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFFE C=clock_out D=soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.is_lb_lh_lw_lbu_lhu
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0] I3=soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1] O=soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O_SB_LUT4_I2_O[1] I1=soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[0] I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[3] I3=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O[3] O=soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[1] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I0_I1[3] O=soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clock_out D=soc.cpu.instr_sh_SB_LUT4_I0_O[0] Q=soc.cpu.is_lui_auipc_jal
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFE C=clock_out D=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D E=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O Q=soc.cpu.is_sb_sh_sw
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[1] I2=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2[1] I3=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2[2] O=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I2=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[3] O=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0] I3=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0] O=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0] I3=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1] O=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1] I3=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0] O=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010111110011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[1] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[0] O=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[0] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[2] O=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I3=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1] O=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[0] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[1] O=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1] O=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFE C=clock_out D=soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.is_sll_srl_sra
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_alu_reg_reg I3=soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I3[1] O=soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[13] I1=soc.cpu.mem_rdata_q[12] I2=soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3[1] I3=soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I3[1] O=soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001111
.gate SB_LUT4 I0=soc.cpu.is_sll_srl_sra I1=soc.cpu.is_lb_lh_lw_lbu_lhu I2=soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I2[2] I3=soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I2[3] O=soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] I2=soc.cpu.instr_sh_SB_LUT4_I0_O[3] I3=soc.cpu.instr_srai_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[1] O=soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=soc.cpu.is_slli_srli_srai I3=soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_I3[2] O=soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=soc.cpu.reg_sh[4] I1=soc.cpu.cpu_state[4] I2=soc.cpu.reg_sh[2] I3=soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3] O=soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100100011001100
.gate SB_LUT4 I0=soc.cpu.reg_sh[4] I1=soc.cpu.cpu_state[4] I2=soc.cpu.reg_sh[2] I3=soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3] O=soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[3] I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_sh[3] I2=soc.cpu.reg_sh[1] I3=soc.cpu.reg_sh[0] O=soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=soc.processeur_actif I1=soc.cpu.is_sll_srl_sra I2=soc.cpu.is_lb_lh_lw_lbu_lhu I3=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] O=soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.is_sll_srl_sra I2=soc.cpu.is_sb_sh_sw I3=soc.cpu.instr_sh_SB_LUT4_I0_O[3] O=soc.cpu.is_sll_srl_sra_SB_LUT4_I1_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=soc.cpu.is_sb_sh_sw I2=soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I2[3] I3=soc.cpu.is_sll_srl_sra_SB_LUT4_I1_1_O[3] O=soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_lb_lh_lw_lbu_lhu I3=soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I2[2] O=soc.cpu.is_sll_srl_sra_SB_LUT4_I1_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[1] I2=soc.cpu.instr_sh_SB_LUT4_I0_O[3] I3=soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I2[2] O=soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000101010101010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[4] I2=soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[1] I3=soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1] O=soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011111100
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_bge_SB_LUT4_I1_O[0] I2=soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] I3=soc.cpu.instr_bge_SB_LUT4_I1_O[2] O=soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I1=soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[1] I2=soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2] I3=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_I3[1] O=soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=soc.cpu.cpu_state[6] I1=soc.cpu.cpu_state[4] I2=soc.processeur_actif I3=soc.cpu.mem_do_wdata O=soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000010000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[2] I3=soc.cpu.cpu_state[1] O=soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFFE C=clock_out D=soc.cpu.is_slli_srli_srai_SB_DFFE_Q_D E=soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[1] Q=soc.cpu.is_slli_srli_srai
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_alu_reg_imm I3=soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I3[1] O=soc.cpu.is_slli_srli_srai_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFF C=clock_out D=soc.cpu.is_slti_blt_slt_SB_DFF_Q_D Q=soc.cpu.is_slti_blt_slt
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_slti_blt_slt I3=soc.cpu.is_sltiu_bltu_sltu O=soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFF C=clock_out D=soc.cpu.is_sltiu_bltu_sltu_SB_DFF_Q_D Q=soc.cpu.is_sltiu_bltu_sltu
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:856.2-1162.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=clock_out D=soc.cpu.last_mem_valid_SB_DFFSR_Q_D Q=soc.cpu.last_mem_valid R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:390.2-399.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_valid I3=soc.cpu.prefetched_high_word_SB_LUT4_I1_O[3] O=soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.last_mem_valid I2=soc.cpu.mem_la_firstword_reg I3=soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] O=soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001111000000
.gate SB_DFFESR C=clock_out D=soc.cpu.latched_branch_SB_DFFESR_Q_D E=soc.cpu.latched_branch_SB_DFFESR_Q_E Q=soc.cpu.latched_branch R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[3] I2=soc.cpu.reg_pc_SB_DFFESR_Q_27_D[0] I3=soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] O=soc.cpu.latched_branch_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=soc.cpu.instr_jalr I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3] O=soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000101010101
.gate SB_LUT4 I0=$false I1=$false I2=soc.processeur_actif I3=soc.cpu.latched_branch_SB_DFFESR_Q_E_SB_LUT4_O_I3[1] O=soc.cpu.latched_branch_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=soc.cpu.cpu_state[2] I2=soc.cpu.cpu_state[1] I3=soc.cpu.instr_retirq O=soc.cpu.latched_branch_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000110010
.gate SB_LUT4 I0=soc.cpu.cpu_state[1] I1=soc.processeur_actif I2=soc.cpu.latched_branch I3=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] O=soc.cpu.latched_branch_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000010001000
.gate SB_LUT4 I0=$false I1=soc.cpu.latched_rd[3] I2=soc.cpu.latched_branch_SB_LUT4_I2_O[1] I3=soc.cpu.latched_branch_SB_LUT4_I2_O[2] O=soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=soc.cpu.latched_rd[4] I1=soc.cpu.latched_rd[2] I2=soc.cpu.latched_rd[1] I3=soc.cpu.latched_rd[0] O=soc.cpu.latched_branch_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_DFFE C=clock_out D=soc.cpu.compressed_instr E=soc.cpu.latched_compr_SB_DFFE_Q_E Q=soc.cpu.latched_compr
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[1] I2=soc.processeur_actif I3=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I2_O[3] O=soc.cpu.latched_compr_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.latched_compr I2=soc.cpu.reg_pc[1] I3=$false O=soc.cpu.cpuregs.regs.0.0_WDATA_14_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1312.23-1312.55|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=soc.cpu.reg_pc[0] I2=soc.cpu.latched_compr I3=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] O=soc.cpu.cpuregs.regs.0.0_WDATA_15_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110010101000
.gate SB_DFFESR C=clock_out D=soc.cpu.latched_is_lb_SB_DFFESR_Q_D E=soc.cpu.latched_is_lb_SB_DFFESR_Q_E Q=soc.cpu.latched_is_lb R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.cpu_state[6] I1=soc.cpu.cpu_state[1] I2=soc.processeur_actif I3=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3] O=soc.cpu.latched_is_lb_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111101001111
.gate SB_DFFESR C=clock_out D=soc.cpu.latched_is_lh_SB_DFFESR_Q_D E=soc.cpu.latched_is_lb_SB_DFFESR_Q_E Q=soc.cpu.latched_is_lh R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.latched_is_lh I2=soc.cpu.latched_is_lh_SB_LUT4_I1_I2[1] I3=soc.cpu.latched_is_lh_SB_LUT4_I3_O[3] O=soc.cpu.latched_is_lh_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3] O=soc.cpu.latched_is_lh_SB_LUT4_I1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000111110011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.latched_is_lh_SB_LUT4_I1_O_SB_LUT4_O_I2[0] I3=soc.cpu.latched_is_lh_SB_LUT4_I1_O_SB_LUT4_O_I2[1] O=soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[16] I1=soc.cpu.latched_is_lh_SB_LUT4_I1_O_SB_LUT4_O_I2[0] I2=soc.cpu.mem_xfer I3=soc.cpu.latched_is_lh_SB_LUT4_I1_O_SB_LUT4_O_I2[1] O=soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011001010
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[16] I3=iomem_ready_SB_LUT4_I0_1_O[1] O=soc.cpu.latched_is_lh_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.bram_only.mem.0.25_RDATA_15_SB_LUT4_I2_O_SB_LUT4_I0_O[0] I1=soc.bram_only.mem.0.25_RDATA_15_SB_LUT4_I2_O_SB_LUT4_I0_O[1] I2=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] I3=soc.bram_only.mem.0.25_RDATA_15_SB_LUT4_I2_O_SB_LUT4_I0_O[3] O=soc.cpu.latched_is_lh_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110010001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.latched_is_lb I3=soc.cpu.latched_is_lh O=soc.cpu.latched_is_lh_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.mem_wordsize[1] I2=soc.cpu.latched_is_lb I3=soc.cpu.latched_is_lh O=soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3] O=soc.cpu.latched_is_lh_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000111110011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.latched_is_lb I3=soc.cpu.latched_is_lh_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1] O=soc.cpu.latched_is_lh_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wordsize[1] I2=soc.cpu.latched_is_lh_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1] I3=soc.cpu.latched_is_lh_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2] O=soc.cpu.latched_is_lh_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[1] I1=soc.cpu.reg_op1[0] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3] O=soc.cpu.latched_is_lh_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110000000100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3] O=soc.cpu.latched_is_lh_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100110001011111
.gate SB_DFFESR C=clock_out D=soc.cpu.latched_rd_SB_DFFESR_Q_D E=soc.cpu.latched_rd_SB_DFFESS_Q_E Q=soc.cpu.latched_rd[4] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.cpu.latched_rd_SB_DFFESR_Q_1_D E=soc.cpu.latched_rd_SB_DFFESS_Q_E Q=soc.cpu.latched_rd[3] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[3] I2=soc.cpu.decoded_rd[3] I3=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I2_O[3] O=soc.cpu.latched_rd_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.latched_rd_SB_DFFESR_Q_2_D E=soc.cpu.latched_rd_SB_DFFESS_Q_E Q=soc.cpu.latched_rd[2] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=soc.cpu.decoded_rd[2] I2=soc.cpu.irq_state[0] I3=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I2_O[3] O=soc.cpu.latched_rd_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010001010000
.gate SB_DFFESR C=clock_out D=soc.cpu.latched_rd_SB_DFFESR_Q_3_D E=soc.cpu.latched_rd_SB_DFFESS_Q_E Q=soc.cpu.latched_rd[0] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=soc.cpu.decoded_rd[0] I2=soc.cpu.irq_state[0] I3=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I2_O[3] O=soc.cpu.latched_rd_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010000000101
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_rd[4] I2=soc.cpu.cpu_state[3] I3=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I2_O[3] O=soc.cpu.latched_rd_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_DFFESS C=clock_out D=soc.cpu.latched_rd_SB_DFFESS_Q_D E=soc.cpu.latched_rd_SB_DFFESS_Q_E Q=soc.cpu.latched_rd[1] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=soc.cpu.decoded_rd[1] I2=soc.cpu.irq_state[0] I3=soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I2_O[3] O=soc.cpu.latched_rd_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010000000101
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=soc.cpu.cpu_state[1] I2=soc.processeur_actif I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=soc.cpu.latched_rd_SB_DFFESS_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111101001111
.gate SB_DFFESR C=clock_out D=soc.cpu.cpu_state[3] E=soc.cpu.latched_stalu_SB_DFFESR_Q_E Q=soc.cpu.latched_stalu R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=soc.cpu.cpu_state[1] I2=soc.processeur_actif I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=soc.cpu.latched_stalu_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100111111101111
.gate SB_DFFESS C=clock_out D=soc.cpu.latched_store_SB_DFFESS_Q_D E=soc.cpu.latched_store_SB_DFFESS_Q_E Q=soc.cpu.latched_store S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[3] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] I3=soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3[2] O=soc.cpu.latched_store_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=soc.cpu.cpu_state[6] I1=soc.cpu.cpu_state[4] I2=soc.cpu.cpu_state[2] I3=soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3] O=soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[3] I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.instr_bge_SB_LUT4_I1_O[2] O=soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.reg_op2_SB_DFFE_Q_E[0] I1=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] I2=soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] I3=soc.cpu.instr_sh_SB_LUT4_I0_O[3] O=soc.cpu.latched_store_SB_DFFESS_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010111001111
.gate SB_LUT4 I0=soc.cpu.cpu_state[6] I1=soc.cpu.cpu_state[4] I2=soc.cpu.cpu_state[3] I3=soc.cpu.cpu_state[2] O=soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.latched_store I3=soc.cpu.latched_branch O=soc.cpu.latched_store_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.irq_state[0] I2=soc.cpu.latched_store I3=soc.cpu.latched_branch O=soc.cpu.latched_store_SB_LUT4_I2_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=soc.cpu.alu_out_q[5] I1=soc.cpu.reg_out[5] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.latched_store_SB_LUT4_I2_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.latched_store I3=soc.cpu.latched_branch O=soc.cpu.latched_store_SB_LUT4_I2_2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3] E=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O Q=soc.cpu.mem_16bit_buffer[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1] E=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O Q=soc.cpu.mem_16bit_buffer[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_10_D[1] E=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O Q=soc.cpu.mem_16bit_buffer[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_10_D_SB_LUT4_O_I2[0] I3=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_10_D_SB_LUT4_O_I2[1] O=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_10_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[21] I3=iomem_ready_SB_LUT4_I0_1_O[1] O=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_10_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.bram_only.mem.0.1_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0] I1=soc.bram_only.mem.0.1_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I2=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] I3=soc.bram_only.mem.0.1_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3] O=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_10_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110010001100
.gate SB_DFFE C=clock_out D=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_11_D[2] E=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O Q=soc.cpu.mem_16bit_buffer[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_11_D_SB_LUT4_O_I2[0] I3=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_11_D_SB_LUT4_O_I2[1] O=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_11_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[20] I3=iomem_ready_SB_LUT4_I0_1_O[1] O=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_11_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clock_out D=soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O[1] E=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O Q=soc.cpu.mem_16bit_buffer[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_13_D[2] E=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O Q=soc.cpu.mem_16bit_buffer[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_13_D_SB_LUT4_O_I2[0] I3=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_13_D_SB_LUT4_O_I2[1] O=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_13_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[18] I3=iomem_ready_SB_LUT4_I0_1_O[1] O=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_13_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clock_out D=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_14_D[2] E=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O Q=soc.cpu.mem_16bit_buffer[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_14_D_SB_LUT4_O_I2[1] I3=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_14_D_SB_LUT4_O_I2[3] O=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_14_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[17] I3=iomem_ready_SB_LUT4_I0_1_O[1] O=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_14_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.bram_only.mem.0.1_RDATA_7_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0] I1=soc.bram_only.mem.0.1_RDATA_7_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I2=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] I3=soc.bram_only.mem.0.1_RDATA_7_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3] O=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_14_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110010001100
.gate SB_DFFE C=clock_out D=soc.cpu.latched_is_lh_SB_LUT4_I1_O[2] E=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O Q=soc.cpu.mem_16bit_buffer[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3] E=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O Q=soc.cpu.mem_16bit_buffer[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2] E=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O Q=soc.cpu.mem_16bit_buffer[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_4_D[2] E=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O Q=soc.cpu.mem_16bit_buffer[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1] I3=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[3] O=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_4_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[27] I3=iomem_ready_SB_LUT4_I0_1_O[1] O=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2] E=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O Q=soc.cpu.mem_16bit_buffer[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3] E=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O Q=soc.cpu.mem_16bit_buffer[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_7_D[3] E=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O Q=soc.cpu.mem_16bit_buffer[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[3] O=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_7_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFE C=clock_out D=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2] E=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O Q=soc.cpu.mem_16bit_buffer[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_9_D[2] E=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O Q=soc.cpu.mem_16bit_buffer[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_9_D_SB_LUT4_O_I2[1] I3=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_9_D_SB_LUT4_O_I2[3] O=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_9_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[22] I3=iomem_ready_SB_LUT4_I0_1_O[1] O=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_9_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.bram_only.mem.0.1_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0] I1=soc.bram_only.mem.0.1_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I2=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] I3=soc.bram_only.mem.0.1_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3] O=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_9_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110010001100
.gate SB_DFFE C=clock_out D=soc.cpu.mem_addr_SB_DFFE_Q_D E=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.mem_addr[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.mem_addr_SB_DFFE_Q_1_D E=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.mem_addr[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.mem_addr_SB_DFFE_Q_10_D E=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.mem_addr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[21] I2=soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] I3=soc.cpu.mem_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_addr_SB_DFFE_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.mem_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.cpu.mem_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[21] I2=soc.cpu.reg_out[21] I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.mem_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_CARRY CI=soc.cpu.mem_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=soc.cpu.mem_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=$false I1=soc.cpu.mem_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clock_out D=soc.cpu.mem_addr_SB_DFFE_Q_11_D E=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.mem_addr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[20] I2=soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] I3=soc.cpu.mem_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_addr_SB_DFFE_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.mem_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.cpu.mem_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[20] I2=soc.cpu.reg_out[20] I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.mem_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_CARRY CI=soc.cpu.mem_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=soc.cpu.mem_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=$false I1=soc.cpu.mem_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clock_out D=soc.cpu.mem_addr_SB_DFFE_Q_12_D E=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.mem_addr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[19] I2=soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] I3=soc.cpu.mem_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_addr_SB_DFFE_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.mem_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.cpu.mem_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_out[19] I2=soc.cpu.reg_next_pc[19] I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.mem_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_CARRY CI=soc.cpu.mem_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=soc.cpu.mem_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=$false I1=soc.cpu.mem_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clock_out D=soc.cpu.mem_addr_SB_DFFE_Q_13_D E=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.mem_addr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[18] I2=soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] I3=soc.cpu.mem_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_addr_SB_DFFE_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.mem_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.cpu.mem_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_out[18] I2=soc.cpu.reg_next_pc[18] I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.mem_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_CARRY CI=soc.cpu.mem_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=soc.cpu.mem_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=$false I1=soc.cpu.mem_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clock_out D=soc.cpu.mem_addr_SB_DFFE_Q_14_D E=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.mem_addr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[17] I2=soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] I3=soc.cpu.mem_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_addr_SB_DFFE_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.mem_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.cpu.mem_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_out[17] I2=soc.cpu.reg_next_pc[17] I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.mem_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_CARRY CI=soc.cpu.mem_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=soc.cpu.mem_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=$false I1=soc.cpu.mem_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clock_out D=soc.cpu.mem_addr_SB_DFFE_Q_15_D E=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.mem_addr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[16] I2=soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] I3=soc.cpu.mem_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_addr_SB_DFFE_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.mem_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.cpu.mem_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_out[16] I2=soc.cpu.reg_next_pc[16] I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.mem_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_CARRY CI=soc.cpu.mem_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=soc.cpu.mem_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=$false I1=soc.cpu.mem_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clock_out D=soc.cpu.mem_addr_SB_DFFE_Q_16_D E=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.mem_addr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[15] I2=soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] I3=soc.cpu.mem_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_addr_SB_DFFE_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.mem_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.cpu.mem_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_out[15] I2=soc.cpu.reg_next_pc[15] I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.mem_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_CARRY CI=soc.cpu.mem_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=soc.cpu.mem_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=$false I1=soc.cpu.mem_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clock_out D=soc.cpu.mem_addr_SB_DFFE_Q_17_D E=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.mem_addr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[14] I2=soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] I3=soc.cpu.mem_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_addr_SB_DFFE_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.mem_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.cpu.mem_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_out[14] I2=soc.cpu.reg_next_pc[14] I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.mem_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_CARRY CI=soc.cpu.mem_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=soc.cpu.mem_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=$false I1=soc.cpu.mem_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clock_out D=soc.cpu.mem_addr_SB_DFFE_Q_18_D E=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.mem_addr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[13] I2=soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] I3=soc.cpu.mem_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_addr_SB_DFFE_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.mem_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.cpu.mem_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_out[13] I2=soc.cpu.reg_next_pc[13] I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.mem_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_CARRY CI=soc.cpu.mem_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=soc.cpu.mem_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=$false I1=soc.cpu.mem_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clock_out D=soc.cpu.mem_addr_SB_DFFE_Q_19_D E=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.mem_addr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[12] I2=soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] I3=soc.cpu.mem_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_addr_SB_DFFE_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.mem_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.cpu.mem_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_out[12] I2=soc.cpu.reg_next_pc[12] I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.mem_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_CARRY CI=soc.cpu.mem_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=soc.cpu.mem_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=$false I1=soc.cpu.mem_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[30] I2=soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] I3=soc.cpu.mem_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_addr_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2] I3=soc.cpu.mem_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.cpu.mem_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clock_out D=soc.cpu.mem_addr_SB_DFFE_Q_2_D E=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.mem_addr[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.mem_addr_SB_DFFE_Q_20_D E=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.mem_addr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[11] I2=soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] I3=soc.cpu.mem_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_addr_SB_DFFE_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.mem_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.cpu.mem_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[11] I2=soc.cpu.reg_out[11] I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.mem_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_CARRY CI=soc.cpu.mem_addr_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=soc.cpu.mem_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=$false I1=soc.cpu.mem_addr_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clock_out D=soc.cpu.mem_addr_SB_DFFE_Q_21_D E=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.mem_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[10] I2=soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] I3=soc.cpu.mem_addr_SB_DFFE_Q_21_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_addr_SB_DFFE_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.mem_addr_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.cpu.mem_addr_SB_DFFE_Q_21_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_out[10] I2=soc.cpu.reg_next_pc[10] I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.mem_addr_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_CARRY CI=soc.cpu.mem_addr_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=soc.cpu.mem_addr_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=$false I1=soc.cpu.mem_addr_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clock_out D=soc.cpu.mem_addr_SB_DFFE_Q_22_D E=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.mem_addr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[9] I2=soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] I3=soc.cpu.mem_addr_SB_DFFE_Q_22_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_addr_SB_DFFE_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.mem_addr_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.cpu.mem_addr_SB_DFFE_Q_22_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_out[9] I2=soc.cpu.reg_next_pc[9] I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.mem_addr_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_CARRY CI=soc.cpu.mem_addr_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=soc.cpu.mem_addr_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=$false I1=soc.cpu.mem_addr_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clock_out D=soc.cpu.mem_addr_SB_DFFE_Q_23_D E=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.mem_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[8] I2=soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] I3=soc.cpu.mem_addr_SB_DFFE_Q_23_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_addr_SB_DFFE_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.mem_addr_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.cpu.mem_addr_SB_DFFE_Q_23_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[8] I2=soc.cpu.reg_out[8] I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.mem_addr_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_CARRY CI=soc.cpu.mem_addr_SB_DFFE_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=soc.cpu.mem_addr_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=$false I1=soc.cpu.mem_addr_SB_DFFE_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clock_out D=soc.cpu.mem_addr_SB_DFFE_Q_24_D E=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.mem_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[7] I2=soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] I3=soc.cpu.mem_addr_SB_DFFE_Q_24_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_addr_SB_DFFE_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr_SB_DFFE_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.mem_addr_SB_DFFE_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.cpu.mem_addr_SB_DFFE_Q_24_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[7] I2=soc.cpu.reg_out[7] I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.mem_addr_SB_DFFE_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_CARRY CI=soc.cpu.mem_addr_SB_DFFE_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=soc.cpu.mem_addr_SB_DFFE_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=$false I1=soc.cpu.mem_addr_SB_DFFE_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clock_out D=soc.cpu.mem_addr_SB_DFFE_Q_25_D E=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.mem_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[6] I2=soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] I3=soc.cpu.mem_addr_SB_DFFE_Q_25_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_addr_SB_DFFE_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr_SB_DFFE_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.mem_addr_SB_DFFE_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.cpu.mem_addr_SB_DFFE_Q_25_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_out[6] I2=soc.cpu.reg_next_pc[6] I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.mem_addr_SB_DFFE_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_CARRY CI=soc.cpu.mem_addr_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=soc.cpu.mem_addr_SB_DFFE_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=$false I1=soc.cpu.mem_addr_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clock_out D=soc.cpu.mem_addr_SB_DFFE_Q_26_D E=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.mem_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[5] I2=soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] I3=soc.cpu.mem_addr_SB_DFFE_Q_26_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_addr_SB_DFFE_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.mem_addr_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.cpu.mem_addr_SB_DFFE_Q_26_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_out[5] I2=soc.cpu.reg_next_pc[5] I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.mem_addr_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_CARRY CI=soc.cpu.mem_addr_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=soc.cpu.mem_addr_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=$false I1=soc.cpu.mem_addr_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clock_out D=soc.cpu.mem_addr_SB_DFFE_Q_27_D E=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.mem_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[4] I2=soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] I3=soc.cpu.mem_addr_SB_DFFE_Q_27_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_addr_SB_DFFE_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.mem_addr_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.cpu.mem_addr_SB_DFFE_Q_27_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[4] I2=soc.cpu.reg_out[4] I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.mem_addr_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_CARRY CI=soc.cpu.mem_addr_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=soc.cpu.mem_addr_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=$false I1=soc.cpu.mem_addr_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clock_out D=soc.cpu.mem_addr_SB_DFFE_Q_28_D E=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.mem_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[3] I2=soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] I3=soc.cpu.mem_addr_SB_DFFE_Q_28_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_addr_SB_DFFE_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.mem_addr_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.cpu.mem_addr_SB_DFFE_Q_28_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_out[3] I2=soc.cpu.reg_next_pc[3] I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.mem_addr_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_CARRY CI=$false CO=soc.cpu.mem_addr_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D_SB_LUT4_I2_O[1] I1=soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clock_out D=soc.cpu.mem_addr_SB_DFFE_Q_29_D E=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.mem_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[2] I2=soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] I3=soc.cpu.mem_addr_SB_DFFE_Q_29_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_addr_SB_DFFE_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D_SB_LUT4_I2_O[1] I2=soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D_SB_LUT4_I2_O[2] I3=$false O=soc.cpu.mem_addr_SB_DFFE_Q_29_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[29] I2=soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] I3=soc.cpu.mem_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_addr_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.mem_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.cpu.mem_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_out[29] I2=soc.cpu.reg_next_pc[29] I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.mem_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_CARRY CI=soc.cpu.mem_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=soc.cpu.mem_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=$false I1=soc.cpu.mem_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clock_out D=soc.cpu.mem_addr_SB_DFFE_Q_3_D E=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.mem_addr[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[28] I2=soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] I3=soc.cpu.mem_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_addr_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.mem_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.cpu.mem_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_out[28] I2=soc.cpu.reg_next_pc[28] I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.mem_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_CARRY CI=soc.cpu.mem_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=soc.cpu.mem_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=$false I1=soc.cpu.mem_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clock_out D=soc.cpu.mem_addr_SB_DFFE_Q_4_D E=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.mem_addr[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[27] I2=soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] I3=soc.cpu.mem_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_addr_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.mem_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.cpu.mem_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_out[27] I2=soc.cpu.reg_next_pc[27] I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.mem_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_CARRY CI=soc.cpu.mem_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=soc.cpu.mem_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=$false I1=soc.cpu.mem_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clock_out D=soc.cpu.mem_addr_SB_DFFE_Q_5_D E=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.mem_addr[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[26] I2=soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] I3=soc.cpu.mem_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_addr_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.mem_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.cpu.mem_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[26] I2=soc.cpu.reg_out[26] I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.mem_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_CARRY CI=soc.cpu.mem_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=soc.cpu.mem_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=$false I1=soc.cpu.mem_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clock_out D=soc.cpu.mem_addr_SB_DFFE_Q_6_D E=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.mem_addr[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[25] I2=soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] I3=soc.cpu.mem_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_addr_SB_DFFE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.mem_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.cpu.mem_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[25] I2=soc.cpu.reg_out[25] I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.mem_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_CARRY CI=soc.cpu.mem_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=soc.cpu.mem_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=$false I1=soc.cpu.mem_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clock_out D=soc.cpu.mem_addr_SB_DFFE_Q_7_D E=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.mem_addr[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[24] I2=soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] I3=soc.cpu.mem_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_addr_SB_DFFE_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.mem_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.cpu.mem_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[24] I2=soc.cpu.reg_out[24] I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.mem_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_CARRY CI=soc.cpu.mem_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=soc.cpu.mem_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=$false I1=soc.cpu.mem_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clock_out D=soc.cpu.mem_addr_SB_DFFE_Q_8_D E=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.mem_addr[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[23] I2=soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] I3=soc.cpu.mem_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_addr_SB_DFFE_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.mem_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.cpu.mem_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_out[23] I2=soc.cpu.reg_next_pc[23] I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.mem_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_CARRY CI=soc.cpu.mem_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=soc.cpu.mem_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=$false I1=soc.cpu.mem_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clock_out D=soc.cpu.mem_addr_SB_DFFE_Q_9_D E=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O Q=soc.cpu.mem_addr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[22] I2=soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] I3=soc.cpu.mem_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_addr_SB_DFFE_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.mem_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.cpu.mem_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_out[22] I2=soc.cpu.reg_next_pc[22] I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.mem_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_CARRY CI=soc.cpu.mem_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=soc.cpu.mem_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=$false I1=soc.cpu.mem_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=soc.cpu.reg_op1[31] I1=soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] I2=soc.cpu.mem_addr_SB_DFFE_Q_D_SB_LUT4_O_I2[2] I3=soc.cpu.mem_addr_SB_DFFE_Q_D_SB_LUT4_O_I3 O=soc.cpu.mem_addr_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000101110111000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_out[31] I2=soc.cpu.reg_next_pc[31] I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.mem_addr_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_CARRY CI=soc.cpu.mem_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.cpu.mem_addr_SB_DFFE_Q_D_SB_LUT4_O_I3 I0=$false I1=soc.cpu.mem_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.mem_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=soc.cpu.mem_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=$false I1=soc.cpu.mem_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr src "picorv32.v:382.60-382.97|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[30] I2=soc.cpu.reg_out[30] I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.mem_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clock_out D=soc.cpu.mem_do_prefetch_SB_DFFESR_Q_D E=soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E Q=soc.cpu.mem_do_prefetch R=soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_jalr I3=soc.cpu.instr_retirq O=soc.cpu.mem_do_prefetch_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=soc.cpu.cpu_state[1] I1=soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1[1] I2=soc.cpu.do_waitirq_SB_LUT4_I0_O[2] I3=soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0] O=soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111110000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_do_prefetch I3=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1] O=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[1] I2=soc.cpu.reg_out[1] I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_do_prefetch I3=soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1] O=soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.cpu_state[2] I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_prefetch_SB_LUT4_I2_3_I3[3] O=soc.cpu.mem_do_prefetch_SB_LUT4_I2_3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011110001
.gate SB_DFFESS C=clock_out D=$false E=soc.cpu.mem_do_rdata_SB_DFFESS_Q_E Q=soc.cpu.mem_do_rdata S=soc.cpu.instr_lw_SB_LUT4_I0_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0] I3=soc.cpu.instr_lw_SB_LUT4_I0_I3[1] O=soc.cpu.mem_do_rdata_SB_DFFESS_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESS C=clock_out D=soc.cpu.mem_do_rinst_SB_DFFESS_Q_D E=soc.cpu.mem_do_rinst_SB_DFFESS_Q_E Q=soc.cpu.mem_do_rinst S=soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I2[0] I2=soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I2[1] I3=soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0] O=soc.cpu.mem_do_rinst_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O[0] I1=soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O[1] I2=soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O[2] I3=soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0] O=soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111111110001
.gate SB_DFFESS C=clock_out D=$false E=soc.cpu.mem_do_wdata_SB_DFFESS_Q_E Q=soc.cpu.mem_do_wdata S=soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0] I3=soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[1] O=soc.cpu.mem_do_wdata_SB_DFFESS_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=soc.cpu.mem_state[1] I1=soc.processeur_actif I2=soc.cpu.mem_do_wdata I3=soc.cpu.mem_state[0] O=soc.cpu.trap_SB_LUT4_I2_1_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001000000
.gate SB_DFFSR C=clock_out D=soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[0] Q=soc.cpu.mem_la_firstword_reg R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:390.2-399.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[0] I3=soc.cpu.mem_xfer O=soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D_SB_LUT4_I2_O[1] I3=soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O_SB_LUT4_I2_O[1] O=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[2] I2=soc.cpu.reg_out[2] I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clock_out D=soc.cpu.mem_la_secondword_SB_DFFESR_Q_D[3] E=soc.cpu.mem_la_secondword_SB_DFFESR_Q_E Q=soc.cpu.mem_la_secondword R=soc.cpu.trap_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.processeur_actif I3=soc.cpu.trap_SB_LUT4_I3_O[2] O=soc.cpu.mem_la_secondword_SB_DFFESR_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.trap_SB_LUT4_I3_O[0] I2=soc.cpu.trap_SB_LUT4_I3_O[1] I3=soc.cpu.mem_xfer O=soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011110000
.gate SB_DFFE C=clock_out D=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:430.2-544.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:430.2-544.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:430.2-544.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.mem_rdata_q_SB_DFFE_Q_3_D[0] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:430.2-544.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0] I3=soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O_SB_LUT4_I2_O[1] O=soc.cpu.mem_rdata_q_SB_DFFE_Q_3_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFE C=clock_out D=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:430.2-544.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:430.2-544.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:430.2-544.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFF C=clock_out D=soc.cpu.mem_rdata_q_SB_DFF_Q_D Q=soc.cpu.mem_rdata_q[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:430.2-544.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=soc.cpu.mem_rdata_q_SB_DFF_Q_1_D Q=soc.cpu.mem_rdata_q[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:430.2-544.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=soc.cpu.mem_rdata_q_SB_DFF_Q_10_D Q=soc.cpu.mem_rdata_q[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:430.2-544.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I1[0] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I1[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011111100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[21] I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111011100010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFFE_Q_3_D[0] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000000100000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_la_secondword I3=soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_la_secondword I3=soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[21] I1=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_10_D_SB_LUT4_O_I2[0] I2=soc.cpu.mem_xfer I3=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_10_D_SB_LUT4_O_I2[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011001010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[5] I1=soc.load.hex_code_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1] I2=soc.cpu.mem_xfer I3=soc.load.hex_code_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011001010
.gate SB_DFF C=clock_out D=soc.cpu.mem_rdata_q_SB_DFF_Q_11_D Q=soc.cpu.mem_rdata_q[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:430.2-544.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011111100
.gate SB_DFF C=clock_out D=soc.cpu.mem_rdata_q_SB_DFF_Q_12_D Q=soc.cpu.mem_rdata_q[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:430.2-544.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1[0] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[19] I2=soc.cpu.mem_xfer I3=soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] I1=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100100001000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2] O=soc.cpu.mem_rdata_q_SB_DFFE_Q_3_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3] O=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_16bit_buffer[3] I3=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_16bit_buffer[2] I3=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] I1=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010010000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[3] I1=soc.load.hex_code_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1] I2=soc.cpu.mem_xfer I3=soc.load.hex_code_SB_DFFE_Q_4_D_SB_LUT4_O_I2[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011001010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[19] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] I2=soc.cpu.mem_xfer I3=soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011001010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] O=soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[19] I3=iomem_ready_SB_LUT4_I0_1_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clock_out D=soc.cpu.mem_rdata_q_SB_DFF_Q_13_D Q=soc.cpu.mem_rdata_q[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:430.2-544.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1[0] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[18] I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111011100010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_la_secondword I3=soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_la_secondword I3=soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[18] I1=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_13_D_SB_LUT4_O_I2[0] I2=soc.cpu.mem_xfer I3=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_13_D_SB_LUT4_O_I2[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011001010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[2] I1=soc.load.hex_code_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1] I2=soc.cpu.mem_xfer I3=soc.load.hex_code_SB_DFFE_Q_5_D_SB_LUT4_O_I2[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011001010
.gate SB_DFF C=clock_out D=soc.cpu.mem_rdata_q_SB_DFF_Q_14_D Q=soc.cpu.mem_rdata_q[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:430.2-544.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_DFF C=clock_out D=soc.cpu.mem_rdata_q_SB_DFF_Q_15_D Q=soc.cpu.mem_rdata_q[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:430.2-544.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I2[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[16] I2=soc.cpu.mem_xfer I3=soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O_SB_LUT4_I2_O[0] O=soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_DFF C=clock_out D=soc.cpu.mem_rdata_q_SB_DFF_Q_16_D Q=soc.cpu.mem_rdata_q[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:430.2-544.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I2[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[15] I2=soc.cpu.mem_xfer I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_DFF C=clock_out D=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D Q=soc.cpu.mem_rdata_q[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:430.2-544.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0[1] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110010101110
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_I3[0] O=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[2] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_O[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_O[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_O[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011111101
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I1_I3[0] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[0] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1] I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[1] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_I3[0] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0] O=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_xfer I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[0] O=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_DFF C=clock_out D=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D Q=soc.cpu.mem_rdata_q[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:430.2-544.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[13] I2=soc.cpu.mem_xfer I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[0] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100011001100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFFE_Q_3_D[0] I1=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[1] I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[3] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011110111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[1] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_I2_I3[1] I2=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_I2_I3[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[0] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_1_I3[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFFE_Q_3_D[0] I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[1] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I1_I2[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[17] I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111011100010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1] I3=soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O_SB_LUT4_I2_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011111100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_la_secondword I3=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_la_secondword I3=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] I1=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100100001000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_16bit_buffer[1] I3=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[1] I1=soc.load.hex_code_SB_DFFE_Q_6_D_SB_LUT4_O_I2[1] I2=soc.cpu.mem_xfer I3=soc.load.hex_code_SB_DFFE_Q_6_D_SB_LUT4_O_I2[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011001010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[17] I1=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_14_D_SB_LUT4_O_I2[1] I2=soc.cpu.mem_xfer I3=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_14_D_SB_LUT4_O_I2[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011001010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[1] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clock_out D=soc.cpu.mem_rdata_q_SB_DFF_Q_19_D Q=soc.cpu.mem_rdata_q[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:430.2-544.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1[1] I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I1_I3[0] O=soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_I2_I3[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I1_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[0] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[1] I1=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000011010000
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[0] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[2] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[0] O=soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_I3[0] I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[12] I2=soc.cpu.mem_xfer I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] O=soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I1_O[0] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[0] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011000010111010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[0] I1=soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011000011101100
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[30] I2=soc.cpu.mem_xfer I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[2] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_O[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000100010011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0] O=soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[29] I2=soc.cpu.mem_xfer I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0] O=soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[0] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110000
.gate SB_DFF C=clock_out D=soc.cpu.mem_rdata_q_SB_DFF_Q_2_D Q=soc.cpu.mem_rdata_q[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:430.2-544.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=soc.cpu.mem_rdata_q_SB_DFF_Q_20_D Q=soc.cpu.mem_rdata_q[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:430.2-544.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[11] I1=soc.cpu.mem_xfer I2=soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111100101110
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[1] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_DFF C=clock_out D=soc.cpu.mem_rdata_q_SB_DFF_Q_21_D Q=soc.cpu.mem_rdata_q[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:430.2-544.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[10] I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111100101110
.gate SB_DFF C=clock_out D=soc.cpu.mem_rdata_q_SB_DFF_Q_22_D Q=soc.cpu.mem_rdata_q[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:430.2-544.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[0] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[3] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[0] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0] O=soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[0] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I3=soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1] I3=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[9] I2=soc.cpu.mem_xfer I3=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] O=soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_DFF C=clock_out D=soc.cpu.mem_rdata_q_SB_DFF_Q_23_D Q=soc.cpu.mem_rdata_q[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:430.2-544.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1[2] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[3] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[8] I2=soc.cpu.mem_xfer I3=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_LUT4 I0=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2] I1=soc.cpu.mem_rdata_q_SB_DFFE_Q_3_D[0] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1[2] I3=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001110101111
.gate SB_DFF C=clock_out D=soc.cpu.mem_rdata_q_SB_DFF_Q_24_D Q=soc.cpu.mem_rdata_q[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:430.2-544.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I1[2] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[3] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[7] I2=soc.cpu.mem_xfer I3=soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0] O=soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_LUT4 I0=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2] I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I1[2] I3=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001110101111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110011111110
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1] I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[3] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2] O=soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] I1=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0] O=soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_DFF C=clock_out D=soc.cpu.mem_rdata_q_SB_DFF_Q_3_D Q=soc.cpu.mem_rdata_q[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:430.2-544.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0[1] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110011111110
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I1_I2[2] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[1] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[28] I2=soc.cpu.mem_xfer I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[3] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101010001010
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011001100
.gate SB_DFF C=clock_out D=soc.cpu.mem_rdata_q_SB_DFF_Q_4_D Q=soc.cpu.mem_rdata_q[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:430.2-544.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[1] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111110100010
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[2] I2=soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_I3[0] O=soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[2] I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[27] I2=soc.cpu.mem_xfer I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFFE_Q_3_D[0] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] I2=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O[3] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I1_I3[0] O=soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFF C=clock_out D=soc.cpu.mem_rdata_q_SB_DFF_Q_5_D Q=soc.cpu.mem_rdata_q[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:430.2-544.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[1] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011110010
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0] I2=soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I3=soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[0] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100010101010
.gate SB_DFF C=clock_out D=soc.cpu.mem_rdata_q_SB_DFF_Q_6_D Q=soc.cpu.mem_rdata_q[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:430.2-544.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_LUT4 I0=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[0] I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[2] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011000100000000
.gate SB_LUT4 I0=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[0] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000001010000
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I1_I3[0] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0] I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I2=soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1] I3=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000000
.gate SB_DFF C=clock_out D=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D Q=soc.cpu.mem_rdata_q[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:430.2-544.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1[0] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[24] I2=soc.cpu.mem_xfer I3=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0] O=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[0] I1=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O[3] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I1_I2[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001100010001
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2] I2=soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0] I3=soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O_SB_LUT4_I2_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[1] I1=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[0] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I1_O[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] I2=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110000
.gate SB_LUT4 I0=soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100110011
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100110011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[0] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[0] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1] I2=soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] O=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[0] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[0] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000010000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[0] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000110010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[0] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] O=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_16bit_buffer[10] I3=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_16bit_buffer[8] I3=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[8] I2=soc.cpu.mem_xfer I3=soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0] O=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[24] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I2=soc.cpu.mem_xfer I3=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011001010
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[24] I3=iomem_ready_SB_LUT4_I0_1_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1] I2=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110010001100
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[24] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[24] I2=iomem_ready_SB_LUT4_I0_1_O[1] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000001111
.gate SB_DFF C=clock_out D=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D Q=soc.cpu.mem_rdata_q[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:430.2-544.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[0] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1[3] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001011111010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[0] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_I2_I3[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[1] I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_I2_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_I2_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I2=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0] I3=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[23] I2=soc.cpu.mem_xfer I3=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] I1=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1] O=soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_16bit_buffer[7] I3=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] I1=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_16bit_buffer[11] I3=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[23] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I2=soc.cpu.mem_xfer I3=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011001010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[7] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] I2=soc.cpu.mem_xfer I3=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011001010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[7] I3=iomem_ready_SB_LUT4_I0_1_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.mem_wordsize[1] I2=soc.cpu.reg_op1[1] I3=soc.cpu.reg_op1[0] O=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010000011100000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[1] I2=soc.cpu.reg_op1[0] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011111100
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[23] I3=iomem_ready_SB_LUT4_I0_1_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[0] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I2=soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[2] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[3] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_I3[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[1] I1=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101010001010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_I2_I3[1] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[20] I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[0] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111011100010
.gate SB_LUT4 I0=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000000100000
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I1=soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[0] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1] I3=soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O_SB_LUT4_I2_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011111100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_la_secondword I3=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_la_secondword I3=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] I1=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100100001000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[4] I1=soc.load.hex_code_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1] I2=soc.cpu.mem_xfer I3=soc.load.hex_code_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011001010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[20] I1=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_11_D_SB_LUT4_O_I2[0] I2=soc.cpu.mem_xfer I3=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_11_D_SB_LUT4_O_I2[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011001010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_DFF C=clock_out D=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D Q=soc.cpu.mem_rdata_q[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:430.2-544.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1[0] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[22] I2=soc.cpu.mem_xfer I3=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0] O=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[1] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001010111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I3=soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1] I1=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[0] I2=soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O[3] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010000010101000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0] I3=soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O_SB_LUT4_I2_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0] I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[0] I3=soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0] I2=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[0] I3=soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1] I3=soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O_SB_LUT4_I2_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011111100
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0] I2=soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111000001111
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0] O=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001010100
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0] O=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1] O=soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_16bit_buffer[15] I3=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] I1=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100100001000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] I1=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0] O=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_16bit_buffer[6] I3=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_16bit_buffer[5] I3=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] O=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] I1=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010010000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[22] I1=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_9_D_SB_LUT4_O_I2[1] I2=soc.cpu.mem_xfer I3=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_9_D_SB_LUT4_O_I2[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011001010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[6] I1=soc.load.hex_code_SB_DFFE_Q_9_D_SB_LUT4_O_I2[1] I2=soc.cpu.mem_xfer I3=soc.load.hex_code_SB_DFFE_Q_9_D_SB_LUT4_O_I2[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011001010
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2] O=soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011001100
.gate SB_DFFESR C=clock_out D=soc.cpu.mem_state_SB_DFFESR_Q_D E=soc.cpu.mem_state_SB_DFFESR_Q_E Q=soc.cpu.mem_state[1] R=soc.cpu.trap_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.cpu.mem_state_SB_DFFESR_Q_1_D E=soc.cpu.mem_state_SB_DFFESR_Q_E Q=soc.cpu.mem_state[0] R=soc.cpu.trap_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.mem_state[1] I1=soc.cpu.mem_do_wdata I2=soc.cpu.mem_state[0] I3=soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] O=soc.cpu.mem_state_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000100000001
.gate SB_LUT4 I0=soc.cpu.mem_state[1] I1=soc.cpu.mem_do_wdata I2=soc.cpu.mem_state[0] I3=soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] O=soc.cpu.mem_state_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000000100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_do_rdata I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[0] I2=soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[1] I3=soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[2] O=soc.cpu.mem_state_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.mem_state[1] I1=soc.cpu.mem_state[0] I2=soc.cpu.trap_SB_LUT4_I3_O[1] I3=soc.cpu.mem_xfer O=soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000110
.gate SB_LUT4 I0=$false I1=soc.cpu.trap_SB_LUT4_I3_O[0] I2=soc.cpu.trap_SB_LUT4_I3_O[1] I3=soc.cpu.trap_SB_LUT4_I3_O[2] O=soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_DFFESR C=clock_out D=soc.cpu.mem_valid_SB_DFFESR_Q_D E=soc.cpu.mem_valid_SB_DFFESR_Q_E Q=soc.cpu.mem_valid R=soc.cpu.trap_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.mem_state[1] I1=soc.cpu.mem_state[0] I2=soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2[2] I3=soc.cpu.mem_la_secondword_SB_DFFESR_Q_D[3] O=soc.cpu.mem_valid_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100110100001001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_do_wdata I3=soc.cpu.prefetched_high_word_SB_LUT4_I1_O[2] O=soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1[0] I2=soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1[1] I3=soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[1] O=soc.cpu.mem_valid_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.mem_state[1] I1=soc.cpu.mem_state[0] I2=soc.cpu.trap_SB_LUT4_I3_O[1] I3=soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[3] O=soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011110111
.gate SB_LUT4 I0=$false I1=soc.processeur_actif I2=soc.cpu.trap I3=soc.cpu.prefetched_high_word_SB_LUT4_I1_O[3] O=soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.cpu.mem_state[1] I1=soc.cpu.mem_state[0] I2=soc.cpu.mem_do_rinst I3=soc.cpu.trap_SB_LUT4_I3_O[1] O=soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_do_rdata I2=soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] I3=soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I3[2] O=soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=soc.cpu.mem_state[1] I1=soc.cpu.mem_do_wdata I2=soc.cpu.mem_state[0] I3=soc.cpu.trap_SB_LUT4_I3_O[1] O=soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_DFFE C=clock_out D=soc.cpu.mem_wdata_SB_DFFE_Q_D E=soc.cpu.trap_SB_LUT4_I2_1_O Q=soc.cpu.mem_wdata[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.mem_wdata_SB_DFFE_Q_1_D E=soc.cpu.trap_SB_LUT4_I2_1_O Q=soc.cpu.mem_wdata[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.mem_wdata_SB_DFFE_Q_10_D E=soc.cpu.trap_SB_LUT4_I2_1_O Q=soc.cpu.mem_wdata[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=soc.cpu.reg_op2[21] I1=soc.cpu.reg_op2[5] I2=soc.cpu.mem_wordsize[2] I3=soc.cpu.mem_wordsize[1] O=soc.cpu.mem_wdata_SB_DFFE_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_DFFE C=clock_out D=soc.cpu.mem_wdata_SB_DFFE_Q_11_D E=soc.cpu.trap_SB_LUT4_I2_1_O Q=soc.cpu.mem_wdata[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=soc.cpu.reg_op2[20] I1=soc.cpu.reg_op2[4] I2=soc.cpu.mem_wordsize[2] I3=soc.cpu.mem_wordsize[1] O=soc.cpu.mem_wdata_SB_DFFE_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_DFFE C=clock_out D=soc.cpu.mem_wdata_SB_DFFE_Q_12_D E=soc.cpu.trap_SB_LUT4_I2_1_O Q=soc.cpu.mem_wdata[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=soc.cpu.reg_op2[19] I1=soc.cpu.reg_op2[3] I2=soc.cpu.mem_wordsize[2] I3=soc.cpu.mem_wordsize[1] O=soc.cpu.mem_wdata_SB_DFFE_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_DFFE C=clock_out D=soc.cpu.mem_wdata_SB_DFFE_Q_13_D E=soc.cpu.trap_SB_LUT4_I2_1_O Q=soc.cpu.mem_wdata[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=soc.cpu.reg_op2[18] I1=soc.cpu.mem_wordsize[2] I2=soc.cpu.reg_op2[2] I3=soc.cpu.mem_wordsize[1] O=soc.cpu.mem_wdata_SB_DFFE_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000011100010
.gate SB_DFFE C=clock_out D=soc.cpu.mem_wdata_SB_DFFE_Q_14_D E=soc.cpu.trap_SB_LUT4_I2_1_O Q=soc.cpu.mem_wdata[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=soc.cpu.reg_op2[17] I1=soc.cpu.mem_wordsize[2] I2=soc.cpu.mem_wordsize[1] I3=soc.cpu.reg_op2[1] O=soc.cpu.mem_wdata_SB_DFFE_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000010
.gate SB_DFFE C=clock_out D=soc.cpu.mem_wdata_SB_DFFE_Q_15_D E=soc.cpu.trap_SB_LUT4_I2_1_O Q=soc.cpu.mem_wdata[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=soc.cpu.reg_op2[16] I1=soc.cpu.mem_wordsize[2] I2=soc.cpu.mem_wordsize[1] I3=soc.cpu.reg_op2[0] O=soc.cpu.mem_wdata_SB_DFFE_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000010
.gate SB_DFFE C=clock_out D=soc.cpu.mem_wdata_SB_DFFE_Q_16_D E=soc.cpu.trap_SB_LUT4_I2_1_O Q=soc.cpu.mem_wdata[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[15] I2=soc.cpu.mem_wordsize[1] I3=soc.cpu.mem_wdata_SB_DFFE_Q_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_wdata_SB_DFFE_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111111
.gate SB_DFFE C=clock_out D=soc.cpu.mem_wdata_SB_DFFE_Q_17_D E=soc.cpu.trap_SB_LUT4_I2_1_O Q=soc.cpu.mem_wdata[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[14] I2=soc.cpu.mem_wordsize[1] I3=soc.cpu.mem_wdata_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3] O=soc.cpu.mem_wdata_SB_DFFE_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111111
.gate SB_DFFE C=clock_out D=soc.cpu.mem_wdata_SB_DFFE_Q_18_D E=soc.cpu.trap_SB_LUT4_I2_1_O Q=soc.cpu.mem_wdata[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[13] I2=soc.cpu.mem_wordsize[1] I3=soc.cpu.mem_wdata_SB_DFFE_Q_2_D_SB_LUT4_O_I3[3] O=soc.cpu.mem_wdata_SB_DFFE_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111111
.gate SB_DFFE C=clock_out D=soc.cpu.mem_wdata_SB_DFFE_Q_19_D E=soc.cpu.trap_SB_LUT4_I2_1_O Q=soc.cpu.mem_wdata[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[12] I2=soc.cpu.mem_wordsize[1] I3=soc.cpu.mem_wdata_SB_DFFE_Q_3_D_SB_LUT4_O_I3[3] O=soc.cpu.mem_wdata_SB_DFFE_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111111
.gate SB_LUT4 I0=soc.cpu.reg_op2[30] I1=soc.cpu.mem_wordsize[2] I2=soc.cpu.mem_wordsize[1] I3=soc.cpu.mem_wdata_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3] O=soc.cpu.mem_wdata_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001011111111
.gate SB_LUT4 I0=soc.cpu.reg_op2[14] I1=soc.cpu.reg_op2[6] I2=soc.cpu.mem_wordsize[2] I3=soc.cpu.mem_wordsize[1] O=soc.cpu.mem_wdata_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=clock_out D=soc.cpu.mem_wdata_SB_DFFE_Q_2_D E=soc.cpu.trap_SB_LUT4_I2_1_O Q=soc.cpu.mem_wdata[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.mem_wdata_SB_DFFE_Q_20_D E=soc.cpu.trap_SB_LUT4_I2_1_O Q=soc.cpu.mem_wdata[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[11] I2=soc.cpu.mem_wordsize[1] I3=soc.cpu.mem_wdata_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_wdata_SB_DFFE_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111111
.gate SB_DFFE C=clock_out D=soc.cpu.mem_wdata_SB_DFFE_Q_21_D E=soc.cpu.trap_SB_LUT4_I2_1_O Q=soc.cpu.mem_wdata[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[10] I2=soc.cpu.mem_wordsize[1] I3=soc.cpu.mem_wdata_SB_DFFE_Q_5_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_wdata_SB_DFFE_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111111
.gate SB_DFFE C=clock_out D=soc.cpu.mem_wdata_SB_DFFE_Q_22_D E=soc.cpu.trap_SB_LUT4_I2_1_O Q=soc.cpu.mem_wdata[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[9] I2=soc.cpu.mem_wordsize[1] I3=soc.cpu.mem_wdata_SB_DFFE_Q_6_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_wdata_SB_DFFE_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111111
.gate SB_DFFE C=clock_out D=soc.cpu.mem_wdata_SB_DFFE_Q_23_D E=soc.cpu.trap_SB_LUT4_I2_1_O Q=soc.cpu.mem_wdata[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[8] I2=soc.cpu.mem_wordsize[1] I3=soc.cpu.mem_wdata_SB_DFFE_Q_7_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_wdata_SB_DFFE_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111111
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2[7] E=soc.cpu.trap_SB_LUT4_I2_1_O Q=soc.cpu.mem_wdata[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2[6] E=soc.cpu.trap_SB_LUT4_I2_1_O Q=soc.cpu.mem_wdata[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2[5] E=soc.cpu.trap_SB_LUT4_I2_1_O Q=soc.cpu.mem_wdata[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2[4] E=soc.cpu.trap_SB_LUT4_I2_1_O Q=soc.cpu.mem_wdata[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2[3] E=soc.cpu.trap_SB_LUT4_I2_1_O Q=soc.cpu.mem_wdata[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2[2] E=soc.cpu.trap_SB_LUT4_I2_1_O Q=soc.cpu.mem_wdata[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=soc.cpu.reg_op2[29] I1=soc.cpu.mem_wordsize[2] I2=soc.cpu.mem_wordsize[1] I3=soc.cpu.mem_wdata_SB_DFFE_Q_2_D_SB_LUT4_O_I3[3] O=soc.cpu.mem_wdata_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001011111111
.gate SB_LUT4 I0=soc.cpu.reg_op2[13] I1=soc.cpu.reg_op2[5] I2=soc.cpu.mem_wordsize[2] I3=soc.cpu.mem_wordsize[1] O=soc.cpu.mem_wdata_SB_DFFE_Q_2_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=clock_out D=soc.cpu.mem_wdata_SB_DFFE_Q_3_D E=soc.cpu.trap_SB_LUT4_I2_1_O Q=soc.cpu.mem_wdata[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2[1] E=soc.cpu.trap_SB_LUT4_I2_1_O Q=soc.cpu.mem_wdata[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2[0] E=soc.cpu.trap_SB_LUT4_I2_1_O Q=soc.cpu.mem_wdata[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=soc.cpu.reg_op2[28] I1=soc.cpu.mem_wordsize[2] I2=soc.cpu.mem_wordsize[1] I3=soc.cpu.mem_wdata_SB_DFFE_Q_3_D_SB_LUT4_O_I3[3] O=soc.cpu.mem_wdata_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001011111111
.gate SB_LUT4 I0=soc.cpu.reg_op2[12] I1=soc.cpu.reg_op2[4] I2=soc.cpu.mem_wordsize[2] I3=soc.cpu.mem_wordsize[1] O=soc.cpu.mem_wdata_SB_DFFE_Q_3_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=clock_out D=soc.cpu.mem_wdata_SB_DFFE_Q_4_D E=soc.cpu.trap_SB_LUT4_I2_1_O Q=soc.cpu.mem_wdata[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=soc.cpu.reg_op2[27] I1=soc.cpu.mem_wordsize[2] I2=soc.cpu.mem_wordsize[1] I3=soc.cpu.mem_wdata_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_wdata_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001011111111
.gate SB_LUT4 I0=soc.cpu.reg_op2[11] I1=soc.cpu.reg_op2[3] I2=soc.cpu.mem_wordsize[2] I3=soc.cpu.mem_wordsize[1] O=soc.cpu.mem_wdata_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=clock_out D=soc.cpu.mem_wdata_SB_DFFE_Q_5_D E=soc.cpu.trap_SB_LUT4_I2_1_O Q=soc.cpu.mem_wdata[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=soc.cpu.reg_op2[26] I1=soc.cpu.mem_wordsize[2] I2=soc.cpu.mem_wordsize[1] I3=soc.cpu.mem_wdata_SB_DFFE_Q_5_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_wdata_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001011111111
.gate SB_LUT4 I0=soc.cpu.reg_op2[10] I1=soc.cpu.mem_wordsize[2] I2=soc.cpu.reg_op2[2] I3=soc.cpu.mem_wordsize[1] O=soc.cpu.mem_wdata_SB_DFFE_Q_5_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_DFFE C=clock_out D=soc.cpu.mem_wdata_SB_DFFE_Q_6_D E=soc.cpu.trap_SB_LUT4_I2_1_O Q=soc.cpu.mem_wdata[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=soc.cpu.reg_op2[25] I1=soc.cpu.mem_wordsize[2] I2=soc.cpu.mem_wordsize[1] I3=soc.cpu.mem_wdata_SB_DFFE_Q_6_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_wdata_SB_DFFE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001011111111
.gate SB_LUT4 I0=soc.cpu.reg_op2[9] I1=soc.cpu.mem_wordsize[2] I2=soc.cpu.mem_wordsize[1] I3=soc.cpu.reg_op2[1] O=soc.cpu.mem_wdata_SB_DFFE_Q_6_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_DFFE C=clock_out D=soc.cpu.mem_wdata_SB_DFFE_Q_7_D E=soc.cpu.trap_SB_LUT4_I2_1_O Q=soc.cpu.mem_wdata[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=soc.cpu.reg_op2[24] I1=soc.cpu.mem_wordsize[2] I2=soc.cpu.mem_wordsize[1] I3=soc.cpu.mem_wdata_SB_DFFE_Q_7_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_wdata_SB_DFFE_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001011111111
.gate SB_LUT4 I0=soc.cpu.reg_op2[8] I1=soc.cpu.mem_wordsize[2] I2=soc.cpu.mem_wordsize[1] I3=soc.cpu.reg_op2[0] O=soc.cpu.mem_wdata_SB_DFFE_Q_7_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_DFFE C=clock_out D=soc.cpu.mem_wdata_SB_DFFE_Q_8_D E=soc.cpu.trap_SB_LUT4_I2_1_O Q=soc.cpu.mem_wdata[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=soc.cpu.reg_op2[23] I1=soc.cpu.reg_op2[7] I2=soc.cpu.mem_wordsize[2] I3=soc.cpu.mem_wordsize[1] O=soc.cpu.mem_wdata_SB_DFFE_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_DFFE C=clock_out D=soc.cpu.mem_wdata_SB_DFFE_Q_9_D E=soc.cpu.trap_SB_LUT4_I2_1_O Q=soc.cpu.mem_wdata[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=soc.cpu.reg_op2[22] I1=soc.cpu.reg_op2[6] I2=soc.cpu.mem_wordsize[2] I3=soc.cpu.mem_wordsize[1] O=soc.cpu.mem_wdata_SB_DFFE_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=soc.cpu.mem_wordsize[2] I2=soc.cpu.mem_wordsize[1] I3=soc.cpu.mem_wdata_SB_DFFE_Q_D_SB_LUT4_O_I3[2] O=soc.cpu.mem_wdata_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001011111111
.gate SB_LUT4 I0=soc.cpu.reg_op2[15] I1=soc.cpu.reg_op2[7] I2=soc.cpu.mem_wordsize[2] I3=soc.cpu.mem_wordsize[1] O=soc.cpu.mem_wdata_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFF C=clock_out D=soc.cpu.mem_wordsize_SB_DFF_Q_D Q=soc.cpu.mem_wordsize[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=soc.cpu.mem_wordsize_SB_DFF_Q_1_D Q=soc.cpu.mem_wordsize[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[1] I1=soc.cpu.instr_sb_SB_LUT4_I0_O[1] I2=soc.cpu.instr_lw_SB_LUT4_I1_O[2] I3=soc.cpu.instr_lw_SB_LUT4_I1_O[3] O=soc.cpu.mem_wordsize_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011101110111011
.gate SB_DFF C=clock_out D=soc.cpu.mem_wordsize_SB_DFF_Q_2_D Q=soc.cpu.mem_wordsize[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[0] I1=soc.cpu.instr_lw_SB_LUT4_I1_O[1] I2=soc.cpu.instr_lw_SB_LUT4_I1_O[2] I3=soc.cpu.instr_lw_SB_LUT4_I1_O[3] O=soc.cpu.mem_wordsize_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011101110111011
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.instr_sh_SB_LUT4_I0_1_O[1] I2=soc.cpu.instr_lw_SB_LUT4_I1_O[2] I3=soc.cpu.instr_lw_SB_LUT4_I1_O[3] O=soc.cpu.mem_wordsize_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011101110111011
.gate SB_DFFE C=clock_out D=soc.cpu.mem_wstrb_SB_DFFE_Q_D E=soc.cpu.mem_wstrb_SB_DFFE_Q_E Q=soc.cpu.mem_wstrb[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.mem_wstrb_SB_DFFE_Q_1_D E=soc.cpu.mem_wstrb_SB_DFFE_Q_E Q=soc.cpu.mem_wstrb[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=soc.cpu.mem_wstrb[2] I1=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1[0] I2=soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2] I3=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[3] O=soc.cpu.mem_wstrb_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001000110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0] I3=soc.cpu.trap_SB_LUT4_I2_1_I3[1] O=soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.mem_wordsize[1] I2=soc.cpu.reg_op1[1] I3=soc.cpu.reg_op1[0] O=soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100111000001110
.gate SB_DFFE C=clock_out D=soc.cpu.mem_wstrb_SB_DFFE_Q_2_D E=soc.cpu.mem_wstrb_SB_DFFE_Q_E Q=soc.cpu.mem_wstrb[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=soc.cpu.mem_wstrb[1] I1=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1[0] I2=soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2] I3=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[3] O=soc.cpu.mem_wstrb_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001000110000
.gate SB_LUT4 I0=soc.cpu.reg_op1[1] I1=soc.cpu.reg_op1[0] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I3=soc.cpu.trap_SB_LUT4_I2_1_I3[1] O=soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010000000000
.gate SB_DFFE C=clock_out D=soc.cpu.mem_wstrb_SB_DFFE_Q_3_D E=soc.cpu.mem_wstrb_SB_DFFE_Q_E Q=soc.cpu.mem_wstrb[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=soc.cpu.mem_wstrb[0] I1=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1[0] I2=soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2] I3=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[3] O=soc.cpu.mem_wstrb_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001000110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.trap_SB_LUT4_I2_1_I3[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1] O=soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_wstrb[3] I1=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1[0] I2=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[2] I3=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[3] O=soc.cpu.mem_wstrb_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001000110000
.gate SB_LUT4 I0=soc.cpu.mem_state[1] I1=soc.cpu.mem_do_rdata I2=soc.cpu.mem_state[0] I3=soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] O=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000000101
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.trap_SB_LUT4_I3_O[1] I3=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[3] O=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.trap_SB_LUT4_I2_1_I3[1] I3=soc.cpu.mem_la_secondword_SB_DFFESR_Q_D[3] O=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.trap_SB_LUT4_I2_1_I3[0] I3=soc.cpu.trap_SB_LUT4_I2_1_I3[1] O=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=soc.cpu.mem_valid I1=soc.cpu.mem_do_rinst I2=soc.cpu.prefetched_high_word_SB_LUT4_I1_O[2] I3=soc.cpu.prefetched_high_word_SB_LUT4_I1_O[3] O=soc.cpu.mem_xfer
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100000011101010
.gate SB_DFFESR C=clock_out D=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[2] E=soc.cpu.prefetched_high_word_SB_DFFESR_Q_E Q=soc.cpu.prefetched_high_word R=soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:565.2-641.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.cpu.mem_do_rdata I1=soc.cpu.prefetched_high_word_SB_LUT4_I1_O[2] I2=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[2] I3=soc.cpu.mem_la_secondword_SB_DFFESR_Q_D[3] O=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110010101111
.gate SB_LUT4 I0=soc.cpu.trap_SB_LUT4_I3_O[0] I1=soc.cpu.trap_SB_LUT4_I3_O[1] I2=soc.cpu.mem_xfer I3=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I2_O[3] O=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000100000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_la_secondword I3=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3[1] O=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_14_D[2] I2=soc.cpu.latched_is_lh_SB_LUT4_I1_O[2] I3=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3[1] O=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0] I1=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I2=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2] I3=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3] O=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.load.hex_code_SB_DFFE_Q_4_D[2] I1=soc.load.hex_code_SB_DFFE_Q_3_D[1] I2=soc.load.hex_code_SB_DFFE_Q_5_D[1] I3=soc.load.hex_code_SB_DFFE_Q_2_D[1] O=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.load.word_SB_DFFE_Q_9_D_SB_LUT4_O_I3[2] I1=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_9_D[2] I2=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2] I3=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3] O=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.hex_code_SB_DFFE_Q_9_D[0] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3] O=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_4_D[2] I1=soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3] I3=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_7_D[3] O=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0] I1=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1] I2=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2] I3=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3] O=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2] I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3] O=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000010000
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2] I1=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_10_D[1] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3] O=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000000000
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2] I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2] I3=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_13_D[2] O=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100000000000
.gate SB_LUT4 I0=soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0] I1=soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2] I3=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_11_D[2] O=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.hex_code_SB_DFFE_Q_7_D[0] I3=soc.load.hex_code_SB_DFFE_Q_6_D[1] O=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[0] I3=soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[1] O=soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=soc.cpu.mem_do_rdata I1=soc.cpu.trap_SB_LUT4_I3_O[0] I2=soc.cpu.mem_xfer I3=soc.cpu.mem_la_secondword_SB_DFFESR_Q_D[3] O=soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001000000
.gate SB_LUT4 I0=$false I1=soc.cpu.prefetched_high_word I2=soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[1] I3=soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] O=soc.cpu.prefetched_high_word_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_la_secondword I3=soc.cpu.prefetched_high_word_SB_LUT4_I1_O[2] O=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_O_I0[2] I1=soc.circuit.fini_SB_LUT4_I2_O[1] I2=soc.circuit.fini_SB_LUT4_I2_O[2] I3=soc.circuit.fini_SB_LUT4_I2_O[3] O=soc.cpu.prefetched_high_word_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3[0] I1=soc.load.mem_valid_SB_LUT4_I1_O[1] I2=soc.load.mem_valid_SB_LUT4_I1_O[2] I3=soc.load.mem_valid_SB_LUT4_I1_O[3] O=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_next_pc_SB_DFFESR_Q_D E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_next_pc[31] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_next_pc[30] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_next_pc[21] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[0] I2=soc.cpu.reg_pc_SB_DFFESR_Q_27_D[0] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_11_D[2] I2=soc.cpu.decoded_imm_j[30] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_11_D[2] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=soc.cpu.do_waitirq_SB_LUT4_I0_O[2] I1=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111100010101
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc_SB_DFFESR_Q_11_D[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_11_D[2]
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_12_D[2]
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoder_trigger I2=soc.cpu.reg_pc_SB_DFFESR_Q_11_D[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000101111001111
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=soc.cpu.reg_pc_SB_DFFESR_Q_11_D[2] I1=soc.cpu.decoded_imm_j[30]
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.cpu.reg_pc_SB_DFFESR_Q_10_D[1] I1=soc.cpu.decoded_imm_j[30]
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=soc.cpu.reg_pc_SB_DFFESR_Q_9_D[1] I1=soc.cpu.decoded_imm_j[30]
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=soc.cpu.reg_pc_SB_DFFESR_Q_27_D[0] I1=soc.cpu.reg_pc_SB_DFFESR_Q_9_D[1] I2=soc.cpu.decoded_imm_j[30] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000001000101000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_10_D[1] I2=soc.cpu.decoded_imm_j[30] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO O=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc_SB_DFFESR_Q_10_D[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 O=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=soc.cpu.reg_pc_SB_DFFESR_Q_12_D[2] I1=soc.cpu.decoded_imm_j[30]
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_12_D[2] I2=soc.cpu.decoded_imm_j[30] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoder_trigger I2=soc.cpu.reg_pc_SB_DFFESR_Q_12_D[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100011111001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc_SB_DFFESR_Q_12_D[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_next_pc[20] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_12_D[2] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O[2] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1[1] I1=soc.cpu.do_waitirq_SB_LUT4_I0_O[2] I2=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_next_pc[19] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1[0] I2=soc.cpu.reg_pc_SB_DFFESR_Q_27_D[0] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_13_D[2] I2=soc.cpu.decoded_imm_j[19] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_13_D[2] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=soc.cpu.do_waitirq_SB_LUT4_I0_O[2] I1=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111100010101
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc_SB_DFFESR_Q_13_D[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_13_D[2]
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_14_D[2]
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoder_trigger I2=soc.cpu.reg_pc_SB_DFFESR_Q_13_D[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000101111001111
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=soc.cpu.reg_pc_SB_DFFESR_Q_13_D[2] I1=soc.cpu.decoded_imm_j[19]
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=soc.cpu.reg_pc_SB_DFFESR_Q_14_D[2] I1=soc.cpu.decoded_imm_j[18]
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=soc.cpu.reg_pc_SB_DFFESR_Q_15_D[2] I1=soc.cpu.decoded_imm_j[17]
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.reg_pc_SB_DFFESR_Q_16_D[2] I1=soc.cpu.decoded_imm_j[16]
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.reg_pc_SB_DFFESR_Q_17_D[2] I1=soc.cpu.decoded_imm_j[15]
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_16_D[2] I2=soc.cpu.decoded_imm_j[16] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc_SB_DFFESR_Q_16_D[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 O=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_17_D[2]
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=soc.cpu.reg_pc_SB_DFFESR_Q_27_D[0] I1=soc.cpu.reg_pc_SB_DFFESR_Q_15_D[2] I2=soc.cpu.decoded_imm_j[17] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000001000101000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc_SB_DFFESR_Q_15_D[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.decoder_trigger I2=soc.cpu.reg_pc_SB_DFFESR_Q_15_D[2] I3=soc.cpu.do_waitirq_SB_LUT4_I0_O[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_14_D[2] I2=soc.cpu.decoded_imm_j[18] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc_SB_DFFESR_Q_14_D[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 O=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_15_D[2]
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_16_D[2]
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_next_pc[18] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_14_D[2] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=soc.cpu.decoder_trigger I1=soc.cpu.reg_pc_SB_DFFESR_Q_14_D[2] I2=soc.cpu.do_waitirq_SB_LUT4_I0_O[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000000
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoder_trigger I2=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100100001000000
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_next_pc[17] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_15_D[2] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I1=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I2=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001100000001
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_next_pc[16] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_16_D[2] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=soc.cpu.decoder_trigger I1=soc.cpu.reg_pc_SB_DFFESR_Q_16_D[2] I2=soc.cpu.do_waitirq_SB_LUT4_I0_O[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000000
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoder_trigger I2=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100100001000000
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_next_pc[15] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_17_D[2] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=soc.cpu.decoder_trigger I1=soc.cpu.reg_pc_SB_DFFESR_Q_17_D[2] I2=soc.cpu.do_waitirq_SB_LUT4_I0_O[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000000
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoder_trigger I2=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100100001000000
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_next_pc[14] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_18_D[1] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=soc.cpu.decoder_trigger I1=soc.cpu.reg_pc_SB_DFFESR_Q_18_D[1] I2=soc.cpu.do_waitirq_SB_LUT4_I0_O[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000000
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoder_trigger I2=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100100001000000
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_next_pc[13] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_19_D[2] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=soc.cpu.decoder_trigger I1=soc.cpu.reg_pc_SB_DFFESR_Q_19_D[2] I2=soc.cpu.do_waitirq_SB_LUT4_I0_O[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000000
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoder_trigger I2=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100100001000000
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_next_pc[12] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1[0] I2=soc.cpu.reg_pc_SB_DFFESR_Q_27_D[0] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_20_D[1] I2=soc.cpu.decoded_imm_j[12] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_20_D[1] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3] I1=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1] I2=soc.cpu.do_waitirq_SB_LUT4_I0_O[2] I3=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010111001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc_SB_DFFESR_Q_20_D[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 O=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_20_D[1]
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_21_D[1]
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoder_trigger I2=soc.cpu.reg_pc_SB_DFFESR_Q_20_D[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000101111001111
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=soc.cpu.reg_pc_SB_DFFESR_Q_20_D[1] I1=soc.cpu.decoded_imm_j[12]
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.cpu.reg_pc_SB_DFFESR_Q_19_D[2] I1=soc.cpu.decoded_imm_j[13]
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.cpu.reg_pc_SB_DFFESR_Q_18_D[1] I1=soc.cpu.decoded_imm_j[14]
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_17_D[2] I2=soc.cpu.decoded_imm_j[15] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc_SB_DFFESR_Q_17_D[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 O=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_18_D[1] I2=soc.cpu.decoded_imm_j[14] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc_SB_DFFESR_Q_18_D[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 O=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_18_D[1]
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_19_D[2] I2=soc.cpu.decoded_imm_j[13] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO O=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc_SB_DFFESR_Q_19_D[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 O=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_19_D[2]
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=soc.cpu.reg_pc_SB_DFFESR_Q_21_D[1] I1=soc.cpu.decoded_imm_j[11]
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=soc.cpu.reg_pc_SB_DFFESR_Q_27_D[0] I1=soc.cpu.reg_pc_SB_DFFESR_Q_21_D[1] I2=soc.cpu.decoded_imm_j[11] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000001000101000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc_SB_DFFESR_Q_21_D[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.decoder_trigger I2=soc.cpu.reg_pc_SB_DFFESR_Q_21_D[1] I3=soc.cpu.do_waitirq_SB_LUT4_I0_O[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_27_D[0] I2=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_2_D[2] I2=soc.cpu.decoded_imm_j[30] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_2_D[2] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=soc.cpu.do_waitirq_SB_LUT4_I0_O[2] I1=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] I2=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111100010101
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc_SB_DFFESR_Q_2_D[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_2_D[2]
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_3_D[1]
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_4_D[2]
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc_SB_DFFESR_Q_3_D[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoder_trigger I2=soc.cpu.reg_pc_SB_DFFESR_Q_2_D[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000101111001111
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=soc.cpu.reg_pc_SB_DFFESR_Q_2_D[2] I1=soc.cpu.decoded_imm_j[30]
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_1_D[2] I2=soc.cpu.decoded_imm_j[30] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO O=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc_SB_DFFESR_Q_1_D[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 O=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_pc_SB_DFFESR_Q_3_D[1] I1=soc.cpu.decoded_imm_j[30]
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=soc.cpu.reg_pc_SB_DFFESR_Q_4_D[2] I1=soc.cpu.decoded_imm_j[30]
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.reg_pc_SB_DFFESR_Q_5_D[2] I1=soc.cpu.decoded_imm_j[30]
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.reg_pc_SB_DFFESR_Q_6_D[2] I1=soc.cpu.decoded_imm_j[30]
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_4_D[2] I2=soc.cpu.decoded_imm_j[30] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc_SB_DFFESR_Q_4_D[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_3_D[1] I2=soc.cpu.decoded_imm_j[30] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoder_trigger I2=soc.cpu.reg_pc_SB_DFFESR_Q_3_D[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100011111001111
.gate SB_LUT4 I0=soc.cpu.reg_pc_SB_DFFESR_Q_3_D[1] I1=soc.cpu.do_waitirq_SB_LUT4_I0_O[2] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010100110001
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1[1] I2=soc.cpu.do_waitirq_SB_LUT4_I0_O[2] I3=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_next_pc[29] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_next_pc[11] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_21_D[1] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I1=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I2=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001100000001
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_next_pc[10] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1[0] I2=soc.cpu.reg_pc_SB_DFFESR_Q_27_D[0] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_22_D[1] I2=soc.cpu.decoded_imm_j[10] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_22_D[1] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3] I1=soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1] I2=soc.cpu.do_waitirq_SB_LUT4_I0_O[2] I3=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010111001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc_SB_DFFESR_Q_22_D[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO O=soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoder_trigger I2=soc.cpu.reg_pc_SB_DFFESR_Q_22_D[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000101111001111
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=soc.cpu.reg_pc_SB_DFFESR_Q_22_D[1] I1=soc.cpu.decoded_imm_j[10]
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=soc.cpu.reg_pc_SB_DFFESR_Q_23_D[2] I1=soc.cpu.decoded_imm_j[9]
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_next_pc[9] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1[0] I2=soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc_SB_DFFESR_Q_23_D[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_pc_SB_DFFESR_Q_23_D[2] I1=soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1] I2=soc.cpu.do_waitirq_SB_LUT4_I0_O[2] I3=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111101000101
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoder_trigger I2=soc.cpu.reg_pc_SB_DFFESR_Q_23_D[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100011111001111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_23_D[2] I2=soc.cpu.decoded_imm_j[9] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_23_D[2]
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_22_D[1]
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_24_D[2]
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_next_pc[8] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1[0] I2=soc.cpu.reg_pc_SB_DFFESR_Q_27_D[0] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_24_D[2] I2=soc.cpu.decoded_imm_j[8] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_24_D[2] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3] I1=soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1] I2=soc.cpu.do_waitirq_SB_LUT4_I0_O[2] I3=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010111001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc_SB_DFFESR_Q_24_D[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoder_trigger I2=soc.cpu.reg_pc_SB_DFFESR_Q_24_D[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000101111001111
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=soc.cpu.reg_pc_SB_DFFESR_Q_24_D[2] I1=soc.cpu.decoded_imm_j[8]
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=soc.cpu.reg_pc_SB_DFFESR_Q_25_D[2] I1=soc.cpu.decoded_imm_j[7]
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=soc.cpu.reg_pc_SB_DFFESR_Q_26_D[2] I1=soc.cpu.decoded_imm_j[6]
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.reg_pc_SB_DFFESR_Q_27_D[1] I1=soc.cpu.decoded_imm_j[5]
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_next_pc[7] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1[0] I2=soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc_SB_DFFESR_Q_25_D[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_pc_SB_DFFESR_Q_25_D[2] I1=soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1] I2=soc.cpu.do_waitirq_SB_LUT4_I0_O[2] I3=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111101000101
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoder_trigger I2=soc.cpu.reg_pc_SB_DFFESR_Q_25_D[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100011111001111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_25_D[2] I2=soc.cpu.decoded_imm_j[7] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_25_D[2]
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_26_D[2]
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_27_D[1]
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc_SB_DFFESR_Q_26_D[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_pc_SB_DFFESR_Q_27_D[0] I1=soc.cpu.reg_pc_SB_DFFESR_Q_26_D[2] I2=soc.cpu.decoded_imm_j[6] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000001000101000
.gate SB_LUT4 I0=$false I1=soc.cpu.decoder_trigger I2=soc.cpu.reg_pc_SB_DFFESR_Q_26_D[2] I3=soc.cpu.do_waitirq_SB_LUT4_I0_O[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_next_pc[6] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_26_D[2] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I1=soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I2=soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001100000001
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_next_pc[5] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_27_D[1] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] I1=soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001100000001
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_next_pc[4] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1[0] I2=soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2] I1=soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1] I2=soc.cpu.do_waitirq_SB_LUT4_I0_O[2] I3=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111101000101
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoder_trigger I2=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100011111001111
.gate SB_LUT4 I0=$false I1=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2] I2=soc.cpu.decoded_imm_j[4] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO O=soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=$false I1=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc_SB_DFFESR_Q_27_D[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO O=soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_pc_SB_DFFESR_Q_27_D[0] I1=soc.cpu.reg_pc_SB_DFFESR_Q_27_D[1] I2=soc.cpu.decoded_imm_j[5] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000001000101000
.gate SB_LUT4 I0=$false I1=soc.cpu.decoder_trigger I2=soc.cpu.reg_pc_SB_DFFESR_Q_27_D[1] I3=soc.cpu.do_waitirq_SB_LUT4_I0_O[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_29_D[1]
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I1=soc.cpu.reg_pc_SB_DFFESR_Q_30_D[1]
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$false CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.compressed_instr I1=soc.cpu.reg_pc_SB_DFFESR_Q_31_D[2]
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.compressed_instr O=soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_next_pc[3] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1[0] I2=soc.cpu.reg_pc_SB_DFFESR_Q_27_D[0] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_29_D[1] I2=soc.cpu.decoded_imm_j[3] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_29_D[1] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3] I1=soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1] I2=soc.cpu.do_waitirq_SB_LUT4_I0_O[2] I3=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010111001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc_SB_DFFESR_Q_29_D[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoder_trigger I2=soc.cpu.reg_pc_SB_DFFESR_Q_29_D[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000101111001111
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=soc.cpu.reg_pc_SB_DFFESR_Q_29_D[1] I1=soc.cpu.decoded_imm_j[3]
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2] I1=soc.cpu.decoded_imm_j[4]
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=soc.cpu.reg_pc_SB_DFFESR_Q_30_D[1] I1=soc.cpu.decoded_imm_j[2]
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$false CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=soc.cpu.reg_pc_SB_DFFESR_Q_31_D[2] I1=soc.cpu.decoded_imm_j[1]
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_30_D[1] I2=soc.cpu.decoded_imm_j[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I2=soc.cpu.reg_pc_SB_DFFESR_Q_30_D[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_next_pc[2] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_30_D[1] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I2=soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1] I3=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100001111
.gate SB_LUT4 I0=soc.cpu.decoder_trigger I1=soc.cpu.reg_pc_SB_DFFESR_Q_30_D[1] I2=soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.do_waitirq_SB_LUT4_I0_O[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoder_trigger I2=soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100100001000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0] I2=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_next_pc[28] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_next_pc_SB_DFFESR_Q_30_D E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_next_pc[1] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_31_D[2] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_30_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc_SB_DFFESR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2] I2=soc.cpu.reg_next_pc_SB_DFFESR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1] I3=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_30_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100001111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_31_D[2] I2=soc.cpu.decoded_imm_j[1] I3=$false O=soc.cpu.reg_next_pc_SB_DFFESR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.decoder_trigger I1=soc.cpu.reg_pc_SB_DFFESR_Q_31_D[2] I2=soc.cpu.reg_next_pc_SB_DFFESR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.do_waitirq_SB_LUT4_I0_O[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoder_trigger I2=soc.cpu.reg_next_pc_SB_DFFESR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100100001000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_4_D[2] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111111
.gate SB_LUT4 I0=$false I1=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] I2=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=soc.cpu.decoder_trigger I1=soc.cpu.reg_pc_SB_DFFESR_Q_4_D[2] I2=soc.cpu.do_waitirq_SB_LUT4_I0_O[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000000
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoder_trigger I2=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100100001000000
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_next_pc[27] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_5_D[2] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] I1=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0] I2=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001000101
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_next_pc[26] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_6_D[2] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] I1=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001010001
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_next_pc[25] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[0] I2=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc_SB_DFFESR_Q_7_D[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_pc_SB_DFFESR_Q_7_D[2] I1=soc.cpu.do_waitirq_SB_LUT4_I0_O[2] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010100110001
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoder_trigger I2=soc.cpu.reg_pc_SB_DFFESR_Q_7_D[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100011111001111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_7_D[2] I2=soc.cpu.decoded_imm_j[30] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=soc.cpu.reg_pc_SB_DFFESR_Q_7_D[2] I1=soc.cpu.decoded_imm_j[30]
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=soc.cpu.reg_pc_SB_DFFESR_Q_8_D[2] I1=soc.cpu.decoded_imm_j[30]
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_7_D[2]
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_6_D[2]
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_5_D[2]
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc_SB_DFFESR_Q_5_D[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_pc_SB_DFFESR_Q_27_D[0] I1=soc.cpu.reg_pc_SB_DFFESR_Q_5_D[2] I2=soc.cpu.decoded_imm_j[30] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000001000101000
.gate SB_LUT4 I0=$false I1=soc.cpu.decoder_trigger I2=soc.cpu.reg_pc_SB_DFFESR_Q_5_D[2] I3=soc.cpu.do_waitirq_SB_LUT4_I0_O[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc_SB_DFFESR_Q_6_D[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO O=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_pc_SB_DFFESR_Q_27_D[0] I1=soc.cpu.reg_pc_SB_DFFESR_Q_6_D[2] I2=soc.cpu.decoded_imm_j[30] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 O=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000001000101000
.gate SB_LUT4 I0=$false I1=soc.cpu.decoder_trigger I2=soc.cpu.reg_pc_SB_DFFESR_Q_6_D[2] I3=soc.cpu.do_waitirq_SB_LUT4_I0_O[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_8_D[2]
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_9_D[1]
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 CO=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_10_D[1]
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc_SB_DFFESR_Q_9_D[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.decoder_trigger I2=soc.cpu.reg_pc_SB_DFFESR_Q_9_D[1] I3=soc.cpu.do_waitirq_SB_LUT4_I0_O[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc_SB_DFFESR_Q_8_D[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1555.21-1555.60|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_8_D[2] I2=soc.cpu.decoded_imm_j[30] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 O=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1564.22-1564.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_next_pc[24] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_8_D[2] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111111
.gate SB_LUT4 I0=$false I1=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] I2=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=soc.cpu.decoder_trigger I1=soc.cpu.reg_pc_SB_DFFESR_Q_8_D[2] I2=soc.cpu.do_waitirq_SB_LUT4_I0_O[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000000
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoder_trigger I2=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100100001000000
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_next_pc[23] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_9_D[1] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I1=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I2=soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001010001
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_next_pc[22] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_10_D[1] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=soc.cpu.decoder_trigger I1=soc.cpu.reg_pc_SB_DFFESR_Q_10_D[1] I2=soc.cpu.do_waitirq_SB_LUT4_I0_O[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001000000
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoder_trigger I2=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100100001000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc_SB_DFFESR_Q_1_D[2] I2=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] I3=soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[2] O=soc.cpu.reg_next_pc_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111111
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op1_SB_DFFE_Q_D E=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2] Q=soc.cpu.reg_op1[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op1_SB_DFFE_Q_1_D E=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2] Q=soc.cpu.reg_op1[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op1_SB_DFFE_Q_10_D E=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2] Q=soc.cpu.reg_op1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2[0] I3=soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2[1] O=soc.cpu.reg_op1_SB_DFFE_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] I2=soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] I1=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001011110011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[20] I2=soc.cpu.decoded_imm[20] I3=soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_pc[20] I1=soc.cpu.is_lui_auipc_jal I2=soc.cpu.instr_lui I3=soc.cpu.irq_mask_SB_DFFESS_Q_11_D[1] O=soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010011110111
.gate SB_CARRY CI=soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op1[19] I1=soc.cpu.decoded_imm[19]
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[21] I2=soc.cpu.reg_op1[19] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[24] I2=soc.cpu.reg_op1[16] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op1_SB_DFFE_Q_11_D E=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2] Q=soc.cpu.reg_op1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2[0] I3=soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2[1] O=soc.cpu.reg_op1_SB_DFFE_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] I2=soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] I1=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001011110011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[19] I2=soc.cpu.decoded_imm[19] I3=soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_pc[19] I1=soc.cpu.is_lui_auipc_jal I2=soc.cpu.instr_lui I3=soc.cpu.cpuregs.regs.1.1_RDATA_3_SB_LUT4_I0_O[3] O=soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010011110111
.gate SB_CARRY CI=soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op1[18] I1=soc.cpu.decoded_imm[18]
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[20] I2=soc.cpu.reg_op1[18] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[23] I2=soc.cpu.reg_op1[15] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op1_SB_DFFE_Q_12_D E=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2] Q=soc.cpu.reg_op1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2[0] I3=soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2[1] O=soc.cpu.reg_op1_SB_DFFE_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] I2=soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] I1=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010111100100011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[18] I2=soc.cpu.decoded_imm[18] I3=soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_pc[18] I1=soc.cpu.is_lui_auipc_jal I2=soc.cpu.instr_lui I3=soc.cpu.irq_mask_SB_DFFESS_Q_13_D[1] O=soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010011110111
.gate SB_CARRY CI=soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op1[17] I1=soc.cpu.decoded_imm[17]
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[19] I2=soc.cpu.reg_op1[17] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[22] I2=soc.cpu.reg_op1[14] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op1_SB_DFFE_Q_13_D E=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2] Q=soc.cpu.reg_op1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2[0] I3=soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2[1] O=soc.cpu.reg_op1_SB_DFFE_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] I2=soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] I1=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010111100100011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[17] I2=soc.cpu.decoded_imm[17] I3=soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_pc[17] I1=soc.cpu.is_lui_auipc_jal I2=soc.cpu.instr_lui I3=soc.cpu.cpuregs.regs.1.1_RDATA_7_SB_LUT4_I0_O[3] O=soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010011110111
.gate SB_CARRY CI=soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op1[16] I1=soc.cpu.decoded_imm[16]
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[18] I2=soc.cpu.reg_op1[16] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[21] I2=soc.cpu.reg_op1[13] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op1_SB_DFFE_Q_14_D E=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2] Q=soc.cpu.reg_op1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2[0] I3=soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2[1] O=soc.cpu.reg_op1_SB_DFFE_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] I2=soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] I1=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010111100100011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[16] I2=soc.cpu.decoded_imm[16] I3=soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_pc[16] I1=soc.cpu.is_lui_auipc_jal I2=soc.cpu.instr_lui I3=soc.cpu.irq_mask_SB_DFFESS_Q_15_D[1] O=soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010011110111
.gate SB_CARRY CI=soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op1[15] I1=soc.cpu.decoded_imm[15]
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[17] I2=soc.cpu.reg_op1[15] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[20] I2=soc.cpu.reg_op1[12] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op1_SB_DFFE_Q_15_D E=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2] Q=soc.cpu.reg_op1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2[0] I3=soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2[1] O=soc.cpu.reg_op1_SB_DFFE_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] I2=soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] I1=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010111100100011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[15] I2=soc.cpu.decoded_imm[15] I3=soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_pc[15] I1=soc.cpu.is_lui_auipc_jal I2=soc.cpu.instr_lui I3=soc.cpu.irq_mask_SB_DFFESS_Q_16_D[1] O=soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010011110111
.gate SB_CARRY CI=soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op1[14] I1=soc.cpu.decoded_imm[14]
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[16] I2=soc.cpu.reg_op1[14] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[19] I2=soc.cpu.reg_op1[11] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op1_SB_DFFE_Q_16_D E=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2] Q=soc.cpu.reg_op1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2[0] I3=soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2[1] O=soc.cpu.reg_op1_SB_DFFE_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] I2=soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] I1=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010111100100011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[14] I2=soc.cpu.decoded_imm[14] I3=soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_pc[14] I1=soc.cpu.is_lui_auipc_jal I2=soc.cpu.instr_lui I3=soc.cpu.irq_mask_SB_DFFESS_Q_17_D[1] O=soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010011110111
.gate SB_CARRY CI=soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op1[13] I1=soc.cpu.decoded_imm[13]
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[15] I2=soc.cpu.reg_op1[13] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[18] I2=soc.cpu.reg_op1[10] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op1_SB_DFFE_Q_17_D E=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2] Q=soc.cpu.reg_op1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2[0] I3=soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2[1] O=soc.cpu.reg_op1_SB_DFFE_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] I2=soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] I1=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010111100100011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[13] I2=soc.cpu.decoded_imm[13] I3=soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_pc[13] I1=soc.cpu.is_lui_auipc_jal I2=soc.cpu.instr_lui I3=soc.cpu.irq_mask_SB_DFFESS_Q_18_D[1] O=soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010011110111
.gate SB_CARRY CI=soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op1[12] I1=soc.cpu.decoded_imm[12]
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[14] I2=soc.cpu.reg_op1[12] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[17] I2=soc.cpu.reg_op1[9] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op1_SB_DFFE_Q_18_D E=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2] Q=soc.cpu.reg_op1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2[0] I3=soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2[1] O=soc.cpu.reg_op1_SB_DFFE_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] I2=soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] I1=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010111100100011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[12] I2=soc.cpu.decoded_imm[12] I3=soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_pc[12] I1=soc.cpu.is_lui_auipc_jal I2=soc.cpu.instr_lui I3=soc.cpu.irq_mask_SB_DFFESS_Q_19_D[1] O=soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010011110111
.gate SB_CARRY CI=soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op1[11] I1=soc.cpu.decoded_imm[11]
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[13] I2=soc.cpu.reg_op1[11] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[16] I2=soc.cpu.reg_op1[8] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op1_SB_DFFE_Q_19_D E=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2] Q=soc.cpu.reg_op1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2[0] I3=soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2[1] O=soc.cpu.reg_op1_SB_DFFE_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] I2=soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] I1=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010111100100011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[11] I2=soc.cpu.decoded_imm[11] I3=soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_pc[11] I1=soc.cpu.is_lui_auipc_jal I2=soc.cpu.instr_lui I3=soc.cpu.irq_mask_SB_DFFESS_Q_20_D[1] O=soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010011110111
.gate SB_CARRY CI=soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op1[10] I1=soc.cpu.decoded_imm[10]
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[12] I2=soc.cpu.reg_op1[10] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[15] I2=soc.cpu.reg_op1[7] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0] I3=soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1] O=soc.cpu.reg_op1_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] I2=soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000010100010
.gate SB_LUT4 I0=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] I1=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001011110011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[29] I2=soc.cpu.decoded_imm[29] I3=soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_pc[29] I1=soc.cpu.is_lui_auipc_jal I2=soc.cpu.instr_lui I3=soc.cpu.cpuregs.regs.1.1_RDATA_4_SB_LUT4_I0_O[3] O=soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010011110111
.gate SB_CARRY CI=soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op1[28] I1=soc.cpu.decoded_imm[28]
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[30] I2=soc.cpu.reg_op1[28] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[25] I2=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100001111
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op1_SB_DFFE_Q_2_D E=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2] Q=soc.cpu.reg_op1[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op1_SB_DFFE_Q_20_D E=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2] Q=soc.cpu.reg_op1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2[0] I3=soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2[1] O=soc.cpu.reg_op1_SB_DFFE_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] I2=soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] I1=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010111100100011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[10] I2=soc.cpu.decoded_imm[10] I3=soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_pc[10] I1=soc.cpu.is_lui_auipc_jal I2=soc.cpu.instr_lui I3=soc.cpu.irq_mask_SB_DFFESS_Q_21_D[2] O=soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010011110111
.gate SB_CARRY CI=soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op1[9] I1=soc.cpu.decoded_imm[9]
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[11] I2=soc.cpu.reg_op1[9] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[14] I2=soc.cpu.reg_op1[6] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op1_SB_DFFE_Q_21_D E=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2] Q=soc.cpu.reg_op1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2[0] I3=soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2[1] O=soc.cpu.reg_op1_SB_DFFE_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] I2=soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] I1=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010111100100011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[9] I2=soc.cpu.decoded_imm[9] I3=soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_pc[9] I1=soc.cpu.is_lui_auipc_jal I2=soc.cpu.instr_lui I3=soc.cpu.irq_mask_SB_DFFESS_Q_22_D[1] O=soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010011110111
.gate SB_CARRY CI=soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op1[8] I1=soc.cpu.decoded_imm[8]
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[10] I2=soc.cpu.reg_op1[8] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[13] I2=soc.cpu.reg_op1[5] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op1_SB_DFFE_Q_22_D E=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2] Q=soc.cpu.reg_op1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2[0] I3=soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2[1] O=soc.cpu.reg_op1_SB_DFFE_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] I2=soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] I1=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010111100100011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[8] I2=soc.cpu.decoded_imm[8] I3=soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_pc[8] I1=soc.cpu.is_lui_auipc_jal I2=soc.cpu.instr_lui I3=soc.cpu.irq_mask_SB_DFFESS_Q_23_D[2] O=soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010011110111
.gate SB_CARRY CI=soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op1[7] I1=soc.cpu.decoded_imm[7]
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[9] I2=soc.cpu.reg_op1[7] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[12] I2=soc.cpu.reg_op1[4] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op1_SB_DFFE_Q_23_D E=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2] Q=soc.cpu.reg_op1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2[0] I3=soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2[1] O=soc.cpu.reg_op1_SB_DFFE_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] I2=soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] I1=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010111100100011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[7] I2=soc.cpu.decoded_imm[7] I3=soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_pc[7] I1=soc.cpu.is_lui_auipc_jal I2=soc.cpu.instr_lui I3=soc.cpu.irq_mask_SB_DFFESS_Q_24_D[2] O=soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010011110111
.gate SB_CARRY CI=soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op1[6] I1=soc.cpu.decoded_imm[6]
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[8] I2=soc.cpu.reg_op1[6] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[11] I2=soc.cpu.reg_op1[3] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op1_SB_DFFE_Q_24_D E=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2] Q=soc.cpu.reg_op1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2[0] I3=soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2[1] O=soc.cpu.reg_op1_SB_DFFE_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] I2=soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] I1=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010111100100011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[6] I2=soc.cpu.decoded_imm[6] I3=soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_pc[6] I1=soc.cpu.is_lui_auipc_jal I2=soc.cpu.instr_lui I3=soc.cpu.irq_mask_SB_DFFESS_Q_25_D[2] O=soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010011110111
.gate SB_CARRY CI=soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3 CO=soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op1[5] I1=soc.cpu.decoded_imm[5]
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[7] I2=soc.cpu.reg_op1[5] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[10] I2=soc.cpu.reg_op1[2] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op1_SB_DFFE_Q_25_D E=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2] Q=soc.cpu.reg_op1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2[0] I3=soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2[1] O=soc.cpu.reg_op1_SB_DFFE_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] I2=soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] I1=soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I3=soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3] O=soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[5] I2=soc.cpu.decoded_imm[5] I3=soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3 O=soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_pc[5] I1=soc.cpu.is_lui_auipc_jal I2=soc.cpu.instr_lui I3=soc.cpu.irq_mask_SB_DFFESS_Q_26_D[2] O=soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010011110111
.gate SB_CARRY CI=soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3 CO=soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3 I0=soc.cpu.reg_op1[4] I1=soc.cpu.decoded_imm[4]
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[6] I2=soc.cpu.reg_op1[4] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[9] I2=soc.cpu.reg_op1[1] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op1_SB_DFFE_Q_26_D E=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2] Q=soc.cpu.reg_op1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2[0] I3=soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2[1] O=soc.cpu.reg_op1_SB_DFFE_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] I2=soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] I1=soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I3=soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3] O=soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[4] I2=soc.cpu.decoded_imm[4] I3=soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3 O=soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_pc[4] I1=soc.cpu.is_lui_auipc_jal I2=soc.cpu.instr_lui I3=soc.cpu.cpuregs.regs.1.0_RDATA_13_SB_LUT4_I3_O[1] O=soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010011110111
.gate SB_CARRY CI=soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3 CO=soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3 I0=soc.cpu.reg_op1[3] I1=soc.cpu.decoded_imm[3]
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[5] I2=soc.cpu.reg_op1[3] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[8] I2=soc.cpu.reg_op1[0] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op1_SB_DFFE_Q_27_D E=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2] Q=soc.cpu.reg_op1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[4] I2=soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1] I3=soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2[2] O=soc.cpu.reg_op1_SB_DFFE_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111111
.gate SB_LUT4 I0=soc.cpu.reg_op1[7] I1=soc.cpu.instr_srl_SB_LUT4_I1_O[2] I2=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] I3=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[3] O=soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110111111101
.gate SB_LUT4 I0=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] I1=soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I3=soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3] O=soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[3] I2=soc.cpu.decoded_imm[3] I3=soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3 O=soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_pc[3] I1=soc.cpu.is_lui_auipc_jal I2=soc.cpu.instr_lui I3=soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010011110111
.gate SB_CARRY CI=soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3 I0=soc.cpu.reg_op1[2] I1=soc.cpu.decoded_imm[2]
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=soc.cpu.reg_op1[1] I1=soc.cpu.decoded_imm[1]
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$false CO=soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.reg_op1[0] I1=soc.cpu.decoded_imm[0]
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[1] I2=soc.cpu.decoded_imm[1] I3=soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I2=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] I3=soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001110100011
.gate SB_LUT4 I0=soc.cpu.reg_op1[5] I1=soc.cpu.cpu_state[4] I2=soc.cpu.instr_srl_SB_LUT4_I1_O[2] I3=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] O=soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110000001000
.gate SB_LUT4 I0=soc.cpu.reg_op1[2] I1=soc.cpu.reg_op1[0] I2=soc.cpu.instr_srl_SB_LUT4_I1_O[2] I3=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] O=soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=soc.cpu.reg_pc[1] I1=soc.cpu.is_lui_auipc_jal I2=soc.cpu.instr_lui I3=soc.cpu.cpuregs.regs.1.0_RDATA_7_SB_LUT4_I3_O[3] O=soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010011110111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[2] I2=soc.cpu.decoded_imm[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] I1=soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I2=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I3=soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001011
.gate SB_LUT4 I0=soc.cpu.reg_op1[6] I1=soc.cpu.cpu_state[4] I2=soc.cpu.instr_srl_SB_LUT4_I1_O[2] I3=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] O=soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110000001000
.gate SB_LUT4 I0=soc.cpu.reg_op1[3] I1=soc.cpu.reg_op1[1] I2=soc.cpu.instr_srl_SB_LUT4_I1_O[2] I3=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] O=soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=soc.cpu.reg_pc[2] I1=soc.cpu.is_lui_auipc_jal I2=soc.cpu.instr_lui I3=soc.cpu.irq_mask_SB_DFFESS_Q_29_D[2] O=soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010011110111
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op1_SB_DFFE_Q_28_D E=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2] Q=soc.cpu.reg_op1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I2=soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[1] I3=soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111111
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op1_SB_DFFE_Q_29_D E=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2] Q=soc.cpu.reg_op1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I2=soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[1] I3=soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0] I3=soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1] O=soc.cpu.reg_op1_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] I2=soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000010100010
.gate SB_LUT4 I0=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] I1=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001011110011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[28] I2=soc.cpu.decoded_imm[28] I3=soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_pc[28] I1=soc.cpu.is_lui_auipc_jal I2=soc.cpu.instr_lui I3=soc.cpu.irq_mask_SB_DFFESS_Q_3_D[1] O=soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010011110111
.gate SB_CARRY CI=soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op1[27] I1=soc.cpu.decoded_imm[27]
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[29] I2=soc.cpu.reg_op1[27] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[24] I2=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100001111
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op1_SB_DFFE_Q_3_D E=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2] Q=soc.cpu.reg_op1[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op1_SB_DFFE_Q_30_D E=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2] Q=soc.cpu.reg_op1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0] I3=soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1] O=soc.cpu.reg_op1_SB_DFFE_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=soc.cpu.reg_op1[4] I1=soc.cpu.instr_srl_SB_LUT4_I1_O[2] I2=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001000000000
.gate SB_LUT4 I0=soc.cpu.irq_mask_SB_DFFESS_Q_31_D_SB_LUT4_I3_O[0] I1=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] I2=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I3=soc.cpu.irq_mask_SB_DFFESS_Q_31_D_SB_LUT4_I3_O[3] O=soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.reg_op1[1] I2=soc.cpu.instr_srl_SB_LUT4_I1_O[2] I3=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] O=soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100010101010
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op1_SB_DFFE_Q_31_D E=soc.cpu.reg_op1_SB_DFFE_Q_31_E Q=soc.cpu.reg_op1[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[4] I2=soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1] I3=soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I2[2] O=soc.cpu.reg_op1_SB_DFFE_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=soc.cpu.reg_op1[30] I1=soc.cpu.reg_op1[27] I2=soc.cpu.instr_srl_SB_LUT4_I1_O[2] I3=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] O=soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010000011000000
.gate SB_LUT4 I0=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] I1=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001011110011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[31] I2=soc.cpu.decoded_imm[31] I3=soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_pc[31] I1=soc.cpu.is_lui_auipc_jal I2=soc.cpu.instr_lui I3=soc.cpu.irq_mask_SB_DFFESS_Q_D[1] O=soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010011110111
.gate SB_CARRY CI=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op1[30] I1=soc.cpu.decoded_imm[30]
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[4] I2=soc.cpu.instr_sra_SB_LUT4_I2_O[2] I3=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_31_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0] I3=soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1] O=soc.cpu.reg_op1_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] I2=soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] I1=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001011110011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[27] I2=soc.cpu.decoded_imm[27] I3=soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_pc[27] I1=soc.cpu.is_lui_auipc_jal I2=soc.cpu.instr_lui I3=soc.cpu.irq_mask_SB_DFFESS_Q_4_D[1] O=soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010011110111
.gate SB_CARRY CI=soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op1[26] I1=soc.cpu.decoded_imm[26]
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[28] I2=soc.cpu.reg_op1[26] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[31] I2=soc.cpu.reg_op1[23] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op1_SB_DFFE_Q_4_D E=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2] Q=soc.cpu.reg_op1[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0] I3=soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1] O=soc.cpu.reg_op1_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] I2=soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] I1=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001011110011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[26] I2=soc.cpu.decoded_imm[26] I3=soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_pc[26] I1=soc.cpu.is_lui_auipc_jal I2=soc.cpu.instr_lui I3=soc.cpu.irq_mask_SB_DFFESS_Q_5_D[1] O=soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010011110111
.gate SB_CARRY CI=soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op1[25] I1=soc.cpu.decoded_imm[25]
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[27] I2=soc.cpu.reg_op1[25] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[30] I2=soc.cpu.reg_op1[22] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op1_SB_DFFE_Q_5_D E=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2] Q=soc.cpu.reg_op1[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0] I3=soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1] O=soc.cpu.reg_op1_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] I2=soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] I1=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001011110011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[25] I2=soc.cpu.decoded_imm[25] I3=soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_pc[25] I1=soc.cpu.is_lui_auipc_jal I2=soc.cpu.instr_lui I3=soc.cpu.irq_mask_SB_DFFESS_Q_6_D[1] O=soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010011110111
.gate SB_CARRY CI=soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op1[24] I1=soc.cpu.decoded_imm[24]
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[26] I2=soc.cpu.reg_op1[24] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[29] I2=soc.cpu.reg_op1[21] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op1_SB_DFFE_Q_6_D E=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2] Q=soc.cpu.reg_op1[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2[0] I3=soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2[1] O=soc.cpu.reg_op1_SB_DFFE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] I2=soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] I1=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001011110011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[24] I2=soc.cpu.decoded_imm[24] I3=soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_pc[24] I1=soc.cpu.is_lui_auipc_jal I2=soc.cpu.instr_lui I3=soc.cpu.irq_mask_SB_DFFESS_Q_7_D[1] O=soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010011110111
.gate SB_CARRY CI=soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op1[23] I1=soc.cpu.decoded_imm[23]
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[25] I2=soc.cpu.reg_op1[23] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[28] I2=soc.cpu.reg_op1[20] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op1_SB_DFFE_Q_7_D E=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2] Q=soc.cpu.reg_op1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2[0] I3=soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2[1] O=soc.cpu.reg_op1_SB_DFFE_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] I2=soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] I1=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001011110011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[23] I2=soc.cpu.decoded_imm[23] I3=soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_pc[23] I1=soc.cpu.is_lui_auipc_jal I2=soc.cpu.instr_lui I3=soc.cpu.irq_mask_SB_DFFESS_Q_8_D[1] O=soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010011110111
.gate SB_CARRY CI=soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op1[22] I1=soc.cpu.decoded_imm[22]
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[24] I2=soc.cpu.reg_op1[22] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[27] I2=soc.cpu.reg_op1[19] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op1_SB_DFFE_Q_8_D E=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2] Q=soc.cpu.reg_op1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2[0] I3=soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2[1] O=soc.cpu.reg_op1_SB_DFFE_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] I2=soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] I1=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001011110011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[22] I2=soc.cpu.decoded_imm[22] I3=soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_pc[22] I1=soc.cpu.is_lui_auipc_jal I2=soc.cpu.instr_lui I3=soc.cpu.irq_mask_SB_DFFESS_Q_9_D[3] O=soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010011110111
.gate SB_CARRY CI=soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op1[21] I1=soc.cpu.decoded_imm[21]
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[23] I2=soc.cpu.reg_op1[21] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[26] I2=soc.cpu.reg_op1[18] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op1_SB_DFFE_Q_9_D E=soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2] Q=soc.cpu.reg_op1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2[0] I3=soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2[1] O=soc.cpu.reg_op1_SB_DFFE_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] I2=soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] I1=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001011110011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[21] I2=soc.cpu.decoded_imm[21] I3=soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_pc[21] I1=soc.cpu.is_lui_auipc_jal I2=soc.cpu.instr_lui I3=soc.cpu.cpuregs.regs.1.1_RDATA_5_SB_LUT4_I0_O[3] O=soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010011110111
.gate SB_CARRY CI=soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op1[20] I1=soc.cpu.decoded_imm[20]
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[22] I2=soc.cpu.reg_op1[20] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[25] I2=soc.cpu.reg_op1[17] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2[0] I3=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2[1] O=soc.cpu.reg_op1_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] I2=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000010100010
.gate SB_LUT4 I0=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] I1=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001011110011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[4] I3=soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] O=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[30] I2=soc.cpu.decoded_imm[30] I3=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_pc[30] I1=soc.cpu.is_lui_auipc_jal I2=soc.cpu.instr_lui I3=soc.cpu.cpuregs.regs.1.1_RDATA_8_SB_LUT4_I0_O[3] O=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010011110111
.gate SB_CARRY CI=soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 CO=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_op1[29] I1=soc.cpu.decoded_imm[29]
.attr src "picorv32.v:1864.18-1864.39|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[31] I2=soc.cpu.reg_op1[29] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[26] I2=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[31] I3=soc.cpu.instr_sra_SB_LUT4_I2_O[2] O=soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2_SB_DFFE_Q_D E=soc.cpu.reg_op2_SB_DFFE_Q_E[0] Q=soc.cpu.reg_op2[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2_SB_DFFE_Q_1_D E=soc.cpu.reg_op2_SB_DFFE_Q_E[0] Q=soc.cpu.reg_op2[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2_SB_DFFE_Q_10_D E=soc.cpu.reg_op2_SB_DFFE_Q_E[0] Q=soc.cpu.reg_op2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[21] I2=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] I3=soc.cpu.cpuregs.regs.0.1_RDATA_5_SB_LUT4_I2_O[2] O=soc.cpu.reg_op2_SB_DFFE_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2_SB_DFFE_Q_11_D E=soc.cpu.reg_op2_SB_DFFE_Q_E[0] Q=soc.cpu.reg_op2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[20] I2=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] I3=soc.cpu.cpuregs.regs.0.1_RDATA_13_SB_LUT4_I2_O[2] O=soc.cpu.reg_op2_SB_DFFE_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2_SB_DFFE_Q_12_D E=soc.cpu.reg_op2_SB_DFFE_Q_E[0] Q=soc.cpu.reg_op2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[19] I2=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] I3=soc.cpu.cpuregs.regs.0.1_RDATA_3_SB_LUT4_I2_O[2] O=soc.cpu.reg_op2_SB_DFFE_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2_SB_DFFE_Q_13_D E=soc.cpu.reg_op2_SB_DFFE_Q_E[0] Q=soc.cpu.reg_op2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[18] I2=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] I3=soc.cpu.cpuregs.regs.0.1_RDATA_11_SB_LUT4_I2_O[2] O=soc.cpu.reg_op2_SB_DFFE_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2_SB_DFFE_Q_14_D E=soc.cpu.reg_op2_SB_DFFE_Q_E[0] Q=soc.cpu.reg_op2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[17] I2=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] I3=soc.cpu.cpuregs.regs.0.1_RDATA_7_SB_LUT4_I2_O[2] O=soc.cpu.reg_op2_SB_DFFE_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2_SB_DFFE_Q_15_D E=soc.cpu.reg_op2_SB_DFFE_Q_E[0] Q=soc.cpu.reg_op2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[16] I2=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] I3=soc.cpu.cpuregs.regs.0.1_RDATA_15_SB_LUT4_I2_O[2] O=soc.cpu.reg_op2_SB_DFFE_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2_SB_DFFE_Q_16_D E=soc.cpu.reg_op2_SB_DFFE_Q_E[0] Q=soc.cpu.reg_op2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[15] I2=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] I3=soc.cpu.cpuregs.regs.0.0_RDATA_SB_LUT4_I2_O[2] O=soc.cpu.reg_op2_SB_DFFE_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2_SB_DFFE_Q_17_D E=soc.cpu.reg_op2_SB_DFFE_Q_E[0] Q=soc.cpu.reg_op2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[14] I2=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] I3=soc.cpu.cpuregs.regs.0.0_RDATA_8_SB_LUT4_I2_O[2] O=soc.cpu.reg_op2_SB_DFFE_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2_SB_DFFE_Q_18_D E=soc.cpu.reg_op2_SB_DFFE_Q_E[0] Q=soc.cpu.reg_op2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[13] I2=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] I3=soc.cpu.cpuregs.regs.0.0_RDATA_4_SB_LUT4_I2_O[2] O=soc.cpu.reg_op2_SB_DFFE_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2_SB_DFFE_Q_19_D E=soc.cpu.reg_op2_SB_DFFE_Q_E[0] Q=soc.cpu.reg_op2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[12] I2=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] I3=soc.cpu.cpuregs.regs.0.0_RDATA_12_SB_LUT4_I2_O[2] O=soc.cpu.reg_op2_SB_DFFE_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[30] I2=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] I3=soc.cpu.cpuregs.regs.0.1_RDATA_8_SB_LUT4_I2_O[2] O=soc.cpu.reg_op2_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2_SB_DFFE_Q_2_D E=soc.cpu.reg_op2_SB_DFFE_Q_E[0] Q=soc.cpu.reg_op2[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2_SB_DFFE_Q_20_D E=soc.cpu.reg_op2_SB_DFFE_Q_E[0] Q=soc.cpu.reg_op2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[11] I2=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] I3=soc.cpu.cpuregs.regs.0.0_RDATA_2_SB_LUT4_I2_O[2] O=soc.cpu.reg_op2_SB_DFFE_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2_SB_DFFE_Q_21_D E=soc.cpu.reg_op2_SB_DFFE_Q_E[0] Q=soc.cpu.reg_op2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[10] I2=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] I3=soc.cpu.cpuregs.regs.0.0_RDATA_10_SB_LUT4_I2_O[2] O=soc.cpu.reg_op2_SB_DFFE_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2_SB_DFFE_Q_22_D E=soc.cpu.reg_op2_SB_DFFE_Q_E[0] Q=soc.cpu.reg_op2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[9] I2=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] I3=soc.cpu.cpuregs.regs.0.0_RDATA_6_SB_LUT4_I2_O[2] O=soc.cpu.reg_op2_SB_DFFE_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2_SB_DFFE_Q_23_D E=soc.cpu.reg_op2_SB_DFFE_Q_E[0] Q=soc.cpu.reg_op2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[8] I2=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] I3=soc.cpu.cpuregs.regs.0.0_RDATA_14_SB_LUT4_I2_O[2] O=soc.cpu.reg_op2_SB_DFFE_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2_SB_DFFE_Q_24_D E=soc.cpu.reg_op2_SB_DFFE_Q_E[0] Q=soc.cpu.reg_op2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[7] I2=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] I3=soc.cpu.cpuregs.regs.0.0_RDATA_1_SB_LUT4_I2_O[2] O=soc.cpu.reg_op2_SB_DFFE_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2_SB_DFFE_Q_25_D E=soc.cpu.reg_op2_SB_DFFE_Q_E[0] Q=soc.cpu.reg_op2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[6] I2=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] I3=soc.cpu.cpuregs.regs.0.0_RDATA_9_SB_LUT4_I2_O[2] O=soc.cpu.reg_op2_SB_DFFE_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2_SB_DFFE_Q_26_D E=soc.cpu.reg_op2_SB_DFFE_Q_E[0] Q=soc.cpu.reg_op2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[5] I2=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] I3=soc.cpu.reg_op2_SB_DFFE_Q_26_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_op2_SB_DFFE_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.1.0_RDATA_5[0] I1=soc.cpu.cpuregs.regs.0.0_RDATA_3[1] I2=soc.cpu.cpuregs.regs.0.0_RDATA_5[2] I3=soc.cpu.cpuregs.regs.0.0_RDATA_5[3] O=soc.cpu.reg_op2_SB_DFFE_Q_26_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011100000000000
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2_SB_DFFE_Q_27_D E=soc.cpu.reg_op2_SB_DFFE_Q_E[0] Q=soc.cpu.reg_op2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[4] I2=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] I3=soc.cpu.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O_I3[3] O=soc.cpu.reg_op2_SB_DFFE_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_RDATA_13[0] I1=soc.cpu.cpuregs.regs.0.0_RDATA_3[1] I2=soc.cpu.cpuregs.regs.0.0_RDATA_3[2] I3=soc.cpu.cpuregs.regs.0.0_RDATA_13[3] O=soc.cpu.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2_SB_DFFE_Q_28_D E=soc.cpu.reg_op2_SB_DFFE_Q_E[0] Q=soc.cpu.reg_op2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[3] I2=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] I3=soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I3[3] O=soc.cpu.reg_op2_SB_DFFE_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_RDATA_3[0] I1=soc.cpu.cpuregs.regs.0.0_RDATA_3[1] I2=soc.cpu.cpuregs.regs.0.0_RDATA_3[2] I3=soc.cpu.cpuregs.regs.0.0_RDATA_3[3] O=soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2_SB_DFFE_Q_29_D E=soc.cpu.reg_op2_SB_DFFE_Q_E[0] Q=soc.cpu.reg_op2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[2] I2=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] I3=soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_I3_O[3] O=soc.cpu.reg_op2_SB_DFFE_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[29] I2=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] I3=soc.cpu.cpuregs.regs.0.1_RDATA_4_SB_LUT4_I2_O[2] O=soc.cpu.reg_op2_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2_SB_DFFE_Q_3_D E=soc.cpu.reg_op2_SB_DFFE_Q_E[0] Q=soc.cpu.reg_op2[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2_SB_DFFE_Q_30_D E=soc.cpu.reg_op2_SB_DFFE_Q_E[0] Q=soc.cpu.reg_op2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[1] I2=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] I3=soc.cpu.reg_op2_SB_DFFE_Q_30_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_op2_SB_DFFE_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_RDATA_7[0] I1=soc.cpu.cpuregs.regs.0.0_RDATA_3[1] I2=soc.cpu.cpuregs.regs.0.0_RDATA_3[2] I3=soc.cpu.cpuregs.regs.0.0_RDATA_7[3] O=soc.cpu.reg_op2_SB_DFFE_Q_30_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2_SB_DFFE_Q_31_D E=soc.cpu.reg_op2_SB_DFFE_Q_E[0] Q=soc.cpu.reg_op2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[0] I2=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] I3=soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_op2_SB_DFFE_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=soc.cpu.cpuregs.regs.0.0_RDATA_3[1] I1=soc.cpu.cpuregs.regs.0.0_RDATA_15[1] I2=soc.cpu.cpuregs.regs.0.0_RDATA_3[2] I3=soc.cpu.cpuregs.regs.0.0_RDATA_15[3] O=soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110100001000
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[28] I2=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] I3=soc.cpu.cpuregs.regs.0.1_RDATA_12_SB_LUT4_I2_O[2] O=soc.cpu.reg_op2_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2_SB_DFFE_Q_4_D E=soc.cpu.reg_op2_SB_DFFE_Q_E[0] Q=soc.cpu.reg_op2[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[27] I2=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] I3=soc.cpu.cpuregs.regs.0.1_RDATA_2_SB_LUT4_I2_O[2] O=soc.cpu.reg_op2_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2_SB_DFFE_Q_5_D E=soc.cpu.reg_op2_SB_DFFE_Q_E[0] Q=soc.cpu.reg_op2[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[26] I2=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] I3=soc.cpu.cpuregs.regs.0.1_RDATA_10_SB_LUT4_I2_O[2] O=soc.cpu.reg_op2_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2_SB_DFFE_Q_6_D E=soc.cpu.reg_op2_SB_DFFE_Q_E[0] Q=soc.cpu.reg_op2[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[25] I2=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] I3=soc.cpu.cpuregs.regs.0.1_RDATA_6_SB_LUT4_I2_O[2] O=soc.cpu.reg_op2_SB_DFFE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2_SB_DFFE_Q_7_D E=soc.cpu.reg_op2_SB_DFFE_Q_E[0] Q=soc.cpu.reg_op2[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[24] I2=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] I3=soc.cpu.cpuregs.regs.0.1_RDATA_14_SB_LUT4_I2_O[2] O=soc.cpu.reg_op2_SB_DFFE_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2_SB_DFFE_Q_8_D E=soc.cpu.reg_op2_SB_DFFE_Q_E[0] Q=soc.cpu.reg_op2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[23] I2=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] I3=soc.cpu.cpuregs.regs.0.1_RDATA_1_SB_LUT4_I2_O[2] O=soc.cpu.reg_op2_SB_DFFE_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_op2_SB_DFFE_Q_9_D E=soc.cpu.reg_op2_SB_DFFE_Q_E[0] Q=soc.cpu.reg_op2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[22] I2=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] I3=soc.cpu.cpuregs.regs.0.1_RDATA_9_SB_LUT4_I2_O[2] O=soc.cpu.reg_op2_SB_DFFE_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[31] I2=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] I3=soc.cpu.cpuregs.regs.0.1_RDATA_SB_LUT4_I2_O[2] O=soc.cpu.reg_op2_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[2] I3=soc.processeur_actif O=soc.cpu.reg_op2_SB_DFFE_Q_E[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFSR C=clock_out D=soc.cpu.reg_out_SB_DFFSR_Q_D Q=soc.cpu.reg_out[31] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.cpu.reg_out_SB_DFFSR_Q_1_D Q=soc.cpu.reg_out[30] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.cpu.reg_out_SB_DFFSR_Q_10_D Q=soc.cpu.reg_out[21] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111110001111
.gate SB_DFFSR C=clock_out D=soc.cpu.reg_out_SB_DFFSR_Q_11_D Q=soc.cpu.reg_out[20] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111110001111
.gate SB_DFFSR C=clock_out D=soc.cpu.reg_out_SB_DFFSR_Q_12_D Q=soc.cpu.reg_out[19] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111110001111
.gate SB_DFFSR C=clock_out D=soc.cpu.reg_out_SB_DFFSR_Q_13_D Q=soc.cpu.reg_out[18] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111110001111
.gate SB_DFFSR C=clock_out D=soc.cpu.reg_out_SB_DFFSR_Q_14_D Q=soc.cpu.reg_out[17] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111110001111
.gate SB_DFFSR C=clock_out D=soc.cpu.reg_out_SB_DFFSR_Q_15_D Q=soc.cpu.reg_out[16] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2[0] I3=soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2[1] O=soc.cpu.reg_out_SB_DFFSR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001001100
.gate SB_LUT4 I0=soc.cpu.cpu_state[6] I1=soc.cpu.latched_is_lh_SB_LUT4_I1_O[1] I2=soc.cpu.latched_is_lh_SB_LUT4_I1_O[2] I3=soc.cpu.latched_is_lh_SB_LUT4_I1_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000010101010
.gate SB_DFFSR C=clock_out D=soc.cpu.reg_out_SB_DFFSR_Q_16_D Q=soc.cpu.reg_out[15] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.reg_op1[15] I1=soc.cpu.cpu_state[4] I2=soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111110001111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000010011
.gate SB_LUT4 I0=soc.cpu.cpu_state[6] I1=soc.cpu.latched_is_lb I2=soc.cpu.latched_is_lh_SB_LUT4_I1_I2[1] I3=soc.cpu.latched_is_lh_SB_LUT4_I1_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001010101010
.gate SB_DFFSR C=clock_out D=soc.cpu.reg_out_SB_DFFSR_Q_17_D Q=soc.cpu.reg_out[14] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2[0] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2[1] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=soc.cpu.irq_pending[14] I1=soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001110000
.gate SB_LUT4 I0=soc.cpu.cpu_state[6] I1=soc.cpu.latched_is_lh_SB_LUT4_I3_O[1] I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.latched_is_lh_SB_LUT4_I3_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101000000010
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I2=soc.load.word_SB_DFFE_Q_9_D_SB_LUT4_O_I3[2] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000111110011
.gate SB_LUT4 I0=soc.cpu.reg_op1[14] I1=soc.cpu.cpu_state[4] I2=soc.cpu.cpu_state[3] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[14] I1=soc.cpu.cpu_state[2] I2=soc.cpu.instr_timer I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=soc.cpu.irq_mask[14] I1=soc.cpu.instr_maskirq I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=soc.cpu.count_cycle[14] I1=soc.cpu.instr_timer_SB_LUT4_I1_O[1] I2=soc.cpu.instr_timer_SB_LUT4_I1_O[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_retirq I3=soc.cpu.irq_mask_SB_DFFESS_Q_17_D[1] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.count_cycle[46] I2=soc.cpu.instr_rdcycleh I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=soc.cpu.count_instr[46] I1=soc.cpu.count_instr[14] I2=soc.cpu.instr_rdinstrh I3=soc.cpu.instr_rdinstr O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[14] I2=soc.cpu.decoded_imm[14] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=soc.cpu.reg_pc[14] I1=soc.cpu.decoded_imm[14]
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO CO=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.cpu.reg_pc[15] I1=soc.cpu.decoded_imm[15]
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.cpu.reg_pc[16] I1=soc.cpu.decoded_imm[16]
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.cpu.reg_pc[17] I1=soc.cpu.decoded_imm[17]
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.cpu.reg_pc[18] I1=soc.cpu.decoded_imm[18]
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.cpu.reg_pc[19] I1=soc.cpu.decoded_imm[19]
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.cpu.reg_pc[20] I1=soc.cpu.decoded_imm[20]
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.cpu.reg_pc[21] I1=soc.cpu.decoded_imm[21]
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.cpu.reg_pc[22] I1=soc.cpu.decoded_imm[22]
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.cpu.reg_pc[23] I1=soc.cpu.decoded_imm[23]
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.cpu.reg_pc[24] I1=soc.cpu.decoded_imm[24]
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.cpu.reg_pc[25] I1=soc.cpu.decoded_imm[25]
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.cpu.reg_pc[26] I1=soc.cpu.decoded_imm[26]
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.cpu.reg_pc[27] I1=soc.cpu.decoded_imm[27]
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.cpu.reg_pc[28] I1=soc.cpu.decoded_imm[28]
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.cpu.reg_pc[29] I1=soc.cpu.decoded_imm[29]
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.cpu.reg_pc[30] I1=soc.cpu.decoded_imm[30]
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[31] I2=soc.cpu.decoded_imm[31] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_op1[31] I1=soc.cpu.cpu_state[4] I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=soc.cpu.cpu_state[6] I1=soc.cpu.latched_is_lh_SB_LUT4_I1_O[1] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3] I3=soc.cpu.latched_is_lh_SB_LUT4_I1_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000010101010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[31] I3=soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.timer[31] I1=soc.cpu.cpu_state[2] I2=soc.cpu.instr_timer I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=soc.cpu.irq_mask[31] I1=soc.cpu.instr_maskirq I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=soc.cpu.count_cycle[31] I1=soc.cpu.instr_timer_SB_LUT4_I1_O[1] I2=soc.cpu.instr_timer_SB_LUT4_I1_O[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_retirq I3=soc.cpu.irq_mask_SB_DFFESS_Q_D[1] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.count_instr[31] I2=soc.cpu.instr_rdinstr I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=soc.cpu.count_instr[63] I1=soc.cpu.count_cycle[63] I2=soc.cpu.instr_rdcycleh I3=soc.cpu.instr_rdinstrh O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[30] I2=soc.cpu.decoded_imm[30] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[1] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[2] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110000
.gate SB_LUT4 I0=soc.cpu.cpu_state[6] I1=soc.cpu.latched_is_lh_SB_LUT4_I1_O[1] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1] I3=soc.cpu.latched_is_lh_SB_LUT4_I1_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000010101010
.gate SB_LUT4 I0=soc.cpu.irq_pending[30] I1=soc.cpu.reg_op1[30] I2=soc.cpu.cpu_state[4] I3=soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=soc.cpu.instr_retirq I1=soc.cpu.cpuregs.regs.1.1_RDATA_8_SB_LUT4_I0_O[1] I2=soc.cpu.cpuregs.regs.1.1_RDATA_8_SB_LUT4_I0_O[2] I3=soc.cpu.cpuregs.regs.1.1_RDATA_8_SB_LUT4_I0_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[29] I2=soc.cpu.decoded_imm[29] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[1] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[2] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110000
.gate SB_LUT4 I0=soc.cpu.cpu_state[6] I1=soc.cpu.latched_is_lh_SB_LUT4_I1_O[1] I2=soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3] I3=soc.cpu.latched_is_lh_SB_LUT4_I1_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000010101010
.gate SB_LUT4 I0=soc.cpu.irq_pending[29] I1=soc.cpu.reg_op1[29] I2=soc.cpu.cpu_state[4] I3=soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=soc.cpu.instr_retirq I1=soc.cpu.cpuregs.regs.1.1_RDATA_4_SB_LUT4_I0_O[1] I2=soc.cpu.cpuregs.regs.1.1_RDATA_4_SB_LUT4_I0_O[2] I3=soc.cpu.cpuregs.regs.1.1_RDATA_4_SB_LUT4_I0_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[28] I2=soc.cpu.decoded_imm[28] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[28] I3=soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.timer[28] I1=soc.cpu.cpu_state[2] I2=soc.cpu.instr_timer I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=soc.cpu.irq_mask[28] I1=soc.cpu.instr_maskirq I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=soc.cpu.count_cycle[28] I1=soc.cpu.instr_timer_SB_LUT4_I1_O[1] I2=soc.cpu.instr_timer_SB_LUT4_I1_O[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_retirq I3=soc.cpu.irq_mask_SB_DFFESS_Q_3_D[1] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.count_instr[28] I2=soc.cpu.instr_rdinstr I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=soc.cpu.count_instr[60] I1=soc.cpu.count_cycle[60] I2=soc.cpu.instr_rdcycleh I3=soc.cpu.instr_rdinstrh O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[27] I2=soc.cpu.decoded_imm[27] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[27] I3=soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.timer[27] I1=soc.cpu.cpu_state[2] I2=soc.cpu.instr_timer I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=soc.cpu.irq_mask[27] I1=soc.cpu.instr_maskirq I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=soc.cpu.count_cycle[27] I1=soc.cpu.instr_timer_SB_LUT4_I1_O[1] I2=soc.cpu.instr_timer_SB_LUT4_I1_O[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_retirq I3=soc.cpu.irq_mask_SB_DFFESS_Q_4_D[1] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.count_instr[27] I2=soc.cpu.instr_rdinstr I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=soc.cpu.count_instr[59] I1=soc.cpu.count_cycle[59] I2=soc.cpu.instr_rdcycleh I3=soc.cpu.instr_rdinstrh O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[26] I2=soc.cpu.decoded_imm[26] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_op1[26] I1=soc.cpu.cpu_state[4] I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=soc.cpu.cpu_state[6] I1=soc.cpu.latched_is_lh_SB_LUT4_I1_O[1] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2] I3=soc.cpu.latched_is_lh_SB_LUT4_I1_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000010101010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[26] I3=soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.timer[26] I1=soc.cpu.cpu_state[2] I2=soc.cpu.instr_timer I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=soc.cpu.irq_mask[26] I1=soc.cpu.instr_maskirq I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=soc.cpu.count_cycle[26] I1=soc.cpu.instr_timer_SB_LUT4_I1_O[1] I2=soc.cpu.instr_timer_SB_LUT4_I1_O[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_retirq I3=soc.cpu.irq_mask_SB_DFFESS_Q_5_D[1] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.count_instr[26] I2=soc.cpu.instr_rdinstr I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=soc.cpu.count_instr[58] I1=soc.cpu.count_cycle[58] I2=soc.cpu.instr_rdcycleh I3=soc.cpu.instr_rdinstrh O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[25] I2=soc.cpu.decoded_imm[25] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.irq_pending[25] I1=soc.cpu.reg_op1[25] I2=soc.cpu.cpu_state[4] I3=soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=soc.cpu.irq_mask[25] I1=soc.cpu.cpu_state[2] I2=soc.cpu.instr_maskirq I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=soc.cpu.timer[25] I1=soc.cpu.instr_timer I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=soc.cpu.count_cycle[25] I1=soc.cpu.instr_timer_SB_LUT4_I1_O[1] I2=soc.cpu.instr_timer_SB_LUT4_I1_O[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_retirq I3=soc.cpu.irq_mask_SB_DFFESS_Q_6_D[1] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.count_instr[25] I2=soc.cpu.instr_rdinstr I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=soc.cpu.count_cycle[57] I1=soc.cpu.count_instr[57] I2=soc.cpu.instr_rdcycleh I3=soc.cpu.instr_rdinstrh O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[24] I2=soc.cpu.decoded_imm[24] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[1] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[2] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110000
.gate SB_LUT4 I0=soc.cpu.cpu_state[6] I1=soc.cpu.latched_is_lh_SB_LUT4_I1_O[1] I2=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_7_D[3] I3=soc.cpu.latched_is_lh_SB_LUT4_I1_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000010101010
.gate SB_LUT4 I0=soc.cpu.irq_pending[24] I1=soc.cpu.reg_op1[24] I2=soc.cpu.cpu_state[4] I3=soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=soc.cpu.instr_retirq I1=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2] I3=soc.cpu.irq_mask_SB_DFFESS_Q_7_D[1] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000001100
.gate SB_LUT4 I0=soc.cpu.irq_mask[24] I1=soc.cpu.timer[24] I2=soc.cpu.instr_timer I3=soc.cpu.instr_maskirq O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=soc.cpu.count_cycle[24] I1=soc.cpu.instr_timer_SB_LUT4_I1_O[1] I2=soc.cpu.instr_timer_SB_LUT4_I1_O[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.count_instr[24] I2=soc.cpu.instr_rdinstr I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=soc.cpu.count_cycle[56] I1=soc.cpu.count_instr[56] I2=soc.cpu.instr_rdcycleh I3=soc.cpu.instr_rdinstrh O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[23] I2=soc.cpu.decoded_imm[23] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_op1[23] I1=soc.cpu.cpu_state[4] I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=soc.cpu.cpu_state[6] I1=soc.cpu.latched_is_lh_SB_LUT4_I1_O[1] I2=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2] I3=soc.cpu.latched_is_lh_SB_LUT4_I1_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000010101010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[23] I3=soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.timer[23] I1=soc.cpu.cpu_state[2] I2=soc.cpu.instr_timer I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=soc.cpu.irq_mask[23] I1=soc.cpu.instr_maskirq I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=soc.cpu.count_cycle[23] I1=soc.cpu.instr_timer_SB_LUT4_I1_O[1] I2=soc.cpu.instr_timer_SB_LUT4_I1_O[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_retirq I3=soc.cpu.irq_mask_SB_DFFESS_Q_8_D[1] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.count_instr[55] I2=soc.cpu.instr_rdinstrh I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=soc.cpu.count_cycle[55] I1=soc.cpu.count_instr[23] I2=soc.cpu.instr_rdcycleh I3=soc.cpu.instr_rdinstr O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[22] I2=soc.cpu.decoded_imm[22] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001001100
.gate SB_LUT4 I0=soc.cpu.reg_op1[22] I1=soc.cpu.irq_pending[22] I2=soc.cpu.cpu_state[4] I3=soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.cpu.cpu_state[6] I1=soc.cpu.latched_is_lh_SB_LUT4_I1_O[1] I2=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_9_D[2] I3=soc.cpu.latched_is_lh_SB_LUT4_I1_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000010101010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[21] I2=soc.cpu.decoded_imm[21] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[1] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[2] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110000
.gate SB_LUT4 I0=soc.cpu.cpu_state[6] I1=soc.cpu.latched_is_lh_SB_LUT4_I1_O[1] I2=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_10_D[1] I3=soc.cpu.latched_is_lh_SB_LUT4_I1_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000010101010
.gate SB_LUT4 I0=soc.cpu.irq_pending[21] I1=soc.cpu.reg_op1[21] I2=soc.cpu.cpu_state[4] I3=soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=soc.cpu.instr_retirq I1=soc.cpu.cpuregs.regs.1.1_RDATA_5_SB_LUT4_I0_O[1] I2=soc.cpu.cpuregs.regs.1.1_RDATA_5_SB_LUT4_I0_O[2] I3=soc.cpu.cpuregs.regs.1.1_RDATA_5_SB_LUT4_I0_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[20] I2=soc.cpu.decoded_imm[20] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_op1[20] I1=soc.cpu.cpu_state[4] I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=soc.cpu.cpu_state[6] I1=soc.cpu.latched_is_lh_SB_LUT4_I1_O[1] I2=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_11_D[2] I3=soc.cpu.latched_is_lh_SB_LUT4_I1_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000010101010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[20] I3=soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.irq_mask[20] I1=soc.cpu.cpu_state[2] I2=soc.cpu.instr_maskirq I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=soc.cpu.timer[20] I1=soc.cpu.instr_timer I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=soc.cpu.count_cycle[20] I1=soc.cpu.instr_timer_SB_LUT4_I1_O[1] I2=soc.cpu.instr_timer_SB_LUT4_I1_O[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_retirq I3=soc.cpu.irq_mask_SB_DFFESS_Q_11_D[1] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.count_instr[20] I2=soc.cpu.instr_rdinstr I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=soc.cpu.count_instr[52] I1=soc.cpu.count_cycle[52] I2=soc.cpu.instr_rdcycleh I3=soc.cpu.instr_rdinstrh O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[19] I2=soc.cpu.decoded_imm[19] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[1] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[2] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110000
.gate SB_LUT4 I0=soc.cpu.cpu_state[6] I1=soc.cpu.latched_is_lh_SB_LUT4_I1_O[1] I2=soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O[1] I3=soc.cpu.latched_is_lh_SB_LUT4_I1_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000010101010
.gate SB_LUT4 I0=soc.cpu.irq_pending[19] I1=soc.cpu.reg_op1[19] I2=soc.cpu.cpu_state[4] I3=soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=soc.cpu.instr_retirq I1=soc.cpu.cpuregs.regs.1.1_RDATA_3_SB_LUT4_I0_O[1] I2=soc.cpu.cpuregs.regs.1.1_RDATA_3_SB_LUT4_I0_O[2] I3=soc.cpu.cpuregs.regs.1.1_RDATA_3_SB_LUT4_I0_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[18] I2=soc.cpu.decoded_imm[18] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.reg_op1[18] I1=soc.cpu.cpu_state[4] I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=soc.cpu.cpu_state[6] I1=soc.cpu.latched_is_lh_SB_LUT4_I1_O[1] I2=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_13_D[2] I3=soc.cpu.latched_is_lh_SB_LUT4_I1_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000010101010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[18] I3=soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.timer[18] I1=soc.cpu.cpu_state[2] I2=soc.cpu.instr_timer I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=soc.cpu.irq_mask[18] I1=soc.cpu.instr_maskirq I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=soc.cpu.count_cycle[18] I1=soc.cpu.instr_timer_SB_LUT4_I1_O[1] I2=soc.cpu.instr_timer_SB_LUT4_I1_O[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_retirq I3=soc.cpu.irq_mask_SB_DFFESS_Q_13_D[1] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.count_instr[18] I2=soc.cpu.instr_rdinstr I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=soc.cpu.count_cycle[50] I1=soc.cpu.count_instr[50] I2=soc.cpu.instr_rdcycleh I3=soc.cpu.instr_rdinstrh O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[17] I2=soc.cpu.decoded_imm[17] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[1] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[2] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110000
.gate SB_LUT4 I0=soc.cpu.cpu_state[6] I1=soc.cpu.latched_is_lh_SB_LUT4_I1_O[1] I2=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_14_D[2] I3=soc.cpu.latched_is_lh_SB_LUT4_I1_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000010101010
.gate SB_LUT4 I0=soc.cpu.reg_op1[17] I1=soc.cpu.irq_pending[17] I2=soc.cpu.cpu_state[4] I3=soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.cpu.instr_retirq I1=soc.cpu.cpuregs.regs.1.1_RDATA_7_SB_LUT4_I0_O[1] I2=soc.cpu.cpuregs.regs.1.1_RDATA_7_SB_LUT4_I0_O[2] I3=soc.cpu.cpuregs.regs.1.1_RDATA_7_SB_LUT4_I0_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[16] I2=soc.cpu.decoded_imm[16] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.irq_pending[16] I1=soc.cpu.reg_op1[16] I2=soc.cpu.cpu_state[4] I3=soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=soc.cpu.irq_mask[16] I1=soc.cpu.cpu_state[2] I2=soc.cpu.instr_maskirq I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=soc.cpu.timer[16] I1=soc.cpu.instr_timer I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=soc.cpu.count_cycle[16] I1=soc.cpu.instr_timer_SB_LUT4_I1_O[1] I2=soc.cpu.instr_timer_SB_LUT4_I1_O[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_retirq I3=soc.cpu.irq_mask_SB_DFFESS_Q_15_D[1] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.count_instr[16] I2=soc.cpu.instr_rdinstr I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=soc.cpu.count_instr[48] I1=soc.cpu.count_cycle[48] I2=soc.cpu.instr_rdcycleh I3=soc.cpu.instr_rdinstrh O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[15] I2=soc.cpu.decoded_imm[15] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[15] I3=soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.timer[15] I1=soc.cpu.cpu_state[2] I2=soc.cpu.instr_timer I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=soc.cpu.irq_mask[15] I1=soc.cpu.instr_maskirq I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=soc.cpu.count_cycle[15] I1=soc.cpu.instr_timer_SB_LUT4_I1_O[1] I2=soc.cpu.instr_timer_SB_LUT4_I1_O[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_retirq I3=soc.cpu.irq_mask_SB_DFFESS_Q_16_D[1] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.count_instr[15] I2=soc.cpu.instr_rdinstr I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=soc.cpu.count_instr[47] I1=soc.cpu.count_cycle[47] I2=soc.cpu.instr_rdcycleh I3=soc.cpu.instr_rdinstrh O=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_CARRY CI=soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=soc.cpu.reg_pc[13] I1=soc.cpu.decoded_imm[13]
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.reg_out_SB_DFFSR_Q_18_D Q=soc.cpu.reg_out[11] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2[0] I3=soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2[1] O=soc.cpu.reg_out_SB_DFFSR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=soc.cpu.irq_pending[11] I1=soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] I2=soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001110000
.gate SB_LUT4 I0=soc.cpu.cpu_state[6] I1=soc.cpu.latched_is_lh_SB_LUT4_I3_O[1] I2=soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.latched_is_lh_SB_LUT4_I3_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101000000010
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I2=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_4_D[2] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101111100010011
.gate SB_LUT4 I0=soc.cpu.reg_op1[11] I1=soc.cpu.cpu_state[4] I2=soc.cpu.cpu_state[3] I3=soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[11] I1=soc.cpu.cpu_state[2] I2=soc.cpu.instr_timer I3=soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3] O=soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=soc.cpu.irq_mask[11] I1=soc.cpu.instr_maskirq I2=soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=soc.cpu.count_cycle[11] I1=soc.cpu.instr_timer_SB_LUT4_I1_O[1] I2=soc.cpu.instr_timer_SB_LUT4_I1_O[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_retirq I3=soc.cpu.irq_mask_SB_DFFESS_Q_20_D[1] O=soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.count_cycle[43] I2=soc.cpu.instr_rdcycleh I3=soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=soc.cpu.count_instr[43] I1=soc.cpu.count_instr[11] I2=soc.cpu.instr_rdinstrh I3=soc.cpu.instr_rdinstr O=soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[11] I2=soc.cpu.decoded_imm[11] I3=soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=soc.cpu.reg_pc[10] I1=soc.cpu.decoded_imm[10]
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.reg_out_SB_DFFSR_Q_19_D Q=soc.cpu.reg_out[10] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2[0] I3=soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2[1] O=soc.cpu.reg_out_SB_DFFSR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=soc.cpu.irq_pending[10] I1=soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] I2=soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001110000
.gate SB_LUT4 I0=soc.cpu.cpu_state[6] I1=soc.cpu.latched_is_lh_SB_LUT4_I3_O[1] I2=soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.latched_is_lh_SB_LUT4_I3_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101000000010
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2] O=soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101111100010011
.gate SB_LUT4 I0=soc.cpu.reg_op1[10] I1=soc.cpu.cpu_state[4] I2=soc.cpu.cpu_state[3] I3=soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1] I3=soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] O=soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=soc.cpu.count_cycle[10] I1=soc.cpu.instr_timer_SB_LUT4_I1_O[1] I2=soc.cpu.instr_timer_SB_LUT4_I1_O[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3] O=soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_retirq I2=soc.cpu.irq_mask_SB_DFFESS_Q_21_D[1] I3=soc.cpu.irq_mask_SB_DFFESS_Q_21_D[2] O=soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.count_instr[10] I2=soc.cpu.instr_rdinstr I3=soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=soc.cpu.count_instr[42] I1=soc.cpu.count_cycle[42] I2=soc.cpu.instr_rdcycleh I3=soc.cpu.instr_rdinstrh O=soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[10] I2=soc.cpu.decoded_imm[10] I3=soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.reg_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=soc.cpu.reg_pc[9] I1=soc.cpu.decoded_imm[9]
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111110110011
.gate SB_DFFSR C=clock_out D=soc.cpu.reg_out_SB_DFFSR_Q_2_D Q=soc.cpu.reg_out[29] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.cpu.reg_out_SB_DFFSR_Q_20_D Q=soc.cpu.reg_out[3] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2[0] I3=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2[1] O=soc.cpu.reg_out_SB_DFFSR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=soc.cpu.irq_pending[3] I1=soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] I2=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001110000
.gate SB_LUT4 I0=soc.cpu.cpu_state[6] I1=soc.cpu.mem_wordsize[1] I2=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000101000001010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I1=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I2=soc.load.hex_code_SB_DFFE_Q_4_D[2] I3=soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O[1] O=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010111001111
.gate SB_LUT4 I0=soc.cpu.reg_op1[1] I1=soc.cpu.reg_op1[0] I2=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_4_D[2] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011000100
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.cpu_state[3] I2=soc.cpu.reg_op1[3] I3=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.cpu.irq_mask[3] I1=soc.cpu.cpu_state[2] I2=soc.cpu.instr_maskirq I3=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3] O=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=soc.cpu.timer[3] I1=soc.cpu.instr_timer I2=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=soc.cpu.count_cycle[3] I1=soc.cpu.instr_timer_SB_LUT4_I1_O[1] I2=soc.cpu.instr_timer_SB_LUT4_I1_O[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_retirq I3=soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[2] O=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.count_instr[35] I2=soc.cpu.instr_rdinstrh I3=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=soc.cpu.count_cycle[35] I1=soc.cpu.count_instr[3] I2=soc.cpu.instr_rdcycleh I3=soc.cpu.instr_rdinstr O=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[3] I2=soc.cpu.decoded_imm[3] I3=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=soc.cpu.reg_pc[3] I1=soc.cpu.decoded_imm[3]
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=soc.cpu.reg_pc[2] I1=soc.cpu.decoded_imm[2]
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=soc.cpu.reg_pc[1] I1=soc.cpu.decoded_imm[1]
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[2] I2=soc.cpu.decoded_imm[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.irq_pending[2] I2=soc.cpu.reg_op1[2] I3=soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1] I3=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2] O=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=soc.cpu.count_cycle[2] I1=soc.cpu.instr_timer_SB_LUT4_I1_O[1] I2=soc.cpu.instr_timer_SB_LUT4_I1_O[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3] O=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_retirq I2=soc.cpu.irq_mask_SB_DFFESS_Q_29_D[1] I3=soc.cpu.irq_mask_SB_DFFESS_Q_29_D[2] O=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.count_instr[2] I2=soc.cpu.instr_rdinstr I3=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=soc.cpu.count_instr[34] I1=soc.cpu.count_cycle[34] I2=soc.cpu.instr_rdcycleh I3=soc.cpu.instr_rdinstrh O=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFSR C=clock_out D=soc.cpu.reg_out_SB_DFFSR_Q_21_D Q=soc.cpu.reg_out[2] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[6] I2=soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2[1] I3=soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2[2] O=soc.cpu.reg_out_SB_DFFSR_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I2=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I2=soc.load.hex_code_SB_DFFE_Q_5_D[1] I3=soc.load.hex_code_SB_DFFE_Q_5_D[2] O=soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000000
.gate SB_DFFSR C=clock_out D=soc.cpu.reg_out_SB_DFFSR_Q_22_D Q=soc.cpu.reg_out[1] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2[1] I3=soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2[2] O=soc.cpu.reg_out_SB_DFFSR_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111111
.gate SB_LUT4 I0=soc.cpu.instr_retirq I1=soc.cpu.cpuregs.regs.1.0_RDATA_7_SB_LUT4_I3_O[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_7_SB_LUT4_I3_O[2] I3=soc.cpu.cpuregs.regs.1.0_RDATA_7_SB_LUT4_I3_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[6] I2=soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1] I3=soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] O=soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[4] I2=soc.cpu.reg_op1[1] I3=soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2] O=soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I2=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_14_D[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2] O=soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wordsize[1] I2=soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1] I3=soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2] O=soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I3=soc.load.hex_code_SB_DFFE_Q_6_D[1] O=soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[1] I1=soc.cpu.reg_op1[0] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110000000100
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=soc.cpu.irq_pending[1] I2=soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[1] I2=soc.cpu.decoded_imm[1] I3=soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_pc[0] I1=soc.cpu.decoded_imm[0]
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.reg_out_SB_DFFSR_Q_23_D Q=soc.cpu.reg_out[0] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[4] I2=soc.cpu.reg_op1[0] I3=soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_out_SB_DFFSR_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=soc.cpu.cpu_state[6] I1=soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1] I2=soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1[3] O=soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000000100
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=soc.cpu.irq_pending[0] I2=soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2] I3=soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1] I3=soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2] O=soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=soc.cpu.instr_timer I1=soc.cpu.irq_mask[0] I2=soc.cpu.instr_maskirq I3=soc.cpu.timer[0] O=soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=soc.cpu.count_cycle[0] I1=soc.cpu.instr_timer_SB_LUT4_I1_O[1] I2=soc.cpu.instr_timer_SB_LUT4_I1_O[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[3] O=soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.count_instr[32] I2=soc.cpu.instr_rdinstrh I3=soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2] O=soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=soc.cpu.count_cycle[32] I1=soc.cpu.count_instr[0] I2=soc.cpu.instr_rdcycleh I3=soc.cpu.instr_rdinstr O=soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I2=soc.cpu.latched_is_lh_SB_LUT4_I1_O[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2] O=soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wordsize[1] I2=soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[1] I3=soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2] O=soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I3=soc.load.hex_code_SB_DFFE_Q_7_D[0] O=soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[1] I1=soc.cpu.reg_op1[0] I2=soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0] I3=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_7_D[3] O=soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110000000100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[0] I2=soc.cpu.decoded_imm[0] I3=$false O=soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111110110011
.gate SB_DFFSR C=clock_out D=soc.cpu.reg_out_SB_DFFSR_Q_3_D Q=soc.cpu.reg_out[28] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.reg_op1[28] I1=soc.cpu.cpu_state[4] I2=soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111110001111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000011
.gate SB_LUT4 I0=soc.cpu.cpu_state[6] I1=soc.cpu.latched_is_lh_SB_LUT4_I1_O[1] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2] I3=soc.cpu.latched_is_lh_SB_LUT4_I1_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000010101010
.gate SB_DFFSR C=clock_out D=soc.cpu.reg_out_SB_DFFSR_Q_4_D Q=soc.cpu.reg_out[27] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.reg_op1[27] I1=soc.cpu.cpu_state[4] I2=soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111110001111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000010011
.gate SB_LUT4 I0=soc.cpu.cpu_state[6] I1=soc.cpu.latched_is_lh_SB_LUT4_I1_O[1] I2=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_4_D[2] I3=soc.cpu.latched_is_lh_SB_LUT4_I1_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000010101010
.gate SB_DFFSR C=clock_out D=soc.cpu.reg_out_SB_DFFSR_Q_5_D Q=soc.cpu.reg_out[26] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111110001111
.gate SB_DFFSR C=clock_out D=soc.cpu.reg_out_SB_DFFSR_Q_6_D Q=soc.cpu.reg_out[25] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2[0] I3=soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2[1] O=soc.cpu.reg_out_SB_DFFSR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001001100
.gate SB_LUT4 I0=soc.cpu.cpu_state[6] I1=soc.cpu.latched_is_lh_SB_LUT4_I1_O[1] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3] I3=soc.cpu.latched_is_lh_SB_LUT4_I1_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000010101010
.gate SB_DFFSR C=clock_out D=soc.cpu.reg_out_SB_DFFSR_Q_7_D Q=soc.cpu.reg_out[24] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111110110011
.gate SB_DFFSR C=clock_out D=soc.cpu.reg_out_SB_DFFSR_Q_8_D Q=soc.cpu.reg_out[23] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111110001111
.gate SB_DFFSR C=clock_out D=soc.cpu.reg_out_SB_DFFSR_Q_9_D Q=soc.cpu.reg_out[22] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1[1] I2=soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1[3] O=soc.cpu.reg_out_SB_DFFSR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000101011111111
.gate SB_LUT4 I0=soc.cpu.count_cycle[22] I1=soc.cpu.instr_timer_SB_LUT4_I1_O[1] I2=soc.cpu.instr_timer_SB_LUT4_I1_O[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3] O=soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_retirq I2=soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1] I3=soc.cpu.irq_mask_SB_DFFESS_Q_9_D[3] O=soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011110000
.gate SB_LUT4 I0=soc.cpu.irq_mask[22] I1=soc.cpu.timer[22] I2=soc.cpu.instr_timer I3=soc.cpu.instr_maskirq O=soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=$false I1=soc.cpu.count_instr[54] I2=soc.cpu.instr_rdinstrh I3=soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=soc.cpu.count_cycle[54] I1=soc.cpu.count_instr[22] I2=soc.cpu.instr_rdcycleh I3=soc.cpu.instr_rdinstr O=soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.cpu.reg_out_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111110001111
.gate SB_DFFSS C=clock_out D=soc.cpu.reg_out_SB_DFFSS_Q_D Q=soc.cpu.reg_out[13] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=clock_out D=soc.cpu.reg_out_SB_DFFSS_Q_1_D Q=soc.cpu.reg_out[12] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2[0] I3=soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2[1] O=soc.cpu.reg_out_SB_DFFSS_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=soc.cpu.irq_pending[12] I1=soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] I2=soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001110000
.gate SB_LUT4 I0=soc.cpu.cpu_state[6] I1=soc.cpu.latched_is_lh_SB_LUT4_I3_O[1] I2=soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.latched_is_lh_SB_LUT4_I3_O[3] O=soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101000000010
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3] O=soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101111100010011
.gate SB_LUT4 I0=soc.cpu.reg_op1[12] I1=soc.cpu.cpu_state[4] I2=soc.cpu.cpu_state[3] I3=soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[12] I1=soc.cpu.cpu_state[2] I2=soc.cpu.instr_timer I3=soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3] O=soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=soc.cpu.irq_mask[12] I1=soc.cpu.instr_maskirq I2=soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2] I3=soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=soc.cpu.count_cycle[12] I1=soc.cpu.instr_timer_SB_LUT4_I1_O[1] I2=soc.cpu.instr_timer_SB_LUT4_I1_O[2] I3=soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_retirq I3=soc.cpu.irq_mask_SB_DFFESS_Q_19_D[1] O=soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.count_instr[12] I2=soc.cpu.instr_rdinstr I3=soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=soc.cpu.count_cycle[44] I1=soc.cpu.count_instr[44] I2=soc.cpu.instr_rdcycleh I3=soc.cpu.instr_rdinstrh O=soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[12] I2=soc.cpu.decoded_imm[12] I3=soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=soc.cpu.reg_pc[11] I1=soc.cpu.decoded_imm[11]
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSS C=clock_out D=soc.cpu.reg_out_SB_DFFSS_Q_2_D Q=soc.cpu.reg_out[9] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2[0] I3=soc.cpu.reg_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2[1] O=soc.cpu.reg_out_SB_DFFSS_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=soc.cpu.irq_pending[9] I1=soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] I2=soc.cpu.reg_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.reg_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001110000
.gate SB_LUT4 I0=soc.cpu.cpu_state[6] I1=soc.cpu.latched_is_lh_SB_LUT4_I3_O[1] I2=soc.cpu.latched_is_lh_SB_LUT4_I3_O[2] I3=soc.cpu.latched_is_lh_SB_LUT4_I3_O[3] O=soc.cpu.reg_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101000000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[9] I1=soc.cpu.cpu_state[4] I2=soc.cpu.cpu_state[3] I3=soc.cpu.reg_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.reg_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_mask[9] I1=soc.cpu.cpu_state[2] I2=soc.cpu.instr_maskirq I3=soc.cpu.reg_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3] O=soc.cpu.reg_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=soc.cpu.timer[9] I1=soc.cpu.instr_timer I2=soc.cpu.reg_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2] I3=soc.cpu.reg_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=soc.cpu.count_cycle[9] I1=soc.cpu.instr_timer_SB_LUT4_I1_O[1] I2=soc.cpu.instr_timer_SB_LUT4_I1_O[2] I3=soc.cpu.instr_timer_SB_LUT4_I1_O[3] O=soc.cpu.reg_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_retirq I3=soc.cpu.irq_mask_SB_DFFESS_Q_22_D[1] O=soc.cpu.reg_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[9] I2=soc.cpu.decoded_imm[9] I3=soc.cpu.reg_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.cpu.reg_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=soc.cpu.reg_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=soc.cpu.reg_pc[8] I1=soc.cpu.decoded_imm[8]
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSS C=clock_out D=soc.cpu.reg_out_SB_DFFSS_Q_3_D Q=soc.cpu.reg_out[8] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[6] I2=soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2[1] I3=soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2[2] O=soc.cpu.reg_out_SB_DFFSS_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001111
.gate SB_LUT4 I0=soc.cpu.irq_pending[8] I1=soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] I2=soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001110000
.gate SB_LUT4 I0=$false I1=soc.cpu.latched_is_lh_SB_LUT4_I3_O[1] I2=soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1] I3=soc.cpu.latched_is_lh_SB_LUT4_I3_O[3] O=soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011111100
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I2=soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0] I3=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_7_D[3] O=soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000111110011
.gate SB_LUT4 I0=soc.cpu.reg_op1[8] I1=soc.cpu.cpu_state[4] I2=soc.cpu.cpu_state[3] I3=soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[8] I1=soc.cpu.cpu_state[2] I2=soc.cpu.instr_timer I3=soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3] O=soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=soc.cpu.irq_mask[8] I1=soc.cpu.instr_maskirq I2=soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2] I3=soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=soc.cpu.count_cycle[8] I1=soc.cpu.instr_timer_SB_LUT4_I1_O[1] I2=soc.cpu.instr_timer_SB_LUT4_I1_O[2] I3=soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_retirq I3=soc.cpu.irq_mask_SB_DFFESS_Q_23_D[2] O=soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.count_instr[40] I2=soc.cpu.instr_rdinstrh I3=soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=soc.cpu.count_cycle[40] I1=soc.cpu.count_instr[8] I2=soc.cpu.instr_rdcycleh I3=soc.cpu.instr_rdinstr O=soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[8] I2=soc.cpu.decoded_imm[8] I3=soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.reg_out_SB_DFFSS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=soc.cpu.reg_pc[7] I1=soc.cpu.decoded_imm[7]
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSS C=clock_out D=soc.cpu.reg_out_SB_DFFSS_Q_4_D Q=soc.cpu.reg_out[7] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=soc.cpu.reg_out_SB_DFFSS_Q_4_D_SB_LUT4_O_I2[1] I3=soc.cpu.reg_out_SB_DFFSS_Q_4_D_SB_LUT4_O_I2[2] O=soc.cpu.reg_out_SB_DFFSS_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111111
.gate SB_LUT4 I0=soc.cpu.instr_retirq I1=soc.cpu.reg_out_SB_DFFSS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I2=soc.cpu.reg_out_SB_DFFSS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2] I3=soc.cpu.irq_mask_SB_DFFESS_Q_24_D[2] O=soc.cpu.reg_out_SB_DFFSS_Q_4_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[6] I2=soc.cpu.reg_out_SB_DFFSS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1] I3=soc.cpu.latched_is_lh_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1] O=soc.cpu.reg_out_SB_DFFSS_Q_4_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[3] I2=soc.cpu.reg_out_SB_DFFSS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1] I3=soc.cpu.reg_out_SB_DFFSS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2] O=soc.cpu.reg_out_SB_DFFSS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[7] I2=soc.cpu.decoded_imm[7] I3=soc.cpu.reg_out_SB_DFFSS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=soc.cpu.reg_out_SB_DFFSS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.irq_pending[7] I1=soc.cpu.reg_op1[7] I2=soc.cpu.cpu_state[4] I3=soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_CARRY CI=soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=soc.cpu.reg_out_SB_DFFSS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=soc.cpu.reg_pc[6] I1=soc.cpu.decoded_imm[6]
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=soc.cpu.timer[7] I1=soc.cpu.irq_mask[7] I2=soc.cpu.instr_timer I3=soc.cpu.instr_maskirq O=soc.cpu.reg_out_SB_DFFSS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.cpu.count_cycle[7] I1=soc.cpu.instr_timer_SB_LUT4_I1_O[1] I2=soc.cpu.instr_timer_SB_LUT4_I1_O[2] I3=soc.cpu.reg_out_SB_DFFSS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3] O=soc.cpu.reg_out_SB_DFFSS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.count_instr[39] I2=soc.cpu.instr_rdinstrh I3=soc.cpu.reg_out_SB_DFFSS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2] O=soc.cpu.reg_out_SB_DFFSS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=soc.cpu.count_cycle[39] I1=soc.cpu.count_instr[7] I2=soc.cpu.instr_rdcycleh I3=soc.cpu.instr_rdinstr O=soc.cpu.reg_out_SB_DFFSS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFSS C=clock_out D=soc.cpu.reg_out_SB_DFFSS_Q_5_D Q=soc.cpu.reg_out[6] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[6] I2=soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2[1] I3=soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2[2] O=soc.cpu.reg_out_SB_DFFSS_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001111
.gate SB_LUT4 I0=soc.cpu.irq_pending[6] I1=soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] I2=soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I2=soc.load.hex_code_SB_DFFE_Q_9_D[0] I3=soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2] O=soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wordsize[1] I2=soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1] I3=soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2] O=soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I3=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_9_D[2] O=soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[1] I1=soc.cpu.reg_op1[0] I2=soc.load.word_SB_DFFE_Q_9_D_SB_LUT4_O_I3[2] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1] O=soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110000000100
.gate SB_LUT4 I0=soc.cpu.reg_op1[6] I1=soc.cpu.cpu_state[4] I2=soc.cpu.cpu_state[3] I3=soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1] I3=soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] O=soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=soc.cpu.count_cycle[6] I1=soc.cpu.instr_timer_SB_LUT4_I1_O[1] I2=soc.cpu.instr_timer_SB_LUT4_I1_O[2] I3=soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3] O=soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_retirq I2=soc.cpu.irq_mask_SB_DFFESS_Q_25_D[1] I3=soc.cpu.irq_mask_SB_DFFESS_Q_25_D[2] O=soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.count_instr[6] I2=soc.cpu.instr_rdinstr I3=soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=soc.cpu.count_cycle[38] I1=soc.cpu.count_instr[38] I2=soc.cpu.instr_rdcycleh I3=soc.cpu.instr_rdinstrh O=soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[6] I2=soc.cpu.decoded_imm[6] I3=soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=soc.cpu.reg_pc[5] I1=soc.cpu.decoded_imm[5]
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSS C=clock_out D=soc.cpu.reg_out_SB_DFFSS_Q_6_D Q=soc.cpu.reg_out[5] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[6] I2=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2[1] I3=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2[2] O=soc.cpu.reg_out_SB_DFFSS_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001111
.gate SB_LUT4 I0=soc.cpu.irq_pending[5] I1=soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] I2=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I2=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_10_D[1] I3=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2] O=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wordsize[1] I2=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1] I3=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2] O=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=soc.cpu.reg_op1[1] I1=soc.cpu.reg_op1[0] I2=soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2] I3=soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3] O=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110000000100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I3=soc.load.hex_code_SB_DFFE_Q_2_D[1] O=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[5] I1=soc.cpu.cpu_state[4] I2=soc.cpu.cpu_state[3] I3=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[5] I1=soc.cpu.cpu_state[2] I2=soc.cpu.instr_timer I3=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3] O=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=soc.cpu.irq_mask[5] I1=soc.cpu.instr_maskirq I2=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2] I3=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=soc.cpu.count_cycle[5] I1=soc.cpu.instr_timer_SB_LUT4_I1_O[1] I2=soc.cpu.instr_timer_SB_LUT4_I1_O[2] I3=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_retirq I3=soc.cpu.irq_mask_SB_DFFESS_Q_26_D[2] O=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.count_instr[5] I2=soc.cpu.instr_rdinstr I3=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=soc.cpu.count_instr[37] I1=soc.cpu.count_cycle[37] I2=soc.cpu.instr_rdcycleh I3=soc.cpu.instr_rdinstrh O=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[5] I2=soc.cpu.decoded_imm[5] I3=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=soc.cpu.reg_pc[4] I1=soc.cpu.decoded_imm[4]
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[4] I2=soc.cpu.decoded_imm[4] I3=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.irq_pending[4] I1=soc.cpu.cpu_state[3] I2=soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] I3=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.cpu.irq_mask[4] I1=soc.cpu.cpu_state[2] I2=soc.cpu.instr_maskirq I3=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3] O=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I2=soc.load.hex_code_SB_DFFE_Q_3_D[1] I3=soc.load.hex_code_SB_DFFE_Q_3_D[2] O=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000000
.gate SB_LUT4 I0=soc.cpu.timer[4] I1=soc.cpu.instr_timer I2=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=soc.cpu.count_cycle[4] I1=soc.cpu.instr_timer_SB_LUT4_I1_O[1] I2=soc.cpu.instr_timer_SB_LUT4_I1_O[2] I3=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_retirq I3=soc.cpu.cpuregs.regs.1.0_RDATA_13_SB_LUT4_I3_O[1] O=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.count_cycle[36] I2=soc.cpu.instr_rdcycleh I3=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=soc.cpu.count_instr[36] I1=soc.cpu.count_instr[4] I2=soc.cpu.instr_rdinstrh I3=soc.cpu.instr_rdinstr O=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFSS C=clock_out D=soc.cpu.reg_out_SB_DFFSS_Q_7_D Q=soc.cpu.reg_out[4] S=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[4] I2=soc.cpu.cpu_state[4] I3=soc.cpu.reg_out_SB_DFFSS_Q_7_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_out_SB_DFFSS_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=soc.cpu.cpu_state[6] I1=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O[1] I2=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O[2] I3=soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O[3] O=soc.cpu.reg_out_SB_DFFSS_Q_7_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000000100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2[0] I3=soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2[1] O=soc.cpu.reg_out_SB_DFFSS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=soc.cpu.irq_pending[13] I1=soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] I2=soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001110000
.gate SB_LUT4 I0=soc.cpu.cpu_state[6] I1=soc.cpu.latched_is_lh_SB_LUT4_I3_O[1] I2=soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.cpu.latched_is_lh_SB_LUT4_I3_O[3] O=soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101000000010
.gate SB_LUT4 I0=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I1=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1] I2=soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2] I3=soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3] O=soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000111110011
.gate SB_LUT4 I0=soc.cpu.reg_op1[13] I1=soc.cpu.cpu_state[4] I2=soc.cpu.cpu_state[3] I3=soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[13] I1=soc.cpu.cpu_state[2] I2=soc.cpu.instr_timer I3=soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3] O=soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=soc.cpu.irq_mask[13] I1=soc.cpu.instr_maskirq I2=soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2] I3=soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3] O=soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=soc.cpu.count_cycle[13] I1=soc.cpu.instr_timer_SB_LUT4_I1_O[1] I2=soc.cpu.instr_timer_SB_LUT4_I1_O[2] I3=soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_retirq I3=soc.cpu.irq_mask_SB_DFFESS_Q_18_D[1] O=soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.count_instr[13] I2=soc.cpu.instr_rdinstr I3=soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=soc.cpu.count_cycle[45] I1=soc.cpu.count_instr[45] I2=soc.cpu.instr_rdcycleh I3=soc.cpu.instr_rdinstrh O=soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[13] I2=soc.cpu.decoded_imm[13] I3=soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=soc.cpu.reg_pc[12] I1=soc.cpu.decoded_imm[12]
.attr src "picorv32.v:1801.16-1801.36|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_pc_SB_DFFESR_Q_D E=soc.cpu.reg_pc_SB_DFFESR_Q_E Q=soc.cpu.reg_pc[0] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_pc_SB_DFFESR_Q_1_D[2] E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_pc[31] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_pc_SB_DFFESR_Q_10_D[1] E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_pc[22] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[22] I2=soc.cpu.latched_store_SB_LUT4_I2_1_O[1] I3=soc.cpu.reg_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_pc_SB_DFFESR_Q_10_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.cpu.alu_out_q[22] I1=soc.cpu.reg_out[22] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.reg_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_pc_SB_DFFESR_Q_11_D[2] E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_pc[21] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[21] I2=soc.cpu.latched_store_SB_LUT4_I2_1_O[1] I3=soc.cpu.reg_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_pc_SB_DFFESR_Q_11_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.cpu.alu_out_q[21] I1=soc.cpu.reg_out[21] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.reg_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_pc_SB_DFFESR_Q_12_D[2] E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_pc[20] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[20] I2=soc.cpu.latched_store_SB_LUT4_I2_1_O[1] I3=soc.cpu.reg_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_pc_SB_DFFESR_Q_12_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.cpu.alu_out_q[20] I1=soc.cpu.reg_out[20] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.reg_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_pc_SB_DFFESR_Q_13_D[2] E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_pc[19] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[19] I2=soc.cpu.latched_store_SB_LUT4_I2_1_O[1] I3=soc.cpu.reg_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_pc_SB_DFFESR_Q_13_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.cpu.alu_out_q[19] I1=soc.cpu.reg_out[19] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.reg_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_pc_SB_DFFESR_Q_14_D[2] E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_pc[18] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[18] I2=soc.cpu.latched_store_SB_LUT4_I2_1_O[1] I3=soc.cpu.reg_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_pc_SB_DFFESR_Q_14_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.cpu.reg_out[18] I1=soc.cpu.alu_out_q[18] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.reg_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_pc_SB_DFFESR_Q_15_D[2] E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_pc[17] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[17] I2=soc.cpu.latched_store_SB_LUT4_I2_1_O[1] I3=soc.cpu.reg_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_pc_SB_DFFESR_Q_15_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.cpu.reg_out[17] I1=soc.cpu.alu_out_q[17] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.reg_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_pc_SB_DFFESR_Q_16_D[2] E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_pc[16] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[16] I2=soc.cpu.latched_store_SB_LUT4_I2_1_O[1] I3=soc.cpu.reg_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_pc_SB_DFFESR_Q_16_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.cpu.alu_out_q[16] I1=soc.cpu.reg_out[16] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.reg_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_pc_SB_DFFESR_Q_17_D[2] E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_pc[15] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[15] I2=soc.cpu.latched_store_SB_LUT4_I2_1_O[1] I3=soc.cpu.reg_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_pc_SB_DFFESR_Q_17_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.cpu.reg_out[15] I1=soc.cpu.alu_out_q[15] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.reg_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_pc_SB_DFFESR_Q_18_D[1] E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_pc[14] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[14] I2=soc.cpu.latched_store_SB_LUT4_I2_1_O[1] I3=soc.cpu.reg_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_pc_SB_DFFESR_Q_18_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.cpu.reg_out[14] I1=soc.cpu.alu_out_q[14] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.reg_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_pc_SB_DFFESR_Q_19_D[2] E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_pc[13] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[13] I2=soc.cpu.latched_store_SB_LUT4_I2_1_O[1] I3=soc.cpu.reg_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_pc_SB_DFFESR_Q_19_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.cpu.reg_out[13] I1=soc.cpu.alu_out_q[13] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.reg_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[31] I2=soc.cpu.latched_store_SB_LUT4_I2_1_O[1] I3=soc.cpu.reg_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_pc_SB_DFFESR_Q_1_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.cpu.reg_out[31] I1=soc.cpu.alu_out_q[31] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.reg_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_pc_SB_DFFESR_Q_2_D[2] E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_pc[30] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_pc_SB_DFFESR_Q_20_D[1] E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_pc[12] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[12] I2=soc.cpu.latched_store_SB_LUT4_I2_1_O[1] I3=soc.cpu.reg_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_pc_SB_DFFESR_Q_20_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.cpu.alu_out_q[12] I1=soc.cpu.reg_out[12] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.reg_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_pc_SB_DFFESR_Q_21_D[1] E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_pc[11] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[11] I2=soc.cpu.latched_store_SB_LUT4_I2_1_O[1] I3=soc.cpu.reg_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_pc_SB_DFFESR_Q_21_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.cpu.alu_out_q[11] I1=soc.cpu.reg_out[11] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.reg_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_pc_SB_DFFESR_Q_22_D[1] E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_pc[10] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[10] I2=soc.cpu.latched_store_SB_LUT4_I2_1_O[1] I3=soc.cpu.reg_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_pc_SB_DFFESR_Q_22_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.cpu.alu_out_q[10] I1=soc.cpu.reg_out[10] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.reg_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_pc_SB_DFFESR_Q_23_D[2] E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_pc[9] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[9] I2=soc.cpu.latched_store_SB_LUT4_I2_1_O[1] I3=soc.cpu.reg_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_pc_SB_DFFESR_Q_23_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.cpu.reg_out[9] I1=soc.cpu.alu_out_q[9] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.reg_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_pc_SB_DFFESR_Q_24_D[2] E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_pc[8] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[8] I2=soc.cpu.latched_store_SB_LUT4_I2_1_O[1] I3=soc.cpu.reg_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_pc_SB_DFFESR_Q_24_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.cpu.alu_out_q[8] I1=soc.cpu.reg_out[8] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.reg_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_pc_SB_DFFESR_Q_25_D[2] E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_pc[7] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[7] I2=soc.cpu.latched_store_SB_LUT4_I2_1_O[1] I3=soc.cpu.reg_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_pc_SB_DFFESR_Q_25_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.cpu.reg_out[7] I1=soc.cpu.alu_out_q[7] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.reg_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_pc_SB_DFFESR_Q_26_D[2] E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_pc[6] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[6] I2=soc.cpu.latched_store_SB_LUT4_I2_1_O[1] I3=soc.cpu.reg_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_pc_SB_DFFESR_Q_26_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.cpu.reg_out[6] I1=soc.cpu.alu_out_q[6] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.reg_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_pc_SB_DFFESR_Q_27_D[1] E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_pc[5] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[5] I2=soc.cpu.latched_store_SB_LUT4_I2_1_O[1] I3=soc.cpu.latched_store_SB_LUT4_I2_1_O[2] O=soc.cpu.reg_pc_SB_DFFESR_Q_27_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_jal I2=soc.cpu.decoder_trigger I3=soc.cpu.do_waitirq_SB_LUT4_I0_O[2] O=soc.cpu.reg_pc_SB_DFFESR_Q_27_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2] E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_pc[4] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_pc_SB_DFFESR_Q_29_D[1] E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_pc[3] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[3] I2=soc.cpu.latched_store_SB_LUT4_I2_1_O[1] I3=soc.cpu.reg_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_pc_SB_DFFESR_Q_29_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.cpu.reg_out[3] I1=soc.cpu.alu_out_q[3] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.reg_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[30] I2=soc.cpu.latched_store_SB_LUT4_I2_1_O[1] I3=soc.cpu.reg_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_pc_SB_DFFESR_Q_2_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.cpu.alu_out_q[30] I1=soc.cpu.reg_out[30] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.reg_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_pc_SB_DFFESR_Q_3_D[1] E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_pc[29] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_pc_SB_DFFESR_Q_30_D[1] E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_pc[2] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[2] I2=soc.cpu.latched_store_SB_LUT4_I2_1_O[1] I3=soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_pc_SB_DFFESR_Q_30_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.cpu.alu_out_q[2] I1=soc.cpu.reg_out[2] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_pc_SB_DFFESR_Q_31_D[2] E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_pc[1] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[1] I2=soc.cpu.latched_store_SB_LUT4_I2_1_O[1] I3=soc.cpu.reg_pc_SB_DFFESR_Q_31_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_pc_SB_DFFESR_Q_31_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.cpu.reg_out[1] I1=soc.cpu.alu_out_q[1] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.reg_pc_SB_DFFESR_Q_31_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[29] I2=soc.cpu.latched_store_SB_LUT4_I2_1_O[1] I3=soc.cpu.reg_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_pc_SB_DFFESR_Q_3_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.cpu.alu_out_q[29] I1=soc.cpu.reg_out[29] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.reg_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_pc_SB_DFFESR_Q_4_D[2] E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_pc[28] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[28] I2=soc.cpu.latched_store_SB_LUT4_I2_1_O[1] I3=soc.cpu.reg_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_pc_SB_DFFESR_Q_4_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.cpu.alu_out_q[28] I1=soc.cpu.reg_out[28] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.reg_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_pc_SB_DFFESR_Q_5_D[2] E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_pc[27] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[27] I2=soc.cpu.latched_store_SB_LUT4_I2_1_O[1] I3=soc.cpu.reg_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_pc_SB_DFFESR_Q_5_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.cpu.reg_out[27] I1=soc.cpu.alu_out_q[27] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.reg_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_pc_SB_DFFESR_Q_6_D[2] E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_pc[26] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[26] I2=soc.cpu.latched_store_SB_LUT4_I2_1_O[1] I3=soc.cpu.reg_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_pc_SB_DFFESR_Q_6_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.cpu.reg_out[26] I1=soc.cpu.alu_out_q[26] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.reg_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_pc_SB_DFFESR_Q_7_D[2] E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_pc[25] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[25] I2=soc.cpu.latched_store_SB_LUT4_I2_1_O[1] I3=soc.cpu.reg_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_pc_SB_DFFESR_Q_7_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.cpu.alu_out_q[25] I1=soc.cpu.reg_out[25] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.reg_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_pc_SB_DFFESR_Q_8_D[2] E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_pc[24] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[24] I2=soc.cpu.latched_store_SB_LUT4_I2_1_O[1] I3=soc.cpu.reg_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_pc_SB_DFFESR_Q_8_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.cpu.reg_out[24] I1=soc.cpu.alu_out_q[24] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.reg_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_DFFESR C=clock_out D=soc.cpu.reg_pc_SB_DFFESR_Q_9_D[1] E=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] Q=soc.cpu.reg_pc[23] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_next_pc[23] I2=soc.cpu.latched_store_SB_LUT4_I2_1_O[1] I3=soc.cpu.reg_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_pc_SB_DFFESR_Q_9_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=soc.cpu.reg_out[23] I1=soc.cpu.alu_out_q[23] I2=soc.cpu.latched_stalu I3=soc.cpu.latched_store_SB_LUT4_I2_O[3] O=soc.cpu.reg_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[0] I2=soc.cpu.latched_store I3=soc.cpu.latched_branch O=soc.cpu.reg_pc_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2] I3=soc.cpu.reg_pc_SB_DFFESR_Q_E_SB_LUT4_O_I3[3] O=soc.cpu.reg_pc_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.processeur_actif I2=soc.cpu.irq_state[0] I3=soc.cpu.latched_branch O=soc.cpu.reg_pc_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_DFFE C=clock_out D=soc.cpu.reg_sh_SB_DFFE_Q_D E=soc.cpu.reg_sh_SB_DFFE_Q_E Q=soc.cpu.reg_sh[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.cpu.reg_sh_SB_DFFE_Q_1_D E=soc.cpu.reg_sh_SB_DFFE_Q_E Q=soc.cpu.reg_sh[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[4] I2=soc.cpu.reg_sh[0] I3=soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_sh_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_rs2[0] I2=soc.cpu.is_slli_srli_srai I3=soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000111111
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.reg_sh[1] I2=soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2[2] I3=soc.cpu.reg_sh[0] O=soc.cpu.reg_sh_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1845.16-1845.26|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110100100111
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_rs2[1] I2=soc.cpu.is_slli_srli_srai I3=soc.cpu.reg_op2_SB_DFFE_Q_30_D_SB_LUT4_O_I3[2] O=soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[4] I3=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] O=soc.cpu.reg_sh_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[4] I2=soc.cpu.reg_op1[2] I3=soc.cpu.instr_srl_SB_LUT4_I1_O[2] O=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFF C=clock_out D=soc.cpu.reg_sh_SB_DFF_Q_D Q=soc.cpu.reg_sh[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=soc.cpu.reg_sh_SB_DFF_Q_1_D Q=soc.cpu.reg_sh[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I0[0] I1=soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I2=soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_I3_O_SB_LUT4_I3_O[2] I3=soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I0[3] O=soc.cpu.reg_sh_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111111101100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_sh[3] I2=$true I3=soc.cpu.reg_sh[2] O=soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1837.16-1837.26|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.decoded_rs2[3] I2=soc.cpu.is_slli_srli_srai I3=soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I3[3] O=soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010101000000
.gate SB_DFF C=clock_out D=soc.cpu.reg_sh_SB_DFF_Q_2_D Q=soc.cpu.reg_sh[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.cpu.reg_sh[2] I1=soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I2=soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_I3_O_SB_LUT4_I3_O[2] I3=soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_I3_O_SB_LUT4_I3_O[3] O=soc.cpu.reg_sh_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111111011100
.gate SB_LUT4 I0=soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I0[0] I1=soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I2=soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_I3_O_SB_LUT4_I3_O[2] I3=soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I0[3] O=soc.cpu.reg_sh_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111111101100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_sh[4] I2=$true I3=soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1837.16-1837.26|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.decoded_rs2[4] I1=soc.cpu.cpu_state[4] I2=soc.cpu.is_slli_srli_srai I3=soc.cpu.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O_I3[3] O=soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010001100100000
.gate SB_CARRY CI=soc.cpu.reg_sh[2] CO=soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3 I0=soc.cpu.reg_sh[3] I1=$true
.attr src "picorv32.v:1837.16-1837.26|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_sh[2] I3=soc.cpu.reg_sh_SB_LUT4_I2_I3 O=soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_sh[0] O=soc.cpu.reg_sh_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_sh[4] O=soc.cpu.reg_sh_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=soc.cpu.reg_sh_SB_LUT4_I3_2_O_SB_CARRY_I1_CO CO=soc.cpu.reg_sh_SB_LUT4_I2_I3 I0=$false I1=soc.cpu.reg_sh_SB_LUT4_I3_1_O
.attr src "picorv32.v:1830.37-1830.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_sh[3] O=soc.cpu.reg_sh_SB_LUT4_I3_2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=soc.cpu.reg_sh_SB_LUT4_I3_3_O_SB_CARRY_I1_CO CO=soc.cpu.reg_sh_SB_LUT4_I3_2_O_SB_CARRY_I1_CO I0=$false I1=soc.cpu.reg_sh_SB_LUT4_I3_2_O
.attr src "picorv32.v:1830.37-1830.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_sh[2] O=soc.cpu.reg_sh_SB_LUT4_I3_3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=soc.cpu.reg_sh_SB_LUT4_I3_O_SB_CARRY_CI_CO CO=soc.cpu.reg_sh_SB_LUT4_I3_3_O_SB_CARRY_I1_CO I0=$true I1=soc.cpu.reg_sh_SB_LUT4_I3_3_O
.attr src "picorv32.v:1830.37-1830.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_sh[1] O=soc.cpu.reg_sh_SB_LUT4_I3_4_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=soc.cpu.reg_sh_SB_LUT4_I3_O CO=soc.cpu.reg_sh_SB_LUT4_I3_O_SB_CARRY_CI_CO I0=$false I1=soc.cpu.reg_sh_SB_LUT4_I3_4_O
.attr src "picorv32.v:1830.37-1830.48|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.cpu.timer_SB_DFFSR_Q_D Q=soc.cpu.timer[31] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.cpu.timer_SB_DFFSR_Q_1_D Q=soc.cpu.timer[30] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.cpu.timer_SB_DFFSR_Q_10_D Q=soc.cpu.timer[21] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] I1=soc.cpu.cpuregs.regs.1.1_RDATA_5_SB_LUT4_I0_O[3] I2=soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] O=soc.cpu.timer_SB_DFFSR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100010001000
.gate SB_DFFSR C=clock_out D=soc.cpu.timer_SB_DFFSR_Q_11_D Q=soc.cpu.timer[20] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] I1=soc.cpu.irq_mask_SB_DFFESS_Q_11_D[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] O=soc.cpu.timer_SB_DFFSR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100010001000
.gate SB_DFFSR C=clock_out D=soc.cpu.timer_SB_DFFSR_Q_12_D Q=soc.cpu.timer[19] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] I1=soc.cpu.cpuregs.regs.1.1_RDATA_3_SB_LUT4_I0_O[3] I2=soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] O=soc.cpu.timer_SB_DFFSR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100010001000
.gate SB_DFFSR C=clock_out D=soc.cpu.timer_SB_DFFSR_Q_13_D Q=soc.cpu.timer[18] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] I1=soc.cpu.irq_mask_SB_DFFESS_Q_13_D[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] O=soc.cpu.timer_SB_DFFSR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100010001000
.gate SB_DFFSR C=clock_out D=soc.cpu.timer_SB_DFFSR_Q_14_D Q=soc.cpu.timer[17] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] I1=soc.cpu.cpuregs.regs.1.1_RDATA_7_SB_LUT4_I0_O[3] I2=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I3=soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] O=soc.cpu.timer_SB_DFFSR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100010001000
.gate SB_DFFSR C=clock_out D=soc.cpu.timer_SB_DFFSR_Q_15_D Q=soc.cpu.timer[16] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] I1=soc.cpu.irq_mask_SB_DFFESS_Q_15_D[1] I2=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I3=soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] O=soc.cpu.timer_SB_DFFSR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100010001000
.gate SB_DFFSR C=clock_out D=soc.cpu.timer_SB_DFFSR_Q_16_D Q=soc.cpu.timer[15] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] I1=soc.cpu.irq_mask_SB_DFFESS_Q_16_D[1] I2=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] O=soc.cpu.timer_SB_DFFSR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100010001000
.gate SB_DFFSR C=clock_out D=soc.cpu.timer_SB_DFFSR_Q_17_D Q=soc.cpu.timer[14] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] I1=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I2=soc.cpu.irq_mask_SB_DFFESS_Q_17_D[1] I3=soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] O=soc.cpu.timer_SB_DFFSR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110010100000
.gate SB_DFFSR C=clock_out D=soc.cpu.timer_SB_DFFSR_Q_18_D Q=soc.cpu.timer[13] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] I1=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I2=soc.cpu.irq_mask_SB_DFFESS_Q_18_D[1] I3=soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] O=soc.cpu.timer_SB_DFFSR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110010100000
.gate SB_DFFSR C=clock_out D=soc.cpu.timer_SB_DFFSR_Q_19_D Q=soc.cpu.timer[12] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] I1=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I2=soc.cpu.irq_mask_SB_DFFESS_Q_19_D[1] I3=soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] O=soc.cpu.timer_SB_DFFSR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110010100000
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] I1=soc.cpu.cpuregs.regs.1.1_RDATA_8_SB_LUT4_I0_O[3] I2=soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] O=soc.cpu.timer_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100010001000
.gate SB_DFFSR C=clock_out D=soc.cpu.timer_SB_DFFSR_Q_2_D Q=soc.cpu.timer[29] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.cpu.timer_SB_DFFSR_Q_20_D Q=soc.cpu.timer[11] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] I1=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I2=soc.cpu.irq_mask_SB_DFFESS_Q_20_D[1] I3=soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] O=soc.cpu.timer_SB_DFFSR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110010100000
.gate SB_DFFSR C=clock_out D=soc.cpu.timer_SB_DFFSR_Q_21_D Q=soc.cpu.timer[10] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] I1=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I2=soc.cpu.irq_mask_SB_DFFESS_Q_21_D[2] I3=soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] O=soc.cpu.timer_SB_DFFSR_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110010100000
.gate SB_DFFSR C=clock_out D=soc.cpu.timer_SB_DFFSR_Q_22_D Q=soc.cpu.timer[9] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] I1=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I2=soc.cpu.irq_mask_SB_DFFESS_Q_22_D[1] I3=soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] O=soc.cpu.timer_SB_DFFSR_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110010100000
.gate SB_DFFSR C=clock_out D=soc.cpu.timer_SB_DFFSR_Q_23_D Q=soc.cpu.timer[8] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] I1=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I2=soc.cpu.irq_mask_SB_DFFESS_Q_23_D[2] I3=soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] O=soc.cpu.timer_SB_DFFSR_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110010100000
.gate SB_DFFSR C=clock_out D=soc.cpu.timer_SB_DFFSR_Q_24_D Q=soc.cpu.timer[7] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] I1=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I2=soc.cpu.irq_mask_SB_DFFESS_Q_24_D[2] I3=soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] O=soc.cpu.timer_SB_DFFSR_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110010100000
.gate SB_DFFSR C=clock_out D=soc.cpu.timer_SB_DFFSR_Q_25_D Q=soc.cpu.timer[6] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] I1=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I2=soc.cpu.irq_mask_SB_DFFESS_Q_25_D[2] I3=soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] O=soc.cpu.timer_SB_DFFSR_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110010100000
.gate SB_DFFSR C=clock_out D=soc.cpu.timer_SB_DFFSR_Q_26_D Q=soc.cpu.timer[5] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] I1=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I2=soc.cpu.irq_mask_SB_DFFESS_Q_26_D[2] I3=soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] O=soc.cpu.timer_SB_DFFSR_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110010100000
.gate SB_DFFSR C=clock_out D=soc.cpu.timer_SB_DFFSR_Q_27_D Q=soc.cpu.timer[4] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] I1=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I2=soc.cpu.cpuregs.regs.1.0_RDATA_13_SB_LUT4_I3_O[1] I3=soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] O=soc.cpu.timer_SB_DFFSR_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110010100000
.gate SB_DFFSR C=clock_out D=soc.cpu.timer_SB_DFFSR_Q_28_D Q=soc.cpu.timer[3] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] I1=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] I2=soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[2] I3=soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] O=soc.cpu.timer_SB_DFFSR_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110010100000
.gate SB_DFFSR C=clock_out D=soc.cpu.timer_SB_DFFSR_Q_29_D Q=soc.cpu.timer[2] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I1=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] I2=soc.cpu.irq_mask_SB_DFFESS_Q_29_D[2] I3=soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] O=soc.cpu.timer_SB_DFFSR_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101011000000
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] I1=soc.cpu.cpuregs.regs.1.1_RDATA_4_SB_LUT4_I0_O[3] I2=soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] O=soc.cpu.timer_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100010001000
.gate SB_DFFSR C=clock_out D=soc.cpu.timer_SB_DFFSR_Q_3_D Q=soc.cpu.timer[28] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.cpu.timer_SB_DFFSR_Q_30_D Q=soc.cpu.timer[1] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I1=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_7_SB_LUT4_I3_O[3] I3=soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] O=soc.cpu.timer_SB_DFFSR_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101011000000
.gate SB_DFFSR C=clock_out D=soc.cpu.timer_SB_DFFSR_Q_31_D Q=soc.cpu.timer[0] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.timer[0] I1=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] I2=soc.cpu.irq_mask_SB_DFFESS_Q_31_D[3] I3=soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] O=soc.cpu.timer_SB_DFFSR_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101010111000000
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] I1=soc.cpu.irq_mask_SB_DFFESS_Q_3_D[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] O=soc.cpu.timer_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100010001000
.gate SB_DFFSR C=clock_out D=soc.cpu.timer_SB_DFFSR_Q_4_D Q=soc.cpu.timer[27] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] I1=soc.cpu.irq_mask_SB_DFFESS_Q_4_D[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] O=soc.cpu.timer_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100010001000
.gate SB_DFFSR C=clock_out D=soc.cpu.timer_SB_DFFSR_Q_5_D Q=soc.cpu.timer[26] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] I1=soc.cpu.irq_mask_SB_DFFESS_Q_5_D[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] O=soc.cpu.timer_SB_DFFSR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100010001000
.gate SB_DFFSR C=clock_out D=soc.cpu.timer_SB_DFFSR_Q_6_D Q=soc.cpu.timer[25] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] I1=soc.cpu.irq_mask_SB_DFFESS_Q_6_D[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] O=soc.cpu.timer_SB_DFFSR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100010001000
.gate SB_DFFSR C=clock_out D=soc.cpu.timer_SB_DFFSR_Q_7_D Q=soc.cpu.timer[24] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] I1=soc.cpu.irq_mask_SB_DFFESS_Q_7_D[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] O=soc.cpu.timer_SB_DFFSR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100010001000
.gate SB_DFFSR C=clock_out D=soc.cpu.timer_SB_DFFSR_Q_8_D Q=soc.cpu.timer[23] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] I1=soc.cpu.irq_mask_SB_DFFESS_Q_8_D[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] O=soc.cpu.timer_SB_DFFSR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100010001000
.gate SB_DFFSR C=clock_out D=soc.cpu.timer_SB_DFFSR_Q_9_D Q=soc.cpu.timer[22] R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] I1=soc.cpu.irq_mask_SB_DFFESS_Q_9_D[3] I2=soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] O=soc.cpu.timer_SB_DFFSR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] I1=soc.cpu.irq_mask_SB_DFFESS_Q_D[1] I2=soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] O=soc.cpu.timer_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=soc.cpu.timer[2] I1=soc.cpu.timer[1] I2=soc.cpu.timer[0] I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3] O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0] I1=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1] I2=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.timer[19] I1=soc.cpu.timer[18] I2=soc.cpu.timer[17] I3=soc.cpu.timer[16] O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.timer[23] I1=soc.cpu.timer[22] I2=soc.cpu.timer[21] I3=soc.cpu.timer[20] O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0] I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1] O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.timer[11] I1=soc.cpu.timer[10] I2=soc.cpu.timer[9] I3=soc.cpu.timer[8] O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.timer[15] I1=soc.cpu.timer[14] I2=soc.cpu.timer[13] I3=soc.cpu.timer[12] O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0] I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1] O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.timer[27] I1=soc.cpu.timer[26] I2=soc.cpu.timer[25] I3=soc.cpu.timer[24] O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.timer[31] I1=soc.cpu.timer[30] I2=soc.cpu.timer[29] I3=soc.cpu.timer[28] O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.timer[7] I1=soc.cpu.timer[6] I2=soc.cpu.timer[5] I3=soc.cpu.timer[4] O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[31] I2=$true I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=soc.cpu.timer[30] I1=$true
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=soc.cpu.timer[29] I1=$true
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 CO=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.timer[28] I1=$true
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[30] I2=$true I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[28] I2=$true I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[29] I2=$true I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I1=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I2=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_CARRY CI=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=soc.cpu.timer[27] I1=$true
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=soc.cpu.timer[26] I1=$true
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 CO=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.timer[25] I1=$true
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[27] I2=$true I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[25] I2=$true I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[26] I2=$true I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I1=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I2=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_CARRY CI=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=soc.cpu.timer[24] I1=$true
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=soc.cpu.timer[23] I1=$true
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 CO=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.timer[22] I1=$true
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[24] I2=$true I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[22] I2=$true I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[23] I2=$true I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I1=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I2=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_CARRY CI=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=soc.cpu.timer[21] I1=$true
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=soc.cpu.timer[20] I1=$true
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 CO=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.timer[19] I1=$true
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[21] I2=$true I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[19] I2=$true I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[20] I2=$true I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I1=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I2=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_CARRY CI=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=soc.cpu.timer[18] I1=$true
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=soc.cpu.timer[17] I1=$true
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 CO=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.timer[16] I1=$true
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[18] I2=$true I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[16] I2=$true I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[17] I2=$true I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I1=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I2=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_CARRY CI=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=soc.cpu.timer[15] I1=$true
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=soc.cpu.timer[14] I1=$true
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 CO=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.timer[13] I1=$true
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[15] I2=$true I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[13] I2=$true I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[14] I2=$true I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I1=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I2=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_CARRY CI=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=soc.cpu.timer[12] I1=$true
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=soc.cpu.timer[11] I1=$true
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 CO=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.timer[10] I1=$true
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[12] I2=$true I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[10] I2=$true I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[11] I2=$true I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I1=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I2=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_CARRY CI=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=soc.cpu.timer[9] I1=$true
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=soc.cpu.timer[8] I1=$true
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 CO=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.timer[7] I1=$true
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[9] I2=$true I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[7] I2=$true I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[8] I2=$true I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] I1=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I2=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_CARRY CI=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=soc.cpu.timer[6] I1=$true
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=soc.cpu.timer[5] I1=$true
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 CO=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.timer[4] I1=$true
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[6] I2=$true I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[4] I2=$true I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[5] I2=$true I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.timer[0] I1=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I2=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000010
.gate SB_CARRY CI=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=soc.cpu.timer[3] I1=$true
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=soc.cpu.timer[2] I1=$true
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.cpu.timer[0] CO=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=soc.cpu.timer[1] I1=$true
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[3] I2=$true I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[1] I2=$true I3=soc.cpu.timer[0] O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[2] I2=$true I3=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1438.13-1438.22|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clock_out D=soc.cpu.cpu_state[0] Q=soc.cpu.trap R=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "picorv32.v:1397.2-1970.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.processeur_actif I1=soc.cpu.trap I2=soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[2] I3=soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[3] O=soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.trap I3=soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[1] O=soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.trap I3=soc.cpu.trap_SB_LUT4_I2_1_I3[1] O=soc.cpu.trap_SB_LUT4_I2_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.mem_wordsize[1] I2=soc.cpu.reg_op1[1] I3=soc.cpu.reg_op1[0] O=soc.cpu.trap_SB_LUT4_I2_1_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111001001110
.gate SB_LUT4 I0=$false I1=$false I2=soc.processeur_actif I3=soc.cpu.trap O=soc.cpu.trap_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.processeur_actif I3=soc.cpu.trap O=soc.cpu.mem_wstrb_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_state[1] I3=soc.cpu.mem_state[0] O=soc.cpu.trap_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1[0] I2=soc.cpu.prefetched_high_word_SB_LUT4_I1_O[2] I3=soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1[2] O=soc.cpu.trap_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011110011
.gate SB_DFFSR C=clock_out D=soc.load.bhc1.first_hex.hex_SB_DFFSR_Q_D[2] Q=soc.load.bhc1.first_hex.hex[6] R=soc.load.bhc1.first_hex.hex_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.load.bhc1.first_hex.hex_SB_DFFSS_Q_D Q=soc.load.bhc1.first_hex.hex[3] R=soc.load.bhc1.first_hex.hex_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.word[30] I3=soc.load.word[29] O=soc.load.bhc1.first_hex.hex_SB_DFFSR_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.load.word[31] O=soc.load.bhc1.first_hex.hex_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFSS C=clock_out D=soc.load.bhc1.first_hex.hex_SB_DFFSS_Q_D Q=soc.load.bhc1.first_hex.hex[4] S=soc.load.bhc1.first_hex.hex_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.word[30] I3=soc.load.word[29] O=soc.load.bhc1.first_hex.hex_SB_DFFSS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFF C=clock_out D=soc.load.bhc1.first_hex.hex_SB_DFF_Q_D Q=soc.load.bhc1.first_hex.hex[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=soc.load.bhc1.first_hex.hex_SB_DFF_Q_1_D Q=soc.load.bhc1.first_hex.hex[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.load.word[31] I1=soc.load.word[30] I2=soc.load.word[29] I3=soc.load.word[28] O=soc.load.bhc1.first_hex.hex_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001011000
.gate SB_DFF C=clock_out D=soc.load.bhc1.first_hex.hex_SB_DFF_Q_2_D Q=soc.load.bhc1.first_hex.hex[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.load.word[31] I2=soc.load.word[28] I3=soc.load.bhc1.first_hex.hex_SB_DFFSR_Q_D[2] O=soc.load.bhc1.first_hex.hex_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011110000
.gate SB_LUT4 I0=soc.load.word[31] I1=soc.load.word[30] I2=soc.load.word[29] I3=soc.load.word[28] O=soc.load.bhc1.first_hex.hex_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011000100
.gate SB_DFFSR C=clock_out D=soc.load.bhc1.last_hex.hex_SB_DFFSR_Q_D[2] Q=soc.load.bhc1.last_hex.hex[6] R=soc.load.bhc1.last_hex.hex_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.load.bhc1.last_hex.hex_SB_DFFSS_Q_D Q=soc.load.bhc1.last_hex.hex[3] R=soc.load.bhc1.last_hex.hex_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.word[26] I3=soc.load.word[25] O=soc.load.bhc1.last_hex.hex_SB_DFFSR_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.load.word[27] O=soc.load.bhc1.last_hex.hex_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFSS C=clock_out D=soc.load.bhc1.last_hex.hex_SB_DFFSS_Q_D Q=soc.load.bhc1.last_hex.hex[4] S=soc.load.bhc1.last_hex.hex_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.word[26] I3=soc.load.word[25] O=soc.load.bhc1.last_hex.hex_SB_DFFSS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFF C=clock_out D=soc.load.bhc1.last_hex.hex_SB_DFF_Q_D Q=soc.load.bhc1.last_hex.hex[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=soc.load.bhc1.last_hex.hex_SB_DFF_Q_1_D Q=soc.load.bhc1.last_hex.hex[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.load.word[27] I1=soc.load.word[26] I2=soc.load.word[25] I3=soc.load.word[24] O=soc.load.bhc1.last_hex.hex_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001011000
.gate SB_DFF C=clock_out D=soc.load.bhc1.last_hex.hex_SB_DFF_Q_2_D Q=soc.load.bhc1.last_hex.hex[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.load.word[27] I2=soc.load.word[24] I3=soc.load.bhc1.last_hex.hex_SB_DFFSR_Q_D[2] O=soc.load.bhc1.last_hex.hex_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011110000
.gate SB_LUT4 I0=soc.load.word[27] I1=soc.load.word[26] I2=soc.load.word[25] I3=soc.load.word[24] O=soc.load.bhc1.last_hex.hex_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011000100
.gate SB_DFFSR C=clock_out D=soc.load.bhc2.first_hex.hex_SB_DFFSR_Q_D[2] Q=soc.load.bhc2.first_hex.hex[6] R=soc.load.bhc2.first_hex.hex_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.load.bhc2.first_hex.hex_SB_DFFSS_Q_D Q=soc.load.bhc2.first_hex.hex[3] R=soc.load.bhc2.first_hex.hex_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.word[22] I3=soc.load.word[21] O=soc.load.bhc2.first_hex.hex_SB_DFFSR_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.load.word[23] O=soc.load.bhc2.first_hex.hex_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFSS C=clock_out D=soc.load.bhc2.first_hex.hex_SB_DFFSS_Q_D Q=soc.load.bhc2.first_hex.hex[4] S=soc.load.bhc2.first_hex.hex_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.word[22] I3=soc.load.word[21] O=soc.load.bhc2.first_hex.hex_SB_DFFSS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFF C=clock_out D=soc.load.bhc2.first_hex.hex_SB_DFF_Q_D Q=soc.load.bhc2.first_hex.hex[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=soc.load.bhc2.first_hex.hex_SB_DFF_Q_1_D Q=soc.load.bhc2.first_hex.hex[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.load.word[23] I1=soc.load.word[22] I2=soc.load.word[21] I3=soc.load.word[20] O=soc.load.bhc2.first_hex.hex_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001011000
.gate SB_DFF C=clock_out D=soc.load.bhc2.first_hex.hex_SB_DFF_Q_2_D Q=soc.load.bhc2.first_hex.hex[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.load.word[23] I2=soc.load.word[20] I3=soc.load.bhc2.first_hex.hex_SB_DFFSR_Q_D[2] O=soc.load.bhc2.first_hex.hex_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011110000
.gate SB_LUT4 I0=soc.load.word[23] I1=soc.load.word[22] I2=soc.load.word[21] I3=soc.load.word[20] O=soc.load.bhc2.first_hex.hex_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011000100
.gate SB_DFFSR C=clock_out D=soc.load.bhc2.last_hex.hex_SB_DFFSR_Q_D[2] Q=soc.load.bhc2.last_hex.hex[6] R=soc.load.bhc2.last_hex.hex_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.load.bhc2.last_hex.hex_SB_DFFSS_Q_D Q=soc.load.bhc2.last_hex.hex[3] R=soc.load.bhc2.last_hex.hex_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.word[18] I3=soc.load.word[17] O=soc.load.bhc2.last_hex.hex_SB_DFFSR_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.load.word[19] O=soc.load.bhc2.last_hex.hex_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFSS C=clock_out D=soc.load.bhc2.last_hex.hex_SB_DFFSS_Q_D Q=soc.load.bhc2.last_hex.hex[4] S=soc.load.bhc2.last_hex.hex_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.word[18] I3=soc.load.word[17] O=soc.load.bhc2.last_hex.hex_SB_DFFSS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFF C=clock_out D=soc.load.bhc2.last_hex.hex_SB_DFF_Q_D Q=soc.load.bhc2.last_hex.hex[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=soc.load.bhc2.last_hex.hex_SB_DFF_Q_1_D Q=soc.load.bhc2.last_hex.hex[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.load.word[19] I1=soc.load.word[18] I2=soc.load.word[17] I3=soc.load.word[16] O=soc.load.bhc2.last_hex.hex_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001011000
.gate SB_DFF C=clock_out D=soc.load.bhc2.last_hex.hex_SB_DFF_Q_2_D Q=soc.load.bhc2.last_hex.hex[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.load.word[19] I2=soc.load.word[16] I3=soc.load.bhc2.last_hex.hex_SB_DFFSR_Q_D[2] O=soc.load.bhc2.last_hex.hex_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011110000
.gate SB_LUT4 I0=soc.load.word[19] I1=soc.load.word[18] I2=soc.load.word[17] I3=soc.load.word[16] O=soc.load.bhc2.last_hex.hex_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011000100
.gate SB_DFFSR C=clock_out D=soc.load.bhc3.first_hex.hex_SB_DFFSR_Q_D[2] Q=soc.load.bhc3.first_hex.hex[6] R=soc.load.bhc3.first_hex.hex_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.load.bhc3.first_hex.hex_SB_DFFSS_Q_D Q=soc.load.bhc3.first_hex.hex[3] R=soc.load.bhc3.first_hex.hex_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.word[14] I3=soc.load.word[13] O=soc.load.bhc3.first_hex.hex_SB_DFFSR_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.load.word[15] O=soc.load.bhc3.first_hex.hex_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFSS C=clock_out D=soc.load.bhc3.first_hex.hex_SB_DFFSS_Q_D Q=soc.load.bhc3.first_hex.hex[4] S=soc.load.bhc3.first_hex.hex_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.word[14] I3=soc.load.word[13] O=soc.load.bhc3.first_hex.hex_SB_DFFSS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFF C=clock_out D=soc.load.bhc3.first_hex.hex_SB_DFF_Q_D Q=soc.load.bhc3.first_hex.hex[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=soc.load.bhc3.first_hex.hex_SB_DFF_Q_1_D Q=soc.load.bhc3.first_hex.hex[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.load.word[15] I1=soc.load.word[14] I2=soc.load.word[13] I3=soc.load.word[12] O=soc.load.bhc3.first_hex.hex_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001011000
.gate SB_DFF C=clock_out D=soc.load.bhc3.first_hex.hex_SB_DFF_Q_2_D Q=soc.load.bhc3.first_hex.hex[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.load.word[15] I2=soc.load.word[12] I3=soc.load.bhc3.first_hex.hex_SB_DFFSR_Q_D[2] O=soc.load.bhc3.first_hex.hex_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011110000
.gate SB_LUT4 I0=soc.load.word[15] I1=soc.load.word[14] I2=soc.load.word[13] I3=soc.load.word[12] O=soc.load.bhc3.first_hex.hex_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011000100
.gate SB_DFFSR C=clock_out D=soc.load.bhc3.last_hex.hex_SB_DFFSR_Q_D[2] Q=soc.load.bhc3.last_hex.hex[6] R=soc.load.bhc3.last_hex.hex_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.load.bhc3.last_hex.hex_SB_DFFSS_Q_D Q=soc.load.bhc3.last_hex.hex[3] R=soc.load.bhc3.last_hex.hex_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.word[10] I3=soc.load.word[9] O=soc.load.bhc3.last_hex.hex_SB_DFFSR_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.load.word[11] O=soc.load.bhc3.last_hex.hex_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFSS C=clock_out D=soc.load.bhc3.last_hex.hex_SB_DFFSS_Q_D Q=soc.load.bhc3.last_hex.hex[4] S=soc.load.bhc3.last_hex.hex_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.word[10] I3=soc.load.word[9] O=soc.load.bhc3.last_hex.hex_SB_DFFSS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFF C=clock_out D=soc.load.bhc3.last_hex.hex_SB_DFF_Q_D Q=soc.load.bhc3.last_hex.hex[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=soc.load.bhc3.last_hex.hex_SB_DFF_Q_1_D Q=soc.load.bhc3.last_hex.hex[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.load.word[11] I1=soc.load.word[10] I2=soc.load.word[9] I3=soc.load.word[8] O=soc.load.bhc3.last_hex.hex_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001011000
.gate SB_DFF C=clock_out D=soc.load.bhc3.last_hex.hex_SB_DFF_Q_2_D Q=soc.load.bhc3.last_hex.hex[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.load.word[11] I2=soc.load.word[8] I3=soc.load.bhc3.last_hex.hex_SB_DFFSR_Q_D[2] O=soc.load.bhc3.last_hex.hex_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011110000
.gate SB_LUT4 I0=soc.load.word[11] I1=soc.load.word[10] I2=soc.load.word[9] I3=soc.load.word[8] O=soc.load.bhc3.last_hex.hex_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011000100
.gate SB_DFFSR C=clock_out D=soc.load.bhc4.first_hex.hex_SB_DFFSR_Q_D[2] Q=soc.load.bhc4.first_hex.hex[6] R=soc.load.bhc4.first_hex.hex_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.load.bhc4.first_hex.hex_SB_DFFSS_Q_D Q=soc.load.bhc4.first_hex.hex[3] R=soc.load.bhc4.first_hex.hex_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.word[6] I3=soc.load.word[5] O=soc.load.bhc4.first_hex.hex_SB_DFFSR_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.load.word[7] O=soc.load.bhc4.first_hex.hex_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFSS C=clock_out D=soc.load.bhc4.first_hex.hex_SB_DFFSS_Q_D Q=soc.load.bhc4.first_hex.hex[4] S=soc.load.bhc4.first_hex.hex_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.word[6] I3=soc.load.word[5] O=soc.load.bhc4.first_hex.hex_SB_DFFSS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFF C=clock_out D=soc.load.bhc4.first_hex.hex_SB_DFF_Q_D Q=soc.load.bhc4.first_hex.hex[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=soc.load.bhc4.first_hex.hex_SB_DFF_Q_1_D Q=soc.load.bhc4.first_hex.hex[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.load.word[7] I1=soc.load.word[6] I2=soc.load.word[5] I3=soc.load.word[4] O=soc.load.bhc4.first_hex.hex_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001011000
.gate SB_DFF C=clock_out D=soc.load.bhc4.first_hex.hex_SB_DFF_Q_2_D Q=soc.load.bhc4.first_hex.hex[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.load.word[7] I2=soc.load.word[4] I3=soc.load.bhc4.first_hex.hex_SB_DFFSR_Q_D[2] O=soc.load.bhc4.first_hex.hex_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011110000
.gate SB_LUT4 I0=soc.load.word[7] I1=soc.load.word[6] I2=soc.load.word[5] I3=soc.load.word[4] O=soc.load.bhc4.first_hex.hex_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011000100
.gate SB_DFFSR C=clock_out D=soc.load.bhc4.last_hex.hex_SB_DFFSR_Q_D[2] Q=soc.load.bhc4.last_hex.hex[6] R=soc.load.bhc4.last_hex.hex_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.load.bhc4.last_hex.hex_SB_DFFSS_Q_D Q=soc.load.bhc4.last_hex.hex[3] R=soc.load.bhc4.last_hex.hex_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.word[2] I3=soc.load.word[1] O=soc.load.bhc4.last_hex.hex_SB_DFFSR_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.load.word[3] O=soc.load.bhc4.last_hex.hex_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFSS C=clock_out D=soc.load.bhc4.last_hex.hex_SB_DFFSS_Q_D Q=soc.load.bhc4.last_hex.hex[4] S=soc.load.bhc4.last_hex.hex_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.word[2] I3=soc.load.word[1] O=soc.load.bhc4.last_hex.hex_SB_DFFSS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFF C=clock_out D=soc.load.bhc4.last_hex.hex_SB_DFF_Q_D Q=soc.load.bhc4.last_hex.hex[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=soc.load.bhc4.last_hex.hex_SB_DFF_Q_1_D Q=soc.load.bhc4.last_hex.hex[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.load.word[3] I1=soc.load.word[2] I2=soc.load.word[1] I3=soc.load.word[0] O=soc.load.bhc4.last_hex.hex_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001011000
.gate SB_DFF C=clock_out D=soc.load.bhc4.last_hex.hex_SB_DFF_Q_2_D Q=soc.load.bhc4.last_hex.hex[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.load.word[3] I2=soc.load.word[0] I3=soc.load.bhc4.last_hex.hex_SB_DFFSR_Q_D[2] O=soc.load.bhc4.last_hex.hex_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011110000
.gate SB_LUT4 I0=soc.load.word[3] I1=soc.load.word[2] I2=soc.load.word[1] I3=soc.load.word[0] O=soc.load.bhc4.last_hex.hex_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011000100
.gate SB_DFFESS C=clock_out D=soc.load.byte_rank_SB_DFFESS_Q_D E=soc.load.byte_rank_SB_DFFESS_Q_E Q=soc.load.byte_rank[1] S=soc.activer_load_firmware_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=soc.load.byte_rank_SB_DFFESS_Q_1_D[2] E=soc.load.byte_rank_SB_DFFESS_Q_E Q=soc.load.byte_rank[0] S=soc.activer_load_firmware_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=soc.load.byte_rank[1] I1=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] I2=soc.load.byte_rank_SB_DFFESS_Q_1_D[2] I3=soc.load.byte_rank_SB_DFFESS_Q_1_D_SB_LUT4_I2_I3[1] O=soc.load.byte_rank_SB_DFFESS_Q_1_D_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.byte_rank_SB_DFFESS_Q_1_D_SB_LUT4_I2_I3[0] I3=soc.load.byte_rank_SB_DFFESS_Q_1_D_SB_LUT4_I2_I3[1] O=soc.load.word_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.byte_rank_SB_DFFESS_Q_1_D_SB_LUT4_I2_I3_SB_LUT4_I3_I2[0] I3=soc.load.byte_rank_SB_DFFESS_Q_1_D_SB_LUT4_I2_I3[1] O=soc.load.word_SB_DFFE_Q_23_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.byte_rank_SB_DFFESS_Q_1_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I2[0] I3=soc.load.byte_rank_SB_DFFESS_Q_1_D_SB_LUT4_I2_I3[1] O=soc.load.word_SB_DFFE_Q_31_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=soc.load.byte_rank[1] I1=soc.load.byte_rank[0] I2=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] O=soc.load.byte_rank_SB_DFFESS_Q_1_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110000011101111
.gate SB_LUT4 I0=soc.load.byte_rank[1] I1=soc.load.byte_rank[0] I2=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] O=soc.load.byte_rank_SB_DFFESS_Q_1_D_SB_LUT4_I2_I3_SB_LUT4_I3_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000011011111
.gate SB_LUT4 I0=soc.load.byte_rank[1] I1=soc.load.byte_rank[0] I2=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] O=soc.load.byte_rank_SB_DFFESS_Q_1_D_SB_LUT4_I2_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000001111111
.gate SB_LUT4 I0=$false I1=soc.activer_load_firmware I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] I3=soc.cpu.prefetched_high_word_SB_LUT4_I1_O[3] O=soc.load.byte_rank_SB_DFFESS_Q_1_D_SB_LUT4_I2_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.byte_rank[0] I3=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1] O=soc.load.byte_rank_SB_DFFESS_Q_1_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=soc.load.byte_rank[1] I2=soc.load.byte_rank[0] I3=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1] O=soc.load.byte_rank_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100001111111111
.gate SB_LUT4 I0=$false I1=soc.activer_load_firmware I2=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I3=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[2] O=soc.load.byte_rank_SB_DFFESS_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111110011
.gate SB_DFFESR C=clock_out D=soc.load.compteur_SB_DFFESR_Q_D E=soc.load.compteur_SB_DFFESR_Q_E Q=soc.load.compteur[7] R=soc.activer_load_firmware_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.load.compteur_SB_DFFESR_Q_1_D E=soc.load.compteur_SB_DFFESR_Q_E Q=soc.load.compteur[6] R=soc.activer_load_firmware_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.compteur[6] I3=soc.load.compteur_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 O=soc.load.compteur_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:144.21-144.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.load.compteur_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 CO=soc.load.compteur_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 I0=$false I1=soc.load.compteur[5]
.attr src "load_firmware.v:144.21-144.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.load.compteur_SB_DFFESR_Q_2_D E=soc.load.compteur_SB_DFFESR_Q_E Q=soc.load.compteur[5] R=soc.activer_load_firmware_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.compteur[5] I3=soc.load.compteur_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 O=soc.load.compteur_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:144.21-144.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.load.compteur_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 CO=soc.load.compteur_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 I0=$false I1=soc.load.compteur[4]
.attr src "load_firmware.v:144.21-144.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.load.compteur_SB_DFFESR_Q_3_D E=soc.load.compteur_SB_DFFESR_Q_E Q=soc.load.compteur[4] R=soc.activer_load_firmware_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.compteur[4] I3=soc.load.compteur_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 O=soc.load.compteur_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:144.21-144.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.load.compteur_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 CO=soc.load.compteur_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 I0=$false I1=soc.load.compteur[3]
.attr src "load_firmware.v:144.21-144.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.load.compteur_SB_DFFESR_Q_4_D E=soc.load.compteur_SB_DFFESR_Q_E Q=soc.load.compteur[3] R=soc.activer_load_firmware_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.compteur[3] I3=soc.load.compteur_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 O=soc.load.compteur_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:144.21-144.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.load.compteur_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 CO=soc.load.compteur_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 I0=$false I1=soc.load.compteur[2]
.attr src "load_firmware.v:144.21-144.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.load.compteur_SB_DFFESR_Q_5_D E=soc.load.compteur_SB_DFFESR_Q_E Q=soc.load.compteur[2] R=soc.activer_load_firmware_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.compteur[2] I3=soc.load.compteur_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 O=soc.load.compteur_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:144.21-144.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.load.compteur[0] CO=soc.load.compteur_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 I0=$false I1=soc.load.compteur[1]
.attr src "load_firmware.v:144.21-144.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.load.compteur_SB_DFFESR_Q_6_D E=soc.load.compteur_SB_DFFESR_Q_E Q=soc.load.compteur[1] R=soc.activer_load_firmware_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.compteur[1] I3=soc.load.compteur[0] O=soc.load.compteur_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:144.21-144.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clock_out D=soc.load.compteur_SB_DFFESR_Q_7_D E=soc.load.compteur_SB_DFFESR_Q_E Q=soc.load.compteur[0] R=soc.activer_load_firmware_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.load.compteur[0] O=soc.load.compteur_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.compteur[7] I3=soc.load.compteur_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=soc.load.compteur_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:144.21-144.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.load.compteur_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 CO=soc.load.compteur_SB_DFFESR_Q_D_SB_LUT4_O_I3 I0=$false I1=soc.load.compteur[6]
.attr src "load_firmware.v:144.21-144.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.load.etat_SB_DFFESR_Q_D E=soc.load.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O Q=soc.load.etat[4] R=soc.activer_load_firmware_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.load.etat_SB_DFFESR_Q_1_D E=soc.load.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O Q=soc.load.etat[3] R=soc.activer_load_firmware_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.load.etat[1] I1=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3] O=soc.load.etat_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.activer_load_firmware I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.etat[0] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.load.etat[4] I2=soc.load.etat[3] I3=soc.load.etat[2] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=soc.load.etat[1] I1=soc.load.etat[0] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011011111
.gate SB_LUT4 I0=$false I1=soc.load.etat[1] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000000
.gate SB_LUT4 I0=$false I1=soc.load.etat[3] I2=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[1] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.etat[0] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.etat[0] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.load.bhc3.last_hex.hex[0] I1=soc.load.bhc4.first_hex.hex[0] I2=soc.load.mem_wdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I3=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.load.bhc1.last_hex.hex[0] I1=soc.load.bhc2.last_hex.hex[0] I2=soc.load.mem_wdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1] I3=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=$false I1=soc.load.bhc2.first_hex.hex[0] I2=soc.load.mem_wdata_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=soc.load.bhc3.first_hex.hex[0] I1=soc.load.bhc4.last_hex.hex[0] I2=soc.load.etat_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2] I3=soc.load.etat_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.etat[1] I3=soc.load.hex_rank_SB_DFFESR_Q_E_SB_LUT4_O_I3[1] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.etat_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3] I3=soc.load.hex_rank_SB_DFFESR_Q_R[1] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0] I1=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_1_O[1] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000010000
.gate SB_LUT4 I0=$false I1=soc.load.byte_rank[1] I2=soc.load.byte_rank[0] I3=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=soc.load.mem_addr_SB_DFFESR_Q_17_D[1] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1] I2=soc.load.mem_addr_SB_DFFESR_Q_17_D_SB_LUT4_I3_O[1] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=soc.load.etat[1] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2[1] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0[1] I1=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1] I2=soc.load.mem_wstrb_SB_DFFESR_Q_E_SB_LUT4_O_I2[1] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2[1] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000010000
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.etat[3] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0[1] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.etat[3] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0[1] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=soc.activer_load_firmware I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_1_O[0] I3=soc.load.mem_addr_SB_DFFESS_Q_1_D_SB_LUT4_I3_O[2] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.etat[0] I3=soc.load.mem_addr_SB_DFFESR_Q_17_D[1] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.load.etat[1] I2=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[1] I3=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.load.etat[4] I1=soc.load.etat[2] I2=soc.load.etat[1] I3=soc.load.etat[0] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.load.etat[3] I1=soc.load.etat[2] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3 O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000010000
.gate SB_LUT4 I0=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I0[0] I1=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I0[1] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I0[2] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I0[3] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.load.offset[11] I1=soc.load.offset[10] I2=soc.load.offset[9] I3=soc.load.offset[8] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.load.offset[15] I1=soc.load.offset[14] I2=soc.load.offset[13] I3=soc.load.offset[12] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=soc.load.offset[19] I1=soc.load.offset[18] I2=soc.load.offset[17] I3=soc.load.offset[16] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.load.offset[3] I1=soc.load.offset[2] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.load.offset[7] I1=soc.load.offset[6] I2=soc.load.offset[5] I3=soc.load.offset[4] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=soc.load.etat[1] I1=soc.load.hex_rank_SB_DFFESR_Q_E_SB_LUT4_O_I3[1] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2[2] I3=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[3] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=soc.load.byte_rank[1] I1=soc.load.byte_rank[0] I2=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I3=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[2] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$false I1=soc.load.etat[3] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3 O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=soc.activer_load_firmware I1=soc.load.etat[3] I2=soc.load.etat[2] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1] O=soc.load.compteur_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101011101010101
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[2] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.mem_addr_SB_DFFESR_Q_17_D_SB_LUT4_I3_O[0] I3=soc.load.mem_addr_SB_DFFESR_Q_17_D_SB_LUT4_I3_O[1] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=soc.load.hex_code[3] I1=soc.load.word[3] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[2] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[3] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=$false I1=soc.load.etat[4] I2=soc.load.etat[1] I3=soc.load.etat[0] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000110000
.gate SB_CARRY CI=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.attr src "load_firmware.v:145.13-145.25|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=$false I1=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "load_firmware.v:145.13-145.25|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "load_firmware.v:145.13-145.25|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "load_firmware.v:145.13-145.25|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "load_firmware.v:145.13-145.25|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.load.compteur[2] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.load.compteur[3] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.load.compteur[4] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.load.compteur[5] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.load.compteur[6] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.load.compteur[7] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_1_O[0] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_1_O[1] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[2] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[3] O=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFFESR C=clock_out D=soc.load.etat_SB_DFFESR_Q_2_D E=soc.load.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O Q=soc.load.etat[2] R=soc.activer_load_firmware_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[2] O=soc.load.etat_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111111111
.gate SB_DFFESR C=clock_out D=soc.load.etat_SB_DFFESR_Q_3_D E=soc.load.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O Q=soc.load.etat[1] R=soc.activer_load_firmware_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2] O=soc.load.etat_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_DFFESR C=clock_out D=soc.load.etat_SB_DFFESR_Q_4_D E=soc.load.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O Q=soc.load.etat[0] R=soc.activer_load_firmware_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1] I1=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3] O=soc.load.etat_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011111111111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.etat_SB_DFFESR_Q_D_SB_LUT4_O_I2[0] I3=soc.load.etat_SB_DFFESR_Q_D_SB_LUT4_O_I2[1] O=soc.load.etat_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=soc.load.etat[1] I1=soc.load.etat[0] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1] I3=soc.load.hex_rank_SB_DFFESR_Q_E_SB_LUT4_O_I3[1] O=soc.load.etat_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100001011111
.gate SB_LUT4 I0=soc.load.etat_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3] I1=soc.load.hex_rank_SB_DFFESR_Q_R[1] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_1_O[0] I3=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I3[3] O=soc.load.etat_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=$false I1=soc.load.hex_rank[2] I2=soc.load.hex_rank[1] I3=soc.load.hex_rank[0] O=soc.load.etat_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=soc.load.hex_rank[2] I2=soc.load.hex_rank[1] I3=soc.load.hex_rank[0] O=soc.load.etat_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_DFFESR C=clock_out D=$true E=soc.load.fini_SB_DFFESR_Q_E Q=soc.load.fini R=soc.activer_load_firmware_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.activer_load_firmware I2=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I2[1] I3=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I3[2] O=soc.load.fini_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I2[1] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1] O=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.load.etat[1] I2=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I2[1] I3=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[1] O=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.etat[3] I3=soc.load.etat[2] O=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.load.etat[3] I1=soc.load.etat[2] I2=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I3[2] I3=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I3[3] O=soc.load.mem_addr_SB_DFFESR_Q_17_D_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[2] I3=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I3[2] O=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.etat[3] I1=soc.load.etat[2] I2=soc.load.etat[1] I3=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[1] O=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.etat[1] I3=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[1] O=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=soc.load.etat[1] I2=soc.load.etat[0] I3=soc.load.mem_addr_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2] O=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.etat[3] I3=soc.load.etat[2] O=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.etat[4] I3=soc.load.etat[0] O=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=soc.load.fini I1=soc.boot_sequence[1] I2=soc.boot_sequence[0] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] O=soc.boot_sequence_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000101100
.gate SB_LUT4 I0=soc.load.fini I1=soc.boot_sequence[1] I2=soc.boot_sequence[0] I3=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] O=soc.boot_sequence_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001100010011
.gate SB_DFFE C=clock_out D=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3] E=soc.load.hex_code_SB_DFFE_Q_E Q=soc.load.hex_code[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.load.hex_code_SB_DFFE_Q_9_D[0] E=soc.load.hex_code_SB_DFFE_Q_E Q=soc.load.hex_code[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.load.hex_code_SB_DFFE_Q_2_D[1] E=soc.load.hex_code_SB_DFFE_Q_9_E Q=soc.load.hex_code[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.load.hex_code_SB_DFFE_Q_3_D[1] E=soc.load.hex_code_SB_DFFE_Q_9_E Q=soc.load.hex_code[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.load.hex_code_SB_DFFE_Q_4_D[2] E=soc.load.hex_code_SB_DFFE_Q_9_E Q=soc.load.hex_code[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.load.hex_code_SB_DFFE_Q_5_D[1] E=soc.load.hex_code_SB_DFFE_Q_9_E Q=soc.load.hex_code[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.load.hex_code_SB_DFFE_Q_6_D[1] E=soc.load.hex_code_SB_DFFE_Q_9_E Q=soc.load.hex_code[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.load.hex_code_SB_DFFE_Q_7_D[0] E=soc.load.hex_code_SB_DFFE_Q_9_E Q=soc.load.hex_code[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.load.hex_code_SB_DFFE_Q_2_D[1] E=soc.load.hex_code_SB_DFFE_Q_E Q=soc.load.hex_code[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.hex_code_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1] I3=soc.load.hex_code_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3] O=soc.load.hex_code_SB_DFFE_Q_2_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[5] I3=iomem_ready_SB_LUT4_I0_1_O[1] O=soc.load.hex_code_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clock_out D=soc.load.hex_code_SB_DFFE_Q_3_D[1] E=soc.load.hex_code_SB_DFFE_Q_E Q=soc.load.hex_code[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.hex_code_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1] I3=soc.load.hex_code_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3] O=soc.load.hex_code_SB_DFFE_Q_3_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wordsize[1] I2=soc.load.hex_code_SB_DFFE_Q_3_D_SB_LUT4_O_1_I2[1] I3=soc.load.hex_code_SB_DFFE_Q_3_D_SB_LUT4_O_1_I2[2] O=soc.load.hex_code_SB_DFFE_Q_3_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=soc.cpu.reg_op1[1] I1=soc.cpu.reg_op1[0] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3] O=soc.load.hex_code_SB_DFFE_Q_3_D_SB_LUT4_O_1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011000100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I3=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_11_D[2] O=soc.load.hex_code_SB_DFFE_Q_3_D_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[4] I3=iomem_ready_SB_LUT4_I0_1_O[1] O=soc.load.hex_code_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clock_out D=soc.load.hex_code_SB_DFFE_Q_4_D[2] E=soc.load.hex_code_SB_DFFE_Q_E Q=soc.load.hex_code[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.hex_code_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1] I3=soc.load.hex_code_SB_DFFE_Q_4_D_SB_LUT4_O_I2[3] O=soc.load.hex_code_SB_DFFE_Q_4_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[3] I3=iomem_ready_SB_LUT4_I0_1_O[1] O=soc.load.hex_code_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clock_out D=soc.load.hex_code_SB_DFFE_Q_5_D[1] E=soc.load.hex_code_SB_DFFE_Q_E Q=soc.load.hex_code[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.hex_code_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1] I3=soc.load.hex_code_SB_DFFE_Q_5_D_SB_LUT4_O_I2[3] O=soc.load.hex_code_SB_DFFE_Q_5_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wordsize[1] I2=soc.load.hex_code_SB_DFFE_Q_5_D_SB_LUT4_O_1_I2[1] I3=soc.load.hex_code_SB_DFFE_Q_5_D_SB_LUT4_O_1_I2[2] O=soc.load.hex_code_SB_DFFE_Q_5_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0] I3=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_13_D[2] O=soc.load.hex_code_SB_DFFE_Q_5_D_SB_LUT4_O_1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[1] I1=soc.cpu.reg_op1[0] I2=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2] O=soc.load.hex_code_SB_DFFE_Q_5_D_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011000100
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[2] I3=iomem_ready_SB_LUT4_I0_1_O[1] O=soc.load.hex_code_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clock_out D=soc.load.hex_code_SB_DFFE_Q_6_D[1] E=soc.load.hex_code_SB_DFFE_Q_E Q=soc.load.hex_code[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.hex_code_SB_DFFE_Q_6_D_SB_LUT4_O_I2[1] I3=soc.load.hex_code_SB_DFFE_Q_6_D_SB_LUT4_O_I2[3] O=soc.load.hex_code_SB_DFFE_Q_6_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[1] I3=iomem_ready_SB_LUT4_I0_1_O[1] O=soc.load.hex_code_SB_DFFE_Q_6_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clock_out D=soc.load.hex_code_SB_DFFE_Q_7_D[0] E=soc.load.hex_code_SB_DFFE_Q_E Q=soc.load.hex_code[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.load.hex_code_SB_DFFE_Q_7_D[0] I2=soc.cpu.mem_rdata_q[0] I3=soc.cpu.mem_xfer O=soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O[2] I3=soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O[3] O=soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0] I1=iomem_rdata[0] I2=iomem_ready_SB_LUT4_I0_1_O[1] I3=soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_O_I0[3] O=soc.load.hex_code_SB_DFFE_Q_7_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100000011001010
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[0] I2=iomem_ready_SB_LUT4_I0_1_O[1] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] O=soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000001111
.gate SB_LUT4 I0=soc.simpleuart.recv_buf_valid_SB_LUT4_I0_O[0] I1=soc.simpleuart.recv_buf_valid_SB_LUT4_I0_O[1] I2=soc.simpleuart.recv_buf_valid_SB_LUT4_I0_O[2] I3=soc.simpleuart.recv_buf_valid_SB_LUT4_I0_O[3] O=soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000011010000
.gate SB_DFFE C=clock_out D=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3] E=soc.load.hex_code_SB_DFFE_Q_9_E Q=soc.load.hex_code[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.load.hex_code_SB_DFFE_Q_9_D[0] E=soc.load.hex_code_SB_DFFE_Q_9_E Q=soc.load.hex_code[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.hex_code_SB_DFFE_Q_9_D_SB_LUT4_O_I2[1] I3=soc.load.hex_code_SB_DFFE_Q_9_D_SB_LUT4_O_I2[3] O=soc.load.hex_code_SB_DFFE_Q_9_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[6] I3=iomem_ready_SB_LUT4_I0_1_O[1] O=soc.load.hex_code_SB_DFFE_Q_9_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.bram_only.mem.0.0_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0] I1=soc.bram_only.mem.0.0_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I2=soc.bram_only.mem.0.0_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2] I3=soc.bram_only.mem.0.0_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3] O=soc.load.hex_code_SB_DFFE_Q_9_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100011001100
.gate SB_DFF C=clock_out D=soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_D Q=soc.load.hex_converter.lsb_hex.bits[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hex_converter.v:7.1-35.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_1_D Q=soc.load.hex_converter.lsb_hex.bits[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hex_converter.v:7.1-35.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.load.hex_code[6] I2=soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_1_D_SB_LUT4_O_I2[1] I3=soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_3_D_SB_LUT4_O_I3[2] O=soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001111
.gate SB_LUT4 I0=$false I1=soc.load.hex_code[2] I2=soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I3=soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_D_SB_LUT4_O_I3[0] O=soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100001111
.gate SB_LUT4 I0=soc.load.hex_code[3] I1=soc.load.hex_code[2] I2=soc.load.hex_code[1] I3=soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3] O=soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000000
.gate SB_LUT4 I0=soc.load.hex_code[2] I1=soc.load.hex_code[1] I2=soc.load.hex_code[0] I3=soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[2] O=soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110101000000000
.gate SB_LUT4 I0=$false I1=soc.load.hex_code[1] I2=soc.load.hex_code[0] I3=soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[2] O=soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=soc.load.hex_code[7] I1=soc.load.hex_code[6] I2=soc.load.hex_code[4] I3=soc.load.hex_code[3] O=soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000100
.gate SB_DFF C=clock_out D=soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_2_D Q=soc.load.hex_converter.lsb_hex.bits[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hex_converter.v:7.1-35.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.load.hex_code[5] I2=soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_2_D_SB_LUT4_O_I2[1] I3=soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_3_D_SB_LUT4_O_I3[2] O=soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001111
.gate SB_LUT4 I0=$false I1=soc.load.hex_code[1] I2=soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_D_SB_LUT4_O_I3[0] O=soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100001111
.gate SB_DFF C=clock_out D=soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_3_D Q=soc.load.hex_converter.lsb_hex.bits[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hex_converter.v:7.1-35.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.load.hex_code[0] I2=soc.load.hex_code[4] I3=soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_3_D_SB_LUT4_O_I3[2] O=soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011000011
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_D_SB_LUT4_O_I3[0] I3=soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_D_SB_LUT4_O_I3[1] O=soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.hex_code[7] I3=soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_D_SB_LUT4_O_I3[1] O=soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.hex_code[3] I3=soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3] O=soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0] I2=soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I3=soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] O=soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=soc.load.hex_code[7] I1=soc.load.hex_code[6] I2=soc.load.hex_code[5] I3=soc.load.hex_code[4] O=soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_DFF C=clock_out D=soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_D Q=soc.load.hex_converter.msb_hex.bits[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hex_converter.v:7.1-35.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clock_out D=soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_1_D Q=soc.load.hex_converter.msb_hex.bits[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hex_converter.v:7.1-35.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.load.hex_code[14] I2=soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_1_D_SB_LUT4_O_I2[1] I3=soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_3_D_SB_LUT4_O_I3[2] O=soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001111
.gate SB_LUT4 I0=$false I1=soc.load.hex_code[10] I2=soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I3=soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_D_SB_LUT4_O_I3[0] O=soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100001111
.gate SB_LUT4 I0=soc.load.hex_code[11] I1=soc.load.hex_code[10] I2=soc.load.hex_code[9] I3=soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3] O=soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000000
.gate SB_LUT4 I0=soc.load.hex_code[10] I1=soc.load.hex_code[9] I2=soc.load.hex_code[8] I3=soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[2] O=soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110101000000000
.gate SB_LUT4 I0=$false I1=soc.load.hex_code[9] I2=soc.load.hex_code[8] I3=soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[2] O=soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=soc.load.hex_code[15] I1=soc.load.hex_code[14] I2=soc.load.hex_code[12] I3=soc.load.hex_code[11] O=soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000100
.gate SB_DFF C=clock_out D=soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_2_D Q=soc.load.hex_converter.msb_hex.bits[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hex_converter.v:7.1-35.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.load.hex_code[13] I2=soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_3_D_SB_LUT4_O_I3[1] I3=soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_3_D_SB_LUT4_O_I3[2] O=soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100001111
.gate SB_DFF C=clock_out D=soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_3_D Q=soc.load.hex_converter.msb_hex.bits[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hex_converter.v:7.1-35.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.load.hex_code[8] I2=soc.load.hex_code[12] I3=soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_3_D_SB_LUT4_O_I3[2] O=soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011000011
.gate SB_LUT4 I0=$false I1=soc.load.hex_code[9] I2=soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_D_SB_LUT4_O_I3[0] O=soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_D_SB_LUT4_O_I3[0] I3=soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_D_SB_LUT4_O_I3[1] O=soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.hex_code[15] I3=soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_D_SB_LUT4_O_I3[1] O=soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.hex_code[11] I3=soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3] O=soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0] I2=soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I3=soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] O=soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=soc.load.hex_code[15] I1=soc.load.hex_code[14] I2=soc.load.hex_code[13] I3=soc.load.hex_code[12] O=soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_DFFESR C=clock_out D=soc.load.hex_rank_SB_DFFESR_Q_D E=soc.load.hex_rank_SB_DFFESR_Q_E Q=soc.load.hex_rank[2] R=soc.load.hex_rank_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.load.hex_rank_SB_DFFESR_Q_1_D E=soc.load.hex_rank_SB_DFFESR_Q_E Q=soc.load.hex_rank[1] R=soc.load.hex_rank_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.hex_rank[1] I3=soc.load.hex_rank[0] O=soc.load.hex_rank_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:289.21-289.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clock_out D=soc.load.hex_rank_SB_DFFESR_Q_2_D E=soc.load.hex_rank_SB_DFFESR_Q_E Q=soc.load.hex_rank[0] R=soc.load.hex_rank_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.load.hex_rank[0] O=soc.load.hex_rank_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.hex_rank[2] I3=soc.load.hex_rank_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=soc.load.hex_rank_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:289.21-289.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.load.hex_rank[0] CO=soc.load.hex_rank_SB_DFFESR_Q_D_SB_LUT4_O_I3 I0=$false I1=soc.load.hex_rank[1]
.attr src "load_firmware.v:289.21-289.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=soc.activer_load_firmware I2=soc.load.etat[1] I3=soc.load.hex_rank_SB_DFFESR_Q_E_SB_LUT4_O_I3[1] O=soc.load.hex_rank_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=soc.load.etat[1] I2=soc.load.etat[0] I3=soc.load.hex_rank_SB_DFFESR_Q_E_SB_LUT4_O_I3[1] O=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_LUT4 I0=$false I1=soc.load.etat[4] I2=soc.load.etat[3] I3=soc.load.etat[2] O=soc.load.hex_rank_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=soc.load.etat[1] I2=soc.load.etat[0] I3=soc.load.hex_rank_SB_DFFESR_Q_E_SB_LUT4_O_I3[1] O=soc.load.hex_rank_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_DFFESR C=clock_out D=soc.load.mem_addr_SB_DFFESR_Q_D E=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=soc.load.mem_addr[3] R=soc.load.mem_addr_SB_DFFESS_Q_1_D_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.load.mem_addr_SB_DFFESR_Q_1_D E=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=soc.load.mem_addr[4] R=soc.load.mem_addr_SB_DFFESS_Q_1_D_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.load.mem_addr_SB_DFFESR_Q_10_D E=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=soc.load.mem_addr[13] R=soc.load.mem_addr_SB_DFFESS_Q_1_D_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.offset[13] I3=soc.load.mem_addr_SB_DFFESS_Q_D_SB_LUT4_O_I3[1] O=soc.load.mem_addr_SB_DFFESR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clock_out D=soc.load.mem_addr_SB_DFFESR_Q_11_D E=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=soc.load.mem_addr[14] R=soc.load.mem_addr_SB_DFFESS_Q_1_D_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.offset[14] I3=soc.load.mem_addr_SB_DFFESS_Q_D_SB_LUT4_O_I3[1] O=soc.load.mem_addr_SB_DFFESR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clock_out D=soc.load.mem_addr_SB_DFFESR_Q_12_D E=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=soc.load.mem_addr[15] R=soc.load.mem_addr_SB_DFFESS_Q_1_D_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.offset[15] I3=soc.load.mem_addr_SB_DFFESS_Q_D_SB_LUT4_O_I3[1] O=soc.load.mem_addr_SB_DFFESR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clock_out D=soc.load.mem_addr_SB_DFFESR_Q_13_D E=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=soc.load.mem_addr[16] R=soc.load.mem_addr_SB_DFFESS_Q_1_D_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.offset[16] I3=soc.load.mem_addr_SB_DFFESS_Q_D_SB_LUT4_O_I3[1] O=soc.load.mem_addr_SB_DFFESR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clock_out D=soc.load.mem_addr_SB_DFFESR_Q_14_D E=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=soc.load.mem_addr[17] R=soc.load.mem_addr_SB_DFFESS_Q_1_D_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.offset[17] I3=soc.load.mem_addr_SB_DFFESS_Q_D_SB_LUT4_O_I3[1] O=soc.load.mem_addr_SB_DFFESR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clock_out D=soc.load.mem_addr_SB_DFFESR_Q_15_D E=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=soc.load.mem_addr[18] R=soc.load.mem_addr_SB_DFFESS_Q_1_D_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.offset[18] I3=soc.load.mem_addr_SB_DFFESS_Q_D_SB_LUT4_O_I3[1] O=soc.load.mem_addr_SB_DFFESR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clock_out D=soc.load.mem_addr_SB_DFFESR_Q_16_D E=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=soc.load.mem_addr[19] R=soc.load.mem_addr_SB_DFFESS_Q_1_D_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.offset[19] I3=soc.load.mem_addr_SB_DFFESS_Q_D_SB_LUT4_O_I3[1] O=soc.load.mem_addr_SB_DFFESR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clock_out D=soc.load.mem_addr_SB_DFFESR_Q_17_D[1] E=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=soc.load.mem_addr[24] R=soc.load.mem_addr_SB_DFFESS_Q_1_D_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.etat[0] I3=soc.load.mem_addr_SB_DFFESR_Q_17_D[1] O=soc.load.mem_addr_SB_DFFESR_Q_17_D_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.etat[1] I3=soc.load.mem_addr_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2] O=soc.load.mem_addr_SB_DFFESR_Q_17_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.etat[4] I3=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=soc.load.mem_addr_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.offset[4] I3=soc.load.mem_addr_SB_DFFESS_Q_D_SB_LUT4_O_I3[1] O=soc.load.mem_addr_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clock_out D=soc.load.mem_addr_SB_DFFESR_Q_2_D E=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=soc.load.mem_addr[5] R=soc.load.mem_addr_SB_DFFESS_Q_1_D_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.offset[5] I3=soc.load.mem_addr_SB_DFFESS_Q_D_SB_LUT4_O_I3[1] O=soc.load.mem_addr_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clock_out D=soc.load.mem_addr_SB_DFFESR_Q_3_D E=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=soc.load.mem_addr[6] R=soc.load.mem_addr_SB_DFFESS_Q_1_D_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.offset[6] I3=soc.load.mem_addr_SB_DFFESS_Q_D_SB_LUT4_O_I3[1] O=soc.load.mem_addr_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clock_out D=soc.load.mem_addr_SB_DFFESR_Q_4_D E=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=soc.load.mem_addr[7] R=soc.load.mem_addr_SB_DFFESS_Q_1_D_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.offset[7] I3=soc.load.mem_addr_SB_DFFESS_Q_D_SB_LUT4_O_I3[1] O=soc.load.mem_addr_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clock_out D=soc.load.mem_addr_SB_DFFESR_Q_5_D E=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=soc.load.mem_addr[8] R=soc.load.mem_addr_SB_DFFESS_Q_1_D_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.offset[8] I3=soc.load.mem_addr_SB_DFFESS_Q_D_SB_LUT4_O_I3[1] O=soc.load.mem_addr_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clock_out D=soc.load.mem_addr_SB_DFFESR_Q_6_D E=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=soc.load.mem_addr[9] R=soc.load.mem_addr_SB_DFFESS_Q_1_D_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.offset[9] I3=soc.load.mem_addr_SB_DFFESS_Q_D_SB_LUT4_O_I3[1] O=soc.load.mem_addr_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clock_out D=soc.load.mem_addr_SB_DFFESR_Q_7_D E=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=soc.load.mem_addr[10] R=soc.load.mem_addr_SB_DFFESS_Q_1_D_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.offset[10] I3=soc.load.mem_addr_SB_DFFESS_Q_D_SB_LUT4_O_I3[1] O=soc.load.mem_addr_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clock_out D=soc.load.mem_addr_SB_DFFESR_Q_8_D E=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=soc.load.mem_addr[11] R=soc.load.mem_addr_SB_DFFESS_Q_1_D_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.offset[11] I3=soc.load.mem_addr_SB_DFFESS_Q_D_SB_LUT4_O_I3[1] O=soc.load.mem_addr_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clock_out D=soc.load.mem_addr_SB_DFFESR_Q_9_D E=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=soc.load.mem_addr[12] R=soc.load.mem_addr_SB_DFFESS_Q_1_D_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.offset[12] I3=soc.load.mem_addr_SB_DFFESS_Q_D_SB_LUT4_O_I3[1] O=soc.load.mem_addr_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.load.offset[3] I2=soc.load.mem_addr_SB_DFFESS_Q_D_SB_LUT4_O_I3[1] I3=soc.load.mem_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[1] O=soc.load.mem_addr_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111111
.gate SB_LUT4 I0=$false I1=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1] I2=soc.load.mem_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1] I3=soc.load.mem_addr_SB_DFFESR_Q_17_D_SB_LUT4_I3_O[1] O=soc.load.mem_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0] I1=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[2] I3=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[3] O=soc.load.mem_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_DFFESS C=clock_out D=soc.load.mem_addr_SB_DFFESS_Q_D E=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=soc.load.mem_addr[2] S=soc.load.mem_addr_SB_DFFESS_Q_1_D_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=soc.load.mem_addr_SB_DFFESS_Q_1_D[1] E=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=soc.load.mem_addr[25] S=soc.load.mem_addr_SB_DFFESS_Q_1_D_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.mem_addr_SB_DFFESS_Q_D_SB_LUT4_O_I3[1] I3=soc.load.mem_addr_SB_DFFESS_Q_1_D[1] O=soc.load.mem_addr_SB_DFFESS_Q_1_D_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.mem_addr_SB_DFFESR_Q_17_D[1] I3=soc.load.mem_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[1] O=soc.load.mem_addr_SB_DFFESS_Q_1_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.offset[2] I3=soc.load.mem_addr_SB_DFFESS_Q_D_SB_LUT4_O_I3[1] O=soc.load.mem_addr_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[3] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] O=soc.load.mem_addr_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.load.mem_addr[2] I2=soc.cpu.mem_addr[2] I3=soc.processeur_actif O=soc.bram_only.mem.0.0_RADDR_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=soc.load.mem_addr[4] I2=soc.cpu.mem_addr[4] I3=soc.processeur_actif O=soc.bram_only.mem.0.0_RADDR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=soc.load.mem_addr[5] I2=soc.cpu.mem_addr[5] I3=soc.processeur_actif O=soc.bram_only.mem.0.0_RADDR_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=soc.load.mem_addr[7] I2=soc.cpu.mem_addr[7] I3=soc.processeur_actif O=soc.bram_only.mem.0.0_RADDR
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=soc.load.mem_addr[6] I2=soc.cpu.mem_addr[6] I3=soc.processeur_actif O=soc.bram_only.mem.0.0_RADDR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=soc.load.mem_addr[13] I2=soc.cpu.mem_addr[13] I3=soc.processeur_actif O=soc.load.mem_addr_SB_LUT4_I1_5_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFF C=clock_out D=soc.load.mem_addr_SB_LUT4_I1_5_O Q=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.load.mem_addr[11] I2=soc.cpu.mem_addr[11] I3=soc.processeur_actif O=soc.load.mem_addr_SB_LUT4_I1_6_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFF C=clock_out D=soc.load.mem_addr_SB_LUT4_I1_6_O Q=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.load.mem_addr[12] I2=soc.cpu.mem_addr[12] I3=soc.processeur_actif O=soc.load.mem_addr_SB_LUT4_I1_7_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFF C=clock_out D=soc.load.mem_addr_SB_LUT4_I1_7_O Q=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.load.mem_addr[10] I2=soc.cpu.mem_addr[10] I3=soc.processeur_actif O=soc.load.mem_addr_SB_LUT4_I1_8_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFF C=clock_out D=soc.load.mem_addr_SB_LUT4_I1_8_O Q=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.load.mem_addr[9] I2=soc.cpu.mem_addr[9] I3=soc.processeur_actif O=soc.bram_only.mem.0.0_RADDR_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_addr[3] I2=soc.load.mem_addr[3] I3=soc.processeur_actif O=soc.bram_only.mem.0.0_RADDR_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_addr[8] I2=soc.load.mem_addr[8] I3=soc.processeur_actif O=soc.bram_only.mem.0.0_RADDR_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_DFFESR C=clock_out D=soc.load.mem_valid_SB_DFFESR_Q_D E=soc.load.mem_valid_SB_DFFESR_Q_E Q=soc.load.mem_valid R=soc.activer_load_firmware_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.cpu.prefetched_high_word_SB_LUT4_I1_O[3] I2=soc.load.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2[3] I3=soc.load.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] O=soc.load.mem_valid_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011111100
.gate SB_LUT4 I0=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I2[1] I1=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I3[2] I2=soc.cpu.prefetched_high_word_SB_LUT4_I1_O[3] I3=soc.load.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2[3] O=soc.load.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=soc.activer_load_firmware I1=soc.load.mem_wstrb_SB_DFFESR_Q_E_SB_LUT4_O_I2[1] I2=soc.load.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2] I3=soc.load.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] O=soc.load.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010111010101
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] I3=soc.load.mem_wstrb_SB_DFFESR_Q_E_SB_LUT4_O_I2[2] O=soc.load.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=soc.activer_load_firmware I2=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0] I3=soc.load.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] O=soc.load.hex_code_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=soc.activer_load_firmware I2=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[3] I3=soc.load.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] O=soc.load.hex_code_SB_DFFE_Q_9_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.prefetched_high_word_SB_LUT4_I1_O[3] I3=soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[1] O=soc.load.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] I3=soc.load.mem_wstrb_SB_DFFESR_Q_E[1] O=soc.load.mem_valid_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=soc.cpu.mem_valid I1=soc.load.mem_valid I2=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I3=soc.load.mem_valid_SB_LUT4_I1_I3[3] O=soc.load.mem_valid_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=soc.cpu.mem_valid I1=soc.load.mem_valid I2=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I3=soc.load.mem_valid_SB_LUT4_I1_I3[3] O=soc.load.mem_valid_SB_LUT4_I1_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=soc.load.mem_valid_SB_LUT4_I1_1_O[0] I1=soc.load.mem_valid_SB_LUT4_I1_1_O[1] I2=soc.load.mem_valid_SB_LUT4_I1_1_O[2] I3=soc.load.mem_valid_SB_LUT4_I1_1_O[3] O=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=iomem_ready_SB_LUT4_I0_I1[0] I1=iomem_ready_SB_LUT4_I0_I1[1] I2=iomem_ready_SB_LUT4_I0_I3 I3=iomem_ready_SB_LUT4_I0_I1[3] O=soc.load.mem_valid_SB_LUT4_I1_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000000000
.gate SB_LUT4 I0=soc.load.mem_valid_SB_LUT4_I1_1_O_SB_LUT4_O_1_I0[0] I1=soc.load.mem_valid_SB_LUT4_I1_1_O_SB_LUT4_O_1_I0[1] I2=soc.load.mem_valid_SB_LUT4_I1_1_O_SB_LUT4_O_1_I0[2] I3=soc.load.mem_valid_SB_LUT4_I1_1_O_SB_LUT4_O_1_I0[3] O=soc.load.mem_valid_SB_LUT4_I1_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_addr[18] I2=soc.load.mem_addr[18] I3=soc.processeur_actif O=soc.load.mem_valid_SB_LUT4_I1_1_O_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=soc.load.mem_addr[19] I2=soc.cpu.mem_addr[19] I3=soc.processeur_actif O=soc.load.mem_valid_SB_LUT4_I1_1_O_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=soc.cpu.mem_addr[23] I1=soc.cpu.mem_addr[22] I2=soc.cpu.mem_addr[20] I3=soc.processeur_actif O=soc.load.mem_valid_SB_LUT4_I1_1_O_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$false I1=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0] I2=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1] I3=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2] O=soc.load.mem_valid_SB_LUT4_I1_1_O_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3[0] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3[1] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3[2] O=soc.load.mem_valid_SB_LUT4_I1_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=soc.load.mem_valid_SB_LUT4_I2_I3[0] I1=soc.load.mem_valid_SB_LUT4_I2_I3[1] I2=soc.load.mem_valid_SB_LUT4_I2_I3[2] I3=soc.load.mem_valid_SB_LUT4_I2_I3[3] O=soc.load.mem_valid_SB_LUT4_I1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3[0] I1=soc.load.mem_valid_SB_LUT4_I1_O[1] I2=soc.load.mem_valid_SB_LUT4_I1_O[2] I3=soc.load.mem_valid_SB_LUT4_I1_O[3] O=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.mem_valid_SB_LUT4_I1_1_O[0] I3=soc.load.mem_valid_SB_LUT4_I1_1_O[1] O=soc.load.mem_valid_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3[1] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3[2] O=soc.load.mem_valid_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_valid I2=soc.load.mem_valid I3=soc.load.mem_valid_SB_LUT4_I2_I3[1] O=soc.load.mem_valid_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.bram_only.mem.0.0_WADDR_1[0] I3=soc.load.mem_valid_SB_LUT4_I2_I3[3] O=soc.load.mem_valid_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_DFF C=clock_out D=soc.bram_only.mem.0.0_RADDR_7 Q=soc.load.mem_valid_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=soc.load.mem_addr[4] I2=soc.cpu.mem_addr[4] I3=soc.processeur_actif O=soc.load.mem_valid_SB_LUT4_I2_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=soc.load.mem_addr[5] I2=soc.cpu.mem_addr[5] I3=soc.processeur_actif O=soc.load.mem_valid_SB_LUT4_I2_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=soc.load.mem_addr[6] I2=soc.cpu.mem_addr[6] I3=soc.processeur_actif O=soc.load.mem_valid_SB_LUT4_I2_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=soc.load.mem_addr[7] I2=soc.cpu.mem_addr[7] I3=soc.processeur_actif O=soc.load.mem_valid_SB_LUT4_I2_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=soc.load.mem_valid_SB_LUT4_I2_I3[0] I2=soc.load.mem_valid_SB_LUT4_I2_O[1] I3=soc.load.mem_valid_SB_LUT4_I2_O[2] O=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=soc.load.mem_valid_SB_LUT4_I1_1_O[0] I1=soc.load.mem_valid_SB_LUT4_I1_1_O[1] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=soc.load.mem_valid_SB_LUT4_I1_O[2] O=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.load.mem_valid_SB_LUT4_I1_1_O[0] I1=soc.load.mem_valid_SB_LUT4_I1_1_O[1] I2=soc.load.mem_valid_SB_LUT4_I1_O[1] I3=soc.load.mem_valid_SB_LUT4_I1_1_O[3] O=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I1=soc.load.mem_valid_SB_LUT4_I2_I3[2] I2=soc.load.mem_valid_SB_LUT4_I2_I3[3] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3[0] O=soc.load.mem_valid_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.bram_only.mem.0.0_WADDR_2[0] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3[0] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_1_I0[3] O=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001001001000
.gate SB_DFF C=clock_out D=soc.bram_only.mem.0.0_RADDR_6 Q=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[2] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_1_I0[2] O=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_addr[3] I2=soc.load.mem_addr[3] I3=soc.processeur_actif O=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_1_I0[0] I1=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_1_I0[1] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_1_I0[2] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_1_I0[3] O=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[3] I1=soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_1_I0[0] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_1_I0[1] O=soc.load.mem_valid_SB_LUT4_I2_I3_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001001001000
.gate SB_LUT4 I0=$false I1=soc.load.mem_addr[10] I2=soc.cpu.mem_addr[10] I3=soc.processeur_actif O=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=soc.load.mem_addr[11] I2=soc.cpu.mem_addr[11] I3=soc.processeur_actif O=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=soc.load.mem_addr[12] I2=soc.cpu.mem_addr[12] I3=soc.processeur_actif O=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=soc.load.mem_addr[13] I2=soc.cpu.mem_addr[13] I3=soc.processeur_actif O=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0] I1=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I2=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I3=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[3] O=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFESR C=clock_out D=soc.load.mem_wdata_SB_DFFESR_Q_D E=soc.load.mem_wdata_SB_DFFESS_Q_E Q=soc.load.mem_wdata[0] R=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.load.mem_wdata_SB_DFFESR_Q_1_D E=soc.load.mem_wdata_SB_DFFESS_Q_E Q=soc.load.mem_wdata[2] R=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.load.word[26] E=soc.activer_load_firmware_SB_LUT4_I1_O Q=soc.load.mem_wdata[26] R=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.load.word[25] E=soc.activer_load_firmware_SB_LUT4_I1_O Q=soc.load.mem_wdata[25] R=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.load.word[24] E=soc.activer_load_firmware_SB_LUT4_I1_O Q=soc.load.mem_wdata[24] R=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.load.word[23] E=soc.activer_load_firmware_SB_LUT4_I1_O Q=soc.load.mem_wdata[23] R=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.load.word[22] E=soc.activer_load_firmware_SB_LUT4_I1_O Q=soc.load.mem_wdata[22] R=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.load.word[21] E=soc.activer_load_firmware_SB_LUT4_I1_O Q=soc.load.mem_wdata[21] R=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.load.word[20] E=soc.activer_load_firmware_SB_LUT4_I1_O Q=soc.load.mem_wdata[20] R=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.load.word[19] E=soc.activer_load_firmware_SB_LUT4_I1_O Q=soc.load.mem_wdata[19] R=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.load.word[18] E=soc.activer_load_firmware_SB_LUT4_I1_O Q=soc.load.mem_wdata[18] R=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.load.word[17] E=soc.activer_load_firmware_SB_LUT4_I1_O Q=soc.load.mem_wdata[17] R=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2] I2=soc.load.mem_wdata_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1] I3=soc.load.mem_wdata_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2] O=soc.load.mem_wdata_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111111
.gate SB_LUT4 I0=$false I1=soc.load.mem_wdata_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I2=soc.load.mem_wdata_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I3=soc.load.mem_wdata_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2] O=soc.load.mem_wdata_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.load.word[2] I1=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[3] I2=soc.load.mem_wdata_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.load.mem_addr_SB_DFFESR_Q_17_D_SB_LUT4_I3_O[0] O=soc.load.mem_wdata_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001110000
.gate SB_LUT4 I0=soc.load.hex_code[10] I1=soc.load.hex_code[2] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[2] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1] O=soc.load.mem_wdata_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=soc.load.bhc3.first_hex.hex[2] I1=soc.load.bhc3.last_hex.hex[2] I2=soc.load.mem_wdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I3=soc.load.etat_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2] O=soc.load.mem_wdata_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=soc.load.bhc1.first_hex.hex[2] I1=soc.load.bhc4.first_hex.hex[2] I2=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2] I3=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[1] O=soc.load.mem_wdata_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=soc.load.bhc1.last_hex.hex[2] I1=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1] I2=soc.load.mem_wdata_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2] I3=soc.load.mem_wdata_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3] O=soc.load.mem_wdata_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.bhc2.last_hex.hex[2] I3=soc.load.mem_wdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1] O=soc.load.mem_wdata_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.bhc2.first_hex.hex[2] I1=soc.load.bhc4.last_hex.hex[2] I2=soc.load.mem_wdata_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I3=soc.load.etat_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3] O=soc.load.mem_wdata_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFESR C=clock_out D=soc.load.mem_wdata_SB_DFFESR_Q_2_D E=soc.load.mem_wdata_SB_DFFESS_Q_E Q=soc.load.mem_wdata[4] R=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.load.word[16] E=soc.activer_load_firmware_SB_LUT4_I1_O Q=soc.load.mem_wdata[16] R=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.load.word[15] E=soc.activer_load_firmware_SB_LUT4_I1_O Q=soc.load.mem_wdata[15] R=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.load.word[14] E=soc.activer_load_firmware_SB_LUT4_I1_O Q=soc.load.mem_wdata[14] R=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.load.word[13] E=soc.activer_load_firmware_SB_LUT4_I1_O Q=soc.load.mem_wdata[13] R=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.load.word[12] E=soc.activer_load_firmware_SB_LUT4_I1_O Q=soc.load.mem_wdata[12] R=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.load.word[11] E=soc.activer_load_firmware_SB_LUT4_I1_O Q=soc.load.mem_wdata[11] R=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.load.word[10] E=soc.activer_load_firmware_SB_LUT4_I1_O Q=soc.load.mem_wdata[10] R=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.load.word[9] E=soc.activer_load_firmware_SB_LUT4_I1_O Q=soc.load.mem_wdata[9] R=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.load.word[8] E=soc.activer_load_firmware_SB_LUT4_I1_O Q=soc.load.mem_wdata[8] R=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.mem_wdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2] I3=soc.load.mem_wdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1] O=soc.load.mem_wdata_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=soc.load.hex_code[12] I1=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1] I2=soc.load.mem_wdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=soc.load.mem_addr_SB_DFFESR_Q_17_D_SB_LUT4_I3_O[0] O=soc.load.mem_wdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001110000
.gate SB_LUT4 I0=soc.load.hex_code[4] I1=soc.load.word[4] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[2] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[3] O=soc.load.mem_wdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFESR C=clock_out D=soc.load.mem_wdata_SB_DFFESR_Q_3_D E=soc.load.mem_wdata_SB_DFFESS_Q_E Q=soc.load.mem_wdata[5] R=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.load.hex_code[13] I1=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1] I2=soc.load.mem_wdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2] I3=soc.load.mem_wdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3] O=soc.load.mem_wdata_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.load.word[5] I1=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[3] I2=soc.load.mem_wdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.load.mem_addr_SB_DFFESR_Q_17_D_SB_LUT4_I3_O[0] O=soc.load.mem_wdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$false I1=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2] I2=soc.load.mem_wdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1] I3=soc.load.mem_wdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] O=soc.load.mem_wdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.load.bhc2.first_hex.hex[4] I1=soc.load.mem_wdata_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I2=soc.load.mem_wdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2] I3=soc.load.mem_wdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3] O=soc.load.mem_wdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=soc.load.bhc3.last_hex.hex[4] I1=soc.load.mem_wdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I2=soc.load.mem_wdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2] I3=soc.load.mem_wdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3] O=soc.load.mem_wdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.bhc1.last_hex.hex[4] I3=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1] O=soc.load.mem_wdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.bhc3.first_hex.hex[4] I1=soc.load.bhc4.last_hex.hex[4] I2=soc.load.etat_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2] I3=soc.load.etat_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3] O=soc.load.mem_wdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.bhc2.last_hex.hex[4] I3=soc.load.mem_wdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1] O=soc.load.mem_wdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.bhc1.first_hex.hex[4] I1=soc.load.bhc4.first_hex.hex[4] I2=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2] I3=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[1] O=soc.load.mem_wdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.hex_code[5] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[2] O=soc.load.mem_wdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=clock_out D=soc.load.mem_wdata_SB_DFFESR_Q_4_D E=soc.load.mem_wdata_SB_DFFESS_Q_E Q=soc.load.mem_wdata[6] R=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2] I1=soc.load.mem_wdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[1] I2=soc.load.mem_wdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[2] I3=soc.load.mem_wdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[3] O=soc.load.mem_wdata_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010101011111111
.gate SB_LUT4 I0=soc.load.bhc3.last_hex.hex[6] I1=soc.load.mem_wdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I2=soc.load.mem_wdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2] I3=soc.load.mem_wdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3] O=soc.load.mem_wdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=soc.load.bhc1.first_hex.hex[6] I1=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I2=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2] I3=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[3] O=soc.load.mem_wdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=soc.load.word[6] I1=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[3] I2=soc.load.mem_wdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2] I3=soc.load.mem_addr_SB_DFFESR_Q_17_D_SB_LUT4_I3_O[0] O=soc.load.mem_wdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001110000
.gate SB_LUT4 I0=soc.load.hex_code[6] I1=soc.load.hex_code[14] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[2] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1] O=soc.load.mem_wdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=$false I1=soc.load.hex_rank[2] I2=soc.load.hex_rank[1] I3=soc.load.hex_rank[0] O=soc.load.mem_wdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.bhc2.last_hex.hex[6] I3=soc.load.mem_wdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1] O=soc.load.mem_wdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.bhc2.first_hex.hex[6] I1=soc.load.bhc4.first_hex.hex[6] I2=soc.load.mem_wdata_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I3=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2] O=soc.load.mem_wdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=$false I1=soc.load.hex_rank[2] I2=soc.load.hex_rank[1] I3=soc.load.hex_rank[0] O=soc.load.mem_wdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_DFFESR C=clock_out D=soc.load.word[31] E=soc.activer_load_firmware_SB_LUT4_I1_O Q=soc.load.mem_wdata[31] R=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.load.word[30] E=soc.activer_load_firmware_SB_LUT4_I1_O Q=soc.load.mem_wdata[30] R=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.load.word[29] E=soc.activer_load_firmware_SB_LUT4_I1_O Q=soc.load.mem_wdata[29] R=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.load.word[28] E=soc.activer_load_firmware_SB_LUT4_I1_O Q=soc.load.mem_wdata[28] R=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.load.word[27] E=soc.activer_load_firmware_SB_LUT4_I1_O Q=soc.load.mem_wdata[27] R=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.mem_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I2[0] I3=soc.load.mem_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I2[1] O=soc.load.mem_wdata_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=soc.load.hex_code[0] I1=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[2] I2=soc.load.mem_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=soc.load.mem_addr_SB_DFFESR_Q_17_D_SB_LUT4_I3_O[0] O=soc.load.mem_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001110000
.gate SB_LUT4 I0=soc.load.bhc1.first_hex.hex[0] I1=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3] O=soc.load.mem_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011110000
.gate SB_LUT4 I0=soc.load.hex_code[8] I1=soc.load.word[0] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[3] O=soc.load.mem_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFESS C=clock_out D=soc.load.mem_wdata_SB_DFFESS_Q_D E=soc.load.mem_wdata_SB_DFFESS_Q_E Q=soc.load.mem_wdata[1] S=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=soc.load.mem_wdata_SB_DFFESS_Q_1_D E=soc.load.mem_wdata_SB_DFFESS_Q_E Q=soc.load.mem_wdata[3] S=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2] I1=soc.load.mem_wdata_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[1] I2=soc.load.mem_wdata_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2] I3=soc.load.mem_wdata_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[3] O=soc.load.mem_wdata_SB_DFFESS_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010101011111111
.gate SB_LUT4 I0=soc.load.bhc2.first_hex.hex[3] I1=soc.load.mem_wdata_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I2=soc.load.mem_wdata_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2] I3=soc.load.mem_wdata_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3] O=soc.load.mem_wdata_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=soc.load.bhc1.first_hex.hex[3] I1=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I2=soc.load.mem_wdata_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2] I3=soc.load.mem_wdata_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3] O=soc.load.mem_wdata_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.bhc1.last_hex.hex[3] I3=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1] O=soc.load.mem_wdata_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.bhc2.last_hex.hex[3] I1=soc.load.bhc4.last_hex.hex[3] I2=soc.load.mem_wdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1] I3=soc.load.etat_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3] O=soc.load.mem_wdata_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.load.hex_code[11] I1=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3] O=soc.load.mem_wdata_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$false I1=soc.load.hex_rank[2] I2=soc.load.hex_rank[1] I3=soc.load.hex_rank[0] O=soc.load.mem_wdata_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.bhc3.first_hex.hex[3] I3=soc.load.etat_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2] O=soc.load.mem_wdata_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.bhc3.last_hex.hex[3] I1=soc.load.bhc4.first_hex.hex[3] I2=soc.load.mem_wdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I3=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2] O=soc.load.mem_wdata_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFESS C=clock_out D=soc.load.mem_wdata_SB_DFFESS_Q_2_D E=soc.load.mem_wdata_SB_DFFESS_Q_E Q=soc.load.mem_wdata[7] S=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=soc.load.hex_code[15] I1=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1] I2=soc.load.mem_wdata_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[2] I3=soc.load.mem_addr_SB_DFFESR_Q_17_D_SB_LUT4_I3_O[0] O=soc.load.mem_wdata_SB_DFFESS_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111110001111
.gate SB_LUT4 I0=soc.load.hex_code[7] I1=soc.load.word[7] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[2] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[3] O=soc.load.mem_wdata_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2[0] I3=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2[1] O=soc.load.mem_wdata_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0] I1=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2] I3=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3] O=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000011110000
.gate SB_LUT4 I0=soc.load.hex_code[9] I1=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1] I2=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3] O=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=soc.load.hex_code[1] I1=soc.load.word[1] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[2] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[3] O=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.load.bhc1.last_hex.hex[1] I1=soc.load.bhc4.first_hex.hex[1] I2=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2] I3=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1] O=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=soc.load.bhc2.first_hex.hex[1] I1=soc.load.bhc4.last_hex.hex[1] I2=soc.load.mem_wdata_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I3=soc.load.etat_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3] O=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=soc.load.bhc3.first_hex.hex[1] I1=soc.load.etat_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2] I2=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2] I3=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3] O=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.bhc2.last_hex.hex[1] I3=soc.load.mem_wdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1] O=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.bhc1.first_hex.hex[1] I1=soc.load.bhc3.last_hex.hex[1] I2=soc.load.mem_wdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I3=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[1] O=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=$false I1=soc.load.hex_rank[2] I2=soc.load.hex_rank[1] I3=soc.load.hex_rank[0] O=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.bhc1.last_hex.hex[6] I3=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1] O=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.load.bhc3.first_hex.hex[6] I1=soc.load.bhc4.last_hex.hex[6] I2=soc.load.etat_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2] I3=soc.load.etat_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3] O=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=$false I1=soc.load.hex_rank[2] I2=soc.load.hex_rank[1] I3=soc.load.hex_rank[0] O=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=soc.load.hex_rank[2] I2=soc.load.hex_rank[1] I3=soc.load.hex_rank[0] O=soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.activer_load_firmware I3=soc.load.mem_wstrb_SB_DFFESR_Q_E_SB_LUT4_O_I2[2] O=soc.load.mem_wdata_SB_DFFESS_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clock_out D=soc.load.mem_wstrb_SB_DFFESR_Q_D E=soc.load.mem_wstrb_SB_DFFESR_Q_E[1] Q=soc.load.mem_wstrb[2] R=soc.activer_load_firmware_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.load.mem_wstrb_SB_DFFESR_Q_1_D E=soc.load.mem_wstrb_SB_DFFESR_Q_E[1] Q=soc.load.mem_wstrb[0] R=soc.activer_load_firmware_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.prefetched_high_word_SB_LUT4_I1_O[3] I3=soc.load.mem_wstrb_SB_DFFESR_Q_E_SB_LUT4_O_I2[2] O=soc.load.mem_wstrb_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[3] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_1_O[1] I3=soc.cpu.prefetched_high_word_SB_LUT4_I1_O[3] O=soc.load.mem_wstrb_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=$false I1=soc.activer_load_firmware I2=soc.load.mem_wstrb_SB_DFFESR_Q_E_SB_LUT4_O_I2[1] I3=soc.load.mem_wstrb_SB_DFFESR_Q_E_SB_LUT4_O_I2[2] O=soc.load.mem_wstrb_SB_DFFESR_Q_E[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0] I3=soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[3] O=soc.load.mem_wstrb_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1] O=soc.load.mem_wstrb_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb[2] I2=soc.cpu.mem_wstrb[3] I3=soc.processeur_actif O=soc.load.mem_wstrb_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb[2] I2=soc.cpu.mem_wstrb[2] I3=soc.processeur_actif O=soc.load.mem_wstrb_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb[2] I2=soc.cpu.mem_wstrb[1] I3=soc.processeur_actif O=soc.load.mem_wstrb_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wstrb[0] I2=soc.load.mem_wstrb[0] I3=soc.processeur_actif O=soc.load.mem_wstrb_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_DFFSR C=clock_out D=soc.load.mem_wstrb_SB_LUT4_I2_O[0] Q=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[0] R=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.load.mem_wstrb_SB_LUT4_I1_O[0] Q=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[3] R=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.load.mem_wstrb_SB_LUT4_I1_O[2] Q=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[2] R=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.load.mem_wstrb_SB_LUT4_I1_O[1] Q=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[1] R=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.bram_ready O=soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I1_O[0] I2=soc.load.mem_wstrb_SB_LUT4_I1_O[1] I3=soc.load.mem_wstrb_SB_LUT4_I1_O[2] O=soc.load.mem_wstrb_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_DFFESR C=clock_out D=soc.load.offset_SB_DFFESR_Q_D E=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_O Q=soc.load.offset[19] R=soc.activer_load_firmware_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.load.offset_SB_DFFESR_Q_1_D E=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_O Q=soc.load.offset[18] R=soc.activer_load_firmware_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.load.offset_SB_DFFESR_Q_10_D E=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_O Q=soc.load.offset[9] R=soc.activer_load_firmware_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0] I1=$false I2=soc.load.offset[9] I3=soc.load.offset_SB_DFFESR_Q_10_D_SB_LUT4_O_I3 O=soc.load.offset_SB_DFFESR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:157.19-157.29|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=soc.load.offset_SB_DFFESR_Q_11_D_SB_LUT4_O_I3 CO=soc.load.offset_SB_DFFESR_Q_10_D_SB_LUT4_O_I3 I0=$false I1=soc.load.offset[8]
.attr src "load_firmware.v:157.19-157.29|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.load.offset_SB_DFFESR_Q_11_D E=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_O Q=soc.load.offset[8] R=soc.activer_load_firmware_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0] I1=$false I2=soc.load.offset[8] I3=soc.load.offset_SB_DFFESR_Q_11_D_SB_LUT4_O_I3 O=soc.load.offset_SB_DFFESR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:157.19-157.29|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=soc.load.offset_SB_DFFESR_Q_12_D_SB_LUT4_O_I3 CO=soc.load.offset_SB_DFFESR_Q_11_D_SB_LUT4_O_I3 I0=$false I1=soc.load.offset[7]
.attr src "load_firmware.v:157.19-157.29|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.load.offset_SB_DFFESR_Q_12_D E=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_O Q=soc.load.offset[7] R=soc.activer_load_firmware_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0] I1=$false I2=soc.load.offset[7] I3=soc.load.offset_SB_DFFESR_Q_12_D_SB_LUT4_O_I3 O=soc.load.offset_SB_DFFESR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:157.19-157.29|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=soc.load.offset_SB_DFFESR_Q_13_D_SB_LUT4_O_I3 CO=soc.load.offset_SB_DFFESR_Q_12_D_SB_LUT4_O_I3 I0=$false I1=soc.load.offset[6]
.attr src "load_firmware.v:157.19-157.29|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.load.offset_SB_DFFESR_Q_13_D E=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_O Q=soc.load.offset[6] R=soc.activer_load_firmware_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0] I1=$false I2=soc.load.offset[6] I3=soc.load.offset_SB_DFFESR_Q_13_D_SB_LUT4_O_I3 O=soc.load.offset_SB_DFFESR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:157.19-157.29|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=soc.load.offset_SB_DFFESR_Q_14_D_SB_LUT4_O_I3 CO=soc.load.offset_SB_DFFESR_Q_13_D_SB_LUT4_O_I3 I0=$false I1=soc.load.offset[5]
.attr src "load_firmware.v:157.19-157.29|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.load.offset_SB_DFFESR_Q_14_D E=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_O Q=soc.load.offset[5] R=soc.activer_load_firmware_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0] I1=$false I2=soc.load.offset[5] I3=soc.load.offset_SB_DFFESR_Q_14_D_SB_LUT4_O_I3 O=soc.load.offset_SB_DFFESR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:157.19-157.29|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=soc.load.offset_SB_DFFESR_Q_15_D_SB_LUT4_O_I3 CO=soc.load.offset_SB_DFFESR_Q_14_D_SB_LUT4_O_I3 I0=$false I1=soc.load.offset[4]
.attr src "load_firmware.v:157.19-157.29|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.load.offset_SB_DFFESR_Q_15_D E=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_O Q=soc.load.offset[4] R=soc.activer_load_firmware_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0] I1=$false I2=soc.load.offset[4] I3=soc.load.offset_SB_DFFESR_Q_15_D_SB_LUT4_O_I3 O=soc.load.offset_SB_DFFESR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:157.19-157.29|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=soc.load.offset[2] CO=soc.load.offset_SB_DFFESR_Q_15_D_SB_LUT4_O_I3 I0=$false I1=soc.load.offset[3]
.attr src "load_firmware.v:157.19-157.29|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.load.offset_SB_DFFESR_Q_16_D E=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_O Q=soc.load.offset[3] R=soc.activer_load_firmware_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0] I1=$false I2=soc.load.offset[3] I3=soc.load.offset[2] O=soc.load.offset_SB_DFFESR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:157.19-157.29|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_DFFESR C=clock_out D=soc.load.offset_SB_DFFESR_Q_17_D E=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_O Q=soc.load.offset[2] R=soc.activer_load_firmware_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.offset[2] I3=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0] O=soc.load.offset_SB_DFFESR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0] I1=$false I2=soc.load.offset[18] I3=soc.load.offset_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 O=soc.load.offset_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:157.19-157.29|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=soc.load.offset_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 CO=soc.load.offset_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 I0=$false I1=soc.load.offset[17]
.attr src "load_firmware.v:157.19-157.29|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.load.offset_SB_DFFESR_Q_2_D E=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_O Q=soc.load.offset[17] R=soc.activer_load_firmware_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0] I1=$false I2=soc.load.offset[17] I3=soc.load.offset_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 O=soc.load.offset_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:157.19-157.29|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=soc.load.offset_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 CO=soc.load.offset_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 I0=$false I1=soc.load.offset[16]
.attr src "load_firmware.v:157.19-157.29|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.load.offset_SB_DFFESR_Q_3_D E=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_O Q=soc.load.offset[16] R=soc.activer_load_firmware_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0] I1=$false I2=soc.load.offset[16] I3=soc.load.offset_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 O=soc.load.offset_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:157.19-157.29|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=soc.load.offset_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 CO=soc.load.offset_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 I0=$false I1=soc.load.offset[15]
.attr src "load_firmware.v:157.19-157.29|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.load.offset_SB_DFFESR_Q_4_D E=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_O Q=soc.load.offset[15] R=soc.activer_load_firmware_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0] I1=$false I2=soc.load.offset[15] I3=soc.load.offset_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 O=soc.load.offset_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:157.19-157.29|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=soc.load.offset_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 CO=soc.load.offset_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 I0=$false I1=soc.load.offset[14]
.attr src "load_firmware.v:157.19-157.29|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.load.offset_SB_DFFESR_Q_5_D E=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_O Q=soc.load.offset[14] R=soc.activer_load_firmware_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0] I1=$false I2=soc.load.offset[14] I3=soc.load.offset_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 O=soc.load.offset_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:157.19-157.29|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=soc.load.offset_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 CO=soc.load.offset_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 I0=$false I1=soc.load.offset[13]
.attr src "load_firmware.v:157.19-157.29|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.load.offset_SB_DFFESR_Q_6_D E=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_O Q=soc.load.offset[13] R=soc.activer_load_firmware_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0] I1=$false I2=soc.load.offset[13] I3=soc.load.offset_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 O=soc.load.offset_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:157.19-157.29|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=soc.load.offset_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 CO=soc.load.offset_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 I0=$false I1=soc.load.offset[12]
.attr src "load_firmware.v:157.19-157.29|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.load.offset_SB_DFFESR_Q_7_D E=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_O Q=soc.load.offset[12] R=soc.activer_load_firmware_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0] I1=$false I2=soc.load.offset[12] I3=soc.load.offset_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 O=soc.load.offset_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:157.19-157.29|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=soc.load.offset_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 CO=soc.load.offset_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 I0=$false I1=soc.load.offset[11]
.attr src "load_firmware.v:157.19-157.29|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.load.offset_SB_DFFESR_Q_8_D E=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_O Q=soc.load.offset[11] R=soc.activer_load_firmware_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0] I1=$false I2=soc.load.offset[11] I3=soc.load.offset_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 O=soc.load.offset_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:157.19-157.29|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=soc.load.offset_SB_DFFESR_Q_9_D_SB_LUT4_O_I3 CO=soc.load.offset_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 I0=$false I1=soc.load.offset[10]
.attr src "load_firmware.v:157.19-157.29|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.load.offset_SB_DFFESR_Q_9_D E=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_O Q=soc.load.offset[10] R=soc.activer_load_firmware_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0] I1=$false I2=soc.load.offset[10] I3=soc.load.offset_SB_DFFESR_Q_9_D_SB_LUT4_O_I3 O=soc.load.offset_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:157.19-157.29|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=soc.load.offset_SB_DFFESR_Q_10_D_SB_LUT4_O_I3 CO=soc.load.offset_SB_DFFESR_Q_9_D_SB_LUT4_O_I3 I0=$false I1=soc.load.offset[9]
.attr src "load_firmware.v:157.19-157.29|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0] I1=$false I2=soc.load.offset[19] I3=soc.load.offset_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=soc.load.offset_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:157.19-157.29|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=soc.load.offset_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 CO=soc.load.offset_SB_DFFESR_Q_D_SB_LUT4_O_I3 I0=$false I1=soc.load.offset[18]
.attr src "load_firmware.v:157.19-157.29|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clock_out D=soc.load.word_SB_DFFE_Q_D E=soc.load.word_SB_DFFE_Q_E Q=soc.load.word[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.load.word_SB_DFFE_Q_1_D E=soc.load.word_SB_DFFE_Q_E Q=soc.load.word[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.load.word_SB_DFFE_Q_10_D E=soc.load.byte_rank_SB_DFFESS_Q_1_D_SB_LUT4_I2_O Q=soc.load.word[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.load.hex_converter.msb_hex.bits[1] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] I3=soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2] O=soc.load.word_SB_DFFE_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_DFFE C=clock_out D=soc.load.word_SB_DFFE_Q_11_D E=soc.load.byte_rank_SB_DFFESS_Q_1_D_SB_LUT4_I2_O Q=soc.load.word[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.load.hex_converter.msb_hex.bits[0] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3] O=soc.load.word_SB_DFFE_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_DFFE C=clock_out D=soc.load.word_SB_DFFE_Q_12_D E=soc.load.byte_rank_SB_DFFESS_Q_1_D_SB_LUT4_I2_O Q=soc.load.word[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.load.hex_converter.lsb_hex.bits[3] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3] O=soc.load.word_SB_DFFE_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_DFFE C=clock_out D=soc.load.word_SB_DFFE_Q_13_D E=soc.load.byte_rank_SB_DFFESS_Q_1_D_SB_LUT4_I2_O Q=soc.load.word[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.load.hex_converter.lsb_hex.bits[2] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2] O=soc.load.word_SB_DFFE_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_DFFE C=clock_out D=soc.load.word_SB_DFFE_Q_14_D E=soc.load.byte_rank_SB_DFFESS_Q_1_D_SB_LUT4_I2_O Q=soc.load.word[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.load.hex_converter.lsb_hex.bits[1] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2] O=soc.load.word_SB_DFFE_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_DFFE C=clock_out D=soc.load.word_SB_DFFE_Q_15_D E=soc.load.byte_rank_SB_DFFESS_Q_1_D_SB_LUT4_I2_O Q=soc.load.word[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.load.hex_converter.lsb_hex.bits[0] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] I3=soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0] O=soc.load.word_SB_DFFE_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_DFFE C=clock_out D=soc.load.word_SB_DFFE_Q_16_D E=soc.load.word_SB_DFFE_Q_23_E Q=soc.load.word[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.load.hex_converter.msb_hex.bits[3] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2] O=soc.load.word_SB_DFFE_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_DFFE C=clock_out D=soc.load.word_SB_DFFE_Q_17_D E=soc.load.word_SB_DFFE_Q_23_E Q=soc.load.word[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.load.hex_converter.msb_hex.bits[2] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] I3=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_9_D[2] O=soc.load.word_SB_DFFE_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_DFFE C=clock_out D=soc.load.word_SB_DFFE_Q_18_D E=soc.load.word_SB_DFFE_Q_23_E Q=soc.load.word[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.load.hex_converter.msb_hex.bits[1] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] I3=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_10_D[1] O=soc.load.word_SB_DFFE_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_DFFE C=clock_out D=soc.load.word_SB_DFFE_Q_19_D E=soc.load.word_SB_DFFE_Q_23_E Q=soc.load.word[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.load.hex_converter.msb_hex.bits[0] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] I3=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_11_D[2] O=soc.load.word_SB_DFFE_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=$false I1=soc.load.hex_converter.msb_hex.bits[2] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1] O=soc.load.word_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_DFFE C=clock_out D=soc.load.word_SB_DFFE_Q_2_D E=soc.load.word_SB_DFFE_Q_E Q=soc.load.word[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.load.word_SB_DFFE_Q_20_D E=soc.load.word_SB_DFFE_Q_23_E Q=soc.load.word[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.load.hex_converter.lsb_hex.bits[3] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] I3=soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O[1] O=soc.load.word_SB_DFFE_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_DFFE C=clock_out D=soc.load.word_SB_DFFE_Q_21_D E=soc.load.word_SB_DFFE_Q_23_E Q=soc.load.word[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.load.hex_converter.lsb_hex.bits[2] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] I3=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_13_D[2] O=soc.load.word_SB_DFFE_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_DFFE C=clock_out D=soc.load.word_SB_DFFE_Q_22_D E=soc.load.word_SB_DFFE_Q_23_E Q=soc.load.word[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.load.hex_converter.lsb_hex.bits[1] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] I3=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_14_D[2] O=soc.load.word_SB_DFFE_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_DFFE C=clock_out D=soc.load.word_SB_DFFE_Q_23_D E=soc.load.word_SB_DFFE_Q_23_E Q=soc.load.word[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.load.hex_converter.lsb_hex.bits[0] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] I3=soc.cpu.latched_is_lh_SB_LUT4_I1_O[2] O=soc.load.word_SB_DFFE_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_DFFE C=clock_out D=soc.load.word_SB_DFFE_Q_24_D E=soc.load.word_SB_DFFE_Q_31_E Q=soc.load.word[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.load.hex_converter.msb_hex.bits[3] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] I3=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3] O=soc.load.word_SB_DFFE_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_DFFE C=clock_out D=soc.load.word_SB_DFFE_Q_25_D E=soc.load.word_SB_DFFE_Q_31_E Q=soc.load.word[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.load.hex_converter.msb_hex.bits[2] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] I3=soc.load.hex_code_SB_DFFE_Q_9_D[0] O=soc.load.word_SB_DFFE_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_DFFE C=clock_out D=soc.load.word_SB_DFFE_Q_26_D E=soc.load.word_SB_DFFE_Q_31_E Q=soc.load.word[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.load.hex_converter.msb_hex.bits[1] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] I3=soc.load.hex_code_SB_DFFE_Q_2_D[1] O=soc.load.word_SB_DFFE_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_DFFE C=clock_out D=soc.load.word_SB_DFFE_Q_27_D E=soc.load.word_SB_DFFE_Q_31_E Q=soc.load.word[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.load.hex_converter.msb_hex.bits[0] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] I3=soc.load.hex_code_SB_DFFE_Q_3_D[1] O=soc.load.word_SB_DFFE_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_DFFE C=clock_out D=soc.load.word_SB_DFFE_Q_28_D E=soc.load.word_SB_DFFE_Q_31_E Q=soc.load.word[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.load.hex_converter.lsb_hex.bits[3] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] I3=soc.load.hex_code_SB_DFFE_Q_4_D[2] O=soc.load.word_SB_DFFE_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_DFFE C=clock_out D=soc.load.word_SB_DFFE_Q_29_D E=soc.load.word_SB_DFFE_Q_31_E Q=soc.load.word[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.load.hex_converter.lsb_hex.bits[2] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] I3=soc.load.hex_code_SB_DFFE_Q_5_D[1] O=soc.load.word_SB_DFFE_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=$false I1=soc.load.hex_converter.msb_hex.bits[1] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] I3=soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3] O=soc.load.word_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_DFFE C=clock_out D=soc.load.word_SB_DFFE_Q_3_D E=soc.load.word_SB_DFFE_Q_E Q=soc.load.word[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clock_out D=soc.load.word_SB_DFFE_Q_30_D E=soc.load.word_SB_DFFE_Q_31_E Q=soc.load.word[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.load.hex_converter.lsb_hex.bits[1] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] I3=soc.load.hex_code_SB_DFFE_Q_6_D[1] O=soc.load.word_SB_DFFE_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_DFFE C=clock_out D=soc.load.word_SB_DFFE_Q_31_D E=soc.load.word_SB_DFFE_Q_31_E Q=soc.load.word[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.load.hex_converter.lsb_hex.bits[0] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] I3=soc.load.hex_code_SB_DFFE_Q_7_D[0] O=soc.load.word_SB_DFFE_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_LUT4 I0=$false I1=soc.load.hex_converter.msb_hex.bits[0] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2] O=soc.load.word_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_DFFE C=clock_out D=soc.load.word_SB_DFFE_Q_4_D E=soc.load.word_SB_DFFE_Q_E Q=soc.load.word[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.load.hex_converter.lsb_hex.bits[3] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] I3=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_4_D[2] O=soc.load.word_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_DFFE C=clock_out D=soc.load.word_SB_DFFE_Q_5_D E=soc.load.word_SB_DFFE_Q_E Q=soc.load.word[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.load.hex_converter.lsb_hex.bits[2] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2] O=soc.load.word_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_DFFE C=clock_out D=soc.load.word_SB_DFFE_Q_6_D E=soc.load.word_SB_DFFE_Q_E Q=soc.load.word[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.load.hex_converter.lsb_hex.bits[1] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3] O=soc.load.word_SB_DFFE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_DFFE C=clock_out D=soc.load.word_SB_DFFE_Q_7_D E=soc.load.word_SB_DFFE_Q_E Q=soc.load.word[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.load.hex_converter.lsb_hex.bits[0] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] I3=soc.cpu.mem_16bit_buffer_SB_DFFE_Q_7_D[3] O=soc.load.word_SB_DFFE_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_DFFE C=clock_out D=soc.load.word_SB_DFFE_Q_8_D E=soc.load.byte_rank_SB_DFFESS_Q_1_D_SB_LUT4_I2_O Q=soc.load.word[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.load.hex_converter.msb_hex.bits[3] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2] O=soc.load.word_SB_DFFE_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_DFFE C=clock_out D=soc.load.word_SB_DFFE_Q_9_D E=soc.load.byte_rank_SB_DFFESS_Q_1_D_SB_LUT4_I2_O Q=soc.load.word[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "load_firmware.v:91.1-350.4|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=soc.load.hex_converter.msb_hex.bits[2] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] I3=soc.load.word_SB_DFFE_Q_9_D_SB_LUT4_O_I3[2] O=soc.load.word_SB_DFFE_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111100
.gate SB_LUT4 I0=$false I1=soc.load.word_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0] I2=soc.load.word_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1] I3=soc.load.word_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2] O=soc.load.word_SB_DFFE_Q_9_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[14] I3=iomem_ready_SB_LUT4_I0_1_O[1] O=soc.load.word_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[14] I2=iomem_ready_SB_LUT4_I0_1_O[1] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] O=soc.load.word_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000001111
.gate SB_LUT4 I0=$false I1=soc.load.hex_converter.msb_hex.bits[3] I2=soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] I3=soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3] O=soc.load.word_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001100
.gate SB_DFFE C=clock_out D=soc.processeur_actif_SB_DFFE_Q_D E=soc.processeur_actif_SB_DFFE_Q_E Q=soc.processeur_actif
.attr module_not_derived 00000000000000000000000000000001
.attr src "picosoc.v:153.5-176.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=soc.boot_sequence[1] I3=soc.boot_sequence[0] O=soc.processeur_actif_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I3=soc.boot_sequence_SB_DFFSR_Q_R[1] O=soc.processeur_actif_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[1] I3=soc.processeur_actif O=soc.cpu.reg_pc_SB_DFFESR_Q_9_E[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.processeur_actif O=soc.processeur_actif_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_D[0] E=soc.simpleuart.cfg_divider_SB_DFFESS_Q_E Q=soc.simpleuart.cfg_divider[7] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:56.2-65.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_1_D[1] E=soc.simpleuart.cfg_divider_SB_DFFESS_Q_E Q=soc.simpleuart.cfg_divider[6] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:56.2-65.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_6_D E=soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E Q=soc.simpleuart.cfg_divider[28] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:56.2-65.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_7_D E=soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E Q=soc.simpleuart.cfg_divider[27] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:56.2-65.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_8_D E=soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E Q=soc.simpleuart.cfg_divider[26] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:56.2-65.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_9_D E=soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E Q=soc.simpleuart.cfg_divider[25] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:56.2-65.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_10_D E=soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E Q=soc.simpleuart.cfg_divider[24] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:56.2-65.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_11_D E=soc.simpleuart.cfg_divider_SB_DFFESR_Q_22_E Q=soc.simpleuart.cfg_divider[23] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:56.2-65.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_12_D E=soc.simpleuart.cfg_divider_SB_DFFESR_Q_22_E Q=soc.simpleuart.cfg_divider[22] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:56.2-65.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_13_D E=soc.simpleuart.cfg_divider_SB_DFFESR_Q_22_E Q=soc.simpleuart.cfg_divider[21] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:56.2-65.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_14_D E=soc.simpleuart.cfg_divider_SB_DFFESR_Q_22_E Q=soc.simpleuart.cfg_divider[20] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:56.2-65.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_15_D E=soc.simpleuart.cfg_divider_SB_DFFESR_Q_22_E Q=soc.simpleuart.cfg_divider[19] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:56.2-65.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=led5_SB_DFFESR_Q_D[1] E=soc.simpleuart.cfg_divider_SB_DFFESS_Q_E Q=soc.simpleuart.cfg_divider[5] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:56.2-65.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_16_D E=soc.simpleuart.cfg_divider_SB_DFFESR_Q_22_E Q=soc.simpleuart.cfg_divider[18] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:56.2-65.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_17_D E=soc.simpleuart.cfg_divider_SB_DFFESR_Q_22_E Q=soc.simpleuart.cfg_divider[17] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:56.2-65.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_18_D E=soc.simpleuart.cfg_divider_SB_DFFESR_Q_22_E Q=soc.simpleuart.cfg_divider[16] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:56.2-65.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I2=soc.load.mem_wstrb_SB_LUT4_I1_O[2] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] O=soc.simpleuart.cfg_divider_SB_DFFESR_Q_22_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011001100
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_19_D E=soc.simpleuart.cfg_divider_SB_DFFESR_Q_30_E Q=soc.simpleuart.cfg_divider[15] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:56.2-65.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_20_D E=soc.simpleuart.cfg_divider_SB_DFFESR_Q_30_E Q=soc.simpleuart.cfg_divider[14] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:56.2-65.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_21_D E=soc.simpleuart.cfg_divider_SB_DFFESR_Q_30_E Q=soc.simpleuart.cfg_divider[13] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:56.2-65.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_22_D E=soc.simpleuart.cfg_divider_SB_DFFESR_Q_30_E Q=soc.simpleuart.cfg_divider[12] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:56.2-65.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_23_D E=soc.simpleuart.cfg_divider_SB_DFFESR_Q_30_E Q=soc.simpleuart.cfg_divider[11] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:56.2-65.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_24_D E=soc.simpleuart.cfg_divider_SB_DFFESR_Q_30_E Q=soc.simpleuart.cfg_divider[10] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:56.2-65.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_25_D E=soc.simpleuart.cfg_divider_SB_DFFESR_Q_30_E Q=soc.simpleuart.cfg_divider[9] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:56.2-65.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=led4_SB_DFFESR_Q_D[1] E=soc.simpleuart.cfg_divider_SB_DFFESS_Q_E Q=soc.simpleuart.cfg_divider[4] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:56.2-65.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_26_D E=soc.simpleuart.cfg_divider_SB_DFFESR_Q_30_E Q=soc.simpleuart.cfg_divider[8] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:56.2-65.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I2=soc.load.mem_wstrb_SB_LUT4_I1_O[1] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] O=soc.simpleuart.cfg_divider_SB_DFFESR_Q_30_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011001100
.gate SB_DFFESR C=clock_out D=led3_SB_DFFESR_Q_D[1] E=soc.simpleuart.cfg_divider_SB_DFFESS_Q_E Q=soc.simpleuart.cfg_divider[3] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:56.2-65.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=led2_SB_DFFESR_Q_D[1] E=soc.simpleuart.cfg_divider_SB_DFFESS_Q_E Q=soc.simpleuart.cfg_divider[2] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:56.2-65.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=led1_SB_DFFESR_Q_D[1] E=soc.simpleuart.cfg_divider_SB_DFFESS_Q_E Q=soc.simpleuart.cfg_divider[1] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:56.2-65.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_3_D E=soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E Q=soc.simpleuart.cfg_divider[31] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:56.2-65.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_4_D E=soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E Q=soc.simpleuart.cfg_divider[30] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:56.2-65.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=gpio_SB_DFFESR_Q_5_D E=soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E Q=soc.simpleuart.cfg_divider[29] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:56.2-65.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I2=soc.load.mem_wstrb_SB_LUT4_I1_O[0] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] O=soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011001100
.gate SB_DFFESS C=clock_out D=gpio_SB_DFFESR_Q_2_D[1] E=soc.simpleuart.cfg_divider_SB_DFFESS_Q_E Q=soc.simpleuart.cfg_divider[0] S=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:56.2-65.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=$false I1=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I2=soc.load.mem_wstrb_SB_LUT4_I2_O[0] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] O=soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011001100
.gate SB_DFFESR C=clock_out D=soc.simpleuart.recv_pattern[7] E=soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O Q=soc.simpleuart.recv_buf_data[7] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.simpleuart.recv_pattern[6] E=soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O Q=soc.simpleuart.recv_buf_data[6] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.simpleuart.recv_pattern[5] E=soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O Q=soc.simpleuart.recv_buf_data[5] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.simpleuart.recv_pattern[4] E=soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O Q=soc.simpleuart.recv_buf_data[4] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.simpleuart.recv_pattern[3] E=soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O Q=soc.simpleuart.recv_buf_data[3] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.simpleuart.recv_pattern[2] E=soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O Q=soc.simpleuart.recv_buf_data[2] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.simpleuart.recv_pattern[1] E=soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O Q=soc.simpleuart.recv_buf_data[1] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.simpleuart.recv_pattern[0] E=soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O Q=soc.simpleuart.recv_buf_data[0] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFSR C=clock_out D=soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D Q=soc.simpleuart.recv_buf_valid R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.simpleuart.recv_buf_valid I1=soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[0] I2=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] I3=soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1] O=soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111100101010
.gate SB_LUT4 I0=$false I1=$false I2=soc.load.mem_wstrb_SB_LUT4_I2_O[0] I3=soc.load.mem_wstrb_SB_LUT4_I2_O[1] O=soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I3=soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1] O=soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O[0] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O[1] O=soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.simpleuart.recv_buf_valid I1=soc.simpleuart.recv_buf_data[0] I2=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] I3=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_O_I0[2] O=soc.simpleuart.recv_buf_valid_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000101111
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[0] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] O=soc.simpleuart.recv_buf_valid_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[0] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.simpleuart.recv_buf_valid_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=soc.simpleuart.recv_buf_data[3] I1=soc.simpleuart.recv_buf_valid I2=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] I3=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_O_I0[2] O=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=soc.simpleuart.recv_buf_data[4] I1=soc.simpleuart.recv_buf_valid I2=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] I3=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_O_I0[2] O=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_1_O[0] I1=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_1_O[1] I2=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_1_O[2] I3=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_1_O[3] O=soc.load.hex_code_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110010001100
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[4] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] O=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[4] I2=iomem_ready_SB_LUT4_I0_1_O[1] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] O=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000001111
.gate SB_LUT4 I0=soc.simpleuart.recv_buf_data[1] I1=soc.simpleuart.recv_buf_valid I2=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] I3=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_O_I0[2] O=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_2_O[0] I1=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_2_O[1] I2=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_2_O[2] I3=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_2_O[3] O=soc.load.hex_code_SB_DFFE_Q_6_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110010001100
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[1] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] O=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[1] I2=iomem_ready_SB_LUT4_I0_1_O[1] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] O=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000001111
.gate SB_LUT4 I0=$false I1=soc.simpleuart.recv_buf_valid I2=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] I3=soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_O_I0[2] O=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=soc.simpleuart.recv_buf_data[2] I2=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] I3=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_3_O[2] O=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_3_O_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=$false I1=soc.simpleuart.recv_buf_data[5] I2=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] I3=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_3_O[2] O=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_3_O_SB_LUT4_I3_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_3_O_SB_LUT4_I3_1_O[0] I1=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_3_O_SB_LUT4_I3_1_O[1] I2=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_3_O_SB_LUT4_I3_1_O[2] I3=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_3_O_SB_LUT4_I3_1_O[3] O=soc.load.hex_code_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110010001100
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[5] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] O=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_3_O_SB_LUT4_I3_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[5] I2=iomem_ready_SB_LUT4_I0_1_O[1] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] O=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_3_O_SB_LUT4_I3_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000001111
.gate SB_LUT4 I0=soc.bram_only.mem.0.24_RDATA_5_SB_LUT4_I3_O_SB_LUT4_I0_O[0] I1=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[2] I2=soc.bram_only.mem.0.24_RDATA_5_SB_LUT4_I3_O_SB_LUT4_I0_O[2] I3=soc.bram_only.mem.0.24_RDATA_5_SB_LUT4_I3_O_SB_LUT4_I0_O[3] O=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_3_O_SB_LUT4_I3_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000010110000
.gate SB_LUT4 I0=$false I1=soc.simpleuart.recv_buf_data[7] I2=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] I3=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_3_O[2] O=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_3_O_SB_LUT4_I3_2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_3_O_SB_LUT4_I3_2_O[0] I1=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_3_O_SB_LUT4_I3_2_O[1] I2=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_3_O_SB_LUT4_I3_2_O[2] I3=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_3_O_SB_LUT4_I3_2_O[3] O=soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110010001100
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[7] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] O=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_3_O_SB_LUT4_I3_2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[7] I2=iomem_ready_SB_LUT4_I0_1_O[1] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] O=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_3_O_SB_LUT4_I3_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000001111
.gate SB_LUT4 I0=soc.bram_only.mem.0.8_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0] I1=soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[2] I2=soc.bram_only.mem.0.8_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2] I3=soc.bram_only.mem.0.8_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3] O=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_3_O_SB_LUT4_I3_2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000010110000
.gate SB_LUT4 I0=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_3_O_SB_LUT4_I3_O[0] I1=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_3_O_SB_LUT4_I3_O[1] I2=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_3_O_SB_LUT4_I3_O[2] I3=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_3_O_SB_LUT4_I3_O[3] O=soc.load.hex_code_SB_DFFE_Q_5_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100011001100
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[2] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] O=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_3_O_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[2] I2=iomem_ready_SB_LUT4_I0_1_O[1] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] O=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000001111
.gate SB_LUT4 I0=soc.bram_only.mem.0.0_RDATA_11_SB_LUT4_I2_O_SB_LUT4_I1_O[0] I1=soc.bram_only.mem.0.0_RDATA_11_SB_LUT4_I2_O_SB_LUT4_I1_O[1] I2=soc.bram_only.mem.0.0_RDATA_11_SB_LUT4_I2_O_SB_LUT4_I1_O[2] I3=soc.bram_only.mem.0.0_RDATA_11_SB_LUT4_I2_O_SB_LUT4_I1_O[3] O=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_3_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000000110000
.gate SB_LUT4 I0=$false I1=soc.simpleuart.recv_buf_valid I2=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] O=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[25] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] O=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[25] I2=iomem_ready_SB_LUT4_I0_1_O[1] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] O=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000001111
.gate SB_LUT4 I0=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O_SB_LUT4_O_2_I0[0] I1=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O_SB_LUT4_O_2_I0[1] I2=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O_SB_LUT4_O_2_I0[2] I3=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O_SB_LUT4_O_2_I0[3] O=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010001000100
.gate SB_LUT4 I0=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0] I1=soc.bram_ready I2=soc.bram_only.mem.0.25_RDATA_6[0] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] O=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010001100
.gate SB_LUT4 I0=$false I1=soc.circuit.seed[25] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I3=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=soc.bram_only.mem.0.25_RDATA_6[0] I1=soc.bram_only.mem.0.25_RDATA_6[1] I2=soc.bram_only.mem.0.25_RDATA_6[2] I3=soc.bram_only.mem.0.25_RDATA_6[3] O=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O_SB_LUT4_O_2_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000010101
.gate SB_LUT4 I0=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] I1=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[1] I2=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[2] I3=soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[3] O=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O_SB_LUT4_O_2_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001010111
.gate SB_DFF C=clock_out D=gpio_SB_DFFESR_Q_9_D_SB_DFF_D_Q Q=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_O[0] I1=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_O[1] I2=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_O[2] I3=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_O[3] O=soc.load.hex_code_SB_DFFE_Q_4_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110010001100
.gate SB_LUT4 I0=$false I1=soc.circuit.lfsr[3] I2=soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] O=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[3] I2=iomem_ready_SB_LUT4_I0_1_O[1] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] O=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000001111
.gate SB_LUT4 I0=soc.bram_only.mem.0.0_RDATA_3_SB_LUT4_I2_O_SB_LUT4_I1_O[0] I1=soc.bram_only.mem.0.0_RDATA_3_SB_LUT4_I2_O_SB_LUT4_I1_O[1] I2=soc.bram_only.mem.0.0_RDATA_3_SB_LUT4_I2_O_SB_LUT4_I1_O[2] I3=soc.bram_only.mem.0.0_RDATA_3_SB_LUT4_I2_O_SB_LUT4_I1_O[3] O=soc.simpleuart.recv_buf_valid_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000000110000
.gate SB_DFFSR C=clock_out D=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D Q=soc.simpleuart.recv_divcnt[31] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_1_D Q=soc.simpleuart.recv_divcnt[30] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_10_D Q=soc.simpleuart.recv_divcnt[21] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFSR C=clock_out D=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_11_D Q=soc.simpleuart.recv_divcnt[20] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFSR C=clock_out D=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_12_D Q=soc.simpleuart.recv_divcnt[19] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFSR C=clock_out D=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_13_D Q=soc.simpleuart.recv_divcnt[18] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFSR C=clock_out D=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_14_D Q=soc.simpleuart.recv_divcnt[17] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFSR C=clock_out D=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_15_D Q=soc.simpleuart.recv_divcnt[16] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFSR C=clock_out D=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_16_D Q=soc.simpleuart.recv_divcnt[15] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFSR C=clock_out D=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_17_D Q=soc.simpleuart.recv_divcnt[14] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFSR C=clock_out D=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_18_D Q=soc.simpleuart.recv_divcnt[13] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFSR C=clock_out D=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_19_D Q=soc.simpleuart.recv_divcnt[12] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFSR C=clock_out D=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_2_D Q=soc.simpleuart.recv_divcnt[29] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_20_D Q=soc.simpleuart.recv_divcnt[11] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFSR C=clock_out D=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_21_D Q=soc.simpleuart.recv_divcnt[10] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFSR C=clock_out D=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_22_D Q=soc.simpleuart.recv_divcnt[9] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFSR C=clock_out D=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_23_D Q=soc.simpleuart.recv_divcnt[8] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFSR C=clock_out D=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D Q=soc.simpleuart.recv_divcnt[7] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2 I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2 O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CI CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO I0=soc.simpleuart.cfg_divider[7] I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.attr src "simpleuart.v:91.10-91.40|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO I0=soc.simpleuart.cfg_divider[8] I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.attr src "simpleuart.v:91.10-91.40|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.simpleuart.cfg_divider[9] I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "simpleuart.v:91.10-91.40|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.simpleuart.cfg_divider[10] I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "simpleuart.v:91.10-91.40|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.simpleuart.cfg_divider[11] I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "simpleuart.v:91.10-91.40|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.simpleuart.cfg_divider[12] I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "simpleuart.v:91.10-91.40|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.simpleuart.cfg_divider[13] I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "simpleuart.v:91.10-91.40|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.simpleuart.cfg_divider[14] I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "simpleuart.v:91.10-91.40|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.simpleuart.cfg_divider[15] I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "simpleuart.v:91.10-91.40|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.simpleuart.cfg_divider[16] I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "simpleuart.v:91.10-91.40|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.simpleuart.cfg_divider[17] I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "simpleuart.v:91.10-91.40|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.simpleuart.cfg_divider[18] I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "simpleuart.v:91.10-91.40|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.simpleuart.cfg_divider[19] I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "simpleuart.v:91.10-91.40|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.simpleuart.cfg_divider[20] I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "simpleuart.v:91.10-91.40|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.simpleuart.cfg_divider[21] I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "simpleuart.v:91.10-91.40|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.simpleuart.cfg_divider[22] I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "simpleuart.v:91.10-91.40|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.simpleuart.cfg_divider[23] I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "simpleuart.v:91.10-91.40|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.simpleuart.cfg_divider[24] I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "simpleuart.v:91.10-91.40|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.simpleuart.cfg_divider[25] I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "simpleuart.v:91.10-91.40|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.simpleuart.cfg_divider[26] I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "simpleuart.v:91.10-91.40|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.simpleuart.cfg_divider[27] I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "simpleuart.v:91.10-91.40|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.simpleuart.cfg_divider[28] I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "simpleuart.v:91.10-91.40|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.simpleuart.cfg_divider[29] I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "simpleuart.v:91.10-91.40|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.simpleuart.cfg_divider[30] I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "simpleuart.v:91.10-91.40|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=soc.simpleuart.cfg_divider[31] I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "simpleuart.v:91.10-91.40|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_I0[0] I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_I0[1] I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_I0[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000011110000
.gate SB_LUT4 I0=$false I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[0] I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[2] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.simpleuart.recv_state[3] I1=soc.simpleuart.recv_state[2] I2=soc.simpleuart.recv_state[1] I3=soc.simpleuart.recv_state[0] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000100000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[7] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=$false I1=soc.simpleuart.recv_divcnt[7]
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=soc.simpleuart.recv_divcnt[8]
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=soc.simpleuart.recv_divcnt[9]
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=$false I1=soc.simpleuart.recv_divcnt[10]
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[10] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[12] I1=soc.simpleuart.cfg_divider[10] I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001011110011
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[9] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[11] I1=soc.simpleuart.cfg_divider[9] I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000001001000001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[14] I1=soc.simpleuart.cfg_divider[12] I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001011110011
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[11] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=$false I1=soc.simpleuart.recv_divcnt[11]
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=soc.simpleuart.recv_divcnt[12]
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=$false I1=soc.simpleuart.recv_divcnt[13]
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[13] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[15] I1=soc.simpleuart.cfg_divider[13] I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000001001000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[15] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=$false I1=soc.simpleuart.recv_divcnt[15]
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=soc.simpleuart.recv_divcnt[16]
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=soc.simpleuart.recv_divcnt[17]
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=soc.simpleuart.recv_divcnt[18]
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=soc.simpleuart.recv_divcnt[19]
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=soc.simpleuart.recv_divcnt[20]
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=soc.simpleuart.recv_divcnt[21]
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=$false I1=soc.simpleuart.recv_divcnt[22]
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[22] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[24] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=$false I1=soc.simpleuart.recv_divcnt[24]
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=soc.simpleuart.recv_divcnt[25]
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=$false I1=soc.simpleuart.recv_divcnt[26]
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[26] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[28] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=$false I1=soc.simpleuart.recv_divcnt[28]
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=soc.simpleuart.recv_divcnt[29]
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=$false I1=soc.simpleuart.recv_divcnt[30]
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[30] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[30] I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000100001
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[0] I2=soc.simpleuart.recv_divcnt[0] I3=$true O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:91.10-91.40|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[28] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[29] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[31] I1=soc.simpleuart.cfg_divider[29] I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000001001000001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[26] I1=soc.simpleuart.cfg_divider[24] I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001011110011
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[28] I1=soc.simpleuart.cfg_divider[26] I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001011110011
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[31] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[25] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[27] I1=soc.simpleuart.cfg_divider[25] I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000001001000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[27] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=$false I1=soc.simpleuart.recv_divcnt[27]
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[21] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[23] I1=soc.simpleuart.cfg_divider[21] I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000001001000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[23] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=$false I1=soc.simpleuart.recv_divcnt[23]
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[20] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[22] I1=soc.simpleuart.cfg_divider[20] I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001011110011
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[19] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[19] I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100001100000000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[24] I1=soc.simpleuart.cfg_divider[22] I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001011110011
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[17] I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100001100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[18] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[17] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[18] I1=soc.simpleuart.cfg_divider[16] I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001011110011
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[16] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[16] I1=soc.simpleuart.cfg_divider[14] I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001011110011
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[12] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[14] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=$false I1=soc.simpleuart.recv_divcnt[14]
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[8] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[10] I1=soc.simpleuart.cfg_divider[8] I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001011110011
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=soc.simpleuart.recv_divcnt[6]
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[6] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clock_out D=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_25_D Q=soc.simpleuart.recv_divcnt[6] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFSR C=clock_out D=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_26_D Q=soc.simpleuart.recv_divcnt[5] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_26_D_SB_LUT4_O_I2[2] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[7] I1=soc.simpleuart.cfg_divider[5] I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_26_D_SB_LUT4_O_I2[2] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2 O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000001001000001
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[20] I1=soc.simpleuart.cfg_divider[18] I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001011110011
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0] I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1] I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[0] I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[2] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[0] I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[2] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_26_D_SB_LUT4_O_I2[2] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO I0=soc.simpleuart.cfg_divider[5] I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.attr src "simpleuart.v:91.10-91.40|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CI I0=soc.simpleuart.cfg_divider[6] I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.attr src "simpleuart.v:91.10-91.40|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[5] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_26_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=$false I1=soc.simpleuart.recv_divcnt[5]
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=soc.simpleuart.recv_divcnt[4]
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D Q=soc.simpleuart.recv_divcnt[4] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2[2] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[6] I1=soc.simpleuart.cfg_divider[4] I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2[2] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001011110011
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[3] I1=soc.simpleuart.cfg_divider[1] I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001001010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[8] I1=soc.simpleuart.cfg_divider[6] I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001011110011
.gate SB_LUT4 I0=$false I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0] I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2[2] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CI CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO I0=soc.simpleuart.cfg_divider[4] I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.attr src "simpleuart.v:91.10-91.40|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[4] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=soc.simpleuart.recv_divcnt[3]
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[3] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[1] I3=soc.simpleuart.recv_divcnt[0] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clock_out D=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_28_D Q=soc.simpleuart.recv_divcnt[3] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFSR C=clock_out D=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_29_D Q=soc.simpleuart.recv_divcnt[2] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_29_D_SB_LUT4_O_I2 I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_29_D_SB_LUT4_O_I2 O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[2] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_29_D_SB_LUT4_O_I2 O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CI CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO I0=soc.simpleuart.cfg_divider[2] I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.attr src "simpleuart.v:91.10-91.40|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CI I0=soc.simpleuart.cfg_divider[1] I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:91.10-91.40|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$true CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[0] I1=soc.simpleuart.recv_divcnt[0]
.attr src "simpleuart.v:91.10-91.40|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CI I0=soc.simpleuart.cfg_divider[3] I1=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.attr src "simpleuart.v:91.10-91.40|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[2] I3=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I3 CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=$false I1=soc.simpleuart.recv_divcnt[2]
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt[0] CO=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I0=$false I1=soc.simpleuart.recv_divcnt[1]
.attr src "simpleuart.v:75.19-75.34|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFSR C=clock_out D=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_3_D Q=soc.simpleuart.recv_divcnt[28] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_30_D Q=soc.simpleuart.recv_divcnt[1] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFSR C=clock_out D=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_31_D Q=soc.simpleuart.recv_divcnt[0] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[0] I1=soc.simpleuart.recv_state[0] I2=ser_rx_SB_LUT4_I0_I2[0] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011000001110101
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFSR C=clock_out D=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_4_D Q=soc.simpleuart.recv_divcnt[27] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFSR C=clock_out D=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_5_D Q=soc.simpleuart.recv_divcnt[26] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFSR C=clock_out D=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_6_D Q=soc.simpleuart.recv_divcnt[25] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFSR C=clock_out D=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_7_D Q=soc.simpleuart.recv_divcnt[24] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFSR C=clock_out D=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_8_D Q=soc.simpleuart.recv_divcnt[23] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFSR C=clock_out D=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_9_D Q=soc.simpleuart.recv_divcnt[22] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] I3=ser_rx_SB_LUT4_I0_I3_SB_LUT4_I3_O[3] O=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clock_out D=ser_rx E=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O Q=soc.simpleuart.recv_pattern[7] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.simpleuart.recv_pattern[7] E=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O Q=soc.simpleuart.recv_pattern[6] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.simpleuart.recv_pattern[6] E=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O Q=soc.simpleuart.recv_pattern[5] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.simpleuart.recv_pattern[5] E=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O Q=soc.simpleuart.recv_pattern[4] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.simpleuart.recv_pattern[4] E=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O Q=soc.simpleuart.recv_pattern[3] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.simpleuart.recv_pattern[3] E=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O Q=soc.simpleuart.recv_pattern[2] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.simpleuart.recv_pattern[2] E=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O Q=soc.simpleuart.recv_pattern[1] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.simpleuart.recv_pattern[1] E=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O Q=soc.simpleuart.recv_pattern[0] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.simpleuart.recv_state_SB_DFFESR_Q_D E=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O Q=soc.simpleuart.recv_state[3] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.simpleuart.recv_state_SB_DFFESR_Q_1_D E=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O Q=soc.simpleuart.recv_state[2] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_state[2] I3=soc.simpleuart.recv_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 O=soc.simpleuart.recv_state_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:100.21-100.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.recv_state[0] CO=soc.simpleuart.recv_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 I0=$false I1=soc.simpleuart.recv_state[1]
.attr src "simpleuart.v:100.21-100.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.simpleuart.recv_state_SB_DFFESR_Q_2_D E=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O Q=soc.simpleuart.recv_state[1] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[0] I1=ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I1[0] I2=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I1[0] I3=soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[3] O=soc.simpleuart.recv_state_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111111101100
.gate SB_DFFESR C=clock_out D=soc.simpleuart.recv_state_SB_DFFESR_Q_3_D E=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O Q=soc.simpleuart.recv_state[0] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:67.2-106.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.simpleuart.recv_state[0] I2=soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O[0] I3=soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[3] O=soc.simpleuart.recv_state_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_state[1] I3=soc.simpleuart.recv_state[0] O=soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:100.21-100.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[27] I1=ser_rx_SB_LUT4_I0_I2[0] I2=soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2[2] I3=soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2[3] O=soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[26] I1=soc.simpleuart.cfg_divider[25] I2=soc.simpleuart.cfg_divider[24] I3=soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3] O=soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0] I1=soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1] I2=soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2] I3=soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3] O=soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[3] I1=soc.simpleuart.cfg_divider[2] I2=soc.simpleuart.cfg_divider[1] I3=soc.simpleuart.cfg_divider[0] O=soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[7] I1=soc.simpleuart.cfg_divider[6] I2=soc.simpleuart.cfg_divider[5] I3=soc.simpleuart.cfg_divider[4] O=soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0] I3=soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1] O=soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[11] I1=soc.simpleuart.cfg_divider[10] I2=soc.simpleuart.cfg_divider[9] I3=soc.simpleuart.cfg_divider[8] O=soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[15] I1=soc.simpleuart.cfg_divider[14] I2=soc.simpleuart.cfg_divider[13] I3=soc.simpleuart.cfg_divider[12] O=soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0] I3=soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1] O=soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[19] I1=soc.simpleuart.cfg_divider[18] I2=soc.simpleuart.cfg_divider[17] I3=soc.simpleuart.cfg_divider[16] O=soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[23] I1=soc.simpleuart.cfg_divider[22] I2=soc.simpleuart.cfg_divider[21] I3=soc.simpleuart.cfg_divider[20] O=soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[31] I1=soc.simpleuart.cfg_divider[30] I2=soc.simpleuart.cfg_divider[29] I3=soc.simpleuart.cfg_divider[28] O=soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I1[0] I1=$false I2=soc.simpleuart.recv_state[3] I3=soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=soc.simpleuart.recv_state_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:100.21-100.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=soc.simpleuart.recv_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 CO=soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3 I0=$false I1=soc.simpleuart.recv_state[2]
.attr src "simpleuart.v:100.21-100.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clock_out D=soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D E=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O Q=soc.simpleuart.send_bitcnt[3] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clock_out D=soc.simpleuart.send_bitcnt_SB_DFFESR_Q_1_D E=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O Q=soc.simpleuart.send_bitcnt[2] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.simpleuart.send_bitcnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0] I2=soc.simpleuart.send_bitcnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1] I3=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O[1] O=soc.simpleuart.send_bitcnt_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011111100
.gate SB_LUT4 I0=$false I1=soc.simpleuart.send_bitcnt[2] I2=$true I3=soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.simpleuart.send_bitcnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:133.20-133.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clock_out D=soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D E=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O Q=soc.simpleuart.send_bitcnt[1] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.simpleuart.send_bitcnt[1] I2=$true I3=soc.simpleuart.send_bitcnt[0] O=soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:133.20-133.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clock_out D=soc.simpleuart.send_bitcnt_SB_DFFESR_Q_3_D E=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O Q=soc.simpleuart.send_bitcnt[0] R=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=soc.simpleuart.send_bitcnt[0] I2=soc.simpleuart.send_bitcnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1] I3=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O[1] O=soc.simpleuart.send_bitcnt_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011110011
.gate SB_LUT4 I0=$false I1=soc.simpleuart.send_bitcnt[3] I2=$true I3=soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:133.20-133.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 I0=soc.simpleuart.send_bitcnt[2] I1=$true
.attr src "simpleuart.v:133.20-133.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.send_bitcnt[0] CO=soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=soc.simpleuart.send_bitcnt[1] I1=$true
.attr src "simpleuart.v:133.20-133.35|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] Q=soc.simpleuart.send_divcnt[31] R=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D_SB_LUT4_I3_1_O[2] Q=soc.simpleuart.send_divcnt[30] R=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.simpleuart.send_divcnt_SB_DFFSR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] Q=soc.simpleuart.send_divcnt[21] R=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.simpleuart.send_divcnt_SB_DFFSR_Q_11_D[1] Q=soc.simpleuart.send_divcnt[20] R=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_11_D[1] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_11_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[20] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_11_D[1] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_9_D_SB_LUT4_I3_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_11_D_SB_LUT4_I3_O_SB_CARRY_I1_CI CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_11_D_SB_LUT4_I3_O_SB_CARRY_I1_CO I0=soc.simpleuart.cfg_divider[20] I1=soc.simpleuart.send_divcnt_SB_DFFSR_Q_11_D_SB_LUT4_I3_O
.attr src "simpleuart.v:131.8-131.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_11_D_SB_LUT4_I3_O_SB_CARRY_I1_CO CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_9_D_SB_LUT4_I3_O_SB_CARRY_I1_CI I0=soc.simpleuart.cfg_divider[21] I1=soc.simpleuart.send_divcnt_SB_DFFSR_Q_11_D_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.attr src "simpleuart.v:131.8-131.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_11_D_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[20] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_11_D_SB_LUT4_O_I3 O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_11_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_11_D_SB_LUT4_O_I3 CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_9_D_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=$false I1=soc.simpleuart.send_divcnt[20]
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_11_D_SB_LUT4_O_I3 I0=$false I1=soc.simpleuart.send_divcnt[19]
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[19] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clock_out D=soc.simpleuart.send_divcnt_SB_DFFSR_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] Q=soc.simpleuart.send_divcnt[19] R=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.simpleuart.send_divcnt_SB_DFFSR_Q_13_D[1] Q=soc.simpleuart.send_divcnt[18] R=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_13_D[1] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_13_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[18] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_13_D[1] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_13_D_SB_LUT4_I3_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[23] I1=soc.simpleuart.cfg_divider[21] I2=soc.simpleuart.send_divcnt_SB_DFFSR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_13_D_SB_LUT4_I3_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000001001000001
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_13_D_SB_LUT4_I3_O_SB_CARRY_I1_CI CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_13_D_SB_LUT4_I3_O_SB_CARRY_I1_CO I0=soc.simpleuart.cfg_divider[18] I1=soc.simpleuart.send_divcnt_SB_DFFSR_Q_13_D_SB_LUT4_I3_O
.attr src "simpleuart.v:131.8-131.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_13_D_SB_LUT4_I3_O_SB_CARRY_I1_CO CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_11_D_SB_LUT4_I3_O_SB_CARRY_I1_CI I0=soc.simpleuart.cfg_divider[19] I1=soc.simpleuart.send_divcnt_SB_DFFSR_Q_13_D_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.attr src "simpleuart.v:131.8-131.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_13_D_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[18] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_13_D_SB_LUT4_O_I3 O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_13_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_13_D_SB_LUT4_O_I3 CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=$false I1=soc.simpleuart.send_divcnt[18]
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_13_D_SB_LUT4_O_I3 I0=$false I1=soc.simpleuart.send_divcnt[17]
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[17] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clock_out D=soc.simpleuart.send_divcnt_SB_DFFSR_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] Q=soc.simpleuart.send_divcnt[17] R=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.simpleuart.send_divcnt_SB_DFFSR_Q_15_D[1] Q=soc.simpleuart.send_divcnt[16] R=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_15_D[1] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_15_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[16] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_15_D[1] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_13_D_SB_LUT4_I3_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_15_D_SB_LUT4_I3_O_SB_CARRY_I1_CI CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_15_D_SB_LUT4_I3_O_SB_CARRY_I1_CO I0=soc.simpleuart.cfg_divider[16] I1=soc.simpleuart.send_divcnt_SB_DFFSR_Q_15_D_SB_LUT4_I3_O
.attr src "simpleuart.v:131.8-131.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_15_D_SB_LUT4_I3_O_SB_CARRY_I1_CO CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_13_D_SB_LUT4_I3_O_SB_CARRY_I1_CI I0=soc.simpleuart.cfg_divider[17] I1=soc.simpleuart.send_divcnt_SB_DFFSR_Q_15_D_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.attr src "simpleuart.v:131.8-131.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_15_D_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[16] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_15_D_SB_LUT4_O_I3 O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_15_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_15_D_SB_LUT4_O_I3 CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=$false I1=soc.simpleuart.send_divcnt[16]
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_15_D_SB_LUT4_O_I3 I0=$false I1=soc.simpleuart.send_divcnt[15]
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[15] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clock_out D=soc.simpleuart.send_divcnt_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] Q=soc.simpleuart.send_divcnt[15] R=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.simpleuart.send_divcnt_SB_DFFSR_Q_17_D Q=soc.simpleuart.send_divcnt[14] R=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_17_D O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_17_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[14] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_17_D O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_17_D_SB_LUT4_I3_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[15] I1=soc.simpleuart.cfg_divider[13] I2=soc.simpleuart.send_divcnt_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_17_D_SB_LUT4_I3_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000001001000001
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[11] I2=soc.simpleuart.send_divcnt_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_17_D_SB_LUT4_I3_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100001100000000
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_17_D_SB_LUT4_I3_O_SB_CARRY_I1_CI CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_17_D_SB_LUT4_I3_O_SB_CARRY_I1_CO I0=soc.simpleuart.cfg_divider[14] I1=soc.simpleuart.send_divcnt_SB_DFFSR_Q_17_D_SB_LUT4_I3_O
.attr src "simpleuart.v:131.8-131.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_17_D_SB_LUT4_I3_O_SB_CARRY_I1_CO CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_15_D_SB_LUT4_I3_O_SB_CARRY_I1_CI I0=soc.simpleuart.cfg_divider[15] I1=soc.simpleuart.send_divcnt_SB_DFFSR_Q_17_D_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.attr src "simpleuart.v:131.8-131.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_17_D_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[14] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_17_D_SB_LUT4_O_I3 O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_17_D_SB_LUT4_O_I3 CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=$false I1=soc.simpleuart.send_divcnt[14]
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_17_D_SB_LUT4_O_I3 I0=$false I1=soc.simpleuart.send_divcnt[13]
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[13] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clock_out D=soc.simpleuart.send_divcnt_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] Q=soc.simpleuart.send_divcnt[13] R=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.simpleuart.send_divcnt_SB_DFFSR_Q_19_D[1] Q=soc.simpleuart.send_divcnt[12] R=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_19_D[1] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_19_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[12] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_19_D[1] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_17_D_SB_LUT4_I3_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_19_D_SB_LUT4_I3_O_SB_CARRY_I1_CI CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_19_D_SB_LUT4_I3_O_SB_CARRY_I1_CO I0=soc.simpleuart.cfg_divider[12] I1=soc.simpleuart.send_divcnt_SB_DFFSR_Q_19_D_SB_LUT4_I3_O
.attr src "simpleuart.v:131.8-131.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_19_D_SB_LUT4_I3_O_SB_CARRY_I1_CO CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_17_D_SB_LUT4_I3_O_SB_CARRY_I1_CI I0=soc.simpleuart.cfg_divider[13] I1=soc.simpleuart.send_divcnt_SB_DFFSR_Q_19_D_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.attr src "simpleuart.v:131.8-131.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_19_D_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[12] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_19_D_SB_LUT4_O_I3 O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_19_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_19_D_SB_LUT4_O_I3 CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=$false I1=soc.simpleuart.send_divcnt[12]
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_19_D_SB_LUT4_O_I3 I0=$false I1=soc.simpleuart.send_divcnt[11]
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[11] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[9] I2=soc.simpleuart.send_divcnt_SB_DFFSR_Q_23_D_SB_LUT4_I3_1_O[1] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_23_D_SB_LUT4_I3_1_O[2] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011000011
.gate SB_DFFSR C=clock_out D=soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] Q=soc.simpleuart.send_divcnt[29] R=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.simpleuart.send_divcnt_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] Q=soc.simpleuart.send_divcnt[11] R=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.simpleuart.send_divcnt_SB_DFFSR_Q_21_D[1] Q=soc.simpleuart.send_divcnt[10] R=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_21_D[1] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_21_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[10] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_21_D[1] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_5_D_SB_LUT4_I3_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_21_D_SB_LUT4_I3_O_SB_CARRY_I1_CI CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_21_D_SB_LUT4_I3_O_SB_CARRY_I1_CO I0=soc.simpleuart.cfg_divider[10] I1=soc.simpleuart.send_divcnt_SB_DFFSR_Q_21_D_SB_LUT4_I3_O
.attr src "simpleuart.v:131.8-131.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_21_D_SB_LUT4_I3_O_SB_CARRY_I1_CO CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_19_D_SB_LUT4_I3_O_SB_CARRY_I1_CI I0=soc.simpleuart.cfg_divider[11] I1=soc.simpleuart.send_divcnt_SB_DFFSR_Q_21_D_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.attr src "simpleuart.v:131.8-131.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_21_D_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[10] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_21_D_SB_LUT4_O_I3 O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_21_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_21_D_SB_LUT4_O_I3 CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=$false I1=soc.simpleuart.send_divcnt[10]
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_21_D_SB_LUT4_O_I3 I0=$false I1=soc.simpleuart.send_divcnt[9]
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.simpleuart.send_divcnt_SB_DFFSR_Q_23_D_SB_LUT4_I3_1_O[1] Q=soc.simpleuart.send_divcnt[9] R=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.simpleuart.send_divcnt_SB_DFFSR_Q_23_D[1] Q=soc.simpleuart.send_divcnt[8] R=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_23_D[1] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_23_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[8] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_23_D[1] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_23_D_SB_LUT4_I3_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[9] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_23_D_SB_LUT4_I3_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_23_D_SB_LUT4_I3_O_SB_CARRY_I1_CI CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_23_D_SB_LUT4_I3_O_SB_CARRY_I1_CO I0=soc.simpleuart.cfg_divider[8] I1=soc.simpleuart.send_divcnt_SB_DFFSR_Q_23_D_SB_LUT4_I3_O
.attr src "simpleuart.v:131.8-131.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_23_D_SB_LUT4_I3_O_SB_CARRY_I1_CO CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_21_D_SB_LUT4_I3_O_SB_CARRY_I1_CI I0=soc.simpleuart.cfg_divider[9] I1=soc.simpleuart.send_divcnt_SB_DFFSR_Q_23_D_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.attr src "simpleuart.v:131.8-131.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_23_D_SB_LUT4_I3_1_O[1] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_23_D_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[8] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_23_D_SB_LUT4_O_I3 O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_23_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_23_D_SB_LUT4_O_I3 CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=$false I1=soc.simpleuart.send_divcnt[8]
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_23_D_SB_LUT4_O_I3 I0=$false I1=soc.simpleuart.send_divcnt[7]
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[7] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clock_out D=soc.simpleuart.send_divcnt_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] Q=soc.simpleuart.send_divcnt[7] R=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.simpleuart.send_divcnt_SB_DFFSR_Q_25_D[1] Q=soc.simpleuart.send_divcnt[6] R=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_25_D[1] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_25_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[6] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_25_D[1] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_25_D_SB_LUT4_I3_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[3] I1=soc.simpleuart.send_divcnt_SB_DFFSR_Q_29_D_SB_LUT4_I3_1_O[1] I2=soc.simpleuart.send_divcnt_SB_DFFSR_Q_29_D_SB_LUT4_I3_1_O[2] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_29_D_SB_LUT4_I3_1_O[3] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_25_D_SB_LUT4_I3_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100100000000
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_25_D_SB_LUT4_I3_O_SB_CARRY_I1_CI CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_25_D_SB_LUT4_I3_O_SB_CARRY_I1_CO I0=soc.simpleuart.cfg_divider[6] I1=soc.simpleuart.send_divcnt_SB_DFFSR_Q_25_D_SB_LUT4_I3_O
.attr src "simpleuart.v:131.8-131.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_25_D_SB_LUT4_I3_O_SB_CARRY_I1_CO CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_23_D_SB_LUT4_I3_O_SB_CARRY_I1_CI I0=soc.simpleuart.cfg_divider[7] I1=soc.simpleuart.send_divcnt_SB_DFFSR_Q_25_D_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.attr src "simpleuart.v:131.8-131.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_25_D_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[6] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_25_D_SB_LUT4_O_I3 O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_25_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_25_D_SB_LUT4_O_I3 CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=$false I1=soc.simpleuart.send_divcnt[6]
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_25_D_SB_LUT4_O_I3 I0=$false I1=soc.simpleuart.send_divcnt[5]
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[5] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clock_out D=soc.simpleuart.send_divcnt_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] Q=soc.simpleuart.send_divcnt[5] R=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.simpleuart.send_divcnt_SB_DFFSR_Q_27_D[1] Q=soc.simpleuart.send_divcnt[4] R=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_27_D[1] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[4] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_27_D[1] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_25_D_SB_LUT4_I3_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_I3_O_SB_CARRY_I1_CI CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_I3_O_SB_CARRY_I1_CO I0=soc.simpleuart.cfg_divider[4] I1=soc.simpleuart.send_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_I3_O
.attr src "simpleuart.v:131.8-131.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_I3_O_SB_CARRY_I1_CO CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_25_D_SB_LUT4_I3_O_SB_CARRY_I1_CI I0=soc.simpleuart.cfg_divider[5] I1=soc.simpleuart.send_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.attr src "simpleuart.v:131.8-131.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[4] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I3 O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_27_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I3 CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=$false I1=soc.simpleuart.send_divcnt[4]
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I3 I0=$false I1=soc.simpleuart.send_divcnt[3]
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.simpleuart.send_divcnt_SB_DFFSR_Q_29_D_SB_LUT4_I3_1_O[1] Q=soc.simpleuart.send_divcnt[3] R=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.simpleuart.send_divcnt_SB_DFFSR_Q_29_D[1] Q=soc.simpleuart.send_divcnt[2] R=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_29_D[1] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_29_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[2] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_29_D[1] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_29_D_SB_LUT4_I3_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[3] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_29_D_SB_LUT4_I3_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[7] I1=soc.simpleuart.cfg_divider[5] I2=soc.simpleuart.send_divcnt_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_29_D_SB_LUT4_I3_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000001001000001
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_30_D_SB_LUT4_I3_O_SB_CARRY_I1_CO CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_29_D_SB_LUT4_I3_O_SB_CARRY_I1_CO I0=soc.simpleuart.cfg_divider[2] I1=soc.simpleuart.send_divcnt_SB_DFFSR_Q_29_D_SB_LUT4_I3_O
.attr src "simpleuart.v:131.8-131.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_29_D_SB_LUT4_I3_O_SB_CARRY_I1_CO CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_I3_O_SB_CARRY_I1_CI I0=soc.simpleuart.cfg_divider[3] I1=soc.simpleuart.send_divcnt_SB_DFFSR_Q_29_D_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.attr src "simpleuart.v:131.8-131.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_29_D_SB_LUT4_I3_1_O[1] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_29_D_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[2] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_29_D_SB_LUT4_O_I3 O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_29_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_29_D_SB_LUT4_O_I3 CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=$false I1=soc.simpleuart.send_divcnt[2]
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.send_divcnt[0] CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_29_D_SB_LUT4_O_I3 I0=$false I1=soc.simpleuart.send_divcnt[1]
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D Q=soc.simpleuart.send_divcnt[28] R=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.simpleuart.send_divcnt_SB_DFFSR_Q_30_D[1] Q=soc.simpleuart.send_divcnt[1] R=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_30_D[1] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_30_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[1] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_30_D[1] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_25_D_SB_LUT4_I3_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_30_D_SB_LUT4_I3_O_SB_CARRY_I1_CI CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_30_D_SB_LUT4_I3_O_SB_CARRY_I1_CO I0=soc.simpleuart.cfg_divider[1] I1=soc.simpleuart.send_divcnt_SB_DFFSR_Q_30_D_SB_LUT4_I3_O
.attr src "simpleuart.v:131.8-131.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$true CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_30_D_SB_LUT4_I3_O_SB_CARRY_I1_CI I0=soc.simpleuart.cfg_divider[0] I1=soc.simpleuart.send_divcnt[0]
.attr src "simpleuart.v:131.8-131.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[1] I3=soc.simpleuart.send_divcnt[0] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_30_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clock_out D=soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D Q=soc.simpleuart.send_divcnt[0] R=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.send_divcnt[0] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[28] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D_SB_LUT4_I3_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[0] I2=soc.simpleuart.send_divcnt[0] I3=$true O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D_SB_LUT4_I3_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:131.8-131.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[30] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3 O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D_SB_LUT4_I3_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3 CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO I0=$false I1=soc.simpleuart.send_divcnt[30]
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3 I0=$false I1=soc.simpleuart.send_divcnt[29]
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_4_D_SB_LUT4_I3_O_SB_CARRY_I1_CO CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D_SB_LUT4_I3_O_SB_CARRY_I1_CO I0=soc.simpleuart.cfg_divider[28] I1=soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D_SB_LUT4_I3_O
.attr src "simpleuart.v:131.8-131.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D_SB_LUT4_I3_O_SB_CARRY_I1_CO CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO I0=soc.simpleuart.cfg_divider[29] I1=soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.attr src "simpleuart.v:131.8-131.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[28] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3 O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3 CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=$false I1=soc.simpleuart.send_divcnt[28]
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[29] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[31] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_4_D_SB_LUT4_O_I3 CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3 I0=$false I1=soc.simpleuart.send_divcnt[27]
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.simpleuart.send_divcnt_SB_DFFSR_Q_4_D Q=soc.simpleuart.send_divcnt[27] R=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[27] I2=soc.simpleuart.send_divcnt_SB_DFFSR_Q_4_D I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_4_D_SB_LUT4_I2_I3[2] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_4_D_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100001100000000
.gate SB_LUT4 I0=$false I1=soc.simpleuart.cfg_divider[25] I2=soc.simpleuart.send_divcnt_SB_DFFSR_Q_7_D_SB_LUT4_I3_1_O[1] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_7_D_SB_LUT4_I3_1_O[2] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_4_D_SB_LUT4_I2_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011000011
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[31] I1=soc.simpleuart.cfg_divider[29] I2=soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_4_D_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000001001000001
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt_SB_DFFSR_Q_9_D_SB_LUT4_I3_1_O[0] I1=soc.simpleuart.send_divcnt_SB_DFFSR_Q_9_D_SB_LUT4_I3_1_O[1] I2=soc.simpleuart.send_divcnt_SB_DFFSR_Q_9_D_SB_LUT4_I3_1_O[2] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_9_D_SB_LUT4_I3_1_O[3] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_4_D_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[30] I1=soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D_SB_LUT4_I3_1_O[1] I2=soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D_SB_LUT4_I3_1_O[2] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D_SB_LUT4_I3_1_O[3] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_4_D_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000100001
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_4_D O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_4_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I1_CO CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_4_D_SB_LUT4_I3_O_SB_CARRY_I1_CO I0=soc.simpleuart.cfg_divider[27] I1=soc.simpleuart.send_divcnt_SB_DFFSR_Q_4_D_SB_LUT4_I3_O
.attr src "simpleuart.v:131.8-131.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[27] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_4_D_SB_LUT4_O_I3 O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_5_D_SB_LUT4_O_I3 CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_4_D_SB_LUT4_O_I3 I0=$false I1=soc.simpleuart.send_divcnt[26]
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.simpleuart.send_divcnt_SB_DFFSR_Q_5_D[1] Q=soc.simpleuart.send_divcnt[26] R=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_5_D[1] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_5_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[26] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_5_D[1] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_5_D_SB_LUT4_I3_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt_SB_DFFSR_Q_25_D_SB_LUT4_I3_1_O[0] I1=soc.simpleuart.send_divcnt_SB_DFFSR_Q_25_D_SB_LUT4_I3_1_O[1] I2=soc.simpleuart.send_divcnt_SB_DFFSR_Q_25_D_SB_LUT4_I3_1_O[2] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_25_D_SB_LUT4_I3_1_O[3] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_5_D_SB_LUT4_I3_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt_SB_DFFSR_Q_17_D_SB_LUT4_I3_1_O[0] I1=soc.simpleuart.send_divcnt_SB_DFFSR_Q_17_D_SB_LUT4_I3_1_O[1] I2=soc.simpleuart.send_divcnt_SB_DFFSR_Q_17_D_SB_LUT4_I3_1_O[2] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_17_D_SB_LUT4_I3_1_O[3] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_5_D_SB_LUT4_I3_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000000000
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I1_CI CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I1_CO I0=soc.simpleuart.cfg_divider[26] I1=soc.simpleuart.send_divcnt_SB_DFFSR_Q_5_D_SB_LUT4_I3_O
.attr src "simpleuart.v:131.8-131.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[26] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_5_D_SB_LUT4_O_I3 O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_5_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_5_D_SB_LUT4_O_I3 I0=$false I1=soc.simpleuart.send_divcnt[25]
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clock_out D=soc.simpleuart.send_divcnt_SB_DFFSR_Q_7_D_SB_LUT4_I3_1_O[1] Q=soc.simpleuart.send_divcnt[25] R=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.simpleuart.send_divcnt_SB_DFFSR_Q_7_D[1] Q=soc.simpleuart.send_divcnt[24] R=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_7_D[1] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_7_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[24] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_7_D[1] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_7_D_SB_LUT4_I3_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[25] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_7_D_SB_LUT4_I3_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_7_D_SB_LUT4_I3_O_SB_CARRY_I1_CI CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_7_D_SB_LUT4_I3_O_SB_CARRY_I1_CO I0=soc.simpleuart.cfg_divider[24] I1=soc.simpleuart.send_divcnt_SB_DFFSR_Q_7_D_SB_LUT4_I3_O
.attr src "simpleuart.v:131.8-131.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_7_D_SB_LUT4_I3_O_SB_CARRY_I1_CO CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_5_D_SB_LUT4_I3_O_SB_CARRY_I1_CI I0=soc.simpleuart.cfg_divider[25] I1=soc.simpleuart.send_divcnt_SB_DFFSR_Q_7_D_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.attr src "simpleuart.v:131.8-131.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_7_D_SB_LUT4_I3_1_O[1] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_7_D_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[24] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_7_D_SB_LUT4_O_I3 O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_7_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_7_D_SB_LUT4_O_I3 CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=$false I1=soc.simpleuart.send_divcnt[24]
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_7_D_SB_LUT4_O_I3 I0=$false I1=soc.simpleuart.send_divcnt[23]
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[23] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clock_out D=soc.simpleuart.send_divcnt_SB_DFFSR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] Q=soc.simpleuart.send_divcnt[23] R=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clock_out D=soc.simpleuart.send_divcnt_SB_DFFSR_Q_9_D[1] Q=soc.simpleuart.send_divcnt[22] R=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_9_D[1] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_9_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[22] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_9_D[1] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_9_D_SB_LUT4_I3_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[19] I1=soc.simpleuart.cfg_divider[17] I2=soc.simpleuart.send_divcnt_SB_DFFSR_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_9_D_SB_LUT4_I3_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000001001000001
.gate SB_LUT4 I0=$false I1=soc.simpleuart.send_divcnt_SB_DFFSR_Q_13_D_SB_LUT4_I3_1_O[0] I2=soc.simpleuart.send_divcnt_SB_DFFSR_Q_13_D_SB_LUT4_I3_1_O[1] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_13_D_SB_LUT4_I3_1_O[2] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_9_D_SB_LUT4_I3_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_9_D_SB_LUT4_I3_O_SB_CARRY_I1_CI CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_9_D_SB_LUT4_I3_O_SB_CARRY_I1_CO I0=soc.simpleuart.cfg_divider[22] I1=soc.simpleuart.send_divcnt_SB_DFFSR_Q_9_D_SB_LUT4_I3_O
.attr src "simpleuart.v:131.8-131.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_9_D_SB_LUT4_I3_O_SB_CARRY_I1_CO CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_7_D_SB_LUT4_I3_O_SB_CARRY_I1_CI I0=soc.simpleuart.cfg_divider[23] I1=soc.simpleuart.send_divcnt_SB_DFFSR_Q_9_D_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.attr src "simpleuart.v:131.8-131.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_9_D_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[22] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_9_D_SB_LUT4_O_I3 O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_9_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_9_D_SB_LUT4_O_I3 CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=$false I1=soc.simpleuart.send_divcnt[22]
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_9_D_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=soc.simpleuart.send_divcnt_SB_DFFSR_Q_9_D_SB_LUT4_O_I3 I0=$false I1=soc.simpleuart.send_divcnt[21]
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[21] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_9_D_SB_LUT4_O_I3_SB_CARRY_CO_CI O=soc.simpleuart.send_divcnt_SB_DFFSR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:113.18-113.33|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFESS C=clock_out D=soc.simpleuart.send_dummy_SB_DFFESS_Q_D[1] E=soc.simpleuart.send_dummy_SB_DFFESS_Q_E Q=soc.simpleuart.send_dummy S=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=$false I1=$false I2=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I3=soc.simpleuart.send_dummy_SB_DFFESS_Q_D[1] O=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=$false I1=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O[0] I2=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O[1] I3=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O[2] O=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=$false I1=soc.load.mem_wstrb_SB_LUT4_I2_O[0] I2=soc.simpleuart.send_dummy_SB_LUT4_I2_I3[1] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] O=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.simpleuart.send_dummy_SB_LUT4_I2_I3[1] I1=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1 I2=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2] I3=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3] O=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000100010001
.gate SB_CARRY CI=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI CO=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1 I0=soc.simpleuart.cfg_divider[31] I1=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1
.attr src "simpleuart.v:131.8-131.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO CO=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI I0=soc.simpleuart.cfg_divider[30] I1=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "simpleuart.v:131.8-131.38|/opt/homebrew/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D_SB_LUT4_I3_1_O[2] O=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt_SB_DFFSR_Q_5_D_SB_LUT4_I3_1_O[0] I1=soc.simpleuart.send_divcnt_SB_DFFSR_Q_5_D_SB_LUT4_I3_1_O[1] I2=soc.simpleuart.send_divcnt_SB_DFFSR_Q_5_D_SB_LUT4_I3_1_O[2] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_5_D_SB_LUT4_I3_1_O[3] O=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001000000
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt_SB_DFFSR_Q_4_D_SB_LUT4_I2_O[0] I1=soc.simpleuart.send_divcnt_SB_DFFSR_Q_4_D_SB_LUT4_I2_O[1] I2=soc.simpleuart.send_divcnt_SB_DFFSR_Q_4_D_SB_LUT4_I2_O[2] I3=soc.simpleuart.send_divcnt_SB_DFFSR_Q_4_D_SB_LUT4_I2_O[3] O=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.load.mem_wstrb_SB_LUT4_I2_O[0] I1=soc.load.mem_wstrb_SB_LUT4_I2_O[1] I2=soc.simpleuart.send_dummy_SB_DFFESS_Q_E_SB_LUT4_O_I2[2] I3=soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] O=soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011111100001111
.gate SB_LUT4 I0=$false I1=$false I2=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] I3=soc.simpleuart.send_dummy_SB_DFFESS_Q_D[1] O=soc.simpleuart.send_dummy_SB_DFFESS_Q_E_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_dummy I3=soc.simpleuart.send_dummy_SB_LUT4_I2_I3[1] O=soc.simpleuart.send_dummy_SB_DFFESS_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_dummy I3=soc.simpleuart.send_dummy_SB_LUT4_I2_I3[1] O=soc.simpleuart.send_bitcnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.simpleuart.send_bitcnt[3] I1=soc.simpleuart.send_bitcnt[2] I2=soc.simpleuart.send_bitcnt[1] I3=soc.simpleuart.send_bitcnt[0] O=soc.simpleuart.send_dummy_SB_LUT4_I2_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_DFFESS C=clock_out D=soc.simpleuart.send_pattern_SB_DFFESS_Q_D E=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O Q=soc.simpleuart.send_pattern[8] S=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=clock_out D=soc.simpleuart.send_pattern_SB_DFFESS_Q_1_D E=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O Q=soc.simpleuart.send_pattern[7] S=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=$false I1=soc.simpleuart.send_pattern[8] I2=gpio_SB_DFFESR_Q_1_D[1] I3=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O[1] O=soc.simpleuart.send_pattern_SB_DFFESS_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFESS C=clock_out D=soc.simpleuart.send_pattern_SB_DFFESS_Q_2_D E=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O Q=soc.simpleuart.send_pattern[6] S=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=$false I1=soc.simpleuart.send_pattern[7] I2=led5_SB_DFFESR_Q_D[1] I3=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O[1] O=soc.simpleuart.send_pattern_SB_DFFESS_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFESS C=clock_out D=soc.simpleuart.send_pattern_SB_DFFESS_Q_3_D E=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O Q=soc.simpleuart.send_pattern[5] S=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=$false I1=soc.simpleuart.send_pattern[6] I2=led4_SB_DFFESR_Q_D[1] I3=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O[1] O=soc.simpleuart.send_pattern_SB_DFFESS_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFESS C=clock_out D=soc.simpleuart.send_pattern_SB_DFFESS_Q_4_D E=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O Q=soc.simpleuart.send_pattern[4] S=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=$false I1=soc.simpleuart.send_pattern[5] I2=led3_SB_DFFESR_Q_D[1] I3=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O[1] O=soc.simpleuart.send_pattern_SB_DFFESS_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFESS C=clock_out D=soc.simpleuart.send_pattern_SB_DFFESS_Q_5_D E=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O Q=soc.simpleuart.send_pattern[3] S=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=$false I1=soc.simpleuart.send_pattern[4] I2=led2_SB_DFFESR_Q_D[1] I3=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O[1] O=soc.simpleuart.send_pattern_SB_DFFESS_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFESS C=clock_out D=soc.simpleuart.send_pattern_SB_DFFESS_Q_6_D E=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O Q=soc.simpleuart.send_pattern[2] S=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=$false I1=soc.simpleuart.send_pattern[3] I2=led1_SB_DFFESR_Q_D[1] I3=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O[1] O=soc.simpleuart.send_pattern_SB_DFFESS_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFESS C=clock_out D=soc.simpleuart.send_pattern_SB_DFFESS_Q_7_D E=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I1_O Q=soc.simpleuart.send_pattern[1] S=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simpleuart.v:110.2-137.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=$false I1=soc.simpleuart.send_pattern[2] I2=gpio_SB_DFFESR_Q_2_D[1] I3=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O[1] O=soc.simpleuart.send_pattern_SB_DFFESS_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=$false I2=gpio_SB_DFFESR_Q_D[0] I3=soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O[1] O=soc.simpleuart.send_pattern_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_DFFS C=clock_out D=u_sync_reset.reset_in_p1 Q=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] S=greset
.attr module_not_derived 00000000000000000000000000000001
.attr src "sync_reset.v:12.2-22.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
.gate SB_LUT4 I0=$false I1=soc.circuit.state[1] I2=soc.circuit.state[0] I3=soc.circuit.fini_SB_LUT4_I2_1_I3[2] O=u_sync_reset.reset_in_p1_SB_DFFS_D_Q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100110000
.gate SB_DFFS C=clock_out D=greset Q=u_sync_reset.reset_in_p1 S=greset
.attr module_not_derived 00000000000000000000000000000001
.attr src "sync_reset.v:12.2-22.5|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
.names soc.cpu.instr_retirq soc.cpu.cpuregs.regs.1.1_RDATA_7_SB_LUT4_I0_O[0]
1 1
.names $false soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1[5] soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_1_I3 soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[3]
1 1
.names soc.cpu.reg_op2[4] soc.cpu.alu_out_q_SB_DFF_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.reg_op1[4] soc.cpu.alu_out_q_SB_DFF_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_sll_SB_LUT4_I0_O[0] soc.cpu.alu_out_q_SB_DFF_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[1] soc.cpu.cpuregs.regs.1.1_RDATA_7[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[2] soc.cpu.cpuregs.regs.1.1_RDATA_7[2]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.20_RDATA_15[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.20_RDATA_15[1]
1 1
.names soc.cpu.count_cycle[17] soc.cpu.cpuregs.regs.1.1_RDATA_7_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[1] soc.cpu.cpuregs.regs.1.1_RDATA_7_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[2] soc.cpu.cpuregs.regs.1.1_RDATA_7_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3 soc.cpu.mem_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names soc.cpu.instr_sub soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.is_compare_SB_LUT4_I0_1_O[3] soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
1 1
.names soc.cpu.count_instr[17] soc.cpu.cpuregs.regs.1.1_RDATA_7_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_rdinstr soc.cpu.cpuregs.regs.1.1_RDATA_7_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
1 1
.names $false soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0]
1 1
.names soc.cpu.reg_pc[2] soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
1 1
.names soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.16_RDATA_15[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.16_RDATA_15[1]
1 1
.names soc.cpu.instr_sub soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.is_compare_SB_LUT4_I0_1_O[3] soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
1 1
.names soc.circuit.lfsr[19] soc.circuit.lfsr_SB_DFF_Q_11_D_SB_LUT4_O_I3[0]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.lfsr_SB_DFF_Q_11_D_SB_LUT4_O_I3[1]
1 1
.names soc.bram_only.mem.0.24_RDATA_1[0] soc.bram_only.mem.0.0_RDATA_15_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
1 1
.names soc.bram_ready soc.bram_only.mem.0.0_RDATA_15_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
1 1
.names soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] soc.bram_only.mem.0.0_RDATA_15_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
1 1
.names soc.cpu.instr_sub soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.is_compare_SB_LUT4_I0_1_O[3] soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[0] soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
1 1
.names soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I0[2] soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_sll_SB_LUT4_I0_O[0] soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[0] soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
1 1
.names soc.cpu.instr_sub soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.is_compare_SB_LUT4_I0_1_O[3] soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
1 1
.names soc.cpu.cpu_state[6] soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
1 1
.names soc.load.word[6] soc.load.mem_wdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
1 1
.names soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[3] soc.load.mem_wdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
1 1
.names soc.load.mem_addr_SB_DFFESR_Q_17_D_SB_LUT4_I3_O[0] soc.load.mem_wdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
1 1
.names soc.load.mem_addr_SB_DFFESR_Q_17_D[1] soc.load.mem_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_sub soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.is_compare_SB_LUT4_I0_1_O[3] soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
1 1
.names $false soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1[30] soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
1 1
.names soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1] soc.load.mem_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.load.mem_addr_SB_DFFESR_Q_17_D_SB_LUT4_I3_O[1] soc.load.mem_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
1 1
.names soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] soc.bram_only.mem.0.25_RDATA_15_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
1 1
.names soc.load.word[5] soc.load.mem_wdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[3] soc.load.mem_wdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names soc.load.mem_addr_SB_DFFESR_Q_17_D_SB_LUT4_I3_O[0] soc.load.mem_wdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
1 1
.names soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[1] soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_sll_SB_LUT4_I0_O[0] soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
1 1
.names soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1] soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
1 1
.names soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2] soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
1 1
.names soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_sub soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.is_compare_SB_LUT4_I0_1_O[3] soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[2] soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
1 1
.names soc.cpu.alu_out_q_SB_DFF_Q_30_D_SB_LUT4_O_I0[1] soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_sll_SB_LUT4_I0_O[0] soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[1]
1 1
.names soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.25_RDATA_15_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
1 1
.names soc.bram_ready soc.bram_only.mem.0.25_RDATA_15_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
1 1
.names soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] soc.bram_only.mem.0.25_RDATA_15_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
1 1
.names soc.cpu.instr_sub soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.is_compare_SB_LUT4_I0_1_O[3] soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
1 1
.names soc.load.bhc2.first_hex.hex[4] soc.load.mem_wdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
1 1
.names soc.load.mem_wdata_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] soc.load.mem_wdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
1 1
.names soc.circuit.state[1] soc.circuit.lfsr_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.circuit.seed_modifie soc.circuit.lfsr_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
1 1
.names soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
1 1
.names soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] soc.bram_only.mem.0.1_RDATA_15_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.instr_sub soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.is_compare_SB_LUT4_I0_1_O[3] soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
1 1
.names soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[3] soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_I0[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.5_RDATA_14[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.5_RDATA_14[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[1] soc.cpu.cpuregs.regs.1.0_RDATA_1[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[2] soc.cpu.cpuregs.regs.1.0_RDATA_1[2]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.1_RDATA_15[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.1_RDATA_15[1]
1 1
.names soc.cpu.instr_sub soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.is_compare_SB_LUT4_I0_1_O[3] soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.reg_op1[11] soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.cpu_state[3] soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[3] soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_sll_SB_LUT4_I0_O[0] soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2[1]
1 1
.names soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] soc.bram_only.mem.0.11_RDATA_5_SB_LUT4_I3_O[0]
1 1
.names soc.load.bhc3.last_hex.hex[4] soc.load.mem_wdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.load.mem_wdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] soc.load.mem_wdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.bram_only.mem.0.5_RDATA_5[0] soc.bram_only.mem.0.13_RDATA_15[0]
1 1
.names soc.cpu.mem_xfer soc.load.word_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
1 1
.names soc.bram_only.mem.0.3_RDATA_2[0] soc.bram_only.mem.0.11_RDATA_5[0]
1 1
.names soc.cpu.instr_sub soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.is_compare_SB_LUT4_I0_1_O[3] soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
1 1
.names soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2] soc.load.mem_wdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.9_RDATA_5[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.9_RDATA_5[1]
1 1
.names soc.cpu.instr_sub soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.is_compare_SB_LUT4_I0_1_O[3] soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[1] soc.cpu.cpuregs.regs.1.1_RDATA_9[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[2] soc.cpu.cpuregs.regs.1.1_RDATA_9[2]
1 1
.names soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.25_RDATA_15[0]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[1] soc.bram_only.mem.0.25_RDATA_15[1]
1 1
.names soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] soc.cpu.irq_mask_SB_DFFESS_Q_24_D[0]
1 1
.names soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.cpu.irq_mask_SB_DFFESS_Q_24_D[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] soc.cpu.irq_mask_SB_DFFESS_Q_24_D[3]
1 1
.names soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[2] soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_sll_SB_LUT4_I0_O[0] soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2[1]
1 1
.names soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] soc.bram_only.mem.0.19_RDATA_6_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.instr_sub soc.cpu.alu_out_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.is_compare_SB_LUT4_I0_1_O[3] soc.cpu.alu_out_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.mem_la_secondword soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
1 1
.names soc.bram_only.mem.0.5_RDATA_5[0] soc.bram_only.mem.0.21_RDATA_15[0]
1 1
.names soc.load.hex_code[12] soc.load.mem_wdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1] soc.load.mem_wdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.load.mem_addr_SB_DFFESR_Q_17_D_SB_LUT4_I3_O[0] soc.load.mem_wdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names soc.cpu.alu_out_q_SB_DFF_Q_13_D_SB_LUT4_O_I0[1] soc.cpu.alu_out_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_sll_SB_LUT4_I0_O[0] soc.cpu.alu_out_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[1]
1 1
.names soc.bram_only.mem.0.3_RDATA_2[0] soc.bram_only.mem.0.19_RDATA_6[0]
1 1
.names soc.cpu.instr_sub soc.cpu.alu_out_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.is_compare_SB_LUT4_I0_1_O[3] soc.cpu.alu_out_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.reg_pc[22] soc.cpu.irq_mask_SB_DFFESS_Q_9_D[0]
1 1
.names soc.cpu.is_lui_auipc_jal soc.cpu.irq_mask_SB_DFFESS_Q_9_D[1]
1 1
.names soc.cpu.instr_lui soc.cpu.irq_mask_SB_DFFESS_Q_9_D[2]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.17_RDATA_15[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.17_RDATA_15[1]
1 1
.names soc.cpu.instr_jal soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.decoder_trigger soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
1 1
.names soc.cpu.alu_out_q_SB_DFF_Q_26_D_SB_LUT4_O_I0[1] soc.cpu.alu_out_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_sll_SB_LUT4_I0_O[0] soc.cpu.alu_out_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.latched_is_lh soc.cpu.latched_is_lh_SB_LUT4_I1_I2[0]
1 1
.names soc.cpu.latched_is_lh_SB_LUT4_I3_O[3] soc.cpu.latched_is_lh_SB_LUT4_I1_I2[2]
1 1
.names soc.cpu.instr_sub soc.cpu.alu_out_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.is_compare_SB_LUT4_I0_1_O[3] soc.cpu.alu_out_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.load.hex_code_SB_DFFE_Q_7_D[0] soc.load.hex_code_SB_DFFE_Q_6_D[0]
1 1
.names soc.cpu.decoder_trigger soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_1_D[2] soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.do_waitirq_SB_LUT4_I0_O[2] soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
1 1
.names soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] soc.bram_only.mem.0.0_RDATA_8_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
1 1
.names soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1] soc.cpu.alu_out_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_sll_SB_LUT4_I0_O[0] soc.cpu.alu_out_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.instr_sub soc.cpu.alu_out_q_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.is_compare_SB_LUT4_I0_1_O[3] soc.cpu.alu_out_q_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.irq_pending[13] soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names soc.load.hex_converter.msb_hex.bits[2] soc.cpu.mem_16bit_buffer_SB_DFFE_Q_9_D[0]
1 1
.names soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] soc.cpu.mem_16bit_buffer_SB_DFFE_Q_9_D[1]
1 1
.names soc.cpu.alu_out_q_SB_DFF_Q_13_D_SB_LUT4_O_I0[0] soc.cpu.alu_out_q_SB_DFF_Q_10_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_sll_SB_LUT4_I0_O[0] soc.cpu.alu_out_q_SB_DFF_Q_10_D_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.timer[13] soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
1 1
.names soc.cpu.instr_timer soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
1 1
.names soc.cpu.instr_sub soc.cpu.alu_out_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.is_compare_SB_LUT4_I0_1_O[3] soc.cpu.alu_out_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[1] soc.cpu.cpuregs.regs.1.0_RDATA_14[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[2] soc.cpu.cpuregs.regs.1.0_RDATA_14[2]
1 1
.names soc.cpu.irq_mask[13] soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_maskirq soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.reg_op1[22] soc.cpu.alu_out_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.reg_op2[22] soc.cpu.alu_out_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_sll_SB_LUT4_I0_O[0] soc.cpu.alu_out_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.instr_retirq soc.cpu.irq_mask_SB_DFFESS_Q_18_D[0]
1 1
.names soc.cpu.instr_sub soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.is_compare_SB_LUT4_I0_1_O[3] soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[1] soc.cpu.cpuregs.regs.1.0_RDATA_4[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[2] soc.cpu.cpuregs.regs.1.0_RDATA_4[2]
1 1
.names soc.load.bhc2.first_hex.hex[3] soc.load.mem_wdata_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
1 1
.names soc.load.mem_wdata_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] soc.load.mem_wdata_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.count_cycle[13] soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[1] soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[2] soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[0] soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_sll_SB_LUT4_I0_O[0] soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] soc.cpu.irq_mask_SB_DFFESS_Q_23_D[0]
1 1
.names soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] soc.cpu.irq_mask_SB_DFFESS_Q_23_D[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] soc.cpu.irq_mask_SB_DFFESS_Q_23_D[3]
1 1
.names soc.cpu.instr_sub soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.is_compare_SB_LUT4_I0_1_O[3] soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.count_instr[13] soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_rdinstr soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] soc.bram_only.mem.0.8_RDATA_11_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.reg_op2[24] soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.reg_op1[24] soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_sll_SB_LUT4_I0_O[0] soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.12_RDATA_7[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.12_RDATA_7[1]
1 1
.names soc.cpu.reg_op1[13] soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.cpu_state[3] soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.instr_sub soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.is_compare_SB_LUT4_I0_1_O[3] soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
1 1
.names soc.circuit.lfsr[18] soc.circuit.lfsr_SB_DFF_Q_12_D_SB_LUT4_O_I3[0]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.lfsr_SB_DFF_Q_12_D_SB_LUT4_O_I3[1]
1 1
.names soc.load.bhc1.first_hex.hex[3] soc.load.mem_wdata_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
1 1
.names soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[1] soc.load.mem_wdata_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.8_RDATA_11[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.8_RDATA_11[1]
1 1
.names soc.cpu.cpu_state[6] soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.latched_is_lh_SB_LUT4_I3_O[1] soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.latched_is_lh_SB_LUT4_I3_O[3] soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
1 1
.names soc.cpu.reg_op2[29] soc.cpu.mem_wdata_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_wordsize[2] soc.cpu.mem_wdata_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.mem_wordsize[1] soc.cpu.mem_wdata_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0] soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1] soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
1 1
.names soc.cpu.instr_sub soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.is_compare_SB_LUT4_I0_1_O[3] soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
1 1
.names soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] soc.bram_only.mem.0.0_RDATA_8_SB_LUT4_I2_O[0]
1 1
.names soc.circuit.state[1] soc.circuit.lfsr_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.circuit.seed_modifie soc.circuit.lfsr_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.4_RDATA_8[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.4_RDATA_8[1]
1 1
.names soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2] soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
1 1
.names soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] soc.bram_only.mem.0.24_RDATA_12_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
1 1
.names soc.cpu.instr_sub soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.is_compare_SB_LUT4_I0_1_O[3] soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0] soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.0_RDATA_8[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.0_RDATA_8[1]
1 1
.names soc.load.hex_code[3] soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.load.hex_code[2] soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.load.hex_code[1] soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
1 1
.names soc.load.hex_code[9] soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1] soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3] soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
1 1
.names soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] soc.bram_only.mem.0.24_RDATA_8_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.instr_sub soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.is_compare_SB_LUT4_I0_1_O[3] soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
1 1
.names soc.cpu.decoded_rs2[0] soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.is_slli_srli_srai soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I3[1]
1 1
.names soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.24_RDATA_12_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
1 1
.names soc.bram_ready soc.bram_only.mem.0.24_RDATA_12_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
1 1
.names soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] soc.bram_only.mem.0.24_RDATA_12_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
1 1
.names soc.cpu.instr_sub soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.is_compare_SB_LUT4_I0_1_O[3] soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.24_RDATA_8[0]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[1] soc.bram_only.mem.0.24_RDATA_8[1]
1 1
.names soc.load.hex_code[0] soc.load.mem_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[2] soc.load.mem_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names soc.load.mem_addr_SB_DFFESR_Q_17_D_SB_LUT4_I3_O[0] soc.load.mem_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
1 1
.names $false soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1[8] soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
1 1
.names soc.cpu.reg_op2[29] soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.reg_op1[29] soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_sll_SB_LUT4_I0_O[0] soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] soc.bram_only.mem.0.24_RDATA_12_SB_LUT4_I3_O[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.20_RDATA_8[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.20_RDATA_8[1]
1 1
.names soc.cpu.instr_sub soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.is_compare_SB_LUT4_I0_1_O[3] soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.24_RDATA_12[0]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[1] soc.bram_only.mem.0.24_RDATA_12[1]
1 1
.names soc.cpu.cpu_state[6] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.latched_is_lh_SB_LUT4_I3_O[1] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.latched_is_lh_SB_LUT4_I3_O[3] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
1 1
.names soc.bram_only.mem.0.3_RDATA_2[0] soc.bram_only.mem.0.10_RDATA_3[0]
1 1
.names soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[2] soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_sll_SB_LUT4_I0_O[0] soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.16_RDATA_8[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.16_RDATA_8[1]
1 1
.names soc.cpu.instr_sub soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.is_compare_SB_LUT4_I0_1_O[3] soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
1 1
.names soc.bram_only.mem.0.5_RDATA_5[0] soc.bram_only.mem.0.12_RDATA_11[0]
1 1
.names $false soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1[3] soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3 soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.8_RDATA_3[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.8_RDATA_3[1]
1 1
.names u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] soc.circuit.fini_SB_LUT4_I2_1_O[0]
1 1
.names soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] soc.bram_only.mem.0.0_RDATA_12_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
1 1
.names soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.0_RDATA_8_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
1 1
.names soc.bram_ready soc.bram_only.mem.0.0_RDATA_8_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
1 1
.names soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] soc.bram_only.mem.0.0_RDATA_8_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
1 1
.names soc.bram_only.mem.0.3_RDATA_2[0] soc.bram_only.mem.0.18_RDATA_3[0]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0] soc.load.word_SB_DFFE_Q_9_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1] soc.load.word_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1] soc.load.word_SB_DFFE_Q_9_D_SB_LUT4_O_I3[3]
1 1
.names soc.bram_only.mem.0.5_RDATA_5[0] soc.bram_only.mem.0.20_RDATA_12[0]
1 1
.names soc.cpu.decoded_rs1[1] soc.cpu.decoded_rs1_SB_DFFE_Q_3_D[0]
1 1
.names soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O soc.cpu.decoded_rs1_SB_DFFE_Q_3_D[1]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_jalr soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.is_beq_bne_blt_bge_bltu_bgeu soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.16_RDATA_12[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.16_RDATA_12[1]
1 1
.names soc.cpu.cpu_state[3] soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_27_D[0] soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.prefetched_high_word_SB_LUT4_I1_O[2] soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
1 1
.names soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] soc.bram_only.mem.0.0_RDATA_12_SB_LUT4_I2_O[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.4_RDATA_12[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.4_RDATA_12[1]
1 1
.names soc.circuit.lfsr[17] soc.circuit.lfsr_SB_DFF_Q_13_D_SB_LUT4_O_I3[0]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.lfsr_SB_DFF_Q_13_D_SB_LUT4_O_I3[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.0_RDATA_12[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.0_RDATA_12[1]
1 1
.names soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
1 1
.names soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] soc.bram_only.mem.0.1_RDATA_12_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
1 1
.names soc.cpu.mem_do_rinst soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[0] soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2] soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[0] soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I3[3]
1 1
.names soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0] soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
1 1
.names soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1] soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[2]
1 1
.names soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2] soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
1 1
.names soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.mem_xfer soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
1 1
.names soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O_SB_LUT4_I2_O[1] soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
1 1
.names soc.bram_ready soc.bram_only.mem.0.1_RDATA_12_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[0] soc.bram_only.mem.0.1_RDATA_12_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
1 1
.names soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] soc.bram_only.mem.0.1_RDATA_12_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
1 1
.names soc.cpu.decoded_rs1[0] soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[0]
1 1
.names soc.cpu.latched_rd[0] soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[1]
1 1
.names soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[2]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
1 1
.names soc.cpu.instr_sh_SB_LUT4_I0_O[3] soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[2]
1 1
.names soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I2[2] soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[3]
1 1
.names soc.cpu.decoded_rs1[2] soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[0]
1 1
.names soc.cpu.latched_rd[2] soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
1 1
.names soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[2]
1 1
.names soc.cpu.cpu_state[6] soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.latched_is_lh_SB_LUT4_I3_O[1] soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.latched_is_lh_SB_LUT4_I3_O[3] soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
1 1
.names soc.cpu.mem_xfer soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
1 1
.names soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] soc.bram_only.mem.0.9_RDATA_13_SB_LUT4_I2_O[0]
1 1
.names soc.load.etat[0] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.13_RDATA_12[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.13_RDATA_12[1]
1 1
.names soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.9_RDATA_13[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.9_RDATA_13[1]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[0] soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2] soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
1 1
.names soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[0] soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
1 1
.names soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] soc.bram_only.mem.0.25_RDATA_12_SB_LUT4_I3_O[0]
1 1
.names soc.circuit.state[1] soc.circuit.lfsr_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.circuit.seed_modifie soc.circuit.lfsr_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[0] soc.bram_only.mem.0.25_RDATA_12[0]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[1] soc.bram_only.mem.0.25_RDATA_12[1]
1 1
.names soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1[1] soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.21_RDATA_12[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.21_RDATA_12[1]
1 1
.names $false soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]
1 1
.names soc.load.offset[11] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[2]
1 1
.names soc.load.offset_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.17_RDATA_12[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.17_RDATA_12[1]
1 1
.names soc.cpu.latched_rd[4] soc.cpu.decoded_rs1_SB_DFFE_Q_D[0]
1 1
.names soc.cpu.decoded_rs1[4] soc.cpu.decoded_rs1_SB_DFFE_Q_D[1]
1 1
.names soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O soc.cpu.decoded_rs1_SB_DFFE_Q_D[2]
1 1
.names soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] soc.bram_only.mem.0.1_RDATA_12_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.mem_state[1] soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.mem_state[0] soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.5_RDATA_11[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.5_RDATA_11[1]
1 1
.names soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] soc.cpu.irq_mask_SB_DFFESS_Q_8_D[0]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] soc.cpu.irq_mask_SB_DFFESS_Q_8_D[2]
1 1
.names soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] soc.cpu.irq_mask_SB_DFFESS_Q_8_D[3]
1 1
.names soc.load.hex_code[1] soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[0]
1 1
.names soc.load.hex_code[0] soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[1]
1 1
.names soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] soc.cpu.irq_mask_SB_DFFESS_Q_7_D[0]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] soc.cpu.irq_mask_SB_DFFESS_Q_7_D[2]
1 1
.names soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] soc.cpu.irq_mask_SB_DFFESS_Q_7_D[3]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.1_RDATA_12[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.1_RDATA_12[1]
1 1
.names soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] soc.cpu.irq_mask_SB_DFFESS_Q_6_D[0]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] soc.cpu.irq_mask_SB_DFFESS_Q_6_D[2]
1 1
.names soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.cpu.irq_mask_SB_DFFESS_Q_6_D[3]
1 1
.names soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] soc.cpu.irq_mask_SB_DFFESS_Q_5_D[0]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] soc.cpu.irq_mask_SB_DFFESS_Q_5_D[2]
1 1
.names soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] soc.cpu.irq_mask_SB_DFFESS_Q_5_D[3]
1 1
.names soc.cpu.cpu_state[3] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] soc.cpu.irq_mask_SB_DFFESS_Q_4_D[0]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] soc.cpu.irq_mask_SB_DFFESS_Q_4_D[2]
1 1
.names soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] soc.cpu.irq_mask_SB_DFFESS_Q_4_D[3]
1 1
.names soc.cpu.mem_16bit_buffer[13] soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
1 1
.names soc.processeur_actif soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.mem_do_rinst soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1[1] soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_1_I1[2]
1 1
.names soc.cpu.irq_mask[16] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
1 1
.names soc.cpu.instr_maskirq soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
1 1
.names $false soc.cpu.alu_out_q_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1[21] soc.cpu.alu_out_q_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.alu_out_q_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 soc.cpu.alu_out_q_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
1 1
.names soc.cpu.timer[16] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_timer soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
1 1
.names $false soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[0]
1 1
.names soc.cpu.reg_op1[6] soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[1]
1 1
.names soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[3]
1 1
.names soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.irq_mask_SB_DFFESS_Q_D[1] soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.instr_retirq soc.cpu.irq_mask_SB_DFFESS_Q_15_D[0]
1 1
.names soc.cpu.reg_next_pc[14] soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.irq_state[1] soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.irq_state[0] soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[1] soc.cpu.cpuregs.regs.1.1_RDATA_15[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[2] soc.cpu.cpuregs.regs.1.1_RDATA_15[2]
1 1
.names soc.cpu.reg_op1[18] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.count_cycle[16] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[1] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[2] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[2] soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.count_instr[16] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_rdinstr soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[0]
1 1
.names soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2] soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[2]
1 1
.names soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O_SB_LUT4_I2_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[1] soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
1 1
.names soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2[1] soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_I2_I3[2]
1 1
.names soc.load.word[27] soc.load.bhc1.last_hex.hex_SB_DFFSR_Q_D[0]
1 1
.names soc.load.word[24] soc.load.bhc1.last_hex.hex_SB_DFFSR_Q_D[1]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I0_I1[3] soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I0_I1[0] soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1] soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[3]
1 1
.names soc.cpu.irq_state[0] soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.reg_pc[0] soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
1 1
.names soc.cpu.latched_compr soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
1 1
.names soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[0] soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[1] soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.decoded_rs1[3] soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0]
1 1
.names soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[1] soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2[1] soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.timer[12] soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
1 1
.names soc.cpu.instr_timer soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
1 1
.names soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[0] soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
1 1
.names soc.cpu.irq_mask[12] soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_maskirq soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.reg_op1[13] soc.cpu.mem_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] soc.cpu.mem_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_retirq soc.cpu.irq_mask_SB_DFFESS_Q_19_D[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2[1] soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I1_I3[1]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[2] soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[1] soc.cpu.cpuregs.regs.1.0_RDATA_12[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[2] soc.cpu.cpuregs.regs.1.0_RDATA_12[2]
1 1
.names soc.cpu.count_cycle[12] soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[1] soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[2] soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[2] soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
1 1
.names soc.cpu.count_instr[12] soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_rdinstr soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.latched_rd[3] soc.cpu.latched_branch_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_I3[0] soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0[2]
1 1
.names soc.cpu.reg_next_pc[6] soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.irq_state[1] soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.irq_state[0] soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[2] soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.latched_rd[3] soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I3_O[1]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0[1] soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
1 1
.names soc.cpu.reg_op1[12] soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.cpu_state[3] soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[3] soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.timer[18] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
1 1
.names soc.cpu.instr_timer soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
1 1
.names soc.cpu.alu_out_q[10] soc.cpu.latched_store_SB_LUT4_I2_2_O[0]
1 1
.names soc.cpu.reg_out[10] soc.cpu.latched_store_SB_LUT4_I2_2_O[1]
1 1
.names soc.cpu.latched_stalu soc.cpu.latched_store_SB_LUT4_I2_2_O[2]
1 1
.names soc.circuit.lfsr[13] soc.circuit.lfsr_SB_DFF_Q_17_D_SB_LUT4_O_I3[0]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.lfsr_SB_DFF_Q_17_D_SB_LUT4_O_I3[1]
1 1
.names $false soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1[17] soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
1 1
.names soc.circuit.state[1] soc.circuit.lfsr_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.circuit.seed_modifie soc.circuit.lfsr_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_la_secondword soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_op1[12] soc.cpu.mem_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] soc.cpu.mem_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1[1]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2] soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1[2]
1 1
.names soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[0] soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I0_I1[1]
1 1
.names soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[3] soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I0_I1[2]
1 1
.names soc.cpu.irq_mask[18] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_maskirq soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[0] soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1[1]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2] soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1[2]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3 soc.cpu.mem_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names soc.cpu.mem_valid soc.cpu.prefetched_high_word_SB_LUT4_I1_O[0]
1 1
.names soc.cpu.mem_do_rinst soc.cpu.prefetched_high_word_SB_LUT4_I1_O[1]
1 1
.names soc.cpu.reg_op2[30] soc.cpu.mem_wdata_SB_DFFE_Q_1_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_wordsize[2] soc.cpu.mem_wdata_SB_DFFE_Q_1_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.mem_wordsize[1] soc.cpu.mem_wdata_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.prefetched_high_word soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.reg_next_pc[5] soc.cpu.latched_store_SB_LUT4_I2_1_O[0]
1 1
.names soc.cpu.mem_la_secondword soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[0] soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1] soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
1 1
.names soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[0] soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
1 1
.names soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[1] soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
1 1
.names soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] soc.cpu.cpuregs.regs.0.0_WDATA_14_SB_LUT4_O_I0[3]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_I2_I3[1] soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.circuit.lfsr[9] soc.circuit.lfsr_SB_DFF_Q_21_D_SB_LUT4_O_I3[0]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.lfsr_SB_DFF_Q_21_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.irq_pending[10] soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0] soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
1 1
.names soc.cpu.cpu_state[0] soc.cpu.instr_srai_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[0]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.irq_state[1] soc.cpu.reg_pc_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.prefetched_high_word soc.cpu.reg_pc_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.clear_prefetched_high_word_q soc.cpu.reg_pc_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.instr_retirq soc.cpu.irq_mask_SB_DFFESS_Q_21_D[0]
1 1
.names soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O_SB_LUT4_I2_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[1] soc.cpu.cpuregs.regs.1.0_RDATA_10[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[2] soc.cpu.cpuregs.regs.1.0_RDATA_10[2]
1 1
.names soc.cpu.instr_retirq soc.cpu.irq_mask_SB_DFFESS_Q_13_D[0]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[0] soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[2] soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2] soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
1 1
.names soc.cpu.reg_next_pc[4] soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.irq_state[0] soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.latched_store_SB_LUT4_I2_O[3] soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.count_cycle[10] soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[1] soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[2] soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[0] soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
1 1
.names soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0[1] soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
1 1
.names soc.cpu.count_instr[10] soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_rdinstr soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_O_I0[2] soc.circuit.fini_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[1] soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2] soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
1 1
.names soc.circuit.state[1] soc.circuit.lfsr_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.circuit.seed_modifie soc.circuit.lfsr_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.load.mem_wstrb_SB_LUT4_I2_O[0] soc.circuit.fini_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
1 1
.names soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] soc.circuit.fini_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
1 1
.names soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] soc.circuit.fini_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
1 1
.names soc.cpu.reg_op1[10] soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.cpu_state[3] soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2] soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0] soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2] soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names soc.cpu.mem_rdata_q_SB_DFFE_Q_3_D[0] soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
1 1
.names soc.cpu.cpu_state[6] soc.cpu.latched_is_lh_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.latched_is_lb soc.cpu.latched_is_lh_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.decoded_rs2[1] soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[0]
1 1
.names soc.cpu.latched_rd[1] soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
1 1
.names soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[2]
1 1
.names soc.cpu.mem_wordsize[1] soc.cpu.latched_is_lh_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
1 1
.names $false soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
1 1
.names $false soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3 soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_I2_I3[1] soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[1]
1 1
.names soc.simpleuart.send_dummy soc.simpleuart.send_dummy_SB_LUT4_I2_I3[0]
1 1
.names soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] soc.simpleuart.send_dummy_SB_LUT4_I2_I3[2]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0] soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[1] soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
1 1
.names soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] soc.bram_only.mem.0.25_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[0] soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1[3] soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
1 1
.names $false soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
1 1
.names soc.cpu.reg_op2[0] soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
1 1
.names $true soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1] soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[3] soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
1 1
.names soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O_SB_LUT4_I2_O[1] soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2[1] soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
1 1
.names soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] soc.bram_only.mem.0.17_RDATA_1_SB_LUT4_I2_O[0]
1 1
.names soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O_SB_LUT4_I2_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
1 1
.names soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] soc.bram_only.mem.0.1_RDATA_1_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[2] soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
1 1
.names soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[1] soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
1 1
.names $false soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
1 1
.names soc.cpu.reg_op1[4] soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
1 1
.names soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.1_RDATA_1[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.1_RDATA_1[1]
1 1
.names soc.cpu.reg_next_pc[30] soc.cpu.reg_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.latched_store_SB_LUT4_I2_1_O[1] soc.cpu.reg_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0] soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.5_RDATA_1[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.5_RDATA_1[1]
1 1
.names soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[0] soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_1_I3[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_1_I3[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.17_RDATA_1[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.17_RDATA_1[1]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2] soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[2] soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0] soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.21_RDATA_1[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.21_RDATA_1[1]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[1] soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1[0]
1 1
.names soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.25_RDATA_1[0]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[1] soc.bram_only.mem.0.25_RDATA_1[1]
1 1
.names soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0] soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
1 1
.names soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] soc.bram_only.mem.0.25_RDATA_1_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_op1[8] soc.cpu.mem_addr_SB_DFFE_Q_23_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] soc.cpu.mem_addr_SB_DFFE_Q_23_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I1_I2[2] soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0[3]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.9_RDATA_6[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.9_RDATA_6[1]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.decoded_rs2[0] soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[0]
1 1
.names soc.cpu.latched_rd[0] soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[1]
1 1
.names soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[2]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.13_RDATA_1[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.13_RDATA_1[1]
1 1
.names soc.cpu.mem_la_secondword soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2] soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[3] soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
1 1
.names soc.load.mem_valid_SB_LUT4_I2_I3[2] soc.bram_only.mem.0.0_WADDR[1]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0[1] soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[3] soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1[3]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_2_D[0]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_2_D[1]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 soc.cpu.reg_pc_SB_DFFESR_Q_2_D[3]
1 1
.names soc.bram_ready soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFF_D_Q[2]
1 1
.names soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFF_D_Q[3]
1 1
.names soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O_SB_LUT4_I2_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
1 1
.names soc.load.word[3] soc.load.bhc4.last_hex.hex_SB_DFFSR_Q_D[0]
1 1
.names soc.load.word[0] soc.load.bhc4.last_hex.hex_SB_DFFSR_Q_D[1]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0] soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
1 1
.names soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3] soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
1 1
.names soc.cpu.mem_rdata_q[30] soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_rdata_q[29] soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.decoded_rs2[2] soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[0]
1 1
.names soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[1]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0] soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[3] soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1[3]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3 soc.cpu.mem_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names soc.cpu.latched_rd[2] soc.cpu.cpuregs.regs.0.0_RADDR_2[0]
1 1
.names soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2] soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[1]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[2]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[3]
1 1
.names soc.cpu.reg_next_pc[25] soc.cpu.reg_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.latched_store_SB_LUT4_I2_1_O[1] soc.cpu.reg_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[2] soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0] soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_O[2] soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[0] soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[3] soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1[3]
1 1
.names soc.cpu.mem_la_secondword soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2] soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3] soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[2]
1 1
.names soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O_SB_LUT4_I2_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3 soc.cpu.mem_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[1] soc.cpu.cpuregs.regs.1.1_RDATA_11[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[2] soc.cpu.cpuregs.regs.1.1_RDATA_11[2]
1 1
.names soc.simpleuart.recv_buf_data[7] soc.simpleuart.recv_buf_valid_SB_LUT4_I1_3_O[0]
1 1
.names soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] soc.simpleuart.recv_buf_valid_SB_LUT4_I1_3_O[1]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_7_D[0]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_7_D[1]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3 soc.cpu.reg_pc_SB_DFFESR_Q_7_D[3]
1 1
.names soc.simpleuart.recv_buf_valid soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
1 1
.names soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[1] soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[3] soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0] soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[2] soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
1 1
.names soc.cpu.mem_la_secondword soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2] soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3] soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
1 1
.names soc.cpu.latched_rd[4] soc.cpu.decoded_rs2_SB_DFFE_Q_D[0]
1 1
.names soc.cpu.decoded_rs2[4] soc.cpu.decoded_rs2_SB_DFFE_Q_D[1]
1 1
.names soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O soc.cpu.decoded_rs2_SB_DFFE_Q_D[2]
1 1
.names soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1[0]
1 1
.names soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1[2]
1 1
.names soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3[3] soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1[3]
1 1
.names soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[2] soc.bram_only.mem.0.8_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
1 1
.names soc.bram_only.mem.0.24_RDATA_1[0] soc.bram_only.mem.0.8_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0] soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
1 1
.names soc.cpu.instr_sub soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.is_compare_SB_LUT4_I0_1_O[3] soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[1] soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2] soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I3[3]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3 soc.cpu.mem_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[1] soc.bram_only.mem.0.24_RDATA_1[1]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1] soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[2] soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[2] soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
1 1
.names soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] soc.bram_only.mem.0.0_RDATA_1_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.mem_rdata_q[31] soc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_rdata_q[24] soc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.mem_rdata_q[19] soc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.4_RDATA_1[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.4_RDATA_1[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_5[0] soc.cpu.cpuregs.regs.0.0_RDATA_5[0]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_3[1] soc.cpu.cpuregs.regs.0.0_RDATA_5[1]
1 1
.names soc.cpu.latched_rd[3] soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[0]
1 1
.names soc.cpu.decoded_rs2[3] soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[1]
1 1
.names soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_1_O soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[2]
1 1
.names soc.cpu.decoded_imm[5] soc.cpu.reg_op2_SB_DFFE_Q_26_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] soc.cpu.reg_op2_SB_DFFE_Q_26_D_SB_LUT4_O_I3[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.0_RDATA_1[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.0_RDATA_1[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_9[0] soc.cpu.cpuregs.regs.0.0_RDATA_9[0]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_3[1] soc.cpu.cpuregs.regs.0.0_RDATA_9[1]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_5[3] soc.cpu.cpuregs.regs.0.0_RDATA_9[3]
1 1
.names soc.circuit.lfsr[5] soc.circuit.lfsr_SB_DFF_Q_25_D_SB_LUT4_O_I3[0]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.lfsr_SB_DFF_Q_25_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.decoded_imm[6] soc.cpu.cpuregs.regs.0.0_RDATA_9_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] soc.cpu.cpuregs.regs.0.0_RDATA_9_SB_LUT4_I2_O[1]
1 1
.names soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] soc.bram_only.mem.0.16_RDATA_1_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_1[0] soc.cpu.cpuregs.regs.0.0_RDATA_1[0]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_3[1] soc.cpu.cpuregs.regs.0.0_RDATA_1[1]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_5[3] soc.cpu.cpuregs.regs.0.0_RDATA_1[3]
1 1
.names soc.cpu.reg_op1[4] soc.cpu.mem_addr_SB_DFFE_Q_27_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] soc.cpu.mem_addr_SB_DFFE_Q_27_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.decoded_imm[7] soc.cpu.cpuregs.regs.0.0_RDATA_1_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] soc.cpu.cpuregs.regs.0.0_RDATA_1_SB_LUT4_I2_O[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.20_RDATA_1[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.20_RDATA_1[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_14[0] soc.cpu.cpuregs.regs.0.0_RDATA_14[0]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_3[1] soc.cpu.cpuregs.regs.0.0_RDATA_14[1]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_5[3] soc.cpu.cpuregs.regs.0.0_RDATA_14[3]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3 soc.cpu.mem_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names soc.cpu.decoded_imm[8] soc.cpu.cpuregs.regs.0.0_RDATA_14_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] soc.cpu.cpuregs.regs.0.0_RDATA_14_SB_LUT4_I2_O[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.16_RDATA_1[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.16_RDATA_1[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[0] soc.cpu.cpuregs.regs.0.0_RDATA_6[0]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_3[1] soc.cpu.cpuregs.regs.0.0_RDATA_6[1]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_5[3] soc.cpu.cpuregs.regs.0.0_RDATA_6[3]
1 1
.names soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.decoded_imm[9] soc.cpu.cpuregs.regs.0.0_RDATA_6_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] soc.cpu.cpuregs.regs.0.0_RDATA_6_SB_LUT4_I2_O[1]
1 1
.names soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] soc.bram_only.mem.0.8_RDATA_6_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_10[0] soc.cpu.cpuregs.regs.0.0_RDATA_10[0]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_3[1] soc.cpu.cpuregs.regs.0.0_RDATA_10[1]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_5[3] soc.cpu.cpuregs.regs.0.0_RDATA_10[3]
1 1
.names soc.cpu.reg_next_pc[1] soc.cpu.reg_pc_SB_DFFESR_Q_31_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.latched_store_SB_LUT4_I2_1_O[1] soc.cpu.reg_pc_SB_DFFESR_Q_31_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.decoded_imm[10] soc.cpu.cpuregs.regs.0.0_RDATA_10_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] soc.cpu.cpuregs.regs.0.0_RDATA_10_SB_LUT4_I2_O[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.12_RDATA_1[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.12_RDATA_1[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_2[0] soc.cpu.cpuregs.regs.0.0_RDATA_2[0]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_3[1] soc.cpu.cpuregs.regs.0.0_RDATA_2[1]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_5[3] soc.cpu.cpuregs.regs.0.0_RDATA_2[3]
1 1
.names soc.cpu.decoded_imm[11] soc.cpu.cpuregs.regs.0.0_RDATA_2_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] soc.cpu.cpuregs.regs.0.0_RDATA_2_SB_LUT4_I2_O[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.8_RDATA_6[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.8_RDATA_6[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_12[0] soc.cpu.cpuregs.regs.0.0_RDATA_12[0]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_3[1] soc.cpu.cpuregs.regs.0.0_RDATA_12[1]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_5[3] soc.cpu.cpuregs.regs.0.0_RDATA_12[3]
1 1
.names soc.cpu.decoded_imm[12] soc.cpu.cpuregs.regs.0.0_RDATA_12_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] soc.cpu.cpuregs.regs.0.0_RDATA_12_SB_LUT4_I2_O[1]
1 1
.names soc.cpu.mem_rdata_q[18] soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_4[0] soc.cpu.cpuregs.regs.0.0_RDATA_4[0]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_3[1] soc.cpu.cpuregs.regs.0.0_RDATA_4[1]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_5[3] soc.cpu.cpuregs.regs.0.0_RDATA_4[3]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3 soc.cpu.mem_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names soc.cpu.decoded_imm[13] soc.cpu.cpuregs.regs.0.0_RDATA_4_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] soc.cpu.cpuregs.regs.0.0_RDATA_4_SB_LUT4_I2_O[1]
1 1
.names soc.simpleuart.send_pattern[2] gpio_SB_DFFESR_Q_2_D[0]
1 1
.names soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O[1] gpio_SB_DFFESR_Q_2_D[2]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_8[0] soc.cpu.cpuregs.regs.0.0_RDATA_8[0]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_3[1] soc.cpu.cpuregs.regs.0.0_RDATA_8[1]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_5[3] soc.cpu.cpuregs.regs.0.0_RDATA_8[3]
1 1
.names soc.circuit.state[1] soc.circuit.lfsr_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.circuit.seed_modifie soc.circuit.lfsr_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.decoded_imm[14] soc.cpu.cpuregs.regs.0.0_RDATA_8_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] soc.cpu.cpuregs.regs.0.0_RDATA_8_SB_LUT4_I2_O[1]
1 1
.names soc.cpu.reg_op1[1] soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.reg_op1[0] soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA[0] soc.cpu.cpuregs.regs.0.0_RDATA[0]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_3[1] soc.cpu.cpuregs.regs.0.0_RDATA[1]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_5[3] soc.cpu.cpuregs.regs.0.0_RDATA[3]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3 soc.cpu.mem_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names soc.cpu.decoded_imm[15] soc.cpu.cpuregs.regs.0.0_RDATA_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] soc.cpu.cpuregs.regs.0.0_RDATA_SB_LUT4_I2_O[1]
1 1
.names soc.cpu.cpuregs.regs.1.1_RDATA_15[0] soc.cpu.cpuregs.regs.0.1_RDATA_15[0]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_3[1] soc.cpu.cpuregs.regs.0.1_RDATA_15[1]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_5[3] soc.cpu.cpuregs.regs.0.1_RDATA_15[3]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_31_D[0]
1 1
.names soc.cpu.compressed_instr soc.cpu.reg_pc_SB_DFFESR_Q_31_D[1]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_31_D[3]
1 1
.names soc.cpu.decoded_imm[16] soc.cpu.cpuregs.regs.0.1_RDATA_15_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] soc.cpu.cpuregs.regs.0.1_RDATA_15_SB_LUT4_I2_O[1]
1 1
.names soc.simpleuart.send_pattern[3] led1_SB_DFFESR_Q_D[0]
1 1
.names soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O[1] led1_SB_DFFESR_Q_D[2]
1 1
.names soc.cpu.cpuregs.regs.1.1_RDATA_7[0] soc.cpu.cpuregs.regs.0.1_RDATA_7[0]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_3[1] soc.cpu.cpuregs.regs.0.1_RDATA_7[1]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_5[3] soc.cpu.cpuregs.regs.0.1_RDATA_7[3]
1 1
.names $false soc.cpu.alu_out_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1[22] soc.cpu.alu_out_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.alu_out_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 soc.cpu.alu_out_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
1 1
.names soc.cpu.decoded_imm[17] soc.cpu.cpuregs.regs.0.1_RDATA_7_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] soc.cpu.cpuregs.regs.0.1_RDATA_7_SB_LUT4_I2_O[1]
1 1
.names soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] soc.bram_only.mem.0.0_RDATA_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
1 1
.names soc.cpu.cpuregs.regs.1.1_RDATA_11[0] soc.cpu.cpuregs.regs.0.1_RDATA_11[0]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_3[1] soc.cpu.cpuregs.regs.0.1_RDATA_11[1]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_5[3] soc.cpu.cpuregs.regs.0.1_RDATA_11[3]
1 1
.names soc.cpu.reg_next_pc[19] soc.cpu.reg_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.latched_store_SB_LUT4_I2_1_O[1] soc.cpu.reg_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.decoded_imm[18] soc.cpu.cpuregs.regs.0.1_RDATA_11_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] soc.cpu.cpuregs.regs.0.1_RDATA_11_SB_LUT4_I2_O[1]
1 1
.names soc.cpu.cpuregs.regs.1.1_RDATA_3[0] soc.cpu.cpuregs.regs.0.1_RDATA_3[0]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_3[1] soc.cpu.cpuregs.regs.0.1_RDATA_3[1]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_5[3] soc.cpu.cpuregs.regs.0.1_RDATA_3[3]
1 1
.names soc.simpleuart.send_pattern[4] led2_SB_DFFESR_Q_D[0]
1 1
.names soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O[1] led2_SB_DFFESR_Q_D[2]
1 1
.names soc.cpu.decoded_imm[19] soc.cpu.cpuregs.regs.0.1_RDATA_3_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] soc.cpu.cpuregs.regs.0.1_RDATA_3_SB_LUT4_I2_O[1]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_addr_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3 soc.cpu.mem_addr_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names soc.cpu.cpuregs.regs.1.1_RDATA_13[0] soc.cpu.cpuregs.regs.0.1_RDATA_13[0]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_3[1] soc.cpu.cpuregs.regs.0.1_RDATA_13[1]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_5[3] soc.cpu.cpuregs.regs.0.1_RDATA_13[3]
1 1
.names u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] soc.circuit.state_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[0]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.state_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.decoded_imm[20] soc.cpu.cpuregs.regs.0.1_RDATA_13_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] soc.cpu.cpuregs.regs.0.1_RDATA_13_SB_LUT4_I2_O[1]
1 1
.names soc.cpu.cpuregs.regs.1.1_RDATA_5[0] soc.cpu.cpuregs.regs.0.1_RDATA_5[0]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_3[1] soc.cpu.cpuregs.regs.0.1_RDATA_5[1]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_5[3] soc.cpu.cpuregs.regs.0.1_RDATA_5[3]
1 1
.names soc.cpu.decoded_imm[21] soc.cpu.cpuregs.regs.0.1_RDATA_5_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] soc.cpu.cpuregs.regs.0.1_RDATA_5_SB_LUT4_I2_O[1]
1 1
.names soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] soc.bram_only.mem.0.24_RDATA_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.cpuregs.regs.1.1_RDATA_9[0] soc.cpu.cpuregs.regs.0.1_RDATA_9[0]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_3[1] soc.cpu.cpuregs.regs.0.1_RDATA_9[1]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_5[3] soc.cpu.cpuregs.regs.0.1_RDATA_9[3]
1 1
.names soc.simpleuart.send_pattern[5] led3_SB_DFFESR_Q_D[0]
1 1
.names soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O[1] led3_SB_DFFESR_Q_D[2]
1 1
.names soc.cpu.decoded_imm[22] soc.cpu.cpuregs.regs.0.1_RDATA_9_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] soc.cpu.cpuregs.regs.0.1_RDATA_9_SB_LUT4_I2_O[1]
1 1
.names soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.24_RDATA[0]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[1] soc.bram_only.mem.0.24_RDATA[1]
1 1
.names soc.cpu.cpuregs.regs.1.1_RDATA_1[0] soc.cpu.cpuregs.regs.0.1_RDATA_1[0]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_3[1] soc.cpu.cpuregs.regs.0.1_RDATA_1[1]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_5[3] soc.cpu.cpuregs.regs.0.1_RDATA_1[3]
1 1
.names soc.cpu.decoded_imm[23] soc.cpu.cpuregs.regs.0.1_RDATA_1_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] soc.cpu.cpuregs.regs.0.1_RDATA_1_SB_LUT4_I2_O[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.20_RDATA[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.20_RDATA[1]
1 1
.names soc.cpu.cpuregs.regs.1.1_RDATA_14[0] soc.cpu.cpuregs.regs.0.1_RDATA_14[0]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_3[1] soc.cpu.cpuregs.regs.0.1_RDATA_14[1]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_5[3] soc.cpu.cpuregs.regs.0.1_RDATA_14[3]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_13_D[0]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_13_D[1]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 soc.cpu.reg_pc_SB_DFFESR_Q_13_D[3]
1 1
.names soc.cpu.decoded_imm[24] soc.cpu.cpuregs.regs.0.1_RDATA_14_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] soc.cpu.cpuregs.regs.0.1_RDATA_14_SB_LUT4_I2_O[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.16_RDATA[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.16_RDATA[1]
1 1
.names soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.0_RDATA_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
1 1
.names soc.bram_ready soc.bram_only.mem.0.0_RDATA_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
1 1
.names soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] soc.bram_only.mem.0.0_RDATA_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
1 1
.names soc.simpleuart.send_pattern[6] led4_SB_DFFESR_Q_D[0]
1 1
.names soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O[1] led4_SB_DFFESR_Q_D[2]
1 1
.names soc.cpu.count_cycle[18] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[1] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[2] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3] soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] soc.bram_only.mem.0.0_RDATA_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.4_RDATA[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.4_RDATA[1]
1 1
.names soc.simpleuart.send_pattern[7] led5_SB_DFFESR_Q_D[0]
1 1
.names soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O[1] led5_SB_DFFESR_Q_D[2]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.0_RDATA[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.0_RDATA[1]
1 1
.names soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] soc.bram_only.mem.0.10_RDATA_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names soc.bram_only.mem.0.3_RDATA_2[0] soc.bram_only.mem.0.10_RDATA[0]
1 1
.names soc.cpu.reg_next_pc[20] soc.cpu.reg_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.latched_store_SB_LUT4_I2_1_O[1] soc.cpu.reg_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.simpleuart.send_pattern[8] gpio_SB_DFFESR_Q_1_D[0]
1 1
.names soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O[1] gpio_SB_DFFESR_Q_1_D[2]
1 1
.names $false ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
1 1
.names soc.simpleuart.cfg_divider[1] ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
1 1
.names $true ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
1 1
.names soc.cpu.mem_rdata_q[4] soc.load.hex_code_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.mem_xfer soc.load.hex_code_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.12_RDATA[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.12_RDATA[1]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.count_instr[18] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_rdinstr soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.circuit.compteur[27] soc.circuit.state_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
1 1
.names soc.circuit.compteur[24] soc.circuit.state_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_12_D[0]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_12_D[1]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI soc.cpu.reg_pc_SB_DFFESR_Q_12_D[3]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3 soc.cpu.mem_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] soc.bram_only.mem.0.25_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
1 1
.names soc.simpleuart.send_dummy_SB_LUT4_I2_I3[1] soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
1 1
.names soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I1 soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names $false soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
1 1
.names soc.cpu.reg_op1[2] soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
1 1
.names soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
1 1
.names soc.circuit.compteur[19] soc.circuit.state_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
1 1
.names soc.circuit.compteur[16] soc.circuit.state_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.bram_ready soc.bram_only.mem.0.25_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[0] soc.bram_only.mem.0.25_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
1 1
.names soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] soc.bram_only.mem.0.25_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
1 1
.names soc.load.bhc1.first_hex.hex[0] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
1 1
.names soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[1] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names soc.circuit.lfsr[4] soc.circuit.lfsr_SB_DFF_Q_26_D_SB_LUT4_O_I3[0]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.lfsr_SB_DFF_Q_26_D_SB_LUT4_O_I3[1]
1 1
.names soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] soc.bram_only.mem.0.25_RDATA_SB_LUT4_I3_O[0]
1 1
.names soc.simpleuart.cfg_divider[10] soc.simpleuart.send_divcnt_SB_DFFSR_Q_21_D[0]
1 1
.names soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[0] soc.bram_only.mem.0.25_RDATA[0]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[1] soc.bram_only.mem.0.25_RDATA[1]
1 1
.names soc.cpu.mem_rdata_q[30] soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.mem_rdata_q[29] soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
1 1
.names soc.bram_only.mem.0.3_RDATA_2[0] soc.bram_only.mem.0.11_RDATA[0]
1 1
.names soc.bram_only.mem.0.5_RDATA_5[0] soc.bram_only.mem.0.13_RDATA[0]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names $false soc.cpu.alu_out_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1[20] soc.cpu.alu_out_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.alu_out_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 soc.cpu.alu_out_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.9_RDATA_1[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.9_RDATA_1[1]
1 1
.names soc.load.bhc2.first_hex.hex[0] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[0]
1 1
.names soc.load.mem_wdata_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
1 1
.names soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] soc.bram_only.mem.0.1_RDATA_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.5_RDATA[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.5_RDATA[1]
1 1
.names soc.simpleuart.cfg_divider[30] ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
1 1
.names soc.simpleuart.recv_divcnt[29] ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.1_RDATA[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.1_RDATA[1]
1 1
.names soc.cpu.is_alu_reg_imm soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] soc.bram_only.mem.0.19_RDATA_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names soc.bram_only.mem.0.24_RDATA_1[0] soc.bram_only.mem.0.24_RDATA_13_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
1 1
.names soc.bram_ready soc.bram_only.mem.0.24_RDATA_13_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
1 1
.names soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] soc.bram_only.mem.0.24_RDATA_13_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
1 1
.names soc.bram_only.mem.0.5_RDATA_5[0] soc.bram_only.mem.0.21_RDATA[0]
1 1
.names soc.circuit.state[1] soc.circuit.lfsr_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.circuit.seed_modifie soc.circuit.lfsr_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.bram_only.mem.0.3_RDATA_2[0] soc.bram_only.mem.0.19_RDATA[0]
1 1
.names soc.cpu.mem_rdata_q[26] soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
1 1
.names soc.cpu.mem_xfer soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.17_RDATA[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.17_RDATA[1]
1 1
.names soc.load.bhc3.first_hex.hex[1] soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
1 1
.names soc.load.etat_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2] soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names soc.simpleuart.cfg_divider[2] ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
1 1
.names soc.simpleuart.recv_divcnt[1] ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
1 1
.names soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] soc.bram_only.mem.0.24_RDATA_13_SB_LUT4_I3_O[0]
1 1
.names soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] soc.bram_only.mem.0.0_RDATA_6_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
1 1
.names soc.simpleuart.cfg_divider[3] ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
1 1
.names soc.simpleuart.recv_divcnt[2] ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
1 1
.names soc.cpu.reg_next_pc[21] soc.cpu.reg_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.latched_store_SB_LUT4_I2_1_O[1] soc.cpu.reg_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.reg_next_pc[4] soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.irq_state[0] soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
1 1
.names soc.bram_only.mem.0.24_RDATA_1[0] soc.bram_only.mem.0.24_RDATA_13[0]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[1] soc.bram_only.mem.0.24_RDATA_13[1]
1 1
.names soc.load.bhc1.last_hex.hex[2] soc.load.mem_wdata_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
1 1
.names soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1] soc.load.mem_wdata_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names soc.simpleuart.cfg_divider[1] soc.simpleuart.send_divcnt_SB_DFFSR_Q_30_D[0]
1 1
.names soc.load.bhc2.first_hex.hex[2] soc.load.mem_wdata_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
1 1
.names soc.load.bhc4.last_hex.hex[2] soc.load.mem_wdata_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
1 1
.names soc.load.etat_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3] soc.load.mem_wdata_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
1 1
.names soc.bram_only.mem.0.3_RDATA_2[0] soc.bram_only.mem.0.18_RDATA_4[0]
1 1
.names soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.reg_op1[24] soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.instr_srl_SB_LUT4_I1_O[2] soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
1 1
.names soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] soc.bram_only.mem.0.8_RDATA_10_SB_LUT4_I2_O[0]
1 1
.names soc.bram_only.mem.0.5_RDATA_5[0] soc.bram_only.mem.0.20_RDATA_13[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.12_RDATA_5[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.12_RDATA_5[1]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names soc.load.bhc2.last_hex.hex[2] soc.load.mem_wdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.8_RDATA_10[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.8_RDATA_10[1]
1 1
.names soc.simpleuart.send_bitcnt[0] soc.simpleuart.send_bitcnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
1 1
.names soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O[1] soc.simpleuart.send_bitcnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
1 1
.names soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] soc.bram_only.mem.0.24_RDATA_6_SB_LUT4_I3_O[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.16_RDATA_13[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.16_RDATA_13[1]
1 1
.names soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.24_RDATA_6[0]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[1] soc.bram_only.mem.0.24_RDATA_6[1]
1 1
.names soc.simpleuart.cfg_divider[21] ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
1 1
.names soc.simpleuart.recv_divcnt[20] ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.20_RDATA_6[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.20_RDATA_6[1]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names soc.load.bhc1.first_hex.hex[2] soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
1 1
.names soc.load.bhc4.first_hex.hex[2] soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
1 1
.names soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[1] soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.16_RDATA_6[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.16_RDATA_6[1]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3 soc.cpu.mem_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] soc.bram_only.mem.0.0_RDATA_6_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.4_RDATA_6[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.4_RDATA_6[1]
1 1
.names soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] soc.bram_only.mem.0.0_RDATA_13_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.0_RDATA_6[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.0_RDATA_6[1]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_11_D[0]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_11_D[1]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 soc.cpu.reg_pc_SB_DFFESR_Q_11_D[3]
1 1
.names soc.load.bhc3.first_hex.hex[2] soc.load.mem_wdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
1 1
.names soc.load.bhc3.last_hex.hex[2] soc.load.mem_wdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
1 1
.names soc.load.etat_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2] soc.load.mem_wdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
1 1
.names soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.bram_only.mem.0.3_RDATA_2[0] soc.bram_only.mem.0.10_RDATA_4[0]
1 1
.names soc.cpu.reg_next_pc[9] soc.cpu.reg_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.latched_store_SB_LUT4_I2_1_O[1] soc.cpu.reg_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3[1]
1 1
.names soc.bram_only.mem.0.5_RDATA_5[0] soc.bram_only.mem.0.12_RDATA_12[0]
1 1
.names soc.load.hex_code[11] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.cpu_state[3] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[2] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.8_RDATA_4[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.8_RDATA_4[1]
1 1
.names soc.cpu.cpu_state[3] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_23_D[0]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_23_D[1]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3 soc.cpu.reg_pc_SB_DFFESR_Q_23_D[3]
1 1
.names soc.simpleuart.cfg_divider[25] iomem_ready_SB_LUT4_I0_1_O[0]
1 1
.names soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] iomem_ready_SB_LUT4_I0_1_O[2]
1 1
.names soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] soc.bram_only.mem.0.0_RDATA_13_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.cpu_state[3] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.load.etat[0] soc.load.mem_addr_SB_DFFESR_Q_17_D[0]
1 1
.names soc.bram_ready soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[0] soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
1 1
.names soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3]
1 1
.names soc.cpu.instr_retirq soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.irq_mask_SB_DFFESS_Q_9_D[3] soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
1 1
.names soc.simpleuart.cfg_divider[4] soc.simpleuart.send_divcnt_SB_DFFSR_Q_27_D[0]
1 1
.names soc.circuit.seed[25] soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.4_RDATA_13[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.4_RDATA_13[1]
1 1
.names soc.cpu.count_instr[54] soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_rdinstrh soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.load.mem_valid_SB_LUT4_I1_1_O[0] soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
1 1
.names soc.load.mem_valid_SB_LUT4_I1_1_O[1] soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
1 1
.names soc.load.mem_valid_SB_LUT4_I1_O[2] soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
1 1
.names soc.cpu.count_cycle[22] soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[1] soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[2] soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
1 1
.names $false soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
1 1
.names soc.cpu.reg_op1[28] soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
1 1
.names soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1[0]
1 1
.names soc.load.mem_valid_SB_LUT4_I2_I3[0] soc.load.mem_valid_SB_LUT4_I2_O[0]
1 1
.names soc.load.etat[3] soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
1 1
.names soc.load.etat[2] soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.0_RDATA_13[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.0_RDATA_13[1]
1 1
.names soc.cpu.cpu_state[6] soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.latched_is_lh_SB_LUT4_I3_O[1] soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.latched_is_lh_SB_LUT4_I3_O[3] soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
1 1
.names soc.load.etat[1] soc.load.mem_addr_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[0]
1 1
.names soc.load.etat[0] soc.load.mem_addr_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.count_instr[55] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_rdinstrh soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.is_alu_reg_reg soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.count_cycle[23] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[1] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[2] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.irq_mask[23] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_maskirq soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.timer[23] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
1 1
.names soc.cpu.instr_timer soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
1 1
.names soc.load.hex_code[3] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
1 1
.names soc.load.word[3] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[1]
1 1
.names soc.bram_only.mem.0.5_RDATA_5[0] soc.bram_only.mem.0.21_RDATA_6[0]
1 1
.names soc.cpu.reg_op1[23] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.cpu_state[3] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.bram_only.mem.0.3_RDATA_2[0] soc.bram_only.mem.0.19_RDATA_2[0]
1 1
.names soc.load.etat[1] soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.17_RDATA_6[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.17_RDATA_6[1]
1 1
.names soc.cpu.reg_next_pc[24] soc.cpu.reg_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.latched_store_SB_LUT4_I2_1_O[1] soc.cpu.reg_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.count_instr[24] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_rdinstr soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.count_cycle[24] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[1] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[2] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
1 1
.names soc.cpu.mem_rdata_q[2] soc.load.hex_code_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.mem_xfer soc.load.hex_code_SB_DFFE_Q_5_D_SB_LUT4_O_I2[2]
1 1
.names ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I3 ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I1[2]
1 1
.names soc.cpu.instr_retirq soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
1 1
.names soc.cpu.irq_mask_SB_DFFESS_Q_7_D[1] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
1 1
.names soc.load.etat[3] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.13_RDATA_6[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.13_RDATA_6[1]
1 1
.names soc.cpu.mem_rdata_q[14] soc.cpu.is_alu_reg_reg_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.mem_rdata_q[13] soc.cpu.is_alu_reg_reg_SB_LUT4_I2_O[1]
1 1
.names soc.cpu.mem_rdata_q[12] soc.cpu.is_alu_reg_reg_SB_LUT4_I2_O[2]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.9_RDATA_8[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.9_RDATA_8[1]
1 1
.names soc.cpu.cpu_state[3] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names ser_rx ser_rx_SB_LUT4_I0_I3[0]
1 1
.names soc.simpleuart.recv_state[0] ser_rx_SB_LUT4_I0_I3[1]
1 1
.names ser_rx_SB_LUT4_I0_I2[0] ser_rx_SB_LUT4_I0_I3[2]
1 1
.names soc.simpleuart.cfg_divider[6] soc.simpleuart.send_divcnt_SB_DFFSR_Q_25_D[0]
1 1
.names ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I1[0] ser_rx_SB_LUT4_I0_O[0]
1 1
.names ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I2 ser_rx_SB_LUT4_I0_O[1]
1 1
.names soc.cpu.reg_sh[4] soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.reg_sh[2] soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.count_instr[25] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_rdinstr soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.count_cycle[25] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[1] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[2] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names $false soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
1 1
.names soc.cpu.reg_op1[27] soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
1 1
.names soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
1 1
.names soc.cpu.timer[25] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_timer soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
1 1
.names u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
1 1
.names soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O[0] ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
1 1
.names soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O[1] ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
1 1
.names soc.cpu.irq_mask[25] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
1 1
.names soc.cpu.instr_maskirq soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.1_RDATA_6[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.1_RDATA_6[1]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_8_D[0]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_8_D[1]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI soc.cpu.reg_pc_SB_DFFESR_Q_8_D[3]
1 1
.names soc.cpu.cpu_state[3] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I1_I2[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I1_I2[1]
1 1
.names soc.load.bhc1.first_hex.hex[6] soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
1 1
.names soc.load.mem_wstrb_SB_LUT4_I2_O[0] soc.simpleuart.send_dummy_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
1 1
.names soc.load.mem_wstrb_SB_LUT4_I2_O[1] soc.simpleuart.send_dummy_SB_DFFESS_Q_E_SB_LUT4_O_I2[1]
1 1
.names soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[2] soc.simpleuart.send_dummy_SB_DFFESS_Q_E_SB_LUT4_O_I2[3]
1 1
.names soc.simpleuart.cfg_divider[3] soc.simpleuart.send_divcnt_SB_DFFSR_Q_29_D_SB_LUT4_I3_1_O[0]
1 1
.names soc.simpleuart.recv_buf_valid soc.load.mem_valid_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
1 1
.names soc.circuit.lfsr[28] soc.circuit.lfsr_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.lfsr_SB_DFF_Q_2_D_SB_LUT4_O_I3[1]
1 1
.names soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3[0] soc.load.mem_valid_SB_LUT4_I1_O[0]
1 1
.names soc.load.bhc3.first_hex.hex[6] soc.load.etat_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
1 1
.names soc.load.bhc4.last_hex.hex[6] soc.load.etat_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
1 1
.names soc.cpu.count_instr[26] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_rdinstr soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.simpleuart.cfg_divider[2] soc.simpleuart.send_divcnt_SB_DFFSR_Q_29_D[0]
1 1
.names soc.cpu.count_cycle[26] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[1] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[2] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] soc.boot_sequence_SB_DFFSR_Q_R[0]
1 1
.names soc.cpu.irq_mask[26] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_maskirq soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.timer[26] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
1 1
.names soc.cpu.instr_timer soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
1 1
.names soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[0] soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
1 1
.names soc.bram_only.mem.0.24_RDATA_1[0] soc.bram_only.mem.0.0_RDATA_11_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
1 1
.names soc.bram_ready soc.bram_only.mem.0.0_RDATA_11_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
1 1
.names soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] soc.bram_only.mem.0.0_RDATA_11_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
1 1
.names soc.load.bhc1.last_hex.hex[6] soc.load.mem_wdata_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.reg_op1[26] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.cpu_state[3] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.reg_next_pc[26] soc.cpu.reg_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.latched_store_SB_LUT4_I2_1_O[1] soc.cpu.reg_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
1 1
.names iomem_ready_SB_LUT4_I0_I3 iomem_ready_SB_LUT4_I0_I1[2]
1 1
.names soc.cpu.cpu_state[6] soc.cpu.mem_16bit_buffer_SB_DFFE_Q_14_D[0]
1 1
.names soc.cpu.latched_is_lh_SB_LUT4_I1_O[1] soc.cpu.mem_16bit_buffer_SB_DFFE_Q_14_D[1]
1 1
.names soc.cpu.latched_is_lh_SB_LUT4_I1_O[3] soc.cpu.mem_16bit_buffer_SB_DFFE_Q_14_D[3]
1 1
.names soc.simpleuart.cfg_divider[7] soc.simpleuart.send_divcnt_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names soc.simpleuart.cfg_divider[5] soc.simpleuart.send_divcnt_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
1 1
.names soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] soc.bram_only.mem.0.0_RDATA_11_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.count_instr[27] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_rdinstr soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.mem_addr[29] iomem_ready_SB_LUT4_I0_I1_SB_LUT4_O_2_I3[0]
1 1
.names soc.cpu.mem_addr[28] iomem_ready_SB_LUT4_I0_I1_SB_LUT4_O_2_I3[1]
1 1
.names soc.processeur_actif iomem_ready_SB_LUT4_I0_I1_SB_LUT4_O_2_I3[2]
1 1
.names soc.cpu.count_cycle[27] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[1] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[2] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_6_D[0]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_6_D[1]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO soc.cpu.reg_pc_SB_DFFESR_Q_6_D[3]
1 1
.names soc.cpu.irq_mask[27] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_maskirq soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.timer[27] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
1 1
.names soc.cpu.instr_timer soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.4_RDATA_11[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.4_RDATA_11[1]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2] soc.cpu.mem_16bit_buffer_SB_DFFE_Q_10_D[0]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3] soc.cpu.mem_16bit_buffer_SB_DFFE_Q_10_D[2]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3] soc.cpu.mem_16bit_buffer_SB_DFFE_Q_10_D[3]
1 1
.names soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O_SB_LUT4_I2_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[0]
1 1
.names soc.cpu.cpu_state[3] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.reg_op1[27] soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.0_RDATA_11[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.0_RDATA_11[1]
1 1
.names soc.cpu.reg_op1[28] soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.cpu_state[3] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] soc.bram_only.mem.0.1_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
1 1
.names soc.cpu.cpu_state[3] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.reg_next_pc[27] soc.cpu.reg_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.latched_store_SB_LUT4_I2_1_O[1] soc.cpu.reg_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.cpu_state[3] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] soc.bram_only.mem.0.8_RDATA_14_SB_LUT4_I2_O[0]
1 1
.names iomem_ready_SB_LUT4_I0_I1[3] iomem_ready_SB_LUT4_I0_O[0]
1 1
.names soc.circuit.lfsr[3] soc.circuit.lfsr_SB_DFF_Q_27_D_SB_LUT4_O_I3[0]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.lfsr_SB_DFF_Q_27_D_SB_LUT4_O_I3[1]
1 1
.names u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
1 1
.names soc.load.mem_wstrb_SB_LUT4_I1_O[0] iomem_ready_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
1 1
.names soc.cpu.reg_sh[2] soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1] soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
1 1
.names soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1] soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I0[1]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_I3_O_SB_LUT4_I3_O[2] soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I0[2]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.12_RDATA_10[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.12_RDATA_10[1]
1 1
.names soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1] soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I0[1]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_I3_O_SB_LUT4_I3_O[2] soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I0[2]
1 1
.names soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.1_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
1 1
.names soc.bram_ready soc.bram_only.mem.0.1_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
1 1
.names soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] soc.bram_only.mem.0.1_RDATA_5_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
1 1
.names soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_5_D[0]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_5_D[1]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO soc.cpu.reg_pc_SB_DFFESR_Q_5_D[3]
1 1
.names soc.cpu.irq_pending[2] soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2[0]
1 1
.names soc.processeur_actif soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.8_RDATA_14[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.8_RDATA_14[1]
1 1
.names soc.circuit.state[1] soc.circuit.lfsr_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.circuit.seed_modifie soc.circuit.lfsr_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] soc.bram_only.mem.0.1_RDATA_5_SB_LUT4_I2_O[0]
1 1
.names soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] soc.bram_only.mem.0.24_RDATA_11_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.mem_valid soc.load.mem_valid_SB_LUT4_I1_I3[0]
1 1
.names soc.load.mem_valid soc.load.mem_valid_SB_LUT4_I1_I3[1]
1 1
.names soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI soc.load.mem_valid_SB_LUT4_I1_I3[2]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.5_RDATA_4[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.5_RDATA_4[1]
1 1
.names soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O[0] ser_rx_SB_LUT4_I0_I2[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.1_RDATA_5[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.1_RDATA_5[1]
1 1
.names soc.bram_only.mem.0.24_RDATA_1[0] soc.bram_only.mem.0.24_RDATA_11[0]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[1] soc.bram_only.mem.0.24_RDATA_11[1]
1 1
.names soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] soc.bram_only.mem.0.9_RDATA_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.reg_next_pc[28] soc.cpu.reg_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.latched_store_SB_LUT4_I2_1_O[1] soc.cpu.reg_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
1 1
.names soc.bram_only.mem.0.3_RDATA_2[0] soc.bram_only.mem.0.11_RDATA_3[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.20_RDATA_11[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.20_RDATA_11[1]
1 1
.names soc.bram_only.mem.0.8_RDATA[0] soc.bram_only.mem.0.9_RDATA[0]
1 1
.names $false ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I1[1]
1 1
.names soc.simpleuart.recv_state[3] ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I1[2]
1 1
.names soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3 ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I1[3]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.13_RDATA_5[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.13_RDATA_5[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.16_RDATA_11[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.16_RDATA_11[1]
1 1
.names soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] soc.bram_only.mem.0.25_RDATA_5_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.count_instr[20] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_rdinstr soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.17_RDATA_5[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.17_RDATA_5[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.21_RDATA_5[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.21_RDATA_5[1]
1 1
.names soc.cpu.count_cycle[20] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[1] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[2] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.25_RDATA_5[0]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[1] soc.bram_only.mem.0.25_RDATA_5[1]
1 1
.names soc.circuit.state[1] soc.circuit.lfsr_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.circuit.seed_modifie soc.circuit.lfsr_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[1] soc.cpu.cpuregs.regs.1.1_RDATA_13[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[2] soc.cpu.cpuregs.regs.1.1_RDATA_13[2]
1 1
.names soc.simpleuart.cfg_divider[12] soc.simpleuart.send_divcnt_SB_DFFSR_Q_19_D[0]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2] soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.mem_16bit_buffer_SB_DFFE_Q_13_D[2] soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[3]
1 1
.names soc.cpu.instr_retirq soc.cpu.irq_mask_SB_DFFESS_Q_11_D[0]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_4_D[0]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_4_D[1]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO soc.cpu.reg_pc_SB_DFFESR_Q_4_D[3]
1 1
.names soc.cpu.timer[20] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_timer soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
1 1
.names $false soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1[15] soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
1 1
.names soc.cpu.decoded_imm_j[19] soc.cpu.decoded_imm_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_jal soc.cpu.decoded_imm_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[1]
1 1
.names soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] soc.bram_only.mem.0.0_RDATA_10_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
1 1
.names soc.cpu.decoded_imm_j[18] soc.cpu.decoded_imm_SB_DFFESR_Q_17_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_jal soc.cpu.decoded_imm_SB_DFFESR_Q_17_D_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.decoded_imm_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2] soc.cpu.decoded_imm_SB_DFFESR_Q_17_D_SB_LUT4_O_I2[3]
1 1
.names soc.cpu.irq_mask[20] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
1 1
.names soc.cpu.instr_maskirq soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
1 1
.names soc.cpu.decoded_imm_j[17] soc.cpu.decoded_imm_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_jal soc.cpu.decoded_imm_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.decoded_imm_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2] soc.cpu.decoded_imm_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[3]
1 1
.names soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.decoded_imm_j[16] soc.cpu.decoded_imm_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_jal soc.cpu.decoded_imm_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.reg_op1[20] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.decoded_imm_j[15] soc.cpu.decoded_imm_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_jal soc.cpu.decoded_imm_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0] soc.cpu.mem_16bit_buffer_SB_DFFE_Q_4_D[0]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1] soc.cpu.mem_16bit_buffer_SB_DFFE_Q_4_D[1]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3] soc.cpu.mem_16bit_buffer_SB_DFFE_Q_4_D[3]
1 1
.names soc.cpu.decoded_imm_j[14] soc.cpu.decoded_imm_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_jal soc.cpu.decoded_imm_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.decoded_imm_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2] soc.cpu.decoded_imm_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[3]
1 1
.names soc.simpleuart.cfg_divider[15] soc.simpleuart.send_divcnt_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names soc.simpleuart.cfg_divider[13] soc.simpleuart.send_divcnt_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
1 1
.names soc.cpu.decoded_imm_j[13] soc.cpu.decoded_imm_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_jal soc.cpu.decoded_imm_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.decoded_imm_j[12] soc.cpu.decoded_imm_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_jal soc.cpu.decoded_imm_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[2] soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_I3[1] soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.mem_rdata_q[31] soc.cpu.decoded_imm_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.is_sb_sh_sw soc.cpu.decoded_imm_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3[2] soc.cpu.decoded_imm_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
1 1
.names soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] soc.bram_only.mem.0.24_RDATA_10_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.irq_mask[9] soc.cpu.reg_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.reg_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
1 1
.names soc.cpu.instr_maskirq soc.cpu.reg_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
1 1
.names soc.cpu.mem_rdata_q[3] soc.load.hex_code_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.mem_xfer soc.load.hex_code_SB_DFFE_Q_4_D_SB_LUT4_O_I2[2]
1 1
.names soc.cpu.timer[9] soc.cpu.reg_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_timer soc.cpu.reg_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
1 1
.names soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.24_RDATA_10[0]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[1] soc.bram_only.mem.0.24_RDATA_10[1]
1 1
.names soc.cpu.instr_retirq soc.cpu.irq_mask_SB_DFFESS_Q_22_D[0]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_22_D[0]
1 1
.names soc.cpu.decoded_imm_j[10] soc.cpu.reg_pc_SB_DFFESR_Q_22_D[2]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I3 soc.cpu.reg_pc_SB_DFFESR_Q_22_D[3]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.12_RDATA_9[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.12_RDATA_9[1]
1 1
.names soc.cpu.decoded_rs1[1] soc.cpu.cpuregs.regs.1.0_RDATA_6_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.decoded_rs1[0] soc.cpu.cpuregs.regs.1.0_RDATA_6_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.irq_pending[14] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.8_RDATA_13[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.8_RDATA_13[1]
1 1
.names soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[3] soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
1 1
.names soc.cpu.mem_rdata_q[11] soc.cpu.decoded_imm_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.is_sb_sh_sw soc.cpu.decoded_imm_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.is_beq_bne_blt_bge_bltu_bgeu soc.cpu.decoded_imm_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.count_cycle[9] soc.cpu.instr_timer_SB_LUT4_I1_O[0]
1 1
.names soc.cpu.decoded_imm_j[3] soc.cpu.decoded_imm_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_jal soc.cpu.decoded_imm_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
1 1
.names soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.0_RDATA_10_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
1 1
.names soc.bram_ready soc.bram_only.mem.0.0_RDATA_10_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
1 1
.names soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] soc.bram_only.mem.0.0_RDATA_10_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
1 1
.names soc.cpu.mem_rdata_q[9] soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.is_sb_sh_sw soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.is_beq_bne_blt_bge_bltu_bgeu soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.mem_rdata_q[8] soc.cpu.decoded_imm_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.is_sb_sh_sw soc.cpu.decoded_imm_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.is_beq_bne_blt_bge_bltu_bgeu soc.cpu.decoded_imm_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[0] soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
1 1
.names soc.load.hex_code[15] soc.load.mem_wdata_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[0]
1 1
.names soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1] soc.load.mem_wdata_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[1]
1 1
.names soc.load.mem_addr_SB_DFFESR_Q_17_D_SB_LUT4_I3_O[0] soc.load.mem_wdata_SB_DFFESS_Q_2_D_SB_LUT4_O_I2[3]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.lfsr_SB_DFF_Q_31_D_SB_LUT4_O_I1[1]
1 1
.names soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2] soc.load.mem_wdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[0]
1 1
.names soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] soc.bram_only.mem.0.0_RDATA_10_SB_LUT4_I2_O[0]
1 1
.names soc.load.hex_code[13] soc.load.mem_wdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
1 1
.names soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1] soc.load.mem_wdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.count_instr[41] soc.cpu.instr_rdinstr_SB_LUT4_I3_1_O[0]
1 1
.names soc.cpu.instr_rdinstrh soc.cpu.instr_rdinstr_SB_LUT4_I3_1_O[1]
1 1
.names soc.load.mem_wdata_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2] soc.load.mem_wdata_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
1 1
.names soc.circuit.lfsr[25] soc.circuit.lfsr_SB_DFF_Q_5_D_SB_LUT4_O_I3[0]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.lfsr_SB_DFF_Q_5_D_SB_LUT4_O_I3[1]
1 1
.names soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2] soc.load.mem_wdata_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.4_RDATA_10[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.4_RDATA_10[1]
1 1
.names soc.simpleuart.cfg_divider[11] soc.simpleuart.send_divcnt_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.reg_op1[9] soc.cpu.reg_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.cpu_state[3] soc.cpu.reg_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.0_RDATA_10[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.0_RDATA_10[1]
1 1
.names $false soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_30_D[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3]
1 1
.names soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] soc.bram_only.mem.0.16_RDATA_10_SB_LUT4_I2_O[0]
1 1
.names soc.simpleuart.cfg_divider[9] soc.simpleuart.send_divcnt_SB_DFFSR_Q_23_D_SB_LUT4_I3_1_O[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.20_RDATA_10[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.20_RDATA_10[1]
1 1
.names soc.cpu.alu_out_q[21] soc.cpu.latched_store_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.reg_out[21] soc.cpu.latched_store_SB_LUT4_I2_O[1]
1 1
.names soc.cpu.latched_stalu soc.cpu.latched_store_SB_LUT4_I2_O[2]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.cpu_state[3] soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.irq_pending[0] soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.16_RDATA_10[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.16_RDATA_10[1]
1 1
.names soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[0] soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.irq_pending[19] soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_op1[19] soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[2]
1 1
.names soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] soc.bram_only.mem.0.24_RDATA_3_SB_LUT4_I3_O[0]
1 1
.names soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O[1] gpio_SB_DFFESR_Q_D[1]
1 1
.names soc.simpleuart.cfg_divider[8] soc.simpleuart.send_divcnt_SB_DFFSR_Q_23_D[0]
1 1
.names soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] soc.bram_only.mem.0.25_RDATA_8_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
1 1
.names soc.bram_only.mem.0.24_RDATA_1[0] soc.bram_only.mem.0.24_RDATA_3[0]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[1] soc.bram_only.mem.0.24_RDATA_3[1]
1 1
.names soc.cpu.timer[14] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
1 1
.names soc.cpu.instr_timer soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
1 1
.names soc.cpu.irq_pending[11] soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.irq_pending[8] soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.12_RDATA_2[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.12_RDATA_2[1]
1 1
.names soc.circuit.state[1] soc.circuit.lfsr_SB_DFF_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
1 1
.names soc.circuit.seed_modifie soc.circuit.lfsr_SB_DFF_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.8_RDATA_7[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.8_RDATA_7[1]
1 1
.names soc.bram_ready soc.bram_only.mem.0.25_RDATA_8_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[0] soc.bram_only.mem.0.25_RDATA_8_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
1 1
.names soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] soc.bram_only.mem.0.25_RDATA_8_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0] soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2[0]
1 1
.names soc.bram_only.mem.0.24_RDATA_1[0] soc.bram_only.mem.0.0_RDATA_3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
1 1
.names soc.bram_ready soc.bram_only.mem.0.0_RDATA_3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
1 1
.names soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] soc.bram_only.mem.0.0_RDATA_3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
1 1
.names soc.cpu.count_instr[32] soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_rdinstrh soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
1 1
.names soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] soc.bram_only.mem.0.25_RDATA_8_SB_LUT4_I3_O[0]
1 1
.names soc.circuit.state[1] soc.circuit.lfsr_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.circuit.seed_modifie soc.circuit.lfsr_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[0] soc.bram_only.mem.0.25_RDATA_8[0]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[1] soc.bram_only.mem.0.25_RDATA_8[1]
1 1
.names soc.cpu.count_cycle[0] soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[1] soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[2] soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
1 1
.names soc.bram_only.mem.0.3_RDATA_2[0] soc.bram_only.mem.0.19_RDATA_3[0]
1 1
.names soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] soc.bram_only.mem.0.0_RDATA_3_SB_LUT4_I2_O[0]
1 1
.names soc.bram_only.mem.0.5_RDATA_5[0] soc.bram_only.mem.0.21_RDATA_8[0]
1 1
.names soc.cpu.reg_next_pc[10] soc.cpu.reg_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.latched_store_SB_LUT4_I2_1_O[1] soc.cpu.reg_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I3[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.17_RDATA_8[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.17_RDATA_8[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.4_RDATA_3[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.4_RDATA_3[1]
1 1
.names soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] soc.bram_only.mem.0.9_RDATA_10_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
1 1
.names soc.bram_only.mem.0.3_RDATA_2[0] soc.bram_only.mem.0.3_RDATA_3[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.0_RDATA_3[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.0_RDATA_3[1]
1 1
.names soc.bram_only.mem.0.5_RDATA_5[0] soc.bram_only.mem.0.5_RDATA_7[0]
1 1
.names soc.cpu.irq_mask[14] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_maskirq soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.1_RDATA_8[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.1_RDATA_8[1]
1 1
.names soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] soc.bram_only.mem.0.16_RDATA_3_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3] soc.load.hex_code_SB_DFFE_Q_9_D[1]
1 1
.names soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] soc.bram_only.mem.0.9_RDATA_10_SB_LUT4_I2_O[0]
1 1
.names soc.load.word_SB_DFFE_Q_9_D_SB_LUT4_O_I3[2] soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.mem_16bit_buffer_SB_DFFE_Q_9_D[2] soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.reg_next_pc[17] soc.cpu.reg_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.latched_store_SB_LUT4_I2_1_O[1] soc.cpu.reg_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.13_RDATA_8[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.13_RDATA_8[1]
1 1
.names soc.bram_only.mem.0.3_RDATA_2[0] soc.bram_only.mem.0.18_RDATA_1[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.9_RDATA_10[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.9_RDATA_10[1]
1 1
.names soc.simpleuart.cfg_divider[26] soc.simpleuart.send_divcnt_SB_DFFSR_Q_5_D[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2] soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
1 1
.names soc.cpu.mem_16bit_buffer_SB_DFFE_Q_11_D[2] soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
1 1
.names soc.cpu.prefetched_high_word_SB_LUT4_I1_O[3] soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
1 1
.names soc.bram_only.mem.0.8_RDATA[0] soc.bram_only.mem.0.16_RDATA_3[0]
1 1
.names soc.activer_load_firmware soc.load.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
1 1
.names soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[3] soc.load.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
1 1
.names soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
1 1
.names soc.cpu.reg_op1[1] soc.cpu.mem_16bit_buffer_SB_DFFE_Q_7_D[0]
1 1
.names soc.cpu.reg_op1[0] soc.cpu.mem_16bit_buffer_SB_DFFE_Q_7_D[1]
1 1
.names soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0] soc.cpu.mem_16bit_buffer_SB_DFFE_Q_7_D[2]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.20_RDATA_3[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.20_RDATA_3[1]
1 1
.names soc.load.mem_addr_SB_DFFESR_Q_17_D[1] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names $false soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[0]
1 1
.names soc.cpu.reg_op1[25] soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[1]
1 1
.names soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[3]
1 1
.names soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
1 1
.names soc.load.mem_addr_SB_DFFESR_Q_17_D_SB_LUT4_I3_O[1] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
1 1
.names soc.cpu.mem_wordsize[1] soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[0]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_15_D[0]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_15_D[1]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI soc.cpu.reg_pc_SB_DFFESR_Q_15_D[3]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0] soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3[0]
1 1
.names soc.cpu.latched_is_lh_SB_LUT4_I1_O[2] soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
1 1
.names soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
1 1
.names soc.activer_load_firmware soc.load.mem_wstrb_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
1 1
.names soc.load.word[31] soc.load.bhc1.first_hex.hex_SB_DFFSR_Q_D[0]
1 1
.names soc.load.word[28] soc.load.bhc1.first_hex.hex_SB_DFFSR_Q_D[1]
1 1
.names soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[3]
1 1
.names soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
1 1
.names soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] soc.load.mem_wstrb_SB_DFFESR_Q_E[0]
1 1
.names soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.compteur_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
1 1
.names soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
1 1
.names soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
1 1
.names soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
1 1
.names soc.cpu.cpu_state[6] soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
1 1
.names soc.activer_load_firmware soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
1 1
.names soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I3[2] soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
1 1
.names soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
1 1
.names soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
1 1
.names soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
1 1
.names soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] soc.bram_only.mem.0.8_RDATA_5_SB_LUT4_I2_O[0]
1 1
.names soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I2[1] soc.load.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
1 1
.names soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I3[2] soc.load.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.prefetched_high_word_SB_LUT4_I1_O[3] soc.load.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
1 1
.names soc.cpu.instr_retirq soc.cpu.irq_mask_SB_DFFESS_Q_17_D[0]
1 1
.names soc.cpu.is_lb_lh_lw_lbu_lhu soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names soc.activer_load_firmware soc.load.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
1 1
.names soc.load.mem_wstrb_SB_DFFESR_Q_E_SB_LUT4_O_I2[1] soc.load.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
1 1
.names soc.load.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] soc.load.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.8_RDATA_5[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.8_RDATA_5[1]
1 1
.names soc.cpu.reg_op1[4] soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_srl_SB_LUT4_I1_O[2] soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.10_RDATA_5[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.10_RDATA_5[1]
1 1
.names soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] soc.bram_only.mem.0.24_RDATA_14_SB_LUT4_I3_O[0]
1 1
.names soc.activer_load_firmware soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[1] soc.cpu.cpuregs.regs.1.0_RDATA_15[0]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_15[1] soc.cpu.cpuregs.regs.1.0_RDATA_15[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[2] soc.cpu.cpuregs.regs.1.0_RDATA_15[2]
1 1
.names soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.24_RDATA_14[0]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[1] soc.bram_only.mem.0.24_RDATA_14[1]
1 1
.names soc.simpleuart.cfg_divider[31] soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.simpleuart.cfg_divider[29] soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.20_RDATA_14[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.20_RDATA_14[1]
1 1
.names soc.cpu.is_lui_auipc_jal soc.cpu.irq_mask_SB_DFFESS_Q_31_D[0]
1 1
.names soc.cpu.reg_pc[0] soc.cpu.irq_mask_SB_DFFESS_Q_31_D[1]
1 1
.names soc.cpu.instr_lui soc.cpu.irq_mask_SB_DFFESS_Q_31_D[2]
1 1
.names soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.16_RDATA_14[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.16_RDATA_14[1]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[0] soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.mem_do_rdata soc.cpu.mem_la_secondword_SB_DFFESR_Q_D[0]
1 1
.names soc.cpu.trap_SB_LUT4_I3_O[0] soc.cpu.mem_la_secondword_SB_DFFESR_Q_D[1]
1 1
.names soc.cpu.mem_xfer soc.cpu.mem_la_secondword_SB_DFFESR_Q_D[2]
1 1
.names soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.reg_next_pc[13] soc.cpu.reg_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.latched_store_SB_LUT4_I2_1_O[1] soc.cpu.reg_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.0_RDATA_14[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.0_RDATA_14[1]
1 1
.names soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.2_RDATA_1[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.2_RDATA_1[1]
1 1
.names soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] soc.cpu.irq_mask_SB_DFFESS_Q_31_D_SB_LUT4_I3_O[1]
1 1
.names soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] soc.cpu.irq_mask_SB_DFFESS_Q_31_D_SB_LUT4_I3_O[2]
1 1
.names soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
1 1
.names soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[2] soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[2]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_19_D[0]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_19_D[1]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 soc.cpu.reg_pc_SB_DFFESR_Q_19_D[3]
1 1
.names soc.processeur_actif soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[1] soc.cpu.cpuregs.regs.1.0_RDATA_8[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[2] soc.cpu.cpuregs.regs.1.0_RDATA_8[2]
1 1
.names soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] soc.bram_only.mem.0.25_RDATA_3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
1 1
.names soc.cpu.mem_do_rdata soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.cpu_state[6] soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.cpu_state[1] soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
1 1
.names soc.processeur_actif soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_rdata_q[5] soc.load.hex_code_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.mem_xfer soc.load.hex_code_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
1 1
.names soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.processeur_actif soc.cpu.latched_branch_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
1 1
.names soc.simpleuart.cfg_divider[19] soc.simpleuart.send_divcnt_SB_DFFSR_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names soc.simpleuart.cfg_divider[17] soc.simpleuart.send_divcnt_SB_DFFSR_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
1 1
.names soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
1 1
.names soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
1 1
.names soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.25_RDATA_3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
1 1
.names soc.bram_ready soc.bram_only.mem.0.25_RDATA_3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
1 1
.names soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] soc.bram_only.mem.0.25_RDATA_3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
1 1
.names soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
1 1
.names soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
1 1
.names soc.cpu.reg_next_pc[31] soc.cpu.reg_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.latched_store_SB_LUT4_I2_1_O[1] soc.cpu.reg_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
1 1
.names soc.cpu.count_cycle[14] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[1] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[2] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
1 1
.names soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_1_D[0]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_1_D[1]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 soc.cpu.reg_pc_SB_DFFESR_Q_1_D[3]
1 1
.names soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_I3[1] soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
1 1
.names soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.25_RDATA_3[0]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[1] soc.bram_only.mem.0.25_RDATA_3[1]
1 1
.names soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
1 1
.names soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
1 1
.names soc.cpu.count_instr[1] soc.cpu.cpuregs.regs.1.0_RDATA_7_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_rdinstr soc.cpu.cpuregs.regs.1.0_RDATA_7_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
1 1
.names soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] soc.bram_only.mem.0.11_RDATA_2_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.compteur_SB_DFF_Q_7_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
1 1
.names soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0] soc.cpu.instr_lw_SB_LUT4_I0_I3[0]
1 1
.names soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
1 1
.names soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
1 1
.names soc.bram_only.mem.0.5_RDATA_5[0] soc.bram_only.mem.0.13_RDATA_3[0]
1 1
.names soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
1 1
.names soc.cpu.count_cycle[1] soc.cpu.cpuregs.regs.1.0_RDATA_7_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[1] soc.cpu.cpuregs.regs.1.0_RDATA_7_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[2] soc.cpu.cpuregs.regs.1.0_RDATA_7_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
1 1
.names soc.bram_only.mem.0.3_RDATA_2[0] soc.bram_only.mem.0.11_RDATA_2[0]
1 1
.names soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
1 1
.names soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.9_RDATA_3[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.9_RDATA_3[1]
1 1
.names soc.simpleuart.cfg_divider[20] soc.simpleuart.send_divcnt_SB_DFFSR_Q_11_D[0]
1 1
.names soc.cpu.reg_op1[31] soc.cpu.mem_addr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] soc.cpu.mem_addr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_addr_SB_DFFE_Q_D_SB_LUT4_O_I3 soc.cpu.mem_addr_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
1 1
.names soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] soc.bram_only.mem.0.17_RDATA_3_SB_LUT4_I2_O[0]
1 1
.names soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[2] soc.bram_only.mem.0.24_RDATA_5_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
1 1
.names soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] soc.bram_only.mem.0.3_RDATA_1_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_7[0] soc.cpu.cpuregs.regs.1.0_RDATA_7[0]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[1] soc.cpu.cpuregs.regs.1.0_RDATA_7[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[2] soc.cpu.cpuregs.regs.1.0_RDATA_7[2]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.1_RDATA_3[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.1_RDATA_3[1]
1 1
.names soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.bram_only.mem.0.24_RDATA_1[0] soc.bram_only.mem.0.24_RDATA_5_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
1 1
.names soc.bram_only.mem.0.3_RDATA_2[0] soc.bram_only.mem.0.3_RDATA_1[0]
1 1
.names soc.cpu.irq_pending[11] soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names soc.bram_only.mem.0.5_RDATA_5[0] soc.bram_only.mem.0.5_RDATA_2[0]
1 1
.names soc.cpu.instr_retirq soc.cpu.cpuregs.regs.1.0_RDATA_7_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.17_RDATA_3[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.17_RDATA_3[1]
1 1
.names soc.cpu.count_cycle[46] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_rdcycleh soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.21_RDATA_3[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.21_RDATA_3[1]
1 1
.names soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2] soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2] soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2] soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.is_sltiu_bltu_sltu soc.cpu.instr_bne_SB_LUT4_I0_I2[0]
1 1
.names soc.cpu.instr_bgeu soc.cpu.instr_bne_SB_LUT4_I0_I2[1]
1 1
.names soc.cpu.instr_bgeu_SB_LUT4_I1_I3 soc.cpu.instr_bne_SB_LUT4_I0_I2[3]
1 1
.names soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.bram_only.mem.0.24_RDATA_1[0] soc.bram_only.mem.0.24_RDATA_5[0]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[1] soc.bram_only.mem.0.24_RDATA_5[1]
1 1
.names soc.cpu.instr_bne soc.cpu.instr_bgeu_SB_LUT4_I1_O[0]
1 1
.names soc.cpu.instr_bne_SB_LUT4_I0_I2[2] soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
1 1
.names soc.simpleuart.cfg_divider[22] soc.simpleuart.send_divcnt_SB_DFFSR_Q_9_D[0]
1 1
.names soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] soc.bram_only.mem.0.0_RDATA_5_SB_LUT4_I2_O[0]
1 1
.names soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] soc.bram_only.mem.0.25_RDATA_10_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
1 1
.names $false soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
1 1
.names soc.cpu.reg_op2[31] soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
1 1
.names soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
1 1
.names soc.cpu.reg_op2[27] soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[0]
1 1
.names soc.cpu.reg_op1[27] soc.cpu.alu_out_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[1]
1 1
.names soc.cpu.instr_bne_SB_LUT4_I0_I2[2] soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I1 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_bgeu_SB_LUT4_I1_I3 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.4_RDATA_5[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.4_RDATA_5[1]
1 1
.names soc.cpu.is_slti_blt_slt soc.cpu.instr_bne_SB_LUT4_I0_O[0]
1 1
.names soc.cpu.instr_bge soc.cpu.instr_bne_SB_LUT4_I0_O[1]
1 1
.names soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0] soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
1 1
.names soc.cpu.is_beq_bne_blt_bge_bltu_bgeu soc.cpu.reg_pc_SB_DFFESR_Q_9_E[0]
1 1
.names soc.cpu.cpu_state[0] soc.cpu.reg_pc_SB_DFFESR_Q_9_E[1]
1 1
.names soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] soc.cpu.instr_bge_SB_LUT4_I1_O[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.0_RDATA_5[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.0_RDATA_5[1]
1 1
.names soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] soc.bram_only.mem.0.5_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.compteur_SB_DFF_Q_10_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0] soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
1 1
.names soc.bram_only.mem.0.3_RDATA_2[0] soc.bram_only.mem.0.11_RDATA_4[0]
1 1
.names soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] soc.bram_only.mem.0.16_RDATA_5_SB_LUT4_I2_O[0]
1 1
.names soc.bram_only.mem.0.5_RDATA_5[0] soc.bram_only.mem.0.13_RDATA_10[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.9_RDATA_4[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.9_RDATA_4[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.20_RDATA_5[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.20_RDATA_5[1]
1 1
.names soc.load.word[15] soc.load.bhc3.first_hex.hex_SB_DFFSR_Q_D[0]
1 1
.names soc.load.word[12] soc.load.bhc3.first_hex.hex_SB_DFFSR_Q_D[1]
1 1
.names soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] soc.bram_only.mem.0.5_RDATA_9_SB_LUT4_I2_O[0]
1 1
.names $false soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1[24] soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.5_RDATA_9[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.5_RDATA_9[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.16_RDATA_5[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.16_RDATA_5[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.1_RDATA_10[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.1_RDATA_10[1]
1 1
.names soc.cpu.mem_rdata_q[1] soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.mem_rdata_q[0] soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.simpleuart.cfg_divider[16] soc.simpleuart.send_divcnt_SB_DFFSR_Q_15_D[0]
1 1
.names soc.cpu.mem_rdata_q[27] soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_rdata_q[26] soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] soc.bram_only.mem.0.25_RDATA_10_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.mem_rdata_q[21] soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
1 1
.names soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] soc.bram_only.mem.0.8_RDATA_9_SB_LUT4_I2_O[0]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[0] soc.bram_only.mem.0.25_RDATA_10[0]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[1] soc.bram_only.mem.0.25_RDATA_10[1]
1 1
.names soc.cpu.cpu_state[3] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.cpu_state[1] soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1[0]
1 1
.names soc.cpu.do_waitirq_SB_LUT4_I0_O[2] soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1[2]
1 1
.names soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0] soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1[3]
1 1
.names soc.cpu.cpu_state[3] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[1] soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
1 1
.names soc.bram_only.mem.0.3_RDATA_2[0] soc.bram_only.mem.0.19_RDATA_4[0]
1 1
.names soc.cpu.reg_op1[15] soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[1] soc.cpu.cpuregs.regs.1.1_RDATA_5[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[2] soc.cpu.cpuregs.regs.1.1_RDATA_5[2]
1 1
.names soc.bram_only.mem.0.5_RDATA_5[0] soc.bram_only.mem.0.21_RDATA_10[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.12_RDATA_4[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.12_RDATA_4[1]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2[0]
1 1
.names soc.processeur_actif soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.17_RDATA_10[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.17_RDATA_10[1]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_27_D[0] soc.cpu.reg_pc_SB_DFFESR_Q_21_D[0]
1 1
.names soc.cpu.decoded_imm_j[11] soc.cpu.reg_pc_SB_DFFESR_Q_21_D[2]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI soc.cpu.reg_pc_SB_DFFESR_Q_21_D[3]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.8_RDATA_9[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.8_RDATA_9[1]
1 1
.names soc.cpu.count_instr[21] soc.cpu.cpuregs.regs.1.1_RDATA_5_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_rdinstr soc.cpu.cpuregs.regs.1.1_RDATA_5_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.latched_is_lh_SB_LUT4_I3_O[1] soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.latched_is_lh_SB_LUT4_I3_O[3] soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
1 1
.names soc.bram_ready soc.bram_only.mem.0.25_RDATA_10_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[0] soc.bram_only.mem.0.25_RDATA_10_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
1 1
.names soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] soc.bram_only.mem.0.25_RDATA_10_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
1 1
.names soc.processeur_actif soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
1 1
.names $false soc.cpu.alu_out_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1[19] soc.cpu.alu_out_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.alu_out_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 soc.cpu.alu_out_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
1 1
.names soc.cpu.count_cycle[21] soc.cpu.cpuregs.regs.1.1_RDATA_5_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[1] soc.cpu.cpuregs.regs.1.1_RDATA_5_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[2] soc.cpu.cpuregs.regs.1.1_RDATA_5_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
1 1
.names soc.simpleuart.cfg_divider[18] soc.simpleuart.send_divcnt_SB_DFFSR_Q_13_D[0]
1 1
.names soc.cpu.count_instr[40] soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_rdinstrh soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.count_cycle[8] soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[1] soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[2] soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.reg_op1[14] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.cpu_state[3] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.irq_mask[8] soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_maskirq soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
1 1
.names u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] soc.activer_load_firmware_SB_DFFESS_Q_S[0]
1 1
.names soc.cpu.timer[8] soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
1 1
.names soc.cpu.instr_timer soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
1 1
.names soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] soc.bram_only.mem.0.24_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
1 1
.names soc.cpu.reg_op1[8] soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.cpu_state[3] soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.irq_pending[8] soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.instr_retirq soc.cpu.cpuregs.regs.1.1_RDATA_5_SB_LUT4_I0_O[0]
1 1
.names soc.cpu.cpu_state[6] soc.cpu.reg_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2[0]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_3_D[0]
1 1
.names soc.cpu.decoded_imm_j[30] soc.cpu.reg_pc_SB_DFFESR_Q_3_D[2]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI soc.cpu.reg_pc_SB_DFFESR_Q_3_D[3]
1 1
.names soc.cpu.mem_rdata_q[6] soc.load.hex_code_SB_DFFE_Q_9_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.mem_xfer soc.load.hex_code_SB_DFFE_Q_9_D_SB_LUT4_O_I2[2]
1 1
.names soc.cpu.cpu_state[3] soc.cpu.reg_out_SB_DFFSS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
1 1
.names soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.24_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
1 1
.names soc.bram_ready soc.bram_only.mem.0.24_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
1 1
.names soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] soc.bram_only.mem.0.24_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
1 1
.names soc.cpu.cpu_state[6] soc.cpu.reg_out_SB_DFFSS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.latched_is_lh_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1] soc.cpu.reg_out_SB_DFFSS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3 soc.cpu.mem_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.count_instr[39] soc.cpu.reg_out_SB_DFFSS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_rdinstrh soc.cpu.reg_out_SB_DFFSS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
1 1
.names soc.simpleuart.cfg_divider[23] soc.simpleuart.send_divcnt_SB_DFFSR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names soc.simpleuart.cfg_divider[21] soc.simpleuart.send_divcnt_SB_DFFSR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
1 1
.names soc.cpu.count_cycle[7] soc.cpu.reg_out_SB_DFFSS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[1] soc.cpu.reg_out_SB_DFFSS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[2] soc.cpu.reg_out_SB_DFFSS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[3] soc.bram_only.mem.0.8_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[2] soc.bram_only.mem.0.8_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
1 1
.names soc.cpu.reg_next_pc[29] soc.cpu.reg_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.latched_store_SB_LUT4_I2_1_O[1] soc.cpu.reg_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_retirq soc.cpu.reg_out_SB_DFFSS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
1 1
.names soc.cpu.irq_mask_SB_DFFESS_Q_24_D[2] soc.cpu.reg_out_SB_DFFSS_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.reg_out_SB_DFFSS_Q_4_D_SB_LUT4_O_I2[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.8_RDATA_1[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.8_RDATA_1[1]
1 1
.names soc.cpu.reg_next_pc[11] soc.cpu.reg_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.latched_store_SB_LUT4_I2_1_O[1] soc.cpu.reg_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I3[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.10_RDATA_1[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.10_RDATA_1[1]
1 1
.names afh.selection afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
1 1
.names afficheur[5] afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.mem_wordsize[1] soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1] soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
1 1
.names soc.load.hex_code_SB_DFFE_Q_9_D[0] soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
1 1
.names soc.bram_only.mem.0.3_RDATA_2[0] soc.bram_only.mem.0.2_RDATA[0]
1 1
.names soc.cpu.cpu_state[6] soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2[0]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.compteur_SB_DFF_Q_11_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.mem_wordsize[1] soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0] soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.mem_16bit_buffer_SB_DFFE_Q_10_D[1] soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.0_RDATA_2[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.0_RDATA_2[1]
1 1
.names $false afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
1 1
.names $false afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
1 1
.names afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
1 1
.names soc.bram_only.mem.0.5_RDATA_5[0] soc.bram_only.mem.0.4_RDATA_2[0]
1 1
.names soc.cpu.timer[11] soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
1 1
.names soc.cpu.instr_timer soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
1 1
.names soc.cpu.count_instr[5] soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_rdinstr soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_lw soc.cpu.instr_lbu_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.instr_blt_SB_LUT4_I1_O[2] soc.cpu.instr_lbu_SB_LUT4_I3_O[2]
1 1
.names soc.cpu.instr_lw_SB_LUT4_I0_I3[1] soc.cpu.instr_lbu_SB_LUT4_I3_O[3]
1 1
.names soc.cpu.count_cycle[5] soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[1] soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[2] soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.irq_mask[5] soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_maskirq soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
1 1
.names soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] soc.bram_only.mem.0.24_RDATA_2_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.timer[5] soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
1 1
.names soc.cpu.instr_timer soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
1 1
.names soc.cpu.cpu_state[6] soc.cpu.instr_lw_SB_LUT4_I0_O[0]
1 1
.names soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3] soc.cpu.instr_lw_SB_LUT4_I0_O[1]
1 1
.names soc.cpu.reg_op1[5] soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.cpu_state[3] soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.irq_pending[5] soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.cpu_state[6] soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2[0]
1 1
.names soc.bram_only.mem.0.3_RDATA_2[0] soc.bram_only.mem.0.18_RDATA[0]
1 1
.names soc.cpu.reg_op1[4] soc.cpu.reg_out_SB_DFFSS_Q_7_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_out_SB_DFFSS_Q_7_D_SB_LUT4_O_I3[1]
1 1
.names soc.simpleuart.cfg_divider[30] soc.simpleuart.send_divcnt_SB_DFFSR_Q_3_D_SB_LUT4_I3_1_O[0]
1 1
.names soc.cpu.cpu_state[6] soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_sh soc.cpu.instr_sb_SB_LUT4_I0_I2[0]
1 1
.names soc.cpu.instr_sw soc.cpu.instr_sb_SB_LUT4_I0_I2[1]
1 1
.names soc.cpu.instr_sb soc.cpu.instr_sb_SB_LUT4_I0_I2[2]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.reg_op1[0] soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.16_RDATA_2[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.16_RDATA_2[1]
1 1
.names soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] soc.bram_only.mem.0.24_RDATA_9_SB_LUT4_I3_O[0]
1 1
.names soc.bram_only.mem.0.5_RDATA_5[0] soc.bram_only.mem.0.20_RDATA_2[0]
1 1
.names $false soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
1 1
.names soc.cpu.reg_op1[26] soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
1 1
.names soc.cpu.alu_out_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
1 1
.names soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.24_RDATA_2[0]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[1] soc.bram_only.mem.0.24_RDATA_2[1]
1 1
.names soc.bram_only.mem.0.24_RDATA_1[0] soc.bram_only.mem.0.24_RDATA_9[0]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[1] soc.bram_only.mem.0.24_RDATA_9[1]
1 1
.names afh.selection afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3[0]
1 1
.names afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3 afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.20_RDATA_9[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.20_RDATA_9[1]
1 1
.names soc.cpu.instr_lw soc.cpu.instr_sw_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.instr_lw_SB_LUT4_I0_I3[1] soc.cpu.instr_sw_SB_LUT4_I2_O[1]
1 1
.names soc.cpu.reg_op2[31] soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I0[0]
1 1
.names soc.cpu.reg_op1[31] soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I0[1]
1 1
.names soc.cpu.mem_wordsize[0] soc.cpu.instr_lw_SB_LUT4_I1_O[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.16_RDATA_9[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.16_RDATA_9[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.1_RDATA_14[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.1_RDATA_14[1]
1 1
.names soc.cpu.mem_wordsize[1] soc.cpu.instr_sb_SB_LUT4_I0_O[0]
1 1
.names soc.cpu.instr_lw_SB_LUT4_I1_O[2] soc.cpu.instr_sb_SB_LUT4_I0_O[2]
1 1
.names soc.cpu.instr_lw_SB_LUT4_I1_O[3] soc.cpu.instr_sb_SB_LUT4_I0_O[3]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.5_RDATA_13[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.5_RDATA_13[1]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.instr_srai_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.irq_mask[1] soc.cpu.instr_srai_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
1 1
.names soc.cpu.irq_active soc.cpu.instr_srai_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
1 1
.names soc.cpu.mem_wordsize[2] soc.cpu.instr_sh_SB_LUT4_I0_1_O[0]
1 1
.names soc.cpu.instr_lw_SB_LUT4_I1_O[2] soc.cpu.instr_sh_SB_LUT4_I0_1_O[2]
1 1
.names soc.cpu.instr_lw_SB_LUT4_I1_O[3] soc.cpu.instr_sh_SB_LUT4_I0_1_O[3]
1 1
.names soc.bram_only.mem.0.24_RDATA_1[0] soc.bram_only.mem.0.0_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
1 1
.names soc.bram_ready soc.bram_only.mem.0.0_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
1 1
.names soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] soc.bram_only.mem.0.0_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2[0]
1 1
.names $false soc.cpu.alu_out_q_SB_DFF_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_op1[1] soc.cpu.alu_out_q_SB_DFF_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.alu_out_q_SB_DFF_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 soc.cpu.alu_out_q_SB_DFF_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
1 1
.names soc.cpu.mem_do_prefetch soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
1 1
.names soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
1 1
.names soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1] soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
1 1
.names soc.cpu.cpu_state[1] soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_27_D[0] soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
1 1
.names soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] soc.bram_only.mem.0.0_RDATA_9_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.instr_srai_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[1] soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
1 1
.names soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2[3] soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.reg_sh[0] soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I3[1]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_30_D[0]
1 1
.names soc.cpu.decoded_imm_j[2] soc.cpu.reg_pc_SB_DFFESR_Q_30_D[2]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI soc.cpu.reg_pc_SB_DFFESR_Q_30_D[3]
1 1
.names soc.cpu.irq_pending[3] soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.irq_pending[0] soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_srai_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2] soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.4_RDATA_9[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.4_RDATA_9[1]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_I3[1] soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[1]
1 1
.names soc.cpu.instr_sh soc.cpu.instr_beq_SB_LUT4_I1_O[0]
1 1
.names soc.cpu.instr_sw soc.cpu.instr_beq_SB_LUT4_I1_O[1]
1 1
.names soc.cpu.instr_sb soc.cpu.instr_beq_SB_LUT4_I1_O[2]
1 1
.names soc.cpu.reg_op1[5] soc.cpu.instr_or_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.reg_op2[5] soc.cpu.instr_or_SB_LUT4_I2_O[1]
1 1
.names soc.cpu.instr_sll_SB_LUT4_I0_O[1] soc.cpu.instr_or_SB_LUT4_I2_O[3]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.0_RDATA_9[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.0_RDATA_9[1]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_1_D[2] soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[0]
1 1
.names soc.cpu.reg_next_pc[2] soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.latched_store_SB_LUT4_I2_1_O[1] soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_jal soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.decoder_trigger soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_2_D[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
1 1
.names soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
1 1
.names soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
1 1
.names soc.cpu.do_waitirq_SB_LUT4_I0_O[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3] soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
1 1
.names soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] soc.bram_only.mem.0.8_RDATA_12_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_2_D[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
1 1
.names soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] soc.cpu.is_sll_srl_sra_SB_LUT4_I1_1_O[0]
1 1
.names soc.cpu.instr_srai_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[1] soc.cpu.is_sll_srl_sra_SB_LUT4_I1_1_O[2]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_27_D[0] soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_jal soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.decoder_trigger soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_3_D[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
1 1
.names soc.cpu.mem_xfer soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_3_D[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.do_waitirq_SB_LUT4_I0_O[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.12_RDATA_8[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.12_RDATA_8[1]
1 1
.names soc.cpu.instr_srai soc.cpu.instr_or_SB_LUT4_I0_O[0]
1 1
.names soc.cpu.instr_waitirq soc.cpu.instr_or_SB_LUT4_I0_O[1]
1 1
.names soc.simpleuart.cfg_divider[27] soc.simpleuart.send_divcnt_SB_DFFSR_Q_4_D_SB_LUT4_I2_I3[0]
1 1
.names soc.simpleuart.send_divcnt_SB_DFFSR_Q_4_D soc.simpleuart.send_divcnt_SB_DFFSR_Q_4_D_SB_LUT4_I2_I3[1]
1 1
.names soc.cpu.instr_jal soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.decoder_trigger soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
1 1
.names soc.cpu.decoder_trigger soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_4_D[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.do_waitirq_SB_LUT4_I0_O[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.8_RDATA_12[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.8_RDATA_12[1]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_4_D[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.irq_mask[11] soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_maskirq soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.cpu_state[5] soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_srai_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[1] soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3[1]
1 1
.names soc.simpleuart.cfg_divider[25] soc.simpleuart.send_divcnt_SB_DFFSR_Q_7_D_SB_LUT4_I3_1_O[0]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0] soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
1 1
.names $false soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
1 1
.names $false soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D_SB_LUT4_I2_O[3]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_5_D[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
1 1
.names soc.simpleuart.cfg_divider[24] soc.simpleuart.send_divcnt_SB_DFFSR_Q_7_D[0]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0] soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
1 1
.names soc.cpu.instr_or soc.cpu.instr_sra_SB_LUT4_I1_O[0]
1 1
.names soc.cpu.instr_sub soc.cpu.instr_sra_SB_LUT4_I1_O[1]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_6_D[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.compteur_SB_DFF_Q_30_D_SB_LUT4_O_I1[1]
1 1
.names soc.cpu.instr_jal soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.decoder_trigger soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_7_D[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
1 1
.names soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_7_D[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.do_waitirq_SB_LUT4_I0_O[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
1 1
.names soc.cpu.mem_rdata_q[22] soc.cpu.mem_16bit_buffer_SB_DFFE_Q_9_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.mem_xfer soc.cpu.mem_16bit_buffer_SB_DFFE_Q_9_D_SB_LUT4_O_I2[2]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0] soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1[1]
1 1
.names soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0] soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
1 1
.names soc.cpu.instr_jal soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.decoder_trigger soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
1 1
.names soc.cpu.decoder_trigger soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_8_D[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.do_waitirq_SB_LUT4_I0_O[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.compteur_SB_DFF_Q_29_D_SB_LUT4_O_I1[1]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_bgeu soc.cpu.instr_blt_SB_LUT4_I1_O[0]
1 1
.names soc.cpu.instr_bge soc.cpu.instr_blt_SB_LUT4_I1_O[1]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_8_D[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0] soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_9_D[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_jal soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.decoder_trigger soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
1 1
.names soc.cpu.decoder_trigger soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_10_D[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.do_waitirq_SB_LUT4_I0_O[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_10_D[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_jal soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
1 1
.names soc.cpu.decoder_trigger soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_11_D[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
1 1
.names soc.cpu.do_waitirq_SB_LUT4_I0_O[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3] soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.reg_op1[25] soc.cpu.mem_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] soc.cpu.mem_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_11_D[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_27_D[0] soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1[1]
1 1
.names $false soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1[23] soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 soc.cpu.alu_out_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
1 1
.names soc.cpu.instr_jal soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.decoder_trigger soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_12_D[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
1 1
.names soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.do_waitirq_SB_LUT4_I0_O[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.compteur_SB_DFF_Q_28_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_12_D[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
1 1
.names soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] soc.bram_only.mem.0.1_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
1 1
.names soc.cpu.instr_jal soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
1 1
.names soc.cpu.decoder_trigger soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_13_D[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
1 1
.names soc.cpu.do_waitirq_SB_LUT4_I0_O[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3] soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_13_D[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_27_D[0] soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1[1]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.compteur_SB_DFF_Q_12_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_jal soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.decoder_trigger soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
1 1
.names soc.cpu.decoder_trigger soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_14_D[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.do_waitirq_SB_LUT4_I0_O[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
1 1
.names soc.load.hex_converter.msb_hex.bits[0] soc.cpu.mem_16bit_buffer_SB_DFFE_Q_11_D[0]
1 1
.names soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] soc.cpu.mem_16bit_buffer_SB_DFFE_Q_11_D[1]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_14_D[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.reg_op2[2] soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I0[0]
1 1
.names soc.cpu.reg_op1[2] soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I0[1]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0] soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.compteur_SB_DFF_Q_26_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_15_D[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_jal soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.decoder_trigger soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3 soc.cpu.mem_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names soc.cpu.decoder_trigger soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_16_D[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.do_waitirq_SB_LUT4_I0_O[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
1 1
.names soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] soc.bram_only.mem.0.25_RDATA_13_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] soc.simpleuart.send_dummy_SB_DFFESS_Q_D[0]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_16_D[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_jal soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.decoder_trigger soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.compteur_SB_DFF_Q_25_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.decoder_trigger soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_17_D[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.do_waitirq_SB_LUT4_I0_O[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_17_D[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_jal soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.decoder_trigger soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
1 1
.names soc.cpu.decoder_trigger soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_18_D[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.do_waitirq_SB_LUT4_I0_O[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_18_D[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_jal soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.decoder_trigger soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
1 1
.names soc.cpu.decoder_trigger soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_19_D[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.do_waitirq_SB_LUT4_I0_O[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_20_D[0]
1 1
.names soc.cpu.decoded_imm_j[12] soc.cpu.reg_pc_SB_DFFESR_Q_20_D[2]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3 soc.cpu.reg_pc_SB_DFFESR_Q_20_D[3]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_19_D[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
1 1
.names soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
1 1
.names soc.cpu.instr_jal soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
1 1
.names soc.cpu.decoder_trigger soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_20_D[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3] soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
1 1
.names soc.cpu.do_waitirq_SB_LUT4_I0_O[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
1 1
.names soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.25_RDATA_13[0]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[1] soc.bram_only.mem.0.25_RDATA_13[1]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_20_D[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
1 1
.names soc.cpu.instr_sub soc.cpu.is_compare_SB_LUT4_I0_1_O[0]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_27_D[0] soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1[1]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.compteur_SB_DFF_Q_24_D_SB_LUT4_O_I2[0]
1 1
.names soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] soc.bram_only.mem.0.25_RDATA_13_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0] soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
1 1
.names soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] soc.bram_only.mem.0.25_RDATA_9_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_21_D[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.13_RDATA_13[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.13_RDATA_13[1]
1 1
.names soc.cpu.instr_jal soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
1 1
.names soc.cpu.decoder_trigger soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_22_D[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
1 1
.names soc.cpu.instr_retirq soc.cpu.irq_mask_SB_DFFESS_Q_20_D[0]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3] soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
1 1
.names soc.cpu.do_waitirq_SB_LUT4_I0_O[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.9_RDATA_14[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.9_RDATA_14[1]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_22_D[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_27_D[0] soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1[1]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.compteur_SB_DFF_Q_23_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_jal soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.decoder_trigger soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_23_D[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
1 1
.names soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.25_RDATA_9[0]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[1] soc.bram_only.mem.0.25_RDATA_9[1]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_23_D[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
1 1
.names soc.cpu.do_waitirq_SB_LUT4_I0_O[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
1 1
.names soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] soc.bram_only.mem.0.17_RDATA_13_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0] soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1[2]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.instr_jal soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
1 1
.names soc.cpu.decoder_trigger soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_24_D[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3] soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
1 1
.names soc.cpu.do_waitirq_SB_LUT4_I0_O[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.compteur_SB_DFF_Q_22_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_24_D[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_27_D[0] soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1[1]
1 1
.names soc.cpu.instr_jal soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.decoder_trigger soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_25_D[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_25_D[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
1 1
.names soc.cpu.do_waitirq_SB_LUT4_I0_O[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0] soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1[2]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.21_RDATA_13[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.21_RDATA_13[1]
1 1
.names soc.cpu.reg_op2[0] soc.cpu.alu_out_q_SB_DFF_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.instr_sub soc.cpu.alu_out_q_SB_DFF_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.is_compare_SB_LUT4_I0_1_O[3] soc.cpu.alu_out_q_SB_DFF_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0] soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.17_RDATA_13[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.17_RDATA_13[1]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_26_D[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3[1]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.compteur_SB_DFF_Q_20_D_SB_LUT4_O_I2[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.21_RDATA_9[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.21_RDATA_9[1]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0] soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
1 1
.names soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] soc.bram_only.mem.0.1_RDATA_13_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_27_D[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I3[1]
1 1
.names soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_I0[2]
1 1
.names soc.cpu.instr_jal soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.decoder_trigger soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.compteur_SB_DFF_Q_19_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.cpuregs.regs.0.0_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
1 1
.names soc.cpu.do_waitirq_SB_LUT4_I0_O[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.5_RDATA_12[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.5_RDATA_12[1]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0] soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1[2]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.17_RDATA_9[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.17_RDATA_9[1]
1 1
.names soc.cpu.instr_jal soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
1 1
.names soc.cpu.decoder_trigger soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_29_D[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.1_RDATA_13[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.1_RDATA_13[1]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3] soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
1 1
.names soc.cpu.do_waitirq_SB_LUT4_I0_O[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.compteur_SB_DFF_Q_18_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_29_D[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
1 1
.names soc.cpu.count_instr[19] soc.cpu.cpuregs.regs.1.1_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_rdinstr soc.cpu.cpuregs.regs.1.1_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_27_D[0] soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1[1]
1 1
.names soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.25_RDATA_13_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
1 1
.names soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[2] soc.bram_only.mem.0.25_RDATA_13_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
1 1
.names soc.cpu.instr_jal soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.decoder_trigger soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
1 1
.names soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.decoder_trigger soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_30_D[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.do_waitirq_SB_LUT4_I0_O[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
1 1
.names soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.1_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
1 1
.names soc.bram_ready soc.bram_only.mem.0.1_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
1 1
.names soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] soc.bram_only.mem.0.1_RDATA_9_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_30_D[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_jal soc.cpu.reg_next_pc_SB_DFFESR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
1 1
.names soc.cpu.decoder_trigger soc.cpu.reg_next_pc_SB_DFFESR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
1 1
.names soc.cpu.decoder_trigger soc.cpu.reg_next_pc_SB_DFFESR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_31_D[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.do_waitirq_SB_LUT4_I0_O[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.compteur_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] soc.cpu.reg_next_pc_SB_DFFESR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
1 1
.names soc.cpu.instr_sub soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.is_compare_SB_LUT4_I0_1_O[3] soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_31_D[2] soc.cpu.reg_next_pc_SB_DFFESR_Q_30_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I1_O[1] soc.cpu.reg_next_pc_SB_DFFESR_Q_30_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.alu_out_q_SB_DFF_Q_26_D_SB_LUT4_O_I0[0] soc.cpu.alu_out_q_SB_DFF_Q_26_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_sll_SB_LUT4_I0_O[0] soc.cpu.alu_out_q_SB_DFF_Q_26_D_SB_LUT4_O_I2[1]
1 1
.names soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] soc.bram_only.mem.0.1_RDATA_9_SB_LUT4_I2_O[0]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.compteur_SB_DFF_Q_13_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names $false afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
1 1
.names $false afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
1 1
.names afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI afficheur_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I2[0]
1 1
.names soc.simpleuart.cfg_divider[3] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names soc.simpleuart.cfg_divider[1] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.5_RDATA_8[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.5_RDATA_8[1]
1 1
.names soc.cpu.decoded_rs2[1] soc.cpu.reg_op2_SB_DFFE_Q_30_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.is_slli_srli_srai soc.cpu.reg_op2_SB_DFFE_Q_30_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.cpu_state[3] soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.1_RDATA_9[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.1_RDATA_9[1]
1 1
.names soc.cpu.cpuregs.regs.1.1_RDATA[0] soc.cpu.cpuregs.regs.0.1_RDATA[0]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_3[1] soc.cpu.cpuregs.regs.0.1_RDATA[1]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_5[3] soc.cpu.cpuregs.regs.0.1_RDATA[3]
1 1
.names soc.cpu.instr_sub soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
1 1
.names soc.cpu.is_compare_SB_LUT4_I0_1_O[3] soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
1 1
.names soc.cpu.decoded_imm[31] soc.cpu.cpuregs.regs.0.1_RDATA_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] soc.cpu.cpuregs.regs.0.1_RDATA_SB_LUT4_I2_O[1]
1 1
.names soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[1] soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.cpuregs.regs.1.1_RDATA_8[0] soc.cpu.cpuregs.regs.0.1_RDATA_8[0]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_3[1] soc.cpu.cpuregs.regs.0.1_RDATA_8[1]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_5[3] soc.cpu.cpuregs.regs.0.1_RDATA_8[3]
1 1
.names soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] soc.bram_only.mem.0.9_RDATA_11_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.decoded_imm[30] soc.cpu.cpuregs.regs.0.1_RDATA_8_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] soc.cpu.cpuregs.regs.0.1_RDATA_8_SB_LUT4_I2_O[1]
1 1
.names soc.cpu.cpuregs.regs.1.1_RDATA_4[0] soc.cpu.cpuregs.regs.0.1_RDATA_4[0]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_3[1] soc.cpu.cpuregs.regs.0.1_RDATA_4[1]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_5[3] soc.cpu.cpuregs.regs.0.1_RDATA_4[3]
1 1
.names soc.cpu.decoded_imm[29] soc.cpu.cpuregs.regs.0.1_RDATA_4_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] soc.cpu.cpuregs.regs.0.1_RDATA_4_SB_LUT4_I2_O[1]
1 1
.names soc.cpu.cpuregs.regs.1.1_RDATA_12[0] soc.cpu.cpuregs.regs.0.1_RDATA_12[0]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_3[1] soc.cpu.cpuregs.regs.0.1_RDATA_12[1]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_5[3] soc.cpu.cpuregs.regs.0.1_RDATA_12[3]
1 1
.names soc.load.offset[3] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
1 1
.names soc.load.offset[2] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
1 1
.names soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
1 1
.names soc.cpu.decoded_imm[28] soc.cpu.cpuregs.regs.0.1_RDATA_12_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] soc.cpu.cpuregs.regs.0.1_RDATA_12_SB_LUT4_I2_O[1]
1 1
.names soc.cpu.reg_next_pc[16] soc.cpu.reg_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.latched_store_SB_LUT4_I2_1_O[1] soc.cpu.reg_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.cpuregs.regs.1.1_RDATA_2[0] soc.cpu.cpuregs.regs.0.1_RDATA_2[0]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_3[1] soc.cpu.cpuregs.regs.0.1_RDATA_2[1]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_5[3] soc.cpu.cpuregs.regs.0.1_RDATA_2[3]
1 1
.names soc.cpu.decoded_imm[27] soc.cpu.cpuregs.regs.0.1_RDATA_2_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] soc.cpu.cpuregs.regs.0.1_RDATA_2_SB_LUT4_I2_O[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.13_RDATA_9[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.13_RDATA_9[1]
1 1
.names soc.cpu.cpuregs.regs.1.1_RDATA_10[0] soc.cpu.cpuregs.regs.0.1_RDATA_10[0]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_3[1] soc.cpu.cpuregs.regs.0.1_RDATA_10[1]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_5[3] soc.cpu.cpuregs.regs.0.1_RDATA_10[3]
1 1
.names soc.load.etat[1] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2[0]
1 1
.names soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2[2]
1 1
.names soc.cpu.decoded_imm[26] soc.cpu.cpuregs.regs.0.1_RDATA_10_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] soc.cpu.cpuregs.regs.0.1_RDATA_10_SB_LUT4_I2_O[1]
1 1
.names soc.cpu.instr_sub soc.cpu.alu_out_q_SB_DFF_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
1 1
.names soc.cpu.is_compare_SB_LUT4_I0_1_O[3] soc.cpu.alu_out_q_SB_DFF_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
1 1
.names soc.cpu.cpuregs.regs.1.1_RDATA_6[0] soc.cpu.cpuregs.regs.0.1_RDATA_6[0]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_3[1] soc.cpu.cpuregs.regs.0.1_RDATA_6[1]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_5[3] soc.cpu.cpuregs.regs.0.1_RDATA_6[3]
1 1
.names soc.cpu.decoded_imm[25] soc.cpu.cpuregs.regs.0.1_RDATA_6_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] soc.cpu.cpuregs.regs.0.1_RDATA_6_SB_LUT4_I2_O[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.9_RDATA_11[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.9_RDATA_11[1]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[2] soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.count_cycle[19] soc.cpu.cpuregs.regs.1.1_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[1] soc.cpu.cpuregs.regs.1.1_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[2] soc.cpu.cpuregs.regs.1.1_RDATA_3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_16_D[0]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_16_D[1]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 soc.cpu.reg_pc_SB_DFFESR_Q_16_D[3]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.compteur_SB_DFF_Q_9_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_3[1] soc.cpu.cpuregs.regs.0.0_RDATA_7[1]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_3[2] soc.cpu.cpuregs.regs.0.0_RDATA_7[2]
1 1
.names soc.cpu.count_instr[28] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_rdinstr soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.irq_state[0] soc.cpu.do_waitirq_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0] soc.cpu.do_waitirq_SB_LUT4_I2_O[2]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_27_D[0] soc.cpu.do_waitirq_SB_LUT4_I2_O[3]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.compteur_SB_DFF_Q_8_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.mem_do_prefetch_SB_LUT4_I2_3_I3[0]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.mem_do_prefetch_SB_LUT4_I2_3_I3[1]
1 1
.names soc.cpu.mem_do_prefetch soc.cpu.mem_do_prefetch_SB_LUT4_I2_3_I3[2]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.mem_do_prefetch_SB_LUT4_I2_3_O[0]
1 1
.names soc.cpu.is_sb_sh_sw soc.cpu.mem_do_prefetch_SB_LUT4_I2_3_O[1]
1 1
.names soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1] soc.cpu.mem_do_prefetch_SB_LUT4_I2_3_O[2]
1 1
.names soc.simpleuart.cfg_divider[6] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2[0]
1 1
.names soc.simpleuart.cfg_divider[4] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2[1]
1 1
.names soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27_D_SB_LUT4_O_I2[3]
1 1
.names soc.cpu.count_cycle[28] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[1] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[2] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.reg_next_pc[12] soc.cpu.reg_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.latched_store_SB_LUT4_I2_1_O[1] soc.cpu.reg_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0] soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I2[2]
1 1
.names soc.load.etat_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3] soc.load.hex_rank_SB_DFFESR_Q_R[0]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[1] soc.cpu.cpuregs.regs.1.1_RDATA_12[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[2] soc.cpu.cpuregs.regs.1.1_RDATA_12[2]
1 1
.names soc.load.etat[1] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
1 1
.names soc.load.etat[0] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
1 1
.names soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_3[1] soc.cpu.cpuregs.regs.0.0_RDATA_15[0]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_3[2] soc.cpu.cpuregs.regs.0.0_RDATA_15[2]
1 1
.names soc.cpu.mem_rdata_q[25] soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
1 1
.names soc.cpu.mem_xfer soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1] soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0] soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
1 1
.names soc.cpu.instr_retirq soc.cpu.irq_mask_SB_DFFESS_Q_3_D[0]
1 1
.names soc.cpu.reg_next_pc[15] soc.cpu.reg_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.latched_store_SB_LUT4_I2_1_O[1] soc.cpu.reg_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.irq_mask[28] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_maskirq soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0] soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I1_I3[0] soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.compteur_SB_DFF_Q_6_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[0] soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0] soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2[1] soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.timer[28] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
1 1
.names soc.cpu.instr_timer soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
1 1
.names soc.cpu.cpu_state[3] soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.irq_pending[1] soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.compteur_SB_DFF_Q_5_D_SB_LUT4_O_I2[0]
1 1
.names soc.simpleuart.cfg_divider[8] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names soc.simpleuart.cfg_divider[6] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
1 1
.names soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0] soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.reg_op1[1] soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2] soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.compteur_SB_DFF_Q_4_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.cpu_state[3] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0] soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I2[2]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[1] soc.cpu.cpuregs.regs.1.1_RDATA_3[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[2] soc.cpu.cpuregs.regs.1.1_RDATA_3[2]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.compteur_SB_DFF_Q_2_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I2[2]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_17_D[0]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_17_D[1]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 soc.cpu.reg_pc_SB_DFFESR_Q_17_D[3]
1 1
.names soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1[0]
1 1
.names soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2] soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1[2]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I1_I3[0] soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1[3]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.compteur_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.count_instr[29] soc.cpu.cpuregs.regs.1.1_RDATA_4_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_rdinstr soc.cpu.cpuregs.regs.1.1_RDATA_4_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_29_D[0]
1 1
.names soc.cpu.decoded_imm_j[3] soc.cpu.reg_pc_SB_DFFESR_Q_29_D[2]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3 soc.cpu.reg_pc_SB_DFFESR_Q_29_D[3]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0] soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[3] soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
1 1
.names soc.cpu.count_cycle[29] soc.cpu.cpuregs.regs.1.1_RDATA_4_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[1] soc.cpu.cpuregs.regs.1.1_RDATA_4_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[2] soc.cpu.cpuregs.regs.1.1_RDATA_4_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1[1] soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2[1] soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[2]
1 1
.names soc.circuit.state[1] soc.circuit.lfsr_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.circuit.seed_modifie soc.circuit.lfsr_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[1] soc.cpu.cpuregs.regs.1.1_RDATA_4[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[2] soc.cpu.cpuregs.regs.1.1_RDATA_4[2]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[3] soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_rdata_q[11] soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_xfer soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[2] soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3[2]
1 1
.names soc.circuit.lfsr[0] soc.circuit.lfsr_SB_DFF_Q_30_D_SB_LUT4_O_I3[0]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.lfsr_SB_DFF_Q_30_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0] soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[1]
1 1
.names soc.cpu.reg_next_pc[18] soc.cpu.reg_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.latched_store_SB_LUT4_I2_1_O[1] soc.cpu.reg_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_retirq soc.cpu.cpuregs.regs.1.1_RDATA_4_SB_LUT4_I0_O[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[0] soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[3] soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.mem_wordsize[1] soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2] soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFFE_Q_3_D[0] soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1[1]
1 1
.names soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1[3]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1[2] soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[3] soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3[1]
1 1
.names soc.circuit.state[1] soc.circuit.lfsr_SB_DFF_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.circuit.seed_modifie soc.circuit.lfsr_SB_DFF_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.simpleuart.cfg_divider[10] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.simpleuart.cfg_divider[8] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
1 1
.names soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
1 1
.names soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2] soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I1[0]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
1 1
.names soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I1[3]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I1[2] soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[3] soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3[1]
1 1
.names soc.circuit.lfsr[1] soc.circuit.lfsr_SB_DFF_Q_29_D_SB_LUT4_O_I3[0]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.lfsr_SB_DFF_Q_29_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0] soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.mem_16bit_buffer_SB_DFFE_Q_14_D[2] soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
1 1
.names soc.cpu.reg_op1[24] soc.cpu.mem_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] soc.cpu.mem_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.mem_rdata_q[30] soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.mem_rdata_q[29] soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3] soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
1 1
.names soc.cpu.cpu_state[6] soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.circuit.state[1] soc.circuit.lfsr_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.circuit.seed_modifie soc.circuit.lfsr_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
1 1
.names soc.circuit.lfsr[2] soc.circuit.lfsr_SB_DFF_Q_28_D_SB_LUT4_O_I3[0]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.lfsr_SB_DFF_Q_28_D_SB_LUT4_O_I3[1]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_14_D[0]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_14_D[1]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 soc.cpu.reg_pc_SB_DFFESR_Q_14_D[3]
1 1
.names soc.cpu.reg_next_pc[3] soc.cpu.reg_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.latched_store_SB_LUT4_I2_1_O[1] soc.cpu.reg_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.mem_rdata_q[21] soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1] soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
1 1
.names soc.simpleuart.cfg_divider[12] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.simpleuart.cfg_divider[10] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
1 1
.names soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
1 1
.names soc.cpu.instr_retirq soc.cpu.cpuregs.regs.1.1_RDATA_3_SB_LUT4_I0_O[0]
1 1
.names $false soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
1 1
.names soc.cpu.reg_op1[16] soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
1 1
.names soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI soc.cpu.alu_out_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3 soc.cpu.mem_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names soc.cpu.timer[0] soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.count_instr[31] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_rdinstr soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.simpleuart.cfg_divider[15] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.simpleuart.cfg_divider[13] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
1 1
.names soc.circuit.state[1] soc.circuit.lfsr_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.circuit.seed_modifie soc.circuit.lfsr_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.count_cycle[31] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[1] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[2] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names soc.circuit.lfsr[6] soc.circuit.lfsr_SB_DFF_Q_24_D_SB_LUT4_O_I3[0]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.lfsr_SB_DFF_Q_24_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[1] soc.cpu.cpuregs.regs.1.1_RDATA[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[2] soc.cpu.cpuregs.regs.1.1_RDATA[2]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_retirq soc.cpu.irq_mask_SB_DFFESS_Q_D[0]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.compteur_SB_DFF_Q_21_D_SB_LUT4_O_I2[0]
1 1
.names soc.circuit.state[1] soc.circuit.lfsr_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.circuit.seed_modifie soc.circuit.lfsr_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.irq_mask[31] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_maskirq soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
1 1
.names soc.circuit.lfsr[7] soc.circuit.lfsr_SB_DFF_Q_23_D_SB_LUT4_O_I3[0]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.lfsr_SB_DFF_Q_23_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.mem_rdata_q[27] soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_rdata_q[26] soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[0] soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names soc.load.word[7] soc.load.bhc4.first_hex.hex_SB_DFFSR_Q_D[0]
1 1
.names soc.load.word[4] soc.load.bhc4.first_hex.hex_SB_DFFSR_Q_D[1]
1 1
.names soc.cpu.is_alu_reg_imm soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names soc.load.word[23] soc.load.bhc2.first_hex.hex_SB_DFFSR_Q_D[0]
1 1
.names soc.load.word[20] soc.load.bhc2.first_hex.hex_SB_DFFSR_Q_D[1]
1 1
.names soc.cpu.mem_state[1] soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_do_wdata soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.mem_state[0] soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_3[0] soc.cpu.cpuregs.regs.1.0_RDATA_3[0]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[1] soc.cpu.cpuregs.regs.1.0_RDATA_3[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[2] soc.cpu.cpuregs.regs.1.0_RDATA_3[2]
1 1
.names soc.cpu.timer[31] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
1 1
.names soc.cpu.instr_timer soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
1 1
.names soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.reg_op1[31] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.irq_state[1] soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.irq_mask[0] soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.circuit.state[1] soc.circuit.lfsr_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.circuit.seed_modifie soc.circuit.lfsr_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
1 1
.names soc.cpu.mem_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI soc.cpu.mem_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
1 1
.names soc.circuit.lfsr[8] soc.circuit.lfsr_SB_DFF_Q_22_D_SB_LUT4_O_I3[0]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.lfsr_SB_DFF_Q_22_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
1 1
.names soc.cpu.count_instr[2] soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_rdinstr soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.instr_sh_SB_LUT4_I0_2_O_SB_LUT4_O_1_I2[0]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_10_D[0]
1 1
.names soc.cpu.decoded_imm_j[30] soc.cpu.reg_pc_SB_DFFESR_Q_10_D[2]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO soc.cpu.reg_pc_SB_DFFESR_Q_10_D[3]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[1] soc.cpu.cpuregs.regs.1.1_RDATA_1[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[2] soc.cpu.cpuregs.regs.1.1_RDATA_1[2]
1 1
.names soc.circuit.state[1] soc.circuit.lfsr_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.circuit.seed_modifie soc.circuit.lfsr_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_rdata_q[27] soc.cpu.mem_16bit_buffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.mem_xfer soc.cpu.mem_16bit_buffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[2]
1 1
.names soc.cpu.mem_wstrb[3] soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1[0] soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
1 1
.names soc.circuit.lfsr[10] soc.circuit.lfsr_SB_DFF_Q_20_D_SB_LUT4_O_I3[0]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.lfsr_SB_DFF_Q_20_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[1] soc.cpu.cpuregs.regs.1.1_RDATA_14[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[2] soc.cpu.cpuregs.regs.1.1_RDATA_14[2]
1 1
.names soc.cpu.count_cycle[2] soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[1] soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[2] soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.trap_SB_LUT4_I2_1_I3[1] soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[1] soc.cpu.cpuregs.regs.1.1_RDATA_6[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[2] soc.cpu.cpuregs.regs.1.1_RDATA_6[2]
1 1
.names soc.cpu.mem_wstrb[2] soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1[0] soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[3] soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
1 1
.names soc.cpu.cpu_state[3] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.circuit.state[1] soc.circuit.lfsr_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.circuit.seed_modifie soc.circuit.lfsr_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_wstrb[1] soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1[0] soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[3] soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[1] soc.cpu.cpuregs.regs.1.1_RDATA_10[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[2] soc.cpu.cpuregs.regs.1.1_RDATA_10[2]
1 1
.names soc.circuit.lfsr[11] soc.circuit.lfsr_SB_DFF_Q_19_D_SB_LUT4_O_I3[0]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.lfsr_SB_DFF_Q_19_D_SB_LUT4_O_I3[1]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3 soc.cpu.mem_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names soc.cpu.mem_wstrb[0] soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1[0] soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[3] soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[1] soc.cpu.cpuregs.regs.1.1_RDATA_2[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[2] soc.cpu.cpuregs.regs.1.1_RDATA_2[2]
1 1
.names soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] soc.bram_only.mem.0.25_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_11[0] soc.cpu.cpuregs.regs.0.0_RDATA_11[0]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_3[1] soc.cpu.cpuregs.regs.0.0_RDATA_11[1]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_3[2] soc.cpu.cpuregs.regs.0.0_RDATA_11[2]
1 1
.names soc.simpleuart.cfg_divider[7] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_26_D_SB_LUT4_O_I2[0]
1 1
.names soc.simpleuart.cfg_divider[5] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_26_D_SB_LUT4_O_I2[1]
1 1
.names soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_26_D_SB_LUT4_O_I2[3]
1 1
.names soc.circuit.state[1] soc.circuit.lfsr_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.circuit.seed_modifie soc.circuit.lfsr_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.decoded_rs2[2] soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_I3_O[1]
1 1
.names soc.cpu.is_slli_srli_srai soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_I3_O[2]
1 1
.names soc.circuit.lfsr[12] soc.circuit.lfsr_SB_DFF_Q_18_D_SB_LUT4_O_I3[0]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.lfsr_SB_DFF_Q_18_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[1] soc.cpu.cpuregs.regs.1.0_RDATA_11[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[2] soc.cpu.cpuregs.regs.1.0_RDATA_11[2]
1 1
.names soc.bram_ready soc.bram_only.mem.0.25_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[0] soc.bram_only.mem.0.25_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
1 1
.names soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] soc.bram_only.mem.0.25_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
1 1
.names soc.cpu.reg_next_pc[22] soc.cpu.reg_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.latched_store_SB_LUT4_I2_1_O[1] soc.cpu.reg_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_retirq soc.cpu.irq_mask_SB_DFFESS_Q_29_D[0]
1 1
.names soc.circuit.state[1] soc.circuit.lfsr_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.circuit.seed_modifie soc.circuit.lfsr_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[0] soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
1 1
.names soc.circuit.lfsr[14] soc.circuit.lfsr_SB_DFF_Q_16_D_SB_LUT4_O_I3[0]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.lfsr_SB_DFF_Q_16_D_SB_LUT4_O_I3[1]
1 1
.names soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] soc.bram_only.mem.0.25_RDATA_2_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[0] soc.bram_only.mem.0.25_RDATA_2[0]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[1] soc.bram_only.mem.0.25_RDATA_2[1]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.compteur_SB_DFF_Q_27_D_SB_LUT4_O_I2[0]
1 1
.names soc.bram_only.mem.0.3_RDATA_2[0] soc.bram_only.mem.0.11_RDATA_1[0]
1 1
.names soc.circuit.state[1] soc.circuit.lfsr_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.circuit.seed_modifie soc.circuit.lfsr_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.cpu_state[3] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.circuit.lfsr[15] soc.circuit.lfsr_SB_DFF_Q_15_D_SB_LUT4_O_I3[0]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.lfsr_SB_DFF_Q_15_D_SB_LUT4_O_I3[1]
1 1
.names soc.bram_only.mem.0.5_RDATA_5[0] soc.bram_only.mem.0.13_RDATA_2[0]
1 1
.names soc.circuit.lfsr[23] soc.circuit.lfsr_SB_DFF_Q_7_D_SB_LUT4_O_I3[0]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.lfsr_SB_DFF_Q_7_D_SB_LUT4_O_I3[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.9_RDATA_2[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.9_RDATA_2[1]
1 1
.names soc.cpu.cpu_state[3] soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[3] soc.bram_only.mem.0.3_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[2] soc.bram_only.mem.0.3_RDATA_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
1 1
.names soc.circuit.state[1] soc.circuit.lfsr_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.circuit.seed_modifie soc.circuit.lfsr_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.load.word[19] soc.load.bhc2.last_hex.hex_SB_DFFSR_Q_D[0]
1 1
.names soc.load.word[16] soc.load.bhc2.last_hex.hex_SB_DFFSR_Q_D[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[1] soc.cpu.cpuregs.regs.1.0_RDATA_2[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[2] soc.cpu.cpuregs.regs.1.0_RDATA_2[2]
1 1
.names soc.circuit.lfsr[16] soc.circuit.lfsr_SB_DFF_Q_14_D_SB_LUT4_O_I3[0]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.lfsr_SB_DFF_Q_14_D_SB_LUT4_O_I3[1]
1 1
.names soc.bram_only.mem.0.3_RDATA_2[0] soc.bram_only.mem.0.19_RDATA_1[0]
1 1
.names soc.load.word[11] soc.load.bhc3.last_hex.hex_SB_DFFSR_Q_D[0]
1 1
.names soc.load.word[8] soc.load.bhc3.last_hex.hex_SB_DFFSR_Q_D[1]
1 1
.names soc.circuit.state[1] soc.circuit.lfsr_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.circuit.seed_modifie soc.circuit.lfsr_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.bram_only.mem.0.5_RDATA_5[0] soc.bram_only.mem.0.21_RDATA_2[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.17_RDATA_2[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.17_RDATA_2[1]
1 1
.names soc.cpu.is_sb_sh_sw soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.is_beq_bne_blt_bge_bltu_bgeu soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
1 1
.names soc.simpleuart.cfg_divider[30] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.1_RDATA_2[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.1_RDATA_2[1]
1 1
.names soc.cpu.instr_srai_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[1] soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
1 1
.names soc.cpu.timer[15] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
1 1
.names soc.cpu.instr_timer soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.3_RDATA[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.3_RDATA[1]
1 1
.names soc.cpu.irq_mask[15] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_maskirq soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_18_D[0]
1 1
.names soc.cpu.decoded_imm_j[14] soc.cpu.reg_pc_SB_DFFESR_Q_18_D[2]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO soc.cpu.reg_pc_SB_DFFESR_Q_18_D[3]
1 1
.names soc.cpu.count_cycle[15] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[1] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[2] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names soc.circuit.state[1] soc.circuit.lfsr_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.circuit.seed_modifie soc.circuit.lfsr_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_wordsize[1] soc.load.hex_code_SB_DFFE_Q_5_D_SB_LUT4_O_1_I2[0]
1 1
.names soc.circuit.lfsr[24] soc.circuit.lfsr_SB_DFF_Q_6_D_SB_LUT4_O_I3[0]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.lfsr_SB_DFF_Q_6_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.count_instr[15] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_rdinstr soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.is_slli_srli_srai soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1] soc.load.hex_code_SB_DFFE_Q_5_D[0]
1 1
.names $false soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1[11] soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
1 1
.names soc.cpu.instr_retirq soc.cpu.irq_mask_SB_DFFESS_Q_16_D[0]
1 1
.names soc.cpu.mem_rdata_q[31] soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[1] soc.cpu.cpuregs.regs.1.0_RDATA[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[2] soc.cpu.cpuregs.regs.1.0_RDATA[2]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.cpu_state[3] soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.reg_op1[3] soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.reg_op1[23] soc.cpu.mem_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] soc.cpu.mem_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3[1]
1 1
.names soc.load.hex_converter.lsb_hex.bits[0] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0]
1 1
.names soc.cpu.latched_is_lh_SB_LUT4_I1_O[2] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
1 1
.names soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
1 1
.names soc.load.etat[0] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.decoded_imm_j[30] soc.cpu.decoded_imm_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_jal soc.cpu.decoded_imm_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
1 1
.names soc.load.etat[1] soc.load.hex_rank_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
1 1
.names soc.circuit.state[1] soc.circuit.lfsr_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.circuit.seed_modifie soc.circuit.lfsr_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.circuit.lfsr[26] soc.circuit.lfsr_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.lfsr_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
1 1
.names $false soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1[12] soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
1 1
.names soc.cpu.mem_rdata_q[24] soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
1 1
.names soc.cpu.mem_xfer soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
1 1
.names soc.cpu.decoded_rs2[4] soc.cpu.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.is_slli_srli_srai soc.cpu.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.count_instr[35] soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_rdinstrh soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_3[1] soc.cpu.cpuregs.regs.0.0_RDATA_13[1]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_3[2] soc.cpu.cpuregs.regs.0.0_RDATA_13[2]
1 1
.names soc.circuit.state[1] soc.circuit.lfsr_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.circuit.seed_modifie soc.circuit.lfsr_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.simpleuart.cfg_divider[28] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.simpleuart.cfg_divider[26] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
1 1
.names soc.circuit.lfsr[27] soc.circuit.lfsr_SB_DFF_Q_3_D_SB_LUT4_O_I3[0]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.lfsr_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.count_cycle[3] soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[1] soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[2] soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.decoded_rs2[3] soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.is_slli_srli_srai soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.is_sll_srl_sra soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I2[0]
1 1
.names soc.cpu.is_lb_lh_lw_lbu_lhu soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I2[1]
1 1
.names soc.circuit.state[1] soc.circuit.lfsr_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.circuit.seed_modifie soc.circuit.lfsr_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names $false soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
1 1
.names soc.cpu.reg_op1[7] soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
1 1
.names soc.cpu.is_compare_SB_LUT4_I0_1_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
1 1
.names soc.circuit.lfsr[29] soc.circuit.lfsr_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.lfsr_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.decoded_rs2[1] soc.cpu.cpuregs.regs.0.0_RDATA_3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.decoded_rs2[0] soc.cpu.cpuregs.regs.0.0_RDATA_3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.mem_rdata_q[27] soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_auipc soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_lui soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I3[2]
1 1
.names soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[2] soc.bram_only.mem.0.1_RDATA_14_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
1 1
.names soc.cpu.timer[3] soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_timer soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
1 1
.names soc.circuit.state[1] soc.circuit.lfsr_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.circuit.seed_modifie soc.circuit.lfsr_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[0] soc.bram_only.mem.0.1_RDATA_14_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
1 1
.names soc.circuit.lfsr[30] soc.circuit.lfsr_SB_DFF_Q_D_SB_LUT4_O_I3[0]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.lfsr_SB_DFF_Q_D_SB_LUT4_O_I3[1]
1 1
.names soc.simpleuart.cfg_divider[31] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.simpleuart.cfg_divider[29] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
1 1
.names soc.cpu.irq_mask[3] soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
1 1
.names soc.cpu.instr_maskirq soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
1 1
.names $false soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
1 1
.names soc.cpu.reg_op1[10] soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
1 1
.names soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
1 1
.names soc.processeur_actif soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.irq_pending[0] soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[1] soc.cpu.cpuregs.regs.1.0_RDATA_5[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[2] soc.cpu.cpuregs.regs.1.0_RDATA_5[2]
1 1
.names soc.simpleuart.send_bitcnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1] soc.simpleuart.send_bitcnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
1 1
.names soc.simpleuart.send_dummy_SB_DFFESS_Q_D_SB_LUT4_I3_O[1] soc.simpleuart.send_bitcnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
1 1
.names soc.cpu.irq_pending[3] soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.instr_retirq soc.cpu.cpuregs.regs.1.1_RDATA_8_SB_LUT4_I0_O[0]
1 1
.names soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] soc.bram_only.mem.0.17_RDATA_14_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[1] soc.cpu.cpuregs.regs.1.1_RDATA_8[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[2] soc.cpu.cpuregs.regs.1.1_RDATA_8[2]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3 soc.cpu.mem_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names soc.cpu.count_cycle[30] soc.cpu.cpuregs.regs.1.1_RDATA_8_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[1] soc.cpu.cpuregs.regs.1.1_RDATA_8_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[2] soc.cpu.cpuregs.regs.1.1_RDATA_8_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.21_RDATA_14[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.21_RDATA_14[1]
1 1
.names soc.cpu.count_instr[30] soc.cpu.cpuregs.regs.1.1_RDATA_8_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_rdinstr soc.cpu.cpuregs.regs.1.1_RDATA_8_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.instr_sh_SB_LUT4_I0_O[3] soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[2]
1 1
.names soc.cpu.instr_srai_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[1] soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[3]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.17_RDATA_14[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.17_RDATA_14[1]
1 1
.names soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] soc.bram_only.mem.0.25_RDATA_14_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0] soc.load.hex_code_SB_DFFE_Q_4_D[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1] soc.load.hex_code_SB_DFFE_Q_4_D[1]
1 1
.names soc.bram_only.mem.0.2_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O[1] soc.load.hex_code_SB_DFFE_Q_4_D[3]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[0] soc.bram_only.mem.0.25_RDATA_14[0]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[1] soc.bram_only.mem.0.25_RDATA_14[1]
1 1
.names $false soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
1 1
.names soc.cpu.reg_op1[13] soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
1 1
.names soc.cpu.alu_out_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
1 1
.names soc.cpu.cpu_state[6] soc.cpu.mem_16bit_buffer_SB_DFFE_Q_13_D[0]
1 1
.names soc.cpu.latched_is_lh_SB_LUT4_I1_O[1] soc.cpu.mem_16bit_buffer_SB_DFFE_Q_13_D[1]
1 1
.names soc.cpu.latched_is_lh_SB_LUT4_I1_O[3] soc.cpu.mem_16bit_buffer_SB_DFFE_Q_13_D[3]
1 1
.names soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_1_I0[0] soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names soc.simpleuart.cfg_divider[26] soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
1 1
.names soc.simpleuart.cfg_divider[25] soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
1 1
.names soc.simpleuart.cfg_divider[24] soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.13_RDATA_14[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.13_RDATA_14[1]
1 1
.names soc.simpleuart.cfg_divider[27] soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2[0]
1 1
.names ser_rx_SB_LUT4_I0_I2[0] soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.mem_valid soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.load.mem_valid soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names ser_rx_SB_LUT4_I0_I3_SB_LUT4_O_I1[0] soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
1 1
.names ser_rx_SB_LUT4_I0_O_SB_LUT4_I3_I1[0] soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
1 1
.names soc.load.byte_rank[1] soc.load.byte_rank_SB_DFFESS_Q_1_D[0]
1 1
.names soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] soc.load.byte_rank_SB_DFFESS_Q_1_D[1]
1 1
.names soc.load.byte_rank_SB_DFFESS_Q_1_D_SB_LUT4_I2_I3[1] soc.load.byte_rank_SB_DFFESS_Q_1_D[3]
1 1
.names soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] soc.bram_only.mem.0.25_RDATA_11_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
1 1
.names soc.cpu.prefetched_high_word_SB_LUT4_I1_O[3] soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3[0]
1 1
.names soc.simpleuart.recv_divcnt[0] ser_rx_SB_LUT4_I0_I3_SB_LUT4_I3_O[0]
1 1
.names soc.simpleuart.recv_state[0] ser_rx_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
1 1
.names ser_rx_SB_LUT4_I0_I2[0] ser_rx_SB_LUT4_I0_I3_SB_LUT4_I3_O[2]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.9_RDATA_15[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.9_RDATA_15[1]
1 1
.names soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI soc.bram_only.mem.0.0_WADDR_3[2]
1 1
.names soc.load.mem_valid_SB_LUT4_I2_I3[0] soc.bram_only.mem.0.0_WADDR_3[3]
1 1
.names soc.circuit.lfsr[22] soc.circuit.lfsr_SB_DFF_Q_8_D_SB_LUT4_O_I3[0]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.lfsr_SB_DFF_Q_8_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.reg_op1[2] soc.cpu.mem_addr_SB_DFFE_Q_29_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] soc.cpu.mem_addr_SB_DFFE_Q_29_D_SB_LUT4_O_I3[1]
1 1
.names soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1] soc.bram_ready_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[1]
1 1
.names soc.cpu.reg_op1[3] soc.cpu.mem_addr_SB_DFFE_Q_28_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] soc.cpu.mem_addr_SB_DFFE_Q_28_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.reg_op1[5] soc.cpu.mem_addr_SB_DFFE_Q_26_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] soc.cpu.mem_addr_SB_DFFE_Q_26_D_SB_LUT4_O_I3[1]
1 1
.names soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] soc.bram_only.mem.0.1_RDATA_14_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.reg_op1[6] soc.cpu.mem_addr_SB_DFFE_Q_25_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] soc.cpu.mem_addr_SB_DFFE_Q_25_D_SB_LUT4_O_I3[1]
1 1
.names soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.25_RDATA_11_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
1 1
.names soc.bram_ready soc.bram_only.mem.0.25_RDATA_11_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
1 1
.names soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] soc.bram_only.mem.0.25_RDATA_11_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
1 1
.names soc.cpu.reg_op1[7] soc.cpu.mem_addr_SB_DFFE_Q_24_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] soc.cpu.mem_addr_SB_DFFE_Q_24_D_SB_LUT4_O_I3[1]
1 1
.names soc.load.mem_addr_SB_DFFESS_Q_D_SB_LUT4_O_I3[1] soc.load.mem_addr_SB_DFFESS_Q_1_D[0]
1 1
.names soc.load.mem_valid_SB_LUT4_I2_I3[3] soc.bram_only.mem.0.0_WADDR_1[1]
1 1
.names soc.activer_load_firmware soc.load.mem_addr_SB_DFFESS_Q_1_D_SB_LUT4_I3_O[0]
1 1
.names soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_1_O[0] soc.load.mem_addr_SB_DFFESS_Q_1_D_SB_LUT4_I3_O[1]
1 1
.names soc.cpu.reg_op1[9] soc.cpu.mem_addr_SB_DFFE_Q_22_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] soc.cpu.mem_addr_SB_DFFE_Q_22_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.cpu_state[6] soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.mem_wordsize[1] soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.reg_op1[10] soc.cpu.mem_addr_SB_DFFE_Q_21_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] soc.cpu.mem_addr_SB_DFFE_Q_21_D_SB_LUT4_O_I3[1]
1 1
.names soc.processeur_actif soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_I1_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1] soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
1 1
.names soc.simpleuart.cfg_divider[22] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.simpleuart.cfg_divider[20] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
1 1
.names soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
1 1
.names soc.cpu.cpu_state[6] soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_I1[0]
1 1
.names soc.cpu.instr_sh_SB_LUT4_I0_2_O[1] soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_I1[2]
1 1
.names soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3] soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_I1[3]
1 1
.names soc.cpu.reg_op1[11] soc.cpu.mem_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] soc.cpu.mem_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3[1]
1 1
.names soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] soc.bram_only.mem.0.25_RDATA_11_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.reg_next_pc[14] soc.cpu.reg_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.latched_store_SB_LUT4_I2_1_O[1] soc.cpu.reg_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[1]
1 1
.names soc.load.byte_rank_SB_DFFESS_Q_1_D_SB_LUT4_I2_I3[1] soc.load.byte_rank_SB_DFFESS_Q_1_D_SB_LUT4_I2_I3_SB_LUT4_I3_I2[1]
1 1
.names soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.25_RDATA_11[0]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[1] soc.bram_only.mem.0.25_RDATA_11[1]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.instr_sra_SB_LUT4_I2_O[2] soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
1 1
.names soc.load.mem_valid_SB_LUT4_I2_I3[1] soc.load.mem_valid_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
1 1
.names soc.bram_only.mem.0.3_RDATA_2[0] soc.bram_only.mem.0.19_RDATA_5[0]
1 1
.names soc.cpu.reg_op1[15] soc.cpu.mem_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] soc.cpu.mem_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.decoded_imm_j[5] soc.cpu.reg_pc_SB_DFFESR_Q_27_D[2]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO soc.cpu.reg_pc_SB_DFFESR_Q_27_D[3]
1 1
.names soc.cpu.reg_op1[16] soc.cpu.mem_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] soc.cpu.mem_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3[1]
1 1
.names soc.bram_only.mem.0.5_RDATA_5[0] soc.bram_only.mem.0.21_RDATA_11[0]
1 1
.names soc.cpu.reg_op1[18] soc.cpu.mem_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] soc.cpu.mem_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3[1]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_addr_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3 soc.cpu.mem_addr_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names soc.cpu.reg_op1[19] soc.cpu.mem_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] soc.cpu.mem_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.mem_do_rdata soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I3[0]
1 1
.names soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I3[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.17_RDATA_11[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.17_RDATA_11[1]
1 1
.names soc.cpu.reg_op1[21] soc.cpu.mem_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] soc.cpu.mem_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3[1]
1 1
.names soc.simpleuart.cfg_divider[19] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.processeur_actif soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.trap soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.reg_op1[22] soc.cpu.mem_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] soc.cpu.mem_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
1 1
.names soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] soc.bram_only.mem.0.9_RDATA_12_SB_LUT4_I2_O[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.0_WADDR_2[1]
1 1
.names soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3[0] soc.bram_only.mem.0.0_WADDR_2[2]
1 1
.names soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_1_I0[3] soc.bram_only.mem.0.0_WADDR_2[3]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.13_RDATA_11[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.13_RDATA_11[1]
1 1
.names soc.circuit.state[1] soc.circuit.lfsr_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.circuit.seed_modifie soc.circuit.lfsr_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_do_rdata soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[0]
1 1
.names soc.cpu.prefetched_high_word_SB_LUT4_I1_O[2] soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[1]
1 1
.names soc.cpu.mem_la_secondword_SB_DFFESR_Q_D[3] soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[3]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.9_RDATA_12[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.9_RDATA_12[1]
1 1
.names soc.cpu.trap_SB_LUT4_I3_O[0] soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.trap_SB_LUT4_I3_O[1] soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
1 1
.names soc.cpu.mem_xfer soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I2_O[2]
1 1
.names soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[2] soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
1 1
.names soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] soc.bram_only.mem.0.3_RDATA_4_SB_LUT4_I3_O[0]
1 1
.names soc.bram_only.mem.0.5_RDATA_5[0] soc.bram_only.mem.0.5_RDATA_10[0]
1 1
.names soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[1] soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
1 1
.names soc.bram_only.mem.0.3_RDATA_2[0] soc.bram_only.mem.0.3_RDATA_4[0]
1 1
.names soc.cpu.instr_jal soc.cpu.do_waitirq_SB_LUT4_I0_O[0]
1 1
.names soc.cpu.decoder_trigger soc.cpu.do_waitirq_SB_LUT4_I0_O[1]
1 1
.names soc.load.byte_rank_SB_DFFESS_Q_1_D_SB_LUT4_I2_I3[1] soc.load.byte_rank_SB_DFFESS_Q_1_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I2[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.1_RDATA_11[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.1_RDATA_11[1]
1 1
.names soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[1] soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1] soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
1 1
.names soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0] soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
1 1
.names $false soc.cpu.alu_out_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1[18] soc.cpu.alu_out_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.alu_out_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 soc.cpu.alu_out_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
1 1
.names soc.simpleuart.cfg_divider[17] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.irq_pending[4] soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.cpu_state[3] soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
1 1
.names soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
1 1
.names soc.cpu.reg_op1[27] soc.cpu.mem_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] soc.cpu.mem_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.reg_op1[28] soc.cpu.mem_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] soc.cpu.mem_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.cpuregs.regs.0.0_RDATA_13[0] soc.cpu.cpuregs.regs.1.0_RDATA_13[0]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[1] soc.cpu.cpuregs.regs.1.0_RDATA_13[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[2] soc.cpu.cpuregs.regs.1.0_RDATA_13[2]
1 1
.names soc.cpu.reg_op1[29] soc.cpu.mem_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] soc.cpu.mem_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
1 1
.names soc.simpleuart.cfg_divider[18] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.simpleuart.cfg_divider[16] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
1 1
.names soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
1 1
.names soc.cpu.reg_op1[30] soc.cpu.mem_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] soc.cpu.mem_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3[1]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_addr_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3 soc.cpu.mem_addr_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names soc.load.etat[1] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2[0]
1 1
.names soc.load.hex_rank_SB_DFFESR_Q_E_SB_LUT4_O_I3[1] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
1 1
.names soc.load.fini_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[3] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
1 1
.names soc.cpu.instr_retirq soc.cpu.cpuregs.regs.1.0_RDATA_13_SB_LUT4_I3_O[0]
1 1
.names soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
1 1
.names soc.cpu.do_waitirq soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.instr_waitirq soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
1 1
.names soc.cpu.decoder_trigger soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_addr_SB_DFFE_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I3 soc.cpu.mem_addr_SB_DFFE_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names soc.load.etat[1] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
1 1
.names soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
1 1
.names soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
1 1
.names u_sync_reset.reset_in_p1_SB_DFFS_D_Q[1] soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.count_cycle[11] soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[1] soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[2] soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_addr_SB_DFFE_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3 soc.cpu.mem_addr_SB_DFFE_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[1]
1 1
.names soc.cpu.count_cycle[36] soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_rdcycleh soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_O[0] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
1 1
.names soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
1 1
.names soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_1_O[1] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_addr_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3 soc.cpu.mem_addr_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names soc.load.etat[1] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
1 1
.names soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
1 1
.names soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.mem_rdata_q[1] soc.load.hex_code_SB_DFFE_Q_6_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.mem_xfer soc.load.hex_code_SB_DFFE_Q_6_D_SB_LUT4_O_I2[2]
1 1
.names soc.load.offset[19] soc.load.mem_addr_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.count_cycle[4] soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[1] soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[2] soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_addr_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I3 soc.cpu.mem_addr_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names soc.load.word[2] soc.load.mem_wdata_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[3] soc.load.mem_wdata_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.load.mem_addr_SB_DFFESR_Q_17_D_SB_LUT4_I3_O[0] soc.load.mem_wdata_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
1 1
.names soc.cpu.timer[4] soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_timer soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.instr_sh_SB_LUT4_I0_O[3] soc.cpu.reg_op2_SB_DFFE_Q_E[1]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_addr_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3 soc.cpu.mem_addr_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names soc.simpleuart.cfg_divider[24] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.simpleuart.cfg_divider[22] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
1 1
.names soc.load.hex_code[5] soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_2_D_SB_LUT4_O_I2[0]
1 1
.names soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_3_D_SB_LUT4_O_I3[2] soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
1 1
.names soc.cpu.irq_mask[4] soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_maskirq soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.cpu_state[1] soc.cpu.do_waitirq_SB_LUT4_I0_1_O[0]
1 1
.names soc.cpu.reg_op2[28] soc.cpu.mem_wdata_SB_DFFE_Q_3_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_wordsize[2] soc.cpu.mem_wdata_SB_DFFE_Q_3_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.mem_wordsize[1] soc.cpu.mem_wdata_SB_DFFE_Q_3_D_SB_LUT4_O_I3[2]
1 1
.names soc.load.hex_code[6] soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
1 1
.names soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_3_D_SB_LUT4_O_I3[2] soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_1_D_SB_LUT4_O_I2[2]
1 1
.names $false soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
1 1
.names soc.cpu.reg_op1[9] soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
1 1
.names soc.cpu.alu_out_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO soc.cpu.alu_out_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
1 1
.names soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2] soc.load.mem_wdata_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.irq_delay soc.cpu.irq_delay_SB_LUT4_I0_I3[0]
1 1
.names soc.cpu.irq_active soc.cpu.irq_delay_SB_LUT4_I0_I3[1]
1 1
.names soc.cpu.decoder_trigger soc.cpu.irq_delay_SB_LUT4_I0_I3[2]
1 1
.names soc.cpu.instr_srai_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2] soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
1 1
.names soc.cpu.count_cycle[43] soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_rdcycleh soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.load.hex_code[9] soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[0]
1 1
.names soc.load.hex_code[8] soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[1]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1] soc.load.hex_code_SB_DFFE_Q_2_D[0]
1 1
.names soc.cpu.mem_wordsize[1] soc.load.hex_code_SB_DFFE_Q_3_D_SB_LUT4_O_1_I2[0]
1 1
.names soc.bram_only.mem.0.24_RDATA_1[0] soc.bram_only.mem.0.24_RDATA_7_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
1 1
.names soc.bram_ready soc.bram_only.mem.0.24_RDATA_7_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
1 1
.names soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] soc.bram_only.mem.0.24_RDATA_7_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
1 1
.names soc.simpleuart.cfg_divider[23] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.simpleuart.cfg_divider[21] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
1 1
.names soc.load.hex_code[11] soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.load.hex_code[10] soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.load.hex_code[9] soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[1] soc.cpu.cpuregs.regs.1.0_RDATA_9[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_6[2] soc.cpu.cpuregs.regs.1.0_RDATA_9[2]
1 1
.names soc.cpu.reg_op1[7] soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_srl_SB_LUT4_I1_O[2] soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
1 1
.names soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] soc.bram_only.mem.0.24_RDATA_7_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1] soc.load.hex_code_SB_DFFE_Q_3_D[0]
1 1
.names soc.bram_only.mem.0.24_RDATA_1[0] soc.bram_only.mem.0.24_RDATA_7[0]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[1] soc.bram_only.mem.0.24_RDATA_7[1]
1 1
.names soc.cpu.reg_op1[4] soc.cpu.instr_srl_SB_LUT4_I1_O[0]
1 1
.names soc.cpu.reg_op1[2] soc.cpu.instr_srl_SB_LUT4_I1_O[1]
1 1
.names soc.load.hex_code[13] soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_3_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_srl soc.cpu.instr_sra_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.instr_srli soc.cpu.instr_sra_SB_LUT4_I2_O[1]
1 1
.names soc.bram_only.mem.0.3_RDATA_2[0] soc.bram_only.mem.0.10_RDATA_2[0]
1 1
.names soc.load.hex_code[14] soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
1 1
.names soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_3_D_SB_LUT4_O_I3[2] soc.load.hex_converter.msb_hex.bits_SB_DFF_Q_1_D_SB_LUT4_O_I2[2]
1 1
.names soc.cpu.cpu_state[6] soc.cpu.reg_out_SB_DFFSS_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
1 1
.names soc.bram_only.mem.0.5_RDATA_5[0] soc.bram_only.mem.0.12_RDATA_6[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.8_RDATA_2[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.8_RDATA_2[1]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3 soc.cpu.mem_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names soc.cpu.mem_state[1] soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.mem_state[0] soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_la_secondword_SB_DFFESR_Q_D[3] soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
1 1
.names soc.cpu.reg_op1[20] soc.cpu.mem_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] soc.cpu.mem_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3[1]
1 1
.names soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] soc.bram_only.mem.0.0_RDATA_7_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
1 1
.names soc.simpleuart.cfg_divider[27] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.simpleuart.cfg_divider[25] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
1 1
.names soc.cpu.reg_op2[8] soc.cpu.mem_wdata_SB_DFFE_Q_7_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_wordsize[1] soc.cpu.mem_wdata_SB_DFFE_Q_7_D_SB_LUT4_O_I3[1]
1 1
.names soc.bram_only.mem.0.3_RDATA_2[0] soc.bram_only.mem.0.18_RDATA_2[0]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_sh[1] soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.reg_sh[0] soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
1 1
.names soc.bram_only.mem.0.5_RDATA_5[0] soc.bram_only.mem.0.20_RDATA_7[0]
1 1
.names soc.cpu.reg_op2[9] soc.cpu.mem_wdata_SB_DFFE_Q_6_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_wordsize[1] soc.cpu.mem_wdata_SB_DFFE_Q_6_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_retirq soc.cpu.irq_mask_SB_DFFESS_Q_25_D[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.16_RDATA_7[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.16_RDATA_7[1]
1 1
.names soc.cpu.reg_op2[10] soc.cpu.mem_wdata_SB_DFFE_Q_5_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_wordsize[1] soc.cpu.mem_wdata_SB_DFFE_Q_5_D_SB_LUT4_O_I3[1]
1 1
.names $false soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
1 1
.names soc.cpu.reg_op1[14] soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
1 1
.names soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI soc.cpu.alu_out_q_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
1 1
.names soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] soc.bram_only.mem.0.0_RDATA_7_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.reg_op2[11] soc.cpu.mem_wdata_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_wordsize[1] soc.cpu.mem_wdata_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.reg_pc_SB_DFFESR_Q_27_D[0] soc.cpu.reg_pc_SB_DFFESR_Q_9_D[0]
1 1
.names soc.cpu.decoded_imm_j[30] soc.cpu.reg_pc_SB_DFFESR_Q_9_D[2]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO soc.cpu.reg_pc_SB_DFFESR_Q_9_D[3]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.4_RDATA_7[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.4_RDATA_7[1]
1 1
.names soc.cpu.reg_next_pc[7] soc.cpu.reg_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.latched_store_SB_LUT4_I2_1_O[1] soc.cpu.reg_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.0_RDATA_7[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.0_RDATA_7[1]
1 1
.names soc.cpu.count_instr[6] soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_rdinstr soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.compteur_SB_DFF_Q_14_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.mem_rdata_q[17] soc.cpu.mem_16bit_buffer_SB_DFFE_Q_14_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.mem_xfer soc.cpu.mem_16bit_buffer_SB_DFFE_Q_14_D_SB_LUT4_O_I2[2]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3 soc.cpu.mem_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names soc.cpu.reg_op2[15] soc.cpu.mem_wdata_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_wordsize[1] soc.cpu.mem_wdata_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3 soc.cpu.mem_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] soc.bram_only.mem.0.1_RDATA_7_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2[0]
1 1
.names soc.simpleuart.cfg_divider[16] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.simpleuart.cfg_divider[14] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
1 1
.names soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
1 1
.names soc.cpu.count_cycle[6] soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[1] soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_timer_SB_LUT4_I1_O[2] soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_25_D[0]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_25_D[1]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3 soc.cpu.reg_pc_SB_DFFESR_Q_25_D[3]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.simpleuart.cfg_divider[14] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.simpleuart.cfg_divider[12] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
1 1
.names soc.circuit.compteur[15] u_sync_reset.reset_in_p1_SB_DFFS_D_Q[0]
1 1
.names soc.cpu.reg_next_pc[23] soc.cpu.reg_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.latched_store_SB_LUT4_I2_1_O[1] soc.cpu.reg_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
1 1
.names soc.circuit.state[1] soc.circuit.fini_SB_LUT4_I2_1_I3[0]
1 1
.names soc.circuit.state[0] soc.circuit.fini_SB_LUT4_I2_1_I3[1]
1 1
.names soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] soc.bram_only.mem.0.25_RDATA_7_SB_LUT4_I3_O[0]
1 1
.names soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0] soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.reg_op1[26] soc.cpu.mem_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] soc.cpu.mem_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3[1]
1 1
.names soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.25_RDATA_7[0]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[1] soc.bram_only.mem.0.25_RDATA_7[1]
1 1
.names soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[3] soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1] soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[0] soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.13_RDATA_7[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.13_RDATA_7[1]
1 1
.names soc.cpu.reg_op1[6] soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.cpu_state[4] soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.cpu_state[3] soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.9_RDATA_9[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.9_RDATA_9[1]
1 1
.names soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[3] soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_I0[3]
1 1
.names soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.1_RDATA_7_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
1 1
.names soc.bram_ready soc.bram_only.mem.0.1_RDATA_7_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
1 1
.names soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] soc.bram_only.mem.0.1_RDATA_7_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
1 1
.names soc.simpleuart.cfg_divider[11] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names soc.simpleuart.cfg_divider[9] soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
1 1
.names soc.cpu.irq_pending[9] soc.cpu.reg_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] soc.cpu.reg_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[1] soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
1 1
.names $false afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
1 1
.names $false afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
1 1
.names afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
1 1
.names soc.cpu.irq_pending[6] soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] soc.cpu.reg_out_SB_DFFSS_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] soc.bram_only.mem.0.1_RDATA_7_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.irq_pending[12] soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[3] soc.cpu.reg_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names $false afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
1 1
.names $false afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
1 1
.names afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI afficheur_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.5_RDATA_6[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.5_RDATA_6[1]
1 1
.names soc.cpu.cpu_state[6] soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.latched_is_lh_SB_LUT4_I3_O[1] soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.latched_is_lh_SB_LUT4_I3_O[3] soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.1_RDATA_7[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.1_RDATA_7[1]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0] soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1] soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
1 1
.names soc.circuit.lfsr[21] soc.circuit.lfsr_SB_DFF_Q_9_D_SB_LUT4_O_I3[0]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.lfsr_SB_DFF_Q_9_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1] soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[0] soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
1 1
.names soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] soc.bram_only.mem.0.17_RDATA_7_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.reg_next_pc[8] soc.cpu.reg_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.latched_store_SB_LUT4_I2_1_O[1] soc.cpu.reg_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I3[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.21_RDATA_7[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.21_RDATA_7[1]
1 1
.names soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1] soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
1 1
.names soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O_SB_LUT4_I2_O[1] soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
1 1
.names soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] soc.bram_only.mem.0.1_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names $false soc.cpu.mem_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.mem_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3 soc.cpu.mem_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.17_RDATA_7[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.17_RDATA_7[1]
1 1
.names soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_2_O[0] soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_24_D[0]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_24_D[1]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI soc.cpu.reg_pc_SB_DFFESR_Q_24_D[3]
1 1
.names soc.cpu.mem_16bit_buffer[0] soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
1 1
.names soc.cpu.reg_next_pc[6] soc.cpu.reg_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.latched_store_SB_LUT4_I2_1_O[1] soc.cpu.reg_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0] soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I2_O[2] soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O[0]
1 1
.names soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O[1] soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O[1]
1 1
.names soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0] soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
1 1
.names soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] soc.bram_only.mem.0.25_RDATA_4_SB_LUT4_I3_O[0]
1 1
.names soc.circuit.state[1] soc.circuit.lfsr_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.circuit.seed_modifie soc.circuit.lfsr_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[0] soc.bram_only.mem.0.25_RDATA_4[0]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[1] soc.bram_only.mem.0.25_RDATA_4[1]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_26_D[0]
1 1
.names $false soc.cpu.reg_pc_SB_DFFESR_Q_26_D[1]
1 1
.names soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI soc.cpu.reg_pc_SB_DFFESR_Q_26_D[3]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.21_RDATA_4[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.21_RDATA_4[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.17_RDATA_4[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.17_RDATA_4[1]
1 1
.names soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_1_I1[0] soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1] soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
1 1
.names soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2] soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
1 1
.names soc.cpu.mem_rdata_q[0] soc.load.hex_code_SB_DFFE_Q_7_D[1]
1 1
.names soc.cpu.mem_xfer soc.load.hex_code_SB_DFFE_Q_7_D[2]
1 1
.names soc.bram_ready soc.bram_only.mem.0.1_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[0] soc.bram_only.mem.0.1_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
1 1
.names soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] soc.bram_only.mem.0.1_RDATA_4_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
1 1
.names soc.cpu.reg_op1[17] soc.cpu.mem_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] soc.cpu.mem_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1] soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
1 1
.names iomem_rdata[0] soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
1 1
.names iomem_ready_SB_LUT4_I0_1_O[1] soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
1 1
.names soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] soc.bram_only.mem.0.1_RDATA_4_SB_LUT4_I2_O[0]
1 1
.names $false soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.reg_op1[29] soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3 soc.cpu.alu_out_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.5_RDATA_3[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.5_RDATA_3[1]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.compteur_SB_DFF_Q_D_SB_LUT4_O_I1[0]
1 1
.names soc.circuit.compteur[31] soc.circuit.compteur_SB_DFF_Q_D_SB_LUT4_O_I1[2]
1 1
.names soc.circuit.compteur_SB_DFF_Q_D_SB_LUT4_O_I3 soc.circuit.compteur_SB_DFF_Q_D_SB_LUT4_O_I1[3]
1 1
.names soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] soc.bram_only.mem.0.9_RDATA_7_SB_LUT4_I2_O[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.9_RDATA_7[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.9_RDATA_7[1]
1 1
.names soc.cpu.timer[2] soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.timer[1] soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.timer[0] soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.13_RDATA_4[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.13_RDATA_4[1]
1 1
.names soc.circuit.state[1] soc.circuit.state_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
1 1
.names soc.circuit.state[0] soc.circuit.state_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
1 1
.names soc.circuit.fini_SB_LUT4_I2_1_I3[2] soc.circuit.state_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.1_RDATA_4[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.1_RDATA_4[1]
1 1
.names soc.cpu.mem_rdata_q[23] soc.cpu.decoded_imm_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3[2] soc.cpu.decoded_imm_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
1 1
.names soc.simpleuart.recv_buf_valid_SB_LUT4_I1_4_O[2] soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
1 1
.names soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1] soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.reg_op1[14] soc.cpu.mem_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.mem_do_prefetch_SB_LUT4_I2_1_O[1] soc.cpu.mem_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.reg_next_pc[7] soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
1 1
.names soc.cpu.irq_state[0] soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
1 1
.names soc.cpu.irq_delay_SB_LUT4_I0_O_SB_LUT4_I3_O[3] soc.cpu.cpuregs.regs.0.0_WDATA_8_SB_LUT4_O_I1[1]
1 1
.names soc.cpu.timer[3] soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
1 1
.names soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
1 1
.names soc.bram_ready soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
1 1
.names soc.load.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] soc.bram_only.mem.0.24_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
1 1
.names soc.circuit.lfsr[20] soc.circuit.lfsr_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
1 1
.names soc.circuit.compteur_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] soc.circuit.lfsr_SB_DFF_Q_10_D_SB_LUT4_O_I3[1]
1 1
.names soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] soc.bram_only.mem.0.8_RDATA_15_SB_LUT4_I2_O[0]
1 1
.names soc.load.mem_wstrb_SB_LUT4_I2_O_SB_DFFSR_D_Q[0] soc.bram_only.mem.0.6_MASK_SB_LUT4_O_I3[0]
1 1
.names soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] soc.bram_only.mem.0.6_MASK_SB_LUT4_O_I3[2]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.12_RDATA_13[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.12_RDATA_13[1]
1 1
.names soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3] soc.load.etat_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_I3_I0_SB_LUT4_I3_1_O[2]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.8_RDATA_15[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.8_RDATA_15[1]
1 1
.names soc.bram_only.mem.0.24_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.24_RDATA_4[0]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[1] soc.bram_only.mem.0.24_RDATA_4[1]
1 1
.names soc.circuit.state[1] soc.circuit.lfsr_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names soc.circuit.seed_modifie soc.circuit.lfsr_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1] soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
1 1
.names soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I3[0] soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
1 1
.names soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] soc.bram_only.mem.0.0_RDATA_4_SB_LUT4_I2_O[0]
1 1
.names soc.load.bhc3.last_hex.hex[6] soc.load.mem_wdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
1 1
.names soc.load.mem_wdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2] soc.load.mem_wdata_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.4_RDATA_4[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.4_RDATA_4[1]
1 1
.names soc.bram_only.mem.0.1_RDATA_6_SB_LUT4_I2_O[0] soc.bram_only.mem.0.0_RDATA_15_SB_LUT4_I2_O[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.0_RDATA_4[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.0_RDATA_4[1]
1 1
.names soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[0]
1 1
.names soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[1]
1 1
.names soc.bram_only.mem.0.9_RDATA_8_SB_LUT4_I2_O[0] soc.bram_only.mem.0.8_RDATA_8_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[0] soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[1] soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
1 1
.names soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2[2] soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.4_RDATA_14[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.4_RDATA_14[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.8_RDATA_8[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.8_RDATA_8[1]
1 1
.names soc.load.hex_code_SB_DFFE_Q_7_D_SB_LUT4_I1_O_SB_LUT4_I2_O[1] soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.12_RDATA_3[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.12_RDATA_3[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.0_RDATA_15[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.0_RDATA_15[1]
1 1
.names soc.cpu.is_compare soc.cpu.is_compare_SB_LUT4_I0_I1[0]
1 1
.names soc.cpu.instr_bge_SB_LUT4_I1_O[2] soc.cpu.is_compare_SB_LUT4_I0_I1[3]
1 1
.names soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] soc.bram_only.mem.0.16_RDATA_4_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.alu_out_q_SB_DFF_Q_30_D_SB_LUT4_O_I0[0] soc.cpu.alu_out_q_SB_DFF_Q_30_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_sll_SB_LUT4_I0_O[0] soc.cpu.alu_out_q_SB_DFF_Q_30_D_SB_LUT4_O_I2[1]
1 1
.names soc.load.hex_code[0] soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_3_D_SB_LUT4_O_I3[0]
1 1
.names soc.load.hex_code[4] soc.load.hex_converter.lsb_hex.bits_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.20_RDATA_4[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.20_RDATA_4[1]
1 1
.names soc.bram_only.mem.0.19_RDATA_2_SB_LUT4_I3_O[0] soc.bram_only.mem.0.24_RDATA_15_SB_LUT4_I3_O[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[1] soc.bram_only.mem.0.16_RDATA_4[0]
1 1
.names soc.load.mem_addr_SB_LUT4_I1_8_O_SB_DFF_D_Q[0] soc.bram_only.mem.0.16_RDATA_4[1]
1 1
.names soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] soc.cpu.irq_mask_SB_DFFESS_Q_26_D[0]
1 1
.names soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] soc.cpu.irq_mask_SB_DFFESS_Q_26_D[1]
1 1
.names soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_LUT4_I3_O[3] soc.cpu.irq_mask_SB_DFFESS_Q_26_D[3]
1 1
.names soc.cpu.cpu_state[2] soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I0[2] soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2[0]
1 1
.names soc.cpu.instr_sll_SB_LUT4_I0_O[0] soc.cpu.alu_out_q_SB_DFF_Q_28_D_SB_LUT4_O_I2[1]
1 1
.names soc.bram_only.mem.0.24_RDATA_1[0] soc.bram_only.mem.0.24_RDATA_15[0]
1 1
.names soc.bram_only.mem.0.25_RDATA_6[1] soc.bram_only.mem.0.24_RDATA_15[1]
1 1
.names soc.bram_only.mem.0.8_MASK[14] soc.bram_only.mem.0.8_MASK[0]
1 1
.names soc.bram_only.mem.0.8_MASK[15] soc.bram_only.mem.0.8_MASK[1]
1 1
.names soc.bram_only.mem.0.8_MASK[14] soc.bram_only.mem.0.8_MASK[2]
1 1
.names soc.bram_only.mem.0.8_MASK[15] soc.bram_only.mem.0.8_MASK[3]
1 1
.names soc.bram_only.mem.0.8_MASK[14] soc.bram_only.mem.0.8_MASK[4]
1 1
.names soc.bram_only.mem.0.8_MASK[15] soc.bram_only.mem.0.8_MASK[5]
1 1
.names soc.bram_only.mem.0.8_MASK[14] soc.bram_only.mem.0.8_MASK[6]
1 1
.names soc.bram_only.mem.0.8_MASK[15] soc.bram_only.mem.0.8_MASK[7]
1 1
.names soc.bram_only.mem.0.8_MASK[14] soc.bram_only.mem.0.8_MASK[8]
1 1
.names soc.bram_only.mem.0.8_MASK[15] soc.bram_only.mem.0.8_MASK[9]
1 1
.names soc.bram_only.mem.0.8_MASK[14] soc.bram_only.mem.0.8_MASK[10]
1 1
.names soc.bram_only.mem.0.8_MASK[15] soc.bram_only.mem.0.8_MASK[11]
1 1
.names soc.bram_only.mem.0.8_MASK[14] soc.bram_only.mem.0.8_MASK[12]
1 1
.names soc.bram_only.mem.0.8_MASK[15] soc.bram_only.mem.0.8_MASK[13]
1 1
.names soc.bram_only.mem.0.0_MASK[14] soc.bram_only.mem.0.0_MASK[0]
1 1
.names soc.bram_only.mem.0.0_MASK[15] soc.bram_only.mem.0.0_MASK[1]
1 1
.names soc.bram_only.mem.0.0_MASK[14] soc.bram_only.mem.0.0_MASK[2]
1 1
.names soc.bram_only.mem.0.0_MASK[15] soc.bram_only.mem.0.0_MASK[3]
1 1
.names soc.bram_only.mem.0.0_MASK[14] soc.bram_only.mem.0.0_MASK[4]
1 1
.names soc.bram_only.mem.0.0_MASK[15] soc.bram_only.mem.0.0_MASK[5]
1 1
.names soc.bram_only.mem.0.0_MASK[14] soc.bram_only.mem.0.0_MASK[6]
1 1
.names soc.bram_only.mem.0.0_MASK[15] soc.bram_only.mem.0.0_MASK[7]
1 1
.names soc.bram_only.mem.0.0_MASK[14] soc.bram_only.mem.0.0_MASK[8]
1 1
.names soc.bram_only.mem.0.0_MASK[15] soc.bram_only.mem.0.0_MASK[9]
1 1
.names soc.bram_only.mem.0.0_MASK[14] soc.bram_only.mem.0.0_MASK[10]
1 1
.names soc.bram_only.mem.0.0_MASK[15] soc.bram_only.mem.0.0_MASK[11]
1 1
.names soc.bram_only.mem.0.0_MASK[14] soc.bram_only.mem.0.0_MASK[12]
1 1
.names soc.bram_only.mem.0.0_MASK[15] soc.bram_only.mem.0.0_MASK[13]
1 1
.names soc.bram_only.mem.0.9_MASK[14] soc.bram_only.mem.0.9_MASK[0]
1 1
.names soc.bram_only.mem.0.9_MASK[15] soc.bram_only.mem.0.9_MASK[1]
1 1
.names soc.bram_only.mem.0.9_MASK[14] soc.bram_only.mem.0.9_MASK[2]
1 1
.names soc.bram_only.mem.0.9_MASK[15] soc.bram_only.mem.0.9_MASK[3]
1 1
.names soc.bram_only.mem.0.9_MASK[14] soc.bram_only.mem.0.9_MASK[4]
1 1
.names soc.bram_only.mem.0.9_MASK[15] soc.bram_only.mem.0.9_MASK[5]
1 1
.names soc.bram_only.mem.0.9_MASK[14] soc.bram_only.mem.0.9_MASK[6]
1 1
.names soc.bram_only.mem.0.9_MASK[15] soc.bram_only.mem.0.9_MASK[7]
1 1
.names soc.bram_only.mem.0.9_MASK[14] soc.bram_only.mem.0.9_MASK[8]
1 1
.names soc.bram_only.mem.0.9_MASK[15] soc.bram_only.mem.0.9_MASK[9]
1 1
.names soc.bram_only.mem.0.9_MASK[14] soc.bram_only.mem.0.9_MASK[10]
1 1
.names soc.bram_only.mem.0.9_MASK[15] soc.bram_only.mem.0.9_MASK[11]
1 1
.names soc.bram_only.mem.0.9_MASK[14] soc.bram_only.mem.0.9_MASK[12]
1 1
.names soc.bram_only.mem.0.9_MASK[15] soc.bram_only.mem.0.9_MASK[13]
1 1
.names soc.bram_only.mem.0.12_MASK[14] soc.bram_only.mem.0.12_MASK[0]
1 1
.names soc.bram_only.mem.0.12_MASK[15] soc.bram_only.mem.0.12_MASK[1]
1 1
.names soc.bram_only.mem.0.12_MASK[14] soc.bram_only.mem.0.12_MASK[2]
1 1
.names soc.bram_only.mem.0.12_MASK[15] soc.bram_only.mem.0.12_MASK[3]
1 1
.names soc.bram_only.mem.0.12_MASK[14] soc.bram_only.mem.0.12_MASK[4]
1 1
.names soc.bram_only.mem.0.12_MASK[15] soc.bram_only.mem.0.12_MASK[5]
1 1
.names soc.bram_only.mem.0.12_MASK[14] soc.bram_only.mem.0.12_MASK[6]
1 1
.names soc.bram_only.mem.0.12_MASK[15] soc.bram_only.mem.0.12_MASK[7]
1 1
.names soc.bram_only.mem.0.12_MASK[14] soc.bram_only.mem.0.12_MASK[8]
1 1
.names soc.bram_only.mem.0.12_MASK[15] soc.bram_only.mem.0.12_MASK[9]
1 1
.names soc.bram_only.mem.0.12_MASK[14] soc.bram_only.mem.0.12_MASK[10]
1 1
.names soc.bram_only.mem.0.12_MASK[15] soc.bram_only.mem.0.12_MASK[11]
1 1
.names soc.bram_only.mem.0.12_MASK[14] soc.bram_only.mem.0.12_MASK[12]
1 1
.names soc.bram_only.mem.0.12_MASK[15] soc.bram_only.mem.0.12_MASK[13]
1 1
.names soc.bram_only.mem.0.7_MASK[14] soc.bram_only.mem.0.7_MASK[0]
1 1
.names soc.bram_only.mem.0.7_MASK[15] soc.bram_only.mem.0.7_MASK[1]
1 1
.names soc.bram_only.mem.0.7_MASK[14] soc.bram_only.mem.0.7_MASK[2]
1 1
.names soc.bram_only.mem.0.7_MASK[15] soc.bram_only.mem.0.7_MASK[3]
1 1
.names soc.bram_only.mem.0.7_MASK[14] soc.bram_only.mem.0.7_MASK[4]
1 1
.names soc.bram_only.mem.0.7_MASK[15] soc.bram_only.mem.0.7_MASK[5]
1 1
.names soc.bram_only.mem.0.7_MASK[14] soc.bram_only.mem.0.7_MASK[6]
1 1
.names soc.bram_only.mem.0.7_MASK[15] soc.bram_only.mem.0.7_MASK[7]
1 1
.names soc.bram_only.mem.0.7_MASK[14] soc.bram_only.mem.0.7_MASK[8]
1 1
.names soc.bram_only.mem.0.7_MASK[15] soc.bram_only.mem.0.7_MASK[9]
1 1
.names soc.bram_only.mem.0.7_MASK[14] soc.bram_only.mem.0.7_MASK[10]
1 1
.names soc.bram_only.mem.0.7_MASK[15] soc.bram_only.mem.0.7_MASK[11]
1 1
.names soc.bram_only.mem.0.7_MASK[14] soc.bram_only.mem.0.7_MASK[12]
1 1
.names soc.bram_only.mem.0.7_MASK[15] soc.bram_only.mem.0.7_MASK[13]
1 1
.names soc.bram_only.mem.0.11_MASK[14] soc.bram_only.mem.0.11_MASK[0]
1 1
.names soc.bram_only.mem.0.11_MASK[15] soc.bram_only.mem.0.11_MASK[1]
1 1
.names soc.bram_only.mem.0.11_MASK[14] soc.bram_only.mem.0.11_MASK[2]
1 1
.names soc.bram_only.mem.0.11_MASK[15] soc.bram_only.mem.0.11_MASK[3]
1 1
.names soc.bram_only.mem.0.11_MASK[14] soc.bram_only.mem.0.11_MASK[4]
1 1
.names soc.bram_only.mem.0.11_MASK[15] soc.bram_only.mem.0.11_MASK[5]
1 1
.names soc.bram_only.mem.0.11_MASK[14] soc.bram_only.mem.0.11_MASK[6]
1 1
.names soc.bram_only.mem.0.11_MASK[15] soc.bram_only.mem.0.11_MASK[7]
1 1
.names soc.bram_only.mem.0.11_MASK[14] soc.bram_only.mem.0.11_MASK[8]
1 1
.names soc.bram_only.mem.0.11_MASK[15] soc.bram_only.mem.0.11_MASK[9]
1 1
.names soc.bram_only.mem.0.11_MASK[14] soc.bram_only.mem.0.11_MASK[10]
1 1
.names soc.bram_only.mem.0.11_MASK[15] soc.bram_only.mem.0.11_MASK[11]
1 1
.names soc.bram_only.mem.0.11_MASK[14] soc.bram_only.mem.0.11_MASK[12]
1 1
.names soc.bram_only.mem.0.11_MASK[15] soc.bram_only.mem.0.11_MASK[13]
1 1
.names soc.bram_only.mem.0.19_MASK[14] soc.bram_only.mem.0.19_MASK[0]
1 1
.names soc.bram_only.mem.0.19_MASK[15] soc.bram_only.mem.0.19_MASK[1]
1 1
.names soc.bram_only.mem.0.19_MASK[14] soc.bram_only.mem.0.19_MASK[2]
1 1
.names soc.bram_only.mem.0.19_MASK[15] soc.bram_only.mem.0.19_MASK[3]
1 1
.names soc.bram_only.mem.0.19_MASK[14] soc.bram_only.mem.0.19_MASK[4]
1 1
.names soc.bram_only.mem.0.19_MASK[15] soc.bram_only.mem.0.19_MASK[5]
1 1
.names soc.bram_only.mem.0.19_MASK[14] soc.bram_only.mem.0.19_MASK[6]
1 1
.names soc.bram_only.mem.0.19_MASK[15] soc.bram_only.mem.0.19_MASK[7]
1 1
.names soc.bram_only.mem.0.19_MASK[14] soc.bram_only.mem.0.19_MASK[8]
1 1
.names soc.bram_only.mem.0.19_MASK[15] soc.bram_only.mem.0.19_MASK[9]
1 1
.names soc.bram_only.mem.0.19_MASK[14] soc.bram_only.mem.0.19_MASK[10]
1 1
.names soc.bram_only.mem.0.19_MASK[15] soc.bram_only.mem.0.19_MASK[11]
1 1
.names soc.bram_only.mem.0.19_MASK[14] soc.bram_only.mem.0.19_MASK[12]
1 1
.names soc.bram_only.mem.0.19_MASK[15] soc.bram_only.mem.0.19_MASK[13]
1 1
.names soc.bram_only.mem.0.20_MASK[14] soc.bram_only.mem.0.20_MASK[0]
1 1
.names soc.bram_only.mem.0.20_MASK[15] soc.bram_only.mem.0.20_MASK[1]
1 1
.names soc.bram_only.mem.0.20_MASK[14] soc.bram_only.mem.0.20_MASK[2]
1 1
.names soc.bram_only.mem.0.20_MASK[15] soc.bram_only.mem.0.20_MASK[3]
1 1
.names soc.bram_only.mem.0.20_MASK[14] soc.bram_only.mem.0.20_MASK[4]
1 1
.names soc.bram_only.mem.0.20_MASK[15] soc.bram_only.mem.0.20_MASK[5]
1 1
.names soc.bram_only.mem.0.20_MASK[14] soc.bram_only.mem.0.20_MASK[6]
1 1
.names soc.bram_only.mem.0.20_MASK[15] soc.bram_only.mem.0.20_MASK[7]
1 1
.names soc.bram_only.mem.0.20_MASK[14] soc.bram_only.mem.0.20_MASK[8]
1 1
.names soc.bram_only.mem.0.20_MASK[15] soc.bram_only.mem.0.20_MASK[9]
1 1
.names soc.bram_only.mem.0.20_MASK[14] soc.bram_only.mem.0.20_MASK[10]
1 1
.names soc.bram_only.mem.0.20_MASK[15] soc.bram_only.mem.0.20_MASK[11]
1 1
.names soc.bram_only.mem.0.20_MASK[14] soc.bram_only.mem.0.20_MASK[12]
1 1
.names soc.bram_only.mem.0.20_MASK[15] soc.bram_only.mem.0.20_MASK[13]
1 1
.names soc.bram_only.mem.0.17_MASK[14] soc.bram_only.mem.0.17_MASK[0]
1 1
.names soc.bram_only.mem.0.17_MASK[15] soc.bram_only.mem.0.17_MASK[1]
1 1
.names soc.bram_only.mem.0.17_MASK[14] soc.bram_only.mem.0.17_MASK[2]
1 1
.names soc.bram_only.mem.0.17_MASK[15] soc.bram_only.mem.0.17_MASK[3]
1 1
.names soc.bram_only.mem.0.17_MASK[14] soc.bram_only.mem.0.17_MASK[4]
1 1
.names soc.bram_only.mem.0.17_MASK[15] soc.bram_only.mem.0.17_MASK[5]
1 1
.names soc.bram_only.mem.0.17_MASK[14] soc.bram_only.mem.0.17_MASK[6]
1 1
.names soc.bram_only.mem.0.17_MASK[15] soc.bram_only.mem.0.17_MASK[7]
1 1
.names soc.bram_only.mem.0.17_MASK[14] soc.bram_only.mem.0.17_MASK[8]
1 1
.names soc.bram_only.mem.0.17_MASK[15] soc.bram_only.mem.0.17_MASK[9]
1 1
.names soc.bram_only.mem.0.17_MASK[14] soc.bram_only.mem.0.17_MASK[10]
1 1
.names soc.bram_only.mem.0.17_MASK[15] soc.bram_only.mem.0.17_MASK[11]
1 1
.names soc.bram_only.mem.0.17_MASK[14] soc.bram_only.mem.0.17_MASK[12]
1 1
.names soc.bram_only.mem.0.17_MASK[15] soc.bram_only.mem.0.17_MASK[13]
1 1
.names soc.bram_only.mem.0.3_MASK[14] soc.bram_only.mem.0.3_MASK[0]
1 1
.names soc.bram_only.mem.0.3_MASK[15] soc.bram_only.mem.0.3_MASK[1]
1 1
.names soc.bram_only.mem.0.3_MASK[14] soc.bram_only.mem.0.3_MASK[2]
1 1
.names soc.bram_only.mem.0.3_MASK[15] soc.bram_only.mem.0.3_MASK[3]
1 1
.names soc.bram_only.mem.0.3_MASK[14] soc.bram_only.mem.0.3_MASK[4]
1 1
.names soc.bram_only.mem.0.3_MASK[15] soc.bram_only.mem.0.3_MASK[5]
1 1
.names soc.bram_only.mem.0.3_MASK[14] soc.bram_only.mem.0.3_MASK[6]
1 1
.names soc.bram_only.mem.0.3_MASK[15] soc.bram_only.mem.0.3_MASK[7]
1 1
.names soc.bram_only.mem.0.3_MASK[14] soc.bram_only.mem.0.3_MASK[8]
1 1
.names soc.bram_only.mem.0.3_MASK[15] soc.bram_only.mem.0.3_MASK[9]
1 1
.names soc.bram_only.mem.0.3_MASK[14] soc.bram_only.mem.0.3_MASK[10]
1 1
.names soc.bram_only.mem.0.3_MASK[15] soc.bram_only.mem.0.3_MASK[11]
1 1
.names soc.bram_only.mem.0.3_MASK[14] soc.bram_only.mem.0.3_MASK[12]
1 1
.names soc.bram_only.mem.0.3_MASK[15] soc.bram_only.mem.0.3_MASK[13]
1 1
.names soc.bram_only.mem.0.2_MASK[14] soc.bram_only.mem.0.2_MASK[0]
1 1
.names soc.bram_only.mem.0.2_MASK[15] soc.bram_only.mem.0.2_MASK[1]
1 1
.names soc.bram_only.mem.0.2_MASK[14] soc.bram_only.mem.0.2_MASK[2]
1 1
.names soc.bram_only.mem.0.2_MASK[15] soc.bram_only.mem.0.2_MASK[3]
1 1
.names soc.bram_only.mem.0.2_MASK[14] soc.bram_only.mem.0.2_MASK[4]
1 1
.names soc.bram_only.mem.0.2_MASK[15] soc.bram_only.mem.0.2_MASK[5]
1 1
.names soc.bram_only.mem.0.2_MASK[14] soc.bram_only.mem.0.2_MASK[6]
1 1
.names soc.bram_only.mem.0.2_MASK[15] soc.bram_only.mem.0.2_MASK[7]
1 1
.names soc.bram_only.mem.0.2_MASK[14] soc.bram_only.mem.0.2_MASK[8]
1 1
.names soc.bram_only.mem.0.2_MASK[15] soc.bram_only.mem.0.2_MASK[9]
1 1
.names soc.bram_only.mem.0.2_MASK[14] soc.bram_only.mem.0.2_MASK[10]
1 1
.names soc.bram_only.mem.0.2_MASK[15] soc.bram_only.mem.0.2_MASK[11]
1 1
.names soc.bram_only.mem.0.2_MASK[14] soc.bram_only.mem.0.2_MASK[12]
1 1
.names soc.bram_only.mem.0.2_MASK[15] soc.bram_only.mem.0.2_MASK[13]
1 1
.names soc.bram_only.mem.0.1_MASK[14] soc.bram_only.mem.0.1_MASK[0]
1 1
.names soc.bram_only.mem.0.1_MASK[15] soc.bram_only.mem.0.1_MASK[1]
1 1
.names soc.bram_only.mem.0.1_MASK[14] soc.bram_only.mem.0.1_MASK[2]
1 1
.names soc.bram_only.mem.0.1_MASK[15] soc.bram_only.mem.0.1_MASK[3]
1 1
.names soc.bram_only.mem.0.1_MASK[14] soc.bram_only.mem.0.1_MASK[4]
1 1
.names soc.bram_only.mem.0.1_MASK[15] soc.bram_only.mem.0.1_MASK[5]
1 1
.names soc.bram_only.mem.0.1_MASK[14] soc.bram_only.mem.0.1_MASK[6]
1 1
.names soc.bram_only.mem.0.1_MASK[15] soc.bram_only.mem.0.1_MASK[7]
1 1
.names soc.bram_only.mem.0.1_MASK[14] soc.bram_only.mem.0.1_MASK[8]
1 1
.names soc.bram_only.mem.0.1_MASK[15] soc.bram_only.mem.0.1_MASK[9]
1 1
.names soc.bram_only.mem.0.1_MASK[14] soc.bram_only.mem.0.1_MASK[10]
1 1
.names soc.bram_only.mem.0.1_MASK[15] soc.bram_only.mem.0.1_MASK[11]
1 1
.names soc.bram_only.mem.0.1_MASK[14] soc.bram_only.mem.0.1_MASK[12]
1 1
.names soc.bram_only.mem.0.1_MASK[15] soc.bram_only.mem.0.1_MASK[13]
1 1
.names soc.bram_only.mem.0.4_MASK[14] soc.bram_only.mem.0.4_MASK[0]
1 1
.names soc.bram_only.mem.0.4_MASK[15] soc.bram_only.mem.0.4_MASK[1]
1 1
.names soc.bram_only.mem.0.4_MASK[14] soc.bram_only.mem.0.4_MASK[2]
1 1
.names soc.bram_only.mem.0.4_MASK[15] soc.bram_only.mem.0.4_MASK[3]
1 1
.names soc.bram_only.mem.0.4_MASK[14] soc.bram_only.mem.0.4_MASK[4]
1 1
.names soc.bram_only.mem.0.4_MASK[15] soc.bram_only.mem.0.4_MASK[5]
1 1
.names soc.bram_only.mem.0.4_MASK[14] soc.bram_only.mem.0.4_MASK[6]
1 1
.names soc.bram_only.mem.0.4_MASK[15] soc.bram_only.mem.0.4_MASK[7]
1 1
.names soc.bram_only.mem.0.4_MASK[14] soc.bram_only.mem.0.4_MASK[8]
1 1
.names soc.bram_only.mem.0.4_MASK[15] soc.bram_only.mem.0.4_MASK[9]
1 1
.names soc.bram_only.mem.0.4_MASK[14] soc.bram_only.mem.0.4_MASK[10]
1 1
.names soc.bram_only.mem.0.4_MASK[15] soc.bram_only.mem.0.4_MASK[11]
1 1
.names soc.bram_only.mem.0.4_MASK[14] soc.bram_only.mem.0.4_MASK[12]
1 1
.names soc.bram_only.mem.0.4_MASK[15] soc.bram_only.mem.0.4_MASK[13]
1 1
.names soc.bram_only.mem.0.5_MASK[14] soc.bram_only.mem.0.5_MASK[0]
1 1
.names soc.bram_only.mem.0.5_MASK[15] soc.bram_only.mem.0.5_MASK[1]
1 1
.names soc.bram_only.mem.0.5_MASK[14] soc.bram_only.mem.0.5_MASK[2]
1 1
.names soc.bram_only.mem.0.5_MASK[15] soc.bram_only.mem.0.5_MASK[3]
1 1
.names soc.bram_only.mem.0.5_MASK[14] soc.bram_only.mem.0.5_MASK[4]
1 1
.names soc.bram_only.mem.0.5_MASK[15] soc.bram_only.mem.0.5_MASK[5]
1 1
.names soc.bram_only.mem.0.5_MASK[14] soc.bram_only.mem.0.5_MASK[6]
1 1
.names soc.bram_only.mem.0.5_MASK[15] soc.bram_only.mem.0.5_MASK[7]
1 1
.names soc.bram_only.mem.0.5_MASK[14] soc.bram_only.mem.0.5_MASK[8]
1 1
.names soc.bram_only.mem.0.5_MASK[15] soc.bram_only.mem.0.5_MASK[9]
1 1
.names soc.bram_only.mem.0.5_MASK[14] soc.bram_only.mem.0.5_MASK[10]
1 1
.names soc.bram_only.mem.0.5_MASK[15] soc.bram_only.mem.0.5_MASK[11]
1 1
.names soc.bram_only.mem.0.5_MASK[14] soc.bram_only.mem.0.5_MASK[12]
1 1
.names soc.bram_only.mem.0.5_MASK[15] soc.bram_only.mem.0.5_MASK[13]
1 1
.names soc.bram_only.mem.0.18_MASK[14] soc.bram_only.mem.0.18_MASK[0]
1 1
.names soc.bram_only.mem.0.18_MASK[15] soc.bram_only.mem.0.18_MASK[1]
1 1
.names soc.bram_only.mem.0.18_MASK[14] soc.bram_only.mem.0.18_MASK[2]
1 1
.names soc.bram_only.mem.0.18_MASK[15] soc.bram_only.mem.0.18_MASK[3]
1 1
.names soc.bram_only.mem.0.18_MASK[14] soc.bram_only.mem.0.18_MASK[4]
1 1
.names soc.bram_only.mem.0.18_MASK[15] soc.bram_only.mem.0.18_MASK[5]
1 1
.names soc.bram_only.mem.0.18_MASK[14] soc.bram_only.mem.0.18_MASK[6]
1 1
.names soc.bram_only.mem.0.18_MASK[15] soc.bram_only.mem.0.18_MASK[7]
1 1
.names soc.bram_only.mem.0.18_MASK[14] soc.bram_only.mem.0.18_MASK[8]
1 1
.names soc.bram_only.mem.0.18_MASK[15] soc.bram_only.mem.0.18_MASK[9]
1 1
.names soc.bram_only.mem.0.18_MASK[14] soc.bram_only.mem.0.18_MASK[10]
1 1
.names soc.bram_only.mem.0.18_MASK[15] soc.bram_only.mem.0.18_MASK[11]
1 1
.names soc.bram_only.mem.0.18_MASK[14] soc.bram_only.mem.0.18_MASK[12]
1 1
.names soc.bram_only.mem.0.18_MASK[15] soc.bram_only.mem.0.18_MASK[13]
1 1
.names soc.bram_only.mem.0.13_MASK[14] soc.bram_only.mem.0.13_MASK[0]
1 1
.names soc.bram_only.mem.0.13_MASK[15] soc.bram_only.mem.0.13_MASK[1]
1 1
.names soc.bram_only.mem.0.13_MASK[14] soc.bram_only.mem.0.13_MASK[2]
1 1
.names soc.bram_only.mem.0.13_MASK[15] soc.bram_only.mem.0.13_MASK[3]
1 1
.names soc.bram_only.mem.0.13_MASK[14] soc.bram_only.mem.0.13_MASK[4]
1 1
.names soc.bram_only.mem.0.13_MASK[15] soc.bram_only.mem.0.13_MASK[5]
1 1
.names soc.bram_only.mem.0.13_MASK[14] soc.bram_only.mem.0.13_MASK[6]
1 1
.names soc.bram_only.mem.0.13_MASK[15] soc.bram_only.mem.0.13_MASK[7]
1 1
.names soc.bram_only.mem.0.13_MASK[14] soc.bram_only.mem.0.13_MASK[8]
1 1
.names soc.bram_only.mem.0.13_MASK[15] soc.bram_only.mem.0.13_MASK[9]
1 1
.names soc.bram_only.mem.0.13_MASK[14] soc.bram_only.mem.0.13_MASK[10]
1 1
.names soc.bram_only.mem.0.13_MASK[15] soc.bram_only.mem.0.13_MASK[11]
1 1
.names soc.bram_only.mem.0.13_MASK[14] soc.bram_only.mem.0.13_MASK[12]
1 1
.names soc.bram_only.mem.0.13_MASK[15] soc.bram_only.mem.0.13_MASK[13]
1 1
.names soc.bram_only.mem.0.15_MASK[14] soc.bram_only.mem.0.15_MASK[0]
1 1
.names soc.bram_only.mem.0.15_MASK[15] soc.bram_only.mem.0.15_MASK[1]
1 1
.names soc.bram_only.mem.0.15_MASK[14] soc.bram_only.mem.0.15_MASK[2]
1 1
.names soc.bram_only.mem.0.15_MASK[15] soc.bram_only.mem.0.15_MASK[3]
1 1
.names soc.bram_only.mem.0.15_MASK[14] soc.bram_only.mem.0.15_MASK[4]
1 1
.names soc.bram_only.mem.0.15_MASK[15] soc.bram_only.mem.0.15_MASK[5]
1 1
.names soc.bram_only.mem.0.15_MASK[14] soc.bram_only.mem.0.15_MASK[6]
1 1
.names soc.bram_only.mem.0.15_MASK[15] soc.bram_only.mem.0.15_MASK[7]
1 1
.names soc.bram_only.mem.0.15_MASK[14] soc.bram_only.mem.0.15_MASK[8]
1 1
.names soc.bram_only.mem.0.15_MASK[15] soc.bram_only.mem.0.15_MASK[9]
1 1
.names soc.bram_only.mem.0.15_MASK[14] soc.bram_only.mem.0.15_MASK[10]
1 1
.names soc.bram_only.mem.0.15_MASK[15] soc.bram_only.mem.0.15_MASK[11]
1 1
.names soc.bram_only.mem.0.15_MASK[14] soc.bram_only.mem.0.15_MASK[12]
1 1
.names soc.bram_only.mem.0.15_MASK[15] soc.bram_only.mem.0.15_MASK[13]
1 1
.names soc.bram_only.mem.0.16_MASK[14] soc.bram_only.mem.0.16_MASK[0]
1 1
.names soc.bram_only.mem.0.16_MASK[15] soc.bram_only.mem.0.16_MASK[1]
1 1
.names soc.bram_only.mem.0.16_MASK[14] soc.bram_only.mem.0.16_MASK[2]
1 1
.names soc.bram_only.mem.0.16_MASK[15] soc.bram_only.mem.0.16_MASK[3]
1 1
.names soc.bram_only.mem.0.16_MASK[14] soc.bram_only.mem.0.16_MASK[4]
1 1
.names soc.bram_only.mem.0.16_MASK[15] soc.bram_only.mem.0.16_MASK[5]
1 1
.names soc.bram_only.mem.0.16_MASK[14] soc.bram_only.mem.0.16_MASK[6]
1 1
.names soc.bram_only.mem.0.16_MASK[15] soc.bram_only.mem.0.16_MASK[7]
1 1
.names soc.bram_only.mem.0.16_MASK[14] soc.bram_only.mem.0.16_MASK[8]
1 1
.names soc.bram_only.mem.0.16_MASK[15] soc.bram_only.mem.0.16_MASK[9]
1 1
.names soc.bram_only.mem.0.16_MASK[14] soc.bram_only.mem.0.16_MASK[10]
1 1
.names soc.bram_only.mem.0.16_MASK[15] soc.bram_only.mem.0.16_MASK[11]
1 1
.names soc.bram_only.mem.0.16_MASK[14] soc.bram_only.mem.0.16_MASK[12]
1 1
.names soc.bram_only.mem.0.16_MASK[15] soc.bram_only.mem.0.16_MASK[13]
1 1
.names soc.bram_only.mem.0.24_MASK[14] soc.bram_only.mem.0.24_MASK[0]
1 1
.names soc.bram_only.mem.0.24_MASK[15] soc.bram_only.mem.0.24_MASK[1]
1 1
.names soc.bram_only.mem.0.24_MASK[14] soc.bram_only.mem.0.24_MASK[2]
1 1
.names soc.bram_only.mem.0.24_MASK[15] soc.bram_only.mem.0.24_MASK[3]
1 1
.names soc.bram_only.mem.0.24_MASK[14] soc.bram_only.mem.0.24_MASK[4]
1 1
.names soc.bram_only.mem.0.24_MASK[15] soc.bram_only.mem.0.24_MASK[5]
1 1
.names soc.bram_only.mem.0.24_MASK[14] soc.bram_only.mem.0.24_MASK[6]
1 1
.names soc.bram_only.mem.0.24_MASK[15] soc.bram_only.mem.0.24_MASK[7]
1 1
.names soc.bram_only.mem.0.24_MASK[14] soc.bram_only.mem.0.24_MASK[8]
1 1
.names soc.bram_only.mem.0.24_MASK[15] soc.bram_only.mem.0.24_MASK[9]
1 1
.names soc.bram_only.mem.0.24_MASK[14] soc.bram_only.mem.0.24_MASK[10]
1 1
.names soc.bram_only.mem.0.24_MASK[15] soc.bram_only.mem.0.24_MASK[11]
1 1
.names soc.bram_only.mem.0.24_MASK[14] soc.bram_only.mem.0.24_MASK[12]
1 1
.names soc.bram_only.mem.0.24_MASK[15] soc.bram_only.mem.0.24_MASK[13]
1 1
.names soc.bram_only.mem.0.14_MASK[14] soc.bram_only.mem.0.14_MASK[0]
1 1
.names soc.bram_only.mem.0.14_MASK[15] soc.bram_only.mem.0.14_MASK[1]
1 1
.names soc.bram_only.mem.0.14_MASK[14] soc.bram_only.mem.0.14_MASK[2]
1 1
.names soc.bram_only.mem.0.14_MASK[15] soc.bram_only.mem.0.14_MASK[3]
1 1
.names soc.bram_only.mem.0.14_MASK[14] soc.bram_only.mem.0.14_MASK[4]
1 1
.names soc.bram_only.mem.0.14_MASK[15] soc.bram_only.mem.0.14_MASK[5]
1 1
.names soc.bram_only.mem.0.14_MASK[14] soc.bram_only.mem.0.14_MASK[6]
1 1
.names soc.bram_only.mem.0.14_MASK[15] soc.bram_only.mem.0.14_MASK[7]
1 1
.names soc.bram_only.mem.0.14_MASK[14] soc.bram_only.mem.0.14_MASK[8]
1 1
.names soc.bram_only.mem.0.14_MASK[15] soc.bram_only.mem.0.14_MASK[9]
1 1
.names soc.bram_only.mem.0.14_MASK[14] soc.bram_only.mem.0.14_MASK[10]
1 1
.names soc.bram_only.mem.0.14_MASK[15] soc.bram_only.mem.0.14_MASK[11]
1 1
.names soc.bram_only.mem.0.14_MASK[14] soc.bram_only.mem.0.14_MASK[12]
1 1
.names soc.bram_only.mem.0.14_MASK[15] soc.bram_only.mem.0.14_MASK[13]
1 1
.names soc.bram_only.mem.0.10_MASK[14] soc.bram_only.mem.0.10_MASK[0]
1 1
.names soc.bram_only.mem.0.10_MASK[15] soc.bram_only.mem.0.10_MASK[1]
1 1
.names soc.bram_only.mem.0.10_MASK[14] soc.bram_only.mem.0.10_MASK[2]
1 1
.names soc.bram_only.mem.0.10_MASK[15] soc.bram_only.mem.0.10_MASK[3]
1 1
.names soc.bram_only.mem.0.10_MASK[14] soc.bram_only.mem.0.10_MASK[4]
1 1
.names soc.bram_only.mem.0.10_MASK[15] soc.bram_only.mem.0.10_MASK[5]
1 1
.names soc.bram_only.mem.0.10_MASK[14] soc.bram_only.mem.0.10_MASK[6]
1 1
.names soc.bram_only.mem.0.10_MASK[15] soc.bram_only.mem.0.10_MASK[7]
1 1
.names soc.bram_only.mem.0.10_MASK[14] soc.bram_only.mem.0.10_MASK[8]
1 1
.names soc.bram_only.mem.0.10_MASK[15] soc.bram_only.mem.0.10_MASK[9]
1 1
.names soc.bram_only.mem.0.10_MASK[14] soc.bram_only.mem.0.10_MASK[10]
1 1
.names soc.bram_only.mem.0.10_MASK[15] soc.bram_only.mem.0.10_MASK[11]
1 1
.names soc.bram_only.mem.0.10_MASK[14] soc.bram_only.mem.0.10_MASK[12]
1 1
.names soc.bram_only.mem.0.10_MASK[15] soc.bram_only.mem.0.10_MASK[13]
1 1
.names soc.bram_only.mem.0.23_MASK[14] soc.bram_only.mem.0.23_MASK[0]
1 1
.names soc.bram_only.mem.0.23_MASK[15] soc.bram_only.mem.0.23_MASK[1]
1 1
.names soc.bram_only.mem.0.23_MASK[14] soc.bram_only.mem.0.23_MASK[2]
1 1
.names soc.bram_only.mem.0.23_MASK[15] soc.bram_only.mem.0.23_MASK[3]
1 1
.names soc.bram_only.mem.0.23_MASK[14] soc.bram_only.mem.0.23_MASK[4]
1 1
.names soc.bram_only.mem.0.23_MASK[15] soc.bram_only.mem.0.23_MASK[5]
1 1
.names soc.bram_only.mem.0.23_MASK[14] soc.bram_only.mem.0.23_MASK[6]
1 1
.names soc.bram_only.mem.0.23_MASK[15] soc.bram_only.mem.0.23_MASK[7]
1 1
.names soc.bram_only.mem.0.23_MASK[14] soc.bram_only.mem.0.23_MASK[8]
1 1
.names soc.bram_only.mem.0.23_MASK[15] soc.bram_only.mem.0.23_MASK[9]
1 1
.names soc.bram_only.mem.0.23_MASK[14] soc.bram_only.mem.0.23_MASK[10]
1 1
.names soc.bram_only.mem.0.23_MASK[15] soc.bram_only.mem.0.23_MASK[11]
1 1
.names soc.bram_only.mem.0.23_MASK[14] soc.bram_only.mem.0.23_MASK[12]
1 1
.names soc.bram_only.mem.0.23_MASK[15] soc.bram_only.mem.0.23_MASK[13]
1 1
.names soc.bram_only.mem.0.22_MASK[14] soc.bram_only.mem.0.22_MASK[0]
1 1
.names soc.bram_only.mem.0.22_MASK[15] soc.bram_only.mem.0.22_MASK[1]
1 1
.names soc.bram_only.mem.0.22_MASK[14] soc.bram_only.mem.0.22_MASK[2]
1 1
.names soc.bram_only.mem.0.22_MASK[15] soc.bram_only.mem.0.22_MASK[3]
1 1
.names soc.bram_only.mem.0.22_MASK[14] soc.bram_only.mem.0.22_MASK[4]
1 1
.names soc.bram_only.mem.0.22_MASK[15] soc.bram_only.mem.0.22_MASK[5]
1 1
.names soc.bram_only.mem.0.22_MASK[14] soc.bram_only.mem.0.22_MASK[6]
1 1
.names soc.bram_only.mem.0.22_MASK[15] soc.bram_only.mem.0.22_MASK[7]
1 1
.names soc.bram_only.mem.0.22_MASK[14] soc.bram_only.mem.0.22_MASK[8]
1 1
.names soc.bram_only.mem.0.22_MASK[15] soc.bram_only.mem.0.22_MASK[9]
1 1
.names soc.bram_only.mem.0.22_MASK[14] soc.bram_only.mem.0.22_MASK[10]
1 1
.names soc.bram_only.mem.0.22_MASK[15] soc.bram_only.mem.0.22_MASK[11]
1 1
.names soc.bram_only.mem.0.22_MASK[14] soc.bram_only.mem.0.22_MASK[12]
1 1
.names soc.bram_only.mem.0.22_MASK[15] soc.bram_only.mem.0.22_MASK[13]
1 1
.names soc.bram_only.mem.0.21_MASK[14] soc.bram_only.mem.0.21_MASK[0]
1 1
.names soc.bram_only.mem.0.21_MASK[15] soc.bram_only.mem.0.21_MASK[1]
1 1
.names soc.bram_only.mem.0.21_MASK[14] soc.bram_only.mem.0.21_MASK[2]
1 1
.names soc.bram_only.mem.0.21_MASK[15] soc.bram_only.mem.0.21_MASK[3]
1 1
.names soc.bram_only.mem.0.21_MASK[14] soc.bram_only.mem.0.21_MASK[4]
1 1
.names soc.bram_only.mem.0.21_MASK[15] soc.bram_only.mem.0.21_MASK[5]
1 1
.names soc.bram_only.mem.0.21_MASK[14] soc.bram_only.mem.0.21_MASK[6]
1 1
.names soc.bram_only.mem.0.21_MASK[15] soc.bram_only.mem.0.21_MASK[7]
1 1
.names soc.bram_only.mem.0.21_MASK[14] soc.bram_only.mem.0.21_MASK[8]
1 1
.names soc.bram_only.mem.0.21_MASK[15] soc.bram_only.mem.0.21_MASK[9]
1 1
.names soc.bram_only.mem.0.21_MASK[14] soc.bram_only.mem.0.21_MASK[10]
1 1
.names soc.bram_only.mem.0.21_MASK[15] soc.bram_only.mem.0.21_MASK[11]
1 1
.names soc.bram_only.mem.0.21_MASK[14] soc.bram_only.mem.0.21_MASK[12]
1 1
.names soc.bram_only.mem.0.21_MASK[15] soc.bram_only.mem.0.21_MASK[13]
1 1
.names soc.bram_only.mem.0.25_MASK[14] soc.bram_only.mem.0.25_MASK[0]
1 1
.names soc.bram_only.mem.0.25_MASK[15] soc.bram_only.mem.0.25_MASK[1]
1 1
.names soc.bram_only.mem.0.25_MASK[14] soc.bram_only.mem.0.25_MASK[2]
1 1
.names soc.bram_only.mem.0.25_MASK[15] soc.bram_only.mem.0.25_MASK[3]
1 1
.names soc.bram_only.mem.0.25_MASK[14] soc.bram_only.mem.0.25_MASK[4]
1 1
.names soc.bram_only.mem.0.25_MASK[15] soc.bram_only.mem.0.25_MASK[5]
1 1
.names soc.bram_only.mem.0.25_MASK[14] soc.bram_only.mem.0.25_MASK[6]
1 1
.names soc.bram_only.mem.0.25_MASK[15] soc.bram_only.mem.0.25_MASK[7]
1 1
.names soc.bram_only.mem.0.25_MASK[14] soc.bram_only.mem.0.25_MASK[8]
1 1
.names soc.bram_only.mem.0.25_MASK[15] soc.bram_only.mem.0.25_MASK[9]
1 1
.names soc.bram_only.mem.0.25_MASK[14] soc.bram_only.mem.0.25_MASK[10]
1 1
.names soc.bram_only.mem.0.25_MASK[15] soc.bram_only.mem.0.25_MASK[11]
1 1
.names soc.bram_only.mem.0.25_MASK[14] soc.bram_only.mem.0.25_MASK[12]
1 1
.names soc.bram_only.mem.0.25_MASK[15] soc.bram_only.mem.0.25_MASK[13]
1 1
.names soc.bram_only.mem.0.6_MASK[14] soc.bram_only.mem.0.6_MASK[0]
1 1
.names soc.bram_only.mem.0.6_MASK[15] soc.bram_only.mem.0.6_MASK[1]
1 1
.names soc.bram_only.mem.0.6_MASK[14] soc.bram_only.mem.0.6_MASK[2]
1 1
.names soc.bram_only.mem.0.6_MASK[15] soc.bram_only.mem.0.6_MASK[3]
1 1
.names soc.bram_only.mem.0.6_MASK[14] soc.bram_only.mem.0.6_MASK[4]
1 1
.names soc.bram_only.mem.0.6_MASK[15] soc.bram_only.mem.0.6_MASK[5]
1 1
.names soc.bram_only.mem.0.6_MASK[14] soc.bram_only.mem.0.6_MASK[6]
1 1
.names soc.bram_only.mem.0.6_MASK[15] soc.bram_only.mem.0.6_MASK[7]
1 1
.names soc.bram_only.mem.0.6_MASK[14] soc.bram_only.mem.0.6_MASK[8]
1 1
.names soc.bram_only.mem.0.6_MASK[15] soc.bram_only.mem.0.6_MASK[9]
1 1
.names soc.bram_only.mem.0.6_MASK[14] soc.bram_only.mem.0.6_MASK[10]
1 1
.names soc.bram_only.mem.0.6_MASK[15] soc.bram_only.mem.0.6_MASK[11]
1 1
.names soc.bram_only.mem.0.6_MASK[14] soc.bram_only.mem.0.6_MASK[12]
1 1
.names soc.bram_only.mem.0.6_MASK[15] soc.bram_only.mem.0.6_MASK[13]
1 1
.names soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
1 1
.names soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
1 1
.names soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
1 1
.names soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
1 1
.names soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[4]
1 1
.names soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[5]
1 1
.names soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[6]
1 1
.names soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[7]
1 1
.names soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[8]
1 1
.names soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[9]
1 1
.names soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[10]
1 1
.names soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[11]
1 1
.names soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[12]
1 1
.names soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[13]
1 1
.names soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[15] soc.cpu.latched_branch_SB_LUT4_I2_O_SB_LUT4_I2_O[14]
1 1
.names clk afh.clk
1 1
.names pmod_hex[0] afh.pmod[0]
1 1
.names pmod_hex[1] afh.pmod[1]
1 1
.names pmod_hex[2] afh.pmod[2]
1 1
.names pmod_hex[3] afh.pmod[3]
1 1
.names pmod_hex[4] afh.pmod[4]
1 1
.names pmod_hex[5] afh.pmod[5]
1 1
.names pmod_hex[6] afh.pmod[6]
1 1
.names afh.selection afh.pmod[7]
1 1
.names pmod_hex[0] afh.s.status[0]
1 1
.names pmod_hex[1] afh.s.status[1]
1 1
.names pmod_hex[2] afh.s.status[2]
1 1
.names pmod_hex[3] afh.s.status[3]
1 1
.names pmod_hex[4] afh.s.status[4]
1 1
.names pmod_hex[5] afh.s.status[5]
1 1
.names pmod_hex[6] afh.s.status[6]
1 1
.names afficheur[0] afh.value[0]
1 1
.names afficheur[1] afh.value[1]
1 1
.names afficheur[2] afh.value[2]
1 1
.names afficheur[3] afh.value[3]
1 1
.names afficheur[4] afh.value[4]
1 1
.names afficheur[5] afh.value[5]
1 1
.names afficheur[6] afh.value[6]
1 1
.names afficheur[7] afh.value[7]
1 1
.names led1 gpio[1]
1 1
.names led2 gpio[2]
1 1
.names led3 gpio[3]
1 1
.names led4 gpio[4]
1 1
.names led5 gpio[5]
1 1
.names $false iomem_addr[0]
1 1
.names $false iomem_addr[1]
1 1
.names gpio[0] leds[0]
1 1
.names led1 leds[1]
1 1
.names led2 leds[2]
1 1
.names led3 leds[3]
1 1
.names led4 leds[4]
1 1
.names led5 leds[5]
1 1
.names gpio[6] leds[6]
1 1
.names gpio[7] leds[7]
1 1
.names mon_horloge.locked locked
1 1
.names clk mon_horloge.clock_in
1 1
.names clock_out mon_horloge.clock_out
1 1
.names clock_out observation
1 1
.names afh.selection pmod_hex[7]
1 1
.names iomem_addr[2] soc.bram_only.addr[0]
1 1
.names iomem_addr[3] soc.bram_only.addr[1]
1 1
.names iomem_addr[4] soc.bram_only.addr[2]
1 1
.names iomem_addr[5] soc.bram_only.addr[3]
1 1
.names iomem_addr[6] soc.bram_only.addr[4]
1 1
.names iomem_addr[7] soc.bram_only.addr[5]
1 1
.names iomem_addr[8] soc.bram_only.addr[6]
1 1
.names iomem_addr[9] soc.bram_only.addr[7]
1 1
.names iomem_addr[10] soc.bram_only.addr[8]
1 1
.names iomem_addr[11] soc.bram_only.addr[9]
1 1
.names iomem_addr[12] soc.bram_only.addr[10]
1 1
.names iomem_addr[13] soc.bram_only.addr[11]
1 1
.names iomem_addr[14] soc.bram_only.addr[12]
1 1
.names iomem_addr[15] soc.bram_only.addr[13]
1 1
.names iomem_addr[16] soc.bram_only.addr[14]
1 1
.names iomem_addr[17] soc.bram_only.addr[15]
1 1
.names iomem_addr[18] soc.bram_only.addr[16]
1 1
.names iomem_addr[19] soc.bram_only.addr[17]
1 1
.names iomem_addr[20] soc.bram_only.addr[18]
1 1
.names iomem_addr[21] soc.bram_only.addr[19]
1 1
.names iomem_addr[22] soc.bram_only.addr[20]
1 1
.names iomem_addr[23] soc.bram_only.addr[21]
1 1
.names clock_out soc.bram_only.clk
1 1
.names clock_out soc.circuit.clk
1 1
.names soc.circuit.lfsr[0] soc.circuit.reg_dat_do[0]
1 1
.names soc.circuit.lfsr[1] soc.circuit.reg_dat_do[1]
1 1
.names soc.circuit.lfsr[2] soc.circuit.reg_dat_do[2]
1 1
.names soc.circuit.lfsr[3] soc.circuit.reg_dat_do[3]
1 1
.names soc.circuit.lfsr[4] soc.circuit.reg_dat_do[4]
1 1
.names soc.circuit.lfsr[5] soc.circuit.reg_dat_do[5]
1 1
.names soc.circuit.lfsr[6] soc.circuit.reg_dat_do[6]
1 1
.names soc.circuit.lfsr[7] soc.circuit.reg_dat_do[7]
1 1
.names soc.circuit.lfsr[8] soc.circuit.reg_dat_do[8]
1 1
.names soc.circuit.lfsr[9] soc.circuit.reg_dat_do[9]
1 1
.names soc.circuit.lfsr[10] soc.circuit.reg_dat_do[10]
1 1
.names soc.circuit.lfsr[11] soc.circuit.reg_dat_do[11]
1 1
.names soc.circuit.lfsr[12] soc.circuit.reg_dat_do[12]
1 1
.names soc.circuit.lfsr[13] soc.circuit.reg_dat_do[13]
1 1
.names soc.circuit.lfsr[14] soc.circuit.reg_dat_do[14]
1 1
.names soc.circuit.lfsr[15] soc.circuit.reg_dat_do[15]
1 1
.names soc.circuit.lfsr[16] soc.circuit.reg_dat_do[16]
1 1
.names soc.circuit.lfsr[17] soc.circuit.reg_dat_do[17]
1 1
.names soc.circuit.lfsr[18] soc.circuit.reg_dat_do[18]
1 1
.names soc.circuit.lfsr[19] soc.circuit.reg_dat_do[19]
1 1
.names soc.circuit.lfsr[20] soc.circuit.reg_dat_do[20]
1 1
.names soc.circuit.lfsr[21] soc.circuit.reg_dat_do[21]
1 1
.names soc.circuit.lfsr[22] soc.circuit.reg_dat_do[22]
1 1
.names soc.circuit.lfsr[23] soc.circuit.reg_dat_do[23]
1 1
.names soc.circuit.lfsr[24] soc.circuit.reg_dat_do[24]
1 1
.names soc.circuit.lfsr[25] soc.circuit.reg_dat_do[25]
1 1
.names soc.circuit.lfsr[26] soc.circuit.reg_dat_do[26]
1 1
.names soc.circuit.lfsr[27] soc.circuit.reg_dat_do[27]
1 1
.names soc.circuit.lfsr[28] soc.circuit.reg_dat_do[28]
1 1
.names soc.circuit.lfsr[29] soc.circuit.reg_dat_do[29]
1 1
.names soc.circuit.lfsr[30] soc.circuit.reg_dat_do[30]
1 1
.names soc.circuit.lfsr[31] soc.circuit.reg_dat_do[31]
1 1
.names soc.circuit.seed[0] soc.circuit.reg_seed_do[0]
1 1
.names soc.circuit.seed[1] soc.circuit.reg_seed_do[1]
1 1
.names soc.circuit.seed[2] soc.circuit.reg_seed_do[2]
1 1
.names soc.circuit.seed[3] soc.circuit.reg_seed_do[3]
1 1
.names soc.circuit.seed[4] soc.circuit.reg_seed_do[4]
1 1
.names soc.circuit.seed[5] soc.circuit.reg_seed_do[5]
1 1
.names soc.circuit.seed[6] soc.circuit.reg_seed_do[6]
1 1
.names soc.circuit.seed[7] soc.circuit.reg_seed_do[7]
1 1
.names soc.circuit.seed[8] soc.circuit.reg_seed_do[8]
1 1
.names soc.circuit.seed[9] soc.circuit.reg_seed_do[9]
1 1
.names soc.circuit.seed[10] soc.circuit.reg_seed_do[10]
1 1
.names soc.circuit.seed[11] soc.circuit.reg_seed_do[11]
1 1
.names soc.circuit.seed[12] soc.circuit.reg_seed_do[12]
1 1
.names soc.circuit.seed[13] soc.circuit.reg_seed_do[13]
1 1
.names soc.circuit.seed[14] soc.circuit.reg_seed_do[14]
1 1
.names soc.circuit.seed[15] soc.circuit.reg_seed_do[15]
1 1
.names soc.circuit.seed[16] soc.circuit.reg_seed_do[16]
1 1
.names soc.circuit.seed[17] soc.circuit.reg_seed_do[17]
1 1
.names soc.circuit.seed[18] soc.circuit.reg_seed_do[18]
1 1
.names soc.circuit.seed[19] soc.circuit.reg_seed_do[19]
1 1
.names soc.circuit.seed[20] soc.circuit.reg_seed_do[20]
1 1
.names soc.circuit.seed[21] soc.circuit.reg_seed_do[21]
1 1
.names soc.circuit.seed[22] soc.circuit.reg_seed_do[22]
1 1
.names soc.circuit.seed[23] soc.circuit.reg_seed_do[23]
1 1
.names soc.circuit.seed[24] soc.circuit.reg_seed_do[24]
1 1
.names soc.circuit.seed[25] soc.circuit.reg_seed_do[25]
1 1
.names soc.circuit.seed[26] soc.circuit.reg_seed_do[26]
1 1
.names soc.circuit.seed[27] soc.circuit.reg_seed_do[27]
1 1
.names soc.circuit.seed[28] soc.circuit.reg_seed_do[28]
1 1
.names soc.circuit.seed[29] soc.circuit.reg_seed_do[29]
1 1
.names soc.circuit.seed[30] soc.circuit.reg_seed_do[30]
1 1
.names soc.circuit.seed[31] soc.circuit.reg_seed_do[31]
1 1
.names soc.circuit.lfsr[0] soc.circuit_reg_dat_do[0]
1 1
.names soc.circuit.lfsr[1] soc.circuit_reg_dat_do[1]
1 1
.names soc.circuit.lfsr[2] soc.circuit_reg_dat_do[2]
1 1
.names soc.circuit.lfsr[3] soc.circuit_reg_dat_do[3]
1 1
.names soc.circuit.lfsr[4] soc.circuit_reg_dat_do[4]
1 1
.names soc.circuit.lfsr[5] soc.circuit_reg_dat_do[5]
1 1
.names soc.circuit.lfsr[6] soc.circuit_reg_dat_do[6]
1 1
.names soc.circuit.lfsr[7] soc.circuit_reg_dat_do[7]
1 1
.names soc.circuit.lfsr[8] soc.circuit_reg_dat_do[8]
1 1
.names soc.circuit.lfsr[9] soc.circuit_reg_dat_do[9]
1 1
.names soc.circuit.lfsr[10] soc.circuit_reg_dat_do[10]
1 1
.names soc.circuit.lfsr[11] soc.circuit_reg_dat_do[11]
1 1
.names soc.circuit.lfsr[12] soc.circuit_reg_dat_do[12]
1 1
.names soc.circuit.lfsr[13] soc.circuit_reg_dat_do[13]
1 1
.names soc.circuit.lfsr[14] soc.circuit_reg_dat_do[14]
1 1
.names soc.circuit.lfsr[15] soc.circuit_reg_dat_do[15]
1 1
.names soc.circuit.lfsr[16] soc.circuit_reg_dat_do[16]
1 1
.names soc.circuit.lfsr[17] soc.circuit_reg_dat_do[17]
1 1
.names soc.circuit.lfsr[18] soc.circuit_reg_dat_do[18]
1 1
.names soc.circuit.lfsr[19] soc.circuit_reg_dat_do[19]
1 1
.names soc.circuit.lfsr[20] soc.circuit_reg_dat_do[20]
1 1
.names soc.circuit.lfsr[21] soc.circuit_reg_dat_do[21]
1 1
.names soc.circuit.lfsr[22] soc.circuit_reg_dat_do[22]
1 1
.names soc.circuit.lfsr[23] soc.circuit_reg_dat_do[23]
1 1
.names soc.circuit.lfsr[24] soc.circuit_reg_dat_do[24]
1 1
.names soc.circuit.lfsr[25] soc.circuit_reg_dat_do[25]
1 1
.names soc.circuit.lfsr[26] soc.circuit_reg_dat_do[26]
1 1
.names soc.circuit.lfsr[27] soc.circuit_reg_dat_do[27]
1 1
.names soc.circuit.lfsr[28] soc.circuit_reg_dat_do[28]
1 1
.names soc.circuit.lfsr[29] soc.circuit_reg_dat_do[29]
1 1
.names soc.circuit.lfsr[30] soc.circuit_reg_dat_do[30]
1 1
.names soc.circuit.lfsr[31] soc.circuit_reg_dat_do[31]
1 1
.names soc.circuit.seed[0] soc.circuit_reg_seed_do[0]
1 1
.names soc.circuit.seed[1] soc.circuit_reg_seed_do[1]
1 1
.names soc.circuit.seed[2] soc.circuit_reg_seed_do[2]
1 1
.names soc.circuit.seed[3] soc.circuit_reg_seed_do[3]
1 1
.names soc.circuit.seed[4] soc.circuit_reg_seed_do[4]
1 1
.names soc.circuit.seed[5] soc.circuit_reg_seed_do[5]
1 1
.names soc.circuit.seed[6] soc.circuit_reg_seed_do[6]
1 1
.names soc.circuit.seed[7] soc.circuit_reg_seed_do[7]
1 1
.names soc.circuit.seed[8] soc.circuit_reg_seed_do[8]
1 1
.names soc.circuit.seed[9] soc.circuit_reg_seed_do[9]
1 1
.names soc.circuit.seed[10] soc.circuit_reg_seed_do[10]
1 1
.names soc.circuit.seed[11] soc.circuit_reg_seed_do[11]
1 1
.names soc.circuit.seed[12] soc.circuit_reg_seed_do[12]
1 1
.names soc.circuit.seed[13] soc.circuit_reg_seed_do[13]
1 1
.names soc.circuit.seed[14] soc.circuit_reg_seed_do[14]
1 1
.names soc.circuit.seed[15] soc.circuit_reg_seed_do[15]
1 1
.names soc.circuit.seed[16] soc.circuit_reg_seed_do[16]
1 1
.names soc.circuit.seed[17] soc.circuit_reg_seed_do[17]
1 1
.names soc.circuit.seed[18] soc.circuit_reg_seed_do[18]
1 1
.names soc.circuit.seed[19] soc.circuit_reg_seed_do[19]
1 1
.names soc.circuit.seed[20] soc.circuit_reg_seed_do[20]
1 1
.names soc.circuit.seed[21] soc.circuit_reg_seed_do[21]
1 1
.names soc.circuit.seed[22] soc.circuit_reg_seed_do[22]
1 1
.names soc.circuit.seed[23] soc.circuit_reg_seed_do[23]
1 1
.names soc.circuit.seed[24] soc.circuit_reg_seed_do[24]
1 1
.names soc.circuit.seed[25] soc.circuit_reg_seed_do[25]
1 1
.names soc.circuit.seed[26] soc.circuit_reg_seed_do[26]
1 1
.names soc.circuit.seed[27] soc.circuit_reg_seed_do[27]
1 1
.names soc.circuit.seed[28] soc.circuit_reg_seed_do[28]
1 1
.names soc.circuit.seed[29] soc.circuit_reg_seed_do[29]
1 1
.names soc.circuit.seed[30] soc.circuit_reg_seed_do[30]
1 1
.names soc.circuit.seed[31] soc.circuit_reg_seed_do[31]
1 1
.names clock_out soc.clk
1 1
.names clock_out soc.cpu.clk
1 1
.names clock_out soc.cpu.cpuregs.clk
1 1
.names soc.cpu.decoded_rs1[0] soc.cpu.cpuregs.raddr1[0]
1 1
.names soc.cpu.decoded_rs1[1] soc.cpu.cpuregs.raddr1[1]
1 1
.names soc.cpu.decoded_rs1[2] soc.cpu.cpuregs.raddr1[2]
1 1
.names soc.cpu.decoded_rs1[3] soc.cpu.cpuregs.raddr1[3]
1 1
.names soc.cpu.decoded_rs1[4] soc.cpu.cpuregs.raddr1[4]
1 1
.names $false soc.cpu.cpuregs.raddr1[5]
1 1
.names soc.cpu.decoded_rs2[0] soc.cpu.cpuregs.raddr2[0]
1 1
.names soc.cpu.decoded_rs2[1] soc.cpu.cpuregs.raddr2[1]
1 1
.names soc.cpu.decoded_rs2[2] soc.cpu.cpuregs.raddr2[2]
1 1
.names soc.cpu.decoded_rs2[3] soc.cpu.cpuregs.raddr2[3]
1 1
.names soc.cpu.decoded_rs2[4] soc.cpu.cpuregs.raddr2[4]
1 1
.names $false soc.cpu.cpuregs.raddr2[5]
1 1
.names soc.cpu.latched_rd[0] soc.cpu.cpuregs.waddr[0]
1 1
.names soc.cpu.latched_rd[1] soc.cpu.cpuregs.waddr[1]
1 1
.names soc.cpu.latched_rd[2] soc.cpu.cpuregs.waddr[2]
1 1
.names soc.cpu.latched_rd[3] soc.cpu.cpuregs.waddr[3]
1 1
.names soc.cpu.latched_rd[4] soc.cpu.cpuregs.waddr[4]
1 1
.names $false soc.cpu.cpuregs.waddr[5]
1 1
.names soc.cpu.decoded_rs1[0] soc.cpu.cpuregs_raddr1[0]
1 1
.names soc.cpu.decoded_rs1[1] soc.cpu.cpuregs_raddr1[1]
1 1
.names soc.cpu.decoded_rs1[2] soc.cpu.cpuregs_raddr1[2]
1 1
.names soc.cpu.decoded_rs1[3] soc.cpu.cpuregs_raddr1[3]
1 1
.names soc.cpu.decoded_rs1[4] soc.cpu.cpuregs_raddr1[4]
1 1
.names $false soc.cpu.cpuregs_raddr1[5]
1 1
.names soc.cpu.decoded_rs2[0] soc.cpu.cpuregs_raddr2[0]
1 1
.names soc.cpu.decoded_rs2[1] soc.cpu.cpuregs_raddr2[1]
1 1
.names soc.cpu.decoded_rs2[2] soc.cpu.cpuregs_raddr2[2]
1 1
.names soc.cpu.decoded_rs2[3] soc.cpu.cpuregs_raddr2[3]
1 1
.names soc.cpu.decoded_rs2[4] soc.cpu.cpuregs_raddr2[4]
1 1
.names $false soc.cpu.cpuregs_raddr2[5]
1 1
.names soc.cpu.latched_rd[0] soc.cpu.cpuregs_waddr[0]
1 1
.names soc.cpu.latched_rd[1] soc.cpu.cpuregs_waddr[1]
1 1
.names soc.cpu.latched_rd[2] soc.cpu.cpuregs_waddr[2]
1 1
.names soc.cpu.latched_rd[3] soc.cpu.cpuregs_waddr[3]
1 1
.names soc.cpu.latched_rd[4] soc.cpu.cpuregs_waddr[4]
1 1
.names $false soc.cpu.cpuregs_waddr[5]
1 1
.names $false soc.cpu.dbg_mem_addr[0]
1 1
.names $false soc.cpu.dbg_mem_addr[1]
1 1
.names soc.cpu.mem_addr[2] soc.cpu.dbg_mem_addr[2]
1 1
.names soc.cpu.mem_addr[3] soc.cpu.dbg_mem_addr[3]
1 1
.names soc.cpu.mem_addr[4] soc.cpu.dbg_mem_addr[4]
1 1
.names soc.cpu.mem_addr[5] soc.cpu.dbg_mem_addr[5]
1 1
.names soc.cpu.mem_addr[6] soc.cpu.dbg_mem_addr[6]
1 1
.names soc.cpu.mem_addr[7] soc.cpu.dbg_mem_addr[7]
1 1
.names soc.cpu.mem_addr[8] soc.cpu.dbg_mem_addr[8]
1 1
.names soc.cpu.mem_addr[9] soc.cpu.dbg_mem_addr[9]
1 1
.names soc.cpu.mem_addr[10] soc.cpu.dbg_mem_addr[10]
1 1
.names soc.cpu.mem_addr[11] soc.cpu.dbg_mem_addr[11]
1 1
.names soc.cpu.mem_addr[12] soc.cpu.dbg_mem_addr[12]
1 1
.names soc.cpu.mem_addr[13] soc.cpu.dbg_mem_addr[13]
1 1
.names soc.cpu.mem_addr[14] soc.cpu.dbg_mem_addr[14]
1 1
.names soc.cpu.mem_addr[15] soc.cpu.dbg_mem_addr[15]
1 1
.names soc.cpu.mem_addr[16] soc.cpu.dbg_mem_addr[16]
1 1
.names soc.cpu.mem_addr[17] soc.cpu.dbg_mem_addr[17]
1 1
.names soc.cpu.mem_addr[18] soc.cpu.dbg_mem_addr[18]
1 1
.names soc.cpu.mem_addr[19] soc.cpu.dbg_mem_addr[19]
1 1
.names soc.cpu.mem_addr[20] soc.cpu.dbg_mem_addr[20]
1 1
.names soc.cpu.mem_addr[21] soc.cpu.dbg_mem_addr[21]
1 1
.names soc.cpu.mem_addr[22] soc.cpu.dbg_mem_addr[22]
1 1
.names soc.cpu.mem_addr[23] soc.cpu.dbg_mem_addr[23]
1 1
.names soc.cpu.mem_addr[24] soc.cpu.dbg_mem_addr[24]
1 1
.names soc.cpu.mem_addr[25] soc.cpu.dbg_mem_addr[25]
1 1
.names soc.cpu.mem_addr[26] soc.cpu.dbg_mem_addr[26]
1 1
.names soc.cpu.mem_addr[27] soc.cpu.dbg_mem_addr[27]
1 1
.names soc.cpu.mem_addr[28] soc.cpu.dbg_mem_addr[28]
1 1
.names soc.cpu.mem_addr[29] soc.cpu.dbg_mem_addr[29]
1 1
.names soc.cpu.mem_addr[30] soc.cpu.dbg_mem_addr[30]
1 1
.names soc.cpu.mem_addr[31] soc.cpu.dbg_mem_addr[31]
1 1
.names soc.cpu.mem_valid soc.cpu.dbg_mem_valid
1 1
.names soc.cpu.mem_wdata[0] soc.cpu.dbg_mem_wdata[0]
1 1
.names soc.cpu.mem_wdata[1] soc.cpu.dbg_mem_wdata[1]
1 1
.names soc.cpu.mem_wdata[2] soc.cpu.dbg_mem_wdata[2]
1 1
.names soc.cpu.mem_wdata[3] soc.cpu.dbg_mem_wdata[3]
1 1
.names soc.cpu.mem_wdata[4] soc.cpu.dbg_mem_wdata[4]
1 1
.names soc.cpu.mem_wdata[5] soc.cpu.dbg_mem_wdata[5]
1 1
.names soc.cpu.mem_wdata[6] soc.cpu.dbg_mem_wdata[6]
1 1
.names soc.cpu.mem_wdata[7] soc.cpu.dbg_mem_wdata[7]
1 1
.names soc.cpu.mem_wdata[8] soc.cpu.dbg_mem_wdata[8]
1 1
.names soc.cpu.mem_wdata[9] soc.cpu.dbg_mem_wdata[9]
1 1
.names soc.cpu.mem_wdata[10] soc.cpu.dbg_mem_wdata[10]
1 1
.names soc.cpu.mem_wdata[11] soc.cpu.dbg_mem_wdata[11]
1 1
.names soc.cpu.mem_wdata[12] soc.cpu.dbg_mem_wdata[12]
1 1
.names soc.cpu.mem_wdata[13] soc.cpu.dbg_mem_wdata[13]
1 1
.names soc.cpu.mem_wdata[14] soc.cpu.dbg_mem_wdata[14]
1 1
.names soc.cpu.mem_wdata[15] soc.cpu.dbg_mem_wdata[15]
1 1
.names soc.cpu.mem_wdata[16] soc.cpu.dbg_mem_wdata[16]
1 1
.names soc.cpu.mem_wdata[17] soc.cpu.dbg_mem_wdata[17]
1 1
.names soc.cpu.mem_wdata[18] soc.cpu.dbg_mem_wdata[18]
1 1
.names soc.cpu.mem_wdata[19] soc.cpu.dbg_mem_wdata[19]
1 1
.names soc.cpu.mem_wdata[20] soc.cpu.dbg_mem_wdata[20]
1 1
.names soc.cpu.mem_wdata[21] soc.cpu.dbg_mem_wdata[21]
1 1
.names soc.cpu.mem_wdata[22] soc.cpu.dbg_mem_wdata[22]
1 1
.names soc.cpu.mem_wdata[23] soc.cpu.dbg_mem_wdata[23]
1 1
.names soc.cpu.mem_wdata[24] soc.cpu.dbg_mem_wdata[24]
1 1
.names soc.cpu.mem_wdata[25] soc.cpu.dbg_mem_wdata[25]
1 1
.names soc.cpu.mem_wdata[26] soc.cpu.dbg_mem_wdata[26]
1 1
.names soc.cpu.mem_wdata[27] soc.cpu.dbg_mem_wdata[27]
1 1
.names soc.cpu.mem_wdata[28] soc.cpu.dbg_mem_wdata[28]
1 1
.names soc.cpu.mem_wdata[29] soc.cpu.dbg_mem_wdata[29]
1 1
.names soc.cpu.mem_wdata[30] soc.cpu.dbg_mem_wdata[30]
1 1
.names soc.cpu.mem_wdata[31] soc.cpu.dbg_mem_wdata[31]
1 1
.names soc.cpu.mem_wstrb[0] soc.cpu.dbg_mem_wstrb[0]
1 1
.names soc.cpu.mem_wstrb[1] soc.cpu.dbg_mem_wstrb[1]
1 1
.names soc.cpu.mem_wstrb[2] soc.cpu.dbg_mem_wstrb[2]
1 1
.names soc.cpu.mem_wstrb[3] soc.cpu.dbg_mem_wstrb[3]
1 1
.names $false soc.cpu.decoded_imm_j[0]
1 1
.names soc.cpu.decoded_imm_j[30] soc.cpu.decoded_imm_j[20]
1 1
.names soc.cpu.decoded_imm_j[30] soc.cpu.decoded_imm_j[21]
1 1
.names soc.cpu.decoded_imm_j[30] soc.cpu.decoded_imm_j[22]
1 1
.names soc.cpu.decoded_imm_j[30] soc.cpu.decoded_imm_j[23]
1 1
.names soc.cpu.decoded_imm_j[30] soc.cpu.decoded_imm_j[24]
1 1
.names soc.cpu.decoded_imm_j[30] soc.cpu.decoded_imm_j[25]
1 1
.names soc.cpu.decoded_imm_j[30] soc.cpu.decoded_imm_j[26]
1 1
.names soc.cpu.decoded_imm_j[30] soc.cpu.decoded_imm_j[27]
1 1
.names soc.cpu.decoded_imm_j[30] soc.cpu.decoded_imm_j[28]
1 1
.names soc.cpu.decoded_imm_j[30] soc.cpu.decoded_imm_j[29]
1 1
.names soc.cpu.decoded_imm_j[30] soc.cpu.decoded_imm_j[31]
1 1
.names $undef soc.cpu.decoded_rs[0]
1 1
.names $undef soc.cpu.decoded_rs[1]
1 1
.names $undef soc.cpu.decoded_rs[2]
1 1
.names $undef soc.cpu.decoded_rs[3]
1 1
.names $undef soc.cpu.decoded_rs[4]
1 1
.names $false soc.cpu.instr_getq
1 1
.names $false soc.cpu.instr_setq
1 1
.names $false soc.cpu.irq[0]
1 1
.names $false soc.cpu.irq[1]
1 1
.names $false soc.cpu.irq[2]
1 1
.names $false soc.cpu.irq[3]
1 1
.names $false soc.cpu.irq[4]
1 1
.names $false soc.cpu.irq[5]
1 1
.names $false soc.cpu.irq[6]
1 1
.names $false soc.cpu.irq[7]
1 1
.names $false soc.cpu.irq[8]
1 1
.names $false soc.cpu.irq[9]
1 1
.names $false soc.cpu.irq[10]
1 1
.names $false soc.cpu.irq[11]
1 1
.names $false soc.cpu.irq[12]
1 1
.names $false soc.cpu.irq[13]
1 1
.names $false soc.cpu.irq[14]
1 1
.names $false soc.cpu.irq[15]
1 1
.names $false soc.cpu.irq[16]
1 1
.names $false soc.cpu.irq[17]
1 1
.names $false soc.cpu.irq[18]
1 1
.names $false soc.cpu.irq[19]
1 1
.names $false soc.cpu.irq[20]
1 1
.names $false soc.cpu.irq[21]
1 1
.names $false soc.cpu.irq[22]
1 1
.names $false soc.cpu.irq[23]
1 1
.names $false soc.cpu.irq[24]
1 1
.names $false soc.cpu.irq[25]
1 1
.names $false soc.cpu.irq[26]
1 1
.names $false soc.cpu.irq[27]
1 1
.names $false soc.cpu.irq[28]
1 1
.names $false soc.cpu.irq[29]
1 1
.names $false soc.cpu.irq[30]
1 1
.names $false soc.cpu.irq[31]
1 1
.names $false soc.cpu.mem_addr[0]
1 1
.names $false soc.cpu.mem_addr[1]
1 1
.names $false soc.cpu.mem_la_addr[0]
1 1
.names $false soc.cpu.mem_la_addr[1]
1 1
.names soc.cpu.reg_op2[0] soc.cpu.mem_la_wdata[0]
1 1
.names soc.cpu.reg_op2[1] soc.cpu.mem_la_wdata[1]
1 1
.names soc.cpu.reg_op2[2] soc.cpu.mem_la_wdata[2]
1 1
.names soc.cpu.reg_op2[3] soc.cpu.mem_la_wdata[3]
1 1
.names soc.cpu.reg_op2[4] soc.cpu.mem_la_wdata[4]
1 1
.names soc.cpu.reg_op2[5] soc.cpu.mem_la_wdata[5]
1 1
.names soc.cpu.reg_op2[6] soc.cpu.mem_la_wdata[6]
1 1
.names soc.cpu.reg_op2[7] soc.cpu.mem_la_wdata[7]
1 1
.names $undef soc.cpu.next_pc[0]
1 1
.names $undef soc.cpu.pcpi_div_rd[0]
1 1
.names $undef soc.cpu.pcpi_div_rd[1]
1 1
.names $undef soc.cpu.pcpi_div_rd[2]
1 1
.names $undef soc.cpu.pcpi_div_rd[3]
1 1
.names $undef soc.cpu.pcpi_div_rd[4]
1 1
.names $undef soc.cpu.pcpi_div_rd[5]
1 1
.names $undef soc.cpu.pcpi_div_rd[6]
1 1
.names $undef soc.cpu.pcpi_div_rd[7]
1 1
.names $undef soc.cpu.pcpi_div_rd[8]
1 1
.names $undef soc.cpu.pcpi_div_rd[9]
1 1
.names $undef soc.cpu.pcpi_div_rd[10]
1 1
.names $undef soc.cpu.pcpi_div_rd[11]
1 1
.names $undef soc.cpu.pcpi_div_rd[12]
1 1
.names $undef soc.cpu.pcpi_div_rd[13]
1 1
.names $undef soc.cpu.pcpi_div_rd[14]
1 1
.names $undef soc.cpu.pcpi_div_rd[15]
1 1
.names $undef soc.cpu.pcpi_div_rd[16]
1 1
.names $undef soc.cpu.pcpi_div_rd[17]
1 1
.names $undef soc.cpu.pcpi_div_rd[18]
1 1
.names $undef soc.cpu.pcpi_div_rd[19]
1 1
.names $undef soc.cpu.pcpi_div_rd[20]
1 1
.names $undef soc.cpu.pcpi_div_rd[21]
1 1
.names $undef soc.cpu.pcpi_div_rd[22]
1 1
.names $undef soc.cpu.pcpi_div_rd[23]
1 1
.names $undef soc.cpu.pcpi_div_rd[24]
1 1
.names $undef soc.cpu.pcpi_div_rd[25]
1 1
.names $undef soc.cpu.pcpi_div_rd[26]
1 1
.names $undef soc.cpu.pcpi_div_rd[27]
1 1
.names $undef soc.cpu.pcpi_div_rd[28]
1 1
.names $undef soc.cpu.pcpi_div_rd[29]
1 1
.names $undef soc.cpu.pcpi_div_rd[30]
1 1
.names $undef soc.cpu.pcpi_div_rd[31]
1 1
.names $false soc.cpu.pcpi_div_ready
1 1
.names $false soc.cpu.pcpi_div_wait
1 1
.names $false soc.cpu.pcpi_div_wr
1 1
.names $undef soc.cpu.pcpi_int_rd[0]
1 1
.names $undef soc.cpu.pcpi_int_rd[1]
1 1
.names $undef soc.cpu.pcpi_int_rd[2]
1 1
.names $undef soc.cpu.pcpi_int_rd[3]
1 1
.names $undef soc.cpu.pcpi_int_rd[4]
1 1
.names $undef soc.cpu.pcpi_int_rd[5]
1 1
.names $undef soc.cpu.pcpi_int_rd[6]
1 1
.names $undef soc.cpu.pcpi_int_rd[7]
1 1
.names $undef soc.cpu.pcpi_int_rd[8]
1 1
.names $undef soc.cpu.pcpi_int_rd[9]
1 1
.names $undef soc.cpu.pcpi_int_rd[10]
1 1
.names $undef soc.cpu.pcpi_int_rd[11]
1 1
.names $undef soc.cpu.pcpi_int_rd[12]
1 1
.names $undef soc.cpu.pcpi_int_rd[13]
1 1
.names $undef soc.cpu.pcpi_int_rd[14]
1 1
.names $undef soc.cpu.pcpi_int_rd[15]
1 1
.names $undef soc.cpu.pcpi_int_rd[16]
1 1
.names $undef soc.cpu.pcpi_int_rd[17]
1 1
.names $undef soc.cpu.pcpi_int_rd[18]
1 1
.names $undef soc.cpu.pcpi_int_rd[19]
1 1
.names $undef soc.cpu.pcpi_int_rd[20]
1 1
.names $undef soc.cpu.pcpi_int_rd[21]
1 1
.names $undef soc.cpu.pcpi_int_rd[22]
1 1
.names $undef soc.cpu.pcpi_int_rd[23]
1 1
.names $undef soc.cpu.pcpi_int_rd[24]
1 1
.names $undef soc.cpu.pcpi_int_rd[25]
1 1
.names $undef soc.cpu.pcpi_int_rd[26]
1 1
.names $undef soc.cpu.pcpi_int_rd[27]
1 1
.names $undef soc.cpu.pcpi_int_rd[28]
1 1
.names $undef soc.cpu.pcpi_int_rd[29]
1 1
.names $undef soc.cpu.pcpi_int_rd[30]
1 1
.names $undef soc.cpu.pcpi_int_rd[31]
1 1
.names $false soc.cpu.pcpi_int_ready
1 1
.names $false soc.cpu.pcpi_int_wait
1 1
.names $false soc.cpu.pcpi_int_wr
1 1
.names $undef soc.cpu.pcpi_mul_rd[0]
1 1
.names $undef soc.cpu.pcpi_mul_rd[1]
1 1
.names $undef soc.cpu.pcpi_mul_rd[2]
1 1
.names $undef soc.cpu.pcpi_mul_rd[3]
1 1
.names $undef soc.cpu.pcpi_mul_rd[4]
1 1
.names $undef soc.cpu.pcpi_mul_rd[5]
1 1
.names $undef soc.cpu.pcpi_mul_rd[6]
1 1
.names $undef soc.cpu.pcpi_mul_rd[7]
1 1
.names $undef soc.cpu.pcpi_mul_rd[8]
1 1
.names $undef soc.cpu.pcpi_mul_rd[9]
1 1
.names $undef soc.cpu.pcpi_mul_rd[10]
1 1
.names $undef soc.cpu.pcpi_mul_rd[11]
1 1
.names $undef soc.cpu.pcpi_mul_rd[12]
1 1
.names $undef soc.cpu.pcpi_mul_rd[13]
1 1
.names $undef soc.cpu.pcpi_mul_rd[14]
1 1
.names $undef soc.cpu.pcpi_mul_rd[15]
1 1
.names $undef soc.cpu.pcpi_mul_rd[16]
1 1
.names $undef soc.cpu.pcpi_mul_rd[17]
1 1
.names $undef soc.cpu.pcpi_mul_rd[18]
1 1
.names $undef soc.cpu.pcpi_mul_rd[19]
1 1
.names $undef soc.cpu.pcpi_mul_rd[20]
1 1
.names $undef soc.cpu.pcpi_mul_rd[21]
1 1
.names $undef soc.cpu.pcpi_mul_rd[22]
1 1
.names $undef soc.cpu.pcpi_mul_rd[23]
1 1
.names $undef soc.cpu.pcpi_mul_rd[24]
1 1
.names $undef soc.cpu.pcpi_mul_rd[25]
1 1
.names $undef soc.cpu.pcpi_mul_rd[26]
1 1
.names $undef soc.cpu.pcpi_mul_rd[27]
1 1
.names $undef soc.cpu.pcpi_mul_rd[28]
1 1
.names $undef soc.cpu.pcpi_mul_rd[29]
1 1
.names $undef soc.cpu.pcpi_mul_rd[30]
1 1
.names $undef soc.cpu.pcpi_mul_rd[31]
1 1
.names $false soc.cpu.pcpi_mul_ready
1 1
.names $false soc.cpu.pcpi_mul_wait
1 1
.names $false soc.cpu.pcpi_mul_wr
1 1
.names soc.cpu.reg_op1[0] soc.cpu.pcpi_rs1[0]
1 1
.names soc.cpu.reg_op1[1] soc.cpu.pcpi_rs1[1]
1 1
.names soc.cpu.reg_op1[2] soc.cpu.pcpi_rs1[2]
1 1
.names soc.cpu.reg_op1[3] soc.cpu.pcpi_rs1[3]
1 1
.names soc.cpu.reg_op1[4] soc.cpu.pcpi_rs1[4]
1 1
.names soc.cpu.reg_op1[5] soc.cpu.pcpi_rs1[5]
1 1
.names soc.cpu.reg_op1[6] soc.cpu.pcpi_rs1[6]
1 1
.names soc.cpu.reg_op1[7] soc.cpu.pcpi_rs1[7]
1 1
.names soc.cpu.reg_op1[8] soc.cpu.pcpi_rs1[8]
1 1
.names soc.cpu.reg_op1[9] soc.cpu.pcpi_rs1[9]
1 1
.names soc.cpu.reg_op1[10] soc.cpu.pcpi_rs1[10]
1 1
.names soc.cpu.reg_op1[11] soc.cpu.pcpi_rs1[11]
1 1
.names soc.cpu.reg_op1[12] soc.cpu.pcpi_rs1[12]
1 1
.names soc.cpu.reg_op1[13] soc.cpu.pcpi_rs1[13]
1 1
.names soc.cpu.reg_op1[14] soc.cpu.pcpi_rs1[14]
1 1
.names soc.cpu.reg_op1[15] soc.cpu.pcpi_rs1[15]
1 1
.names soc.cpu.reg_op1[16] soc.cpu.pcpi_rs1[16]
1 1
.names soc.cpu.reg_op1[17] soc.cpu.pcpi_rs1[17]
1 1
.names soc.cpu.reg_op1[18] soc.cpu.pcpi_rs1[18]
1 1
.names soc.cpu.reg_op1[19] soc.cpu.pcpi_rs1[19]
1 1
.names soc.cpu.reg_op1[20] soc.cpu.pcpi_rs1[20]
1 1
.names soc.cpu.reg_op1[21] soc.cpu.pcpi_rs1[21]
1 1
.names soc.cpu.reg_op1[22] soc.cpu.pcpi_rs1[22]
1 1
.names soc.cpu.reg_op1[23] soc.cpu.pcpi_rs1[23]
1 1
.names soc.cpu.reg_op1[24] soc.cpu.pcpi_rs1[24]
1 1
.names soc.cpu.reg_op1[25] soc.cpu.pcpi_rs1[25]
1 1
.names soc.cpu.reg_op1[26] soc.cpu.pcpi_rs1[26]
1 1
.names soc.cpu.reg_op1[27] soc.cpu.pcpi_rs1[27]
1 1
.names soc.cpu.reg_op1[28] soc.cpu.pcpi_rs1[28]
1 1
.names soc.cpu.reg_op1[29] soc.cpu.pcpi_rs1[29]
1 1
.names soc.cpu.reg_op1[30] soc.cpu.pcpi_rs1[30]
1 1
.names soc.cpu.reg_op1[31] soc.cpu.pcpi_rs1[31]
1 1
.names soc.cpu.reg_op2[0] soc.cpu.pcpi_rs2[0]
1 1
.names soc.cpu.reg_op2[1] soc.cpu.pcpi_rs2[1]
1 1
.names soc.cpu.reg_op2[2] soc.cpu.pcpi_rs2[2]
1 1
.names soc.cpu.reg_op2[3] soc.cpu.pcpi_rs2[3]
1 1
.names soc.cpu.reg_op2[4] soc.cpu.pcpi_rs2[4]
1 1
.names soc.cpu.reg_op2[5] soc.cpu.pcpi_rs2[5]
1 1
.names soc.cpu.reg_op2[6] soc.cpu.pcpi_rs2[6]
1 1
.names soc.cpu.reg_op2[7] soc.cpu.pcpi_rs2[7]
1 1
.names soc.cpu.reg_op2[8] soc.cpu.pcpi_rs2[8]
1 1
.names soc.cpu.reg_op2[9] soc.cpu.pcpi_rs2[9]
1 1
.names soc.cpu.reg_op2[10] soc.cpu.pcpi_rs2[10]
1 1
.names soc.cpu.reg_op2[11] soc.cpu.pcpi_rs2[11]
1 1
.names soc.cpu.reg_op2[12] soc.cpu.pcpi_rs2[12]
1 1
.names soc.cpu.reg_op2[13] soc.cpu.pcpi_rs2[13]
1 1
.names soc.cpu.reg_op2[14] soc.cpu.pcpi_rs2[14]
1 1
.names soc.cpu.reg_op2[15] soc.cpu.pcpi_rs2[15]
1 1
.names soc.cpu.reg_op2[16] soc.cpu.pcpi_rs2[16]
1 1
.names soc.cpu.reg_op2[17] soc.cpu.pcpi_rs2[17]
1 1
.names soc.cpu.reg_op2[18] soc.cpu.pcpi_rs2[18]
1 1
.names soc.cpu.reg_op2[19] soc.cpu.pcpi_rs2[19]
1 1
.names soc.cpu.reg_op2[20] soc.cpu.pcpi_rs2[20]
1 1
.names soc.cpu.reg_op2[21] soc.cpu.pcpi_rs2[21]
1 1
.names soc.cpu.reg_op2[22] soc.cpu.pcpi_rs2[22]
1 1
.names soc.cpu.reg_op2[23] soc.cpu.pcpi_rs2[23]
1 1
.names soc.cpu.reg_op2[24] soc.cpu.pcpi_rs2[24]
1 1
.names soc.cpu.reg_op2[25] soc.cpu.pcpi_rs2[25]
1 1
.names soc.cpu.reg_op2[26] soc.cpu.pcpi_rs2[26]
1 1
.names soc.cpu.reg_op2[27] soc.cpu.pcpi_rs2[27]
1 1
.names soc.cpu.reg_op2[28] soc.cpu.pcpi_rs2[28]
1 1
.names soc.cpu.reg_op2[29] soc.cpu.pcpi_rs2[29]
1 1
.names soc.cpu.reg_op2[30] soc.cpu.pcpi_rs2[30]
1 1
.names soc.cpu.reg_op2[31] soc.cpu.pcpi_rs2[31]
1 1
.names soc.cpu.reg_pc[0] soc.cpu.reg_next_pc[0]
1 1
.names soc.processeur_actif soc.cpu.resetn
1 1
.names soc.cpu.mem_valid soc.cpu_mem_valid
1 1
.names $false soc.iomem_addr[0]
1 1
.names $false soc.iomem_addr[1]
1 1
.names iomem_addr[2] soc.iomem_addr[2]
1 1
.names iomem_addr[3] soc.iomem_addr[3]
1 1
.names iomem_addr[4] soc.iomem_addr[4]
1 1
.names iomem_addr[5] soc.iomem_addr[5]
1 1
.names iomem_addr[6] soc.iomem_addr[6]
1 1
.names iomem_addr[7] soc.iomem_addr[7]
1 1
.names iomem_addr[8] soc.iomem_addr[8]
1 1
.names iomem_addr[9] soc.iomem_addr[9]
1 1
.names iomem_addr[10] soc.iomem_addr[10]
1 1
.names iomem_addr[11] soc.iomem_addr[11]
1 1
.names iomem_addr[12] soc.iomem_addr[12]
1 1
.names iomem_addr[13] soc.iomem_addr[13]
1 1
.names iomem_addr[14] soc.iomem_addr[14]
1 1
.names iomem_addr[15] soc.iomem_addr[15]
1 1
.names iomem_addr[16] soc.iomem_addr[16]
1 1
.names iomem_addr[17] soc.iomem_addr[17]
1 1
.names iomem_addr[18] soc.iomem_addr[18]
1 1
.names iomem_addr[19] soc.iomem_addr[19]
1 1
.names iomem_addr[20] soc.iomem_addr[20]
1 1
.names iomem_addr[21] soc.iomem_addr[21]
1 1
.names iomem_addr[22] soc.iomem_addr[22]
1 1
.names iomem_addr[23] soc.iomem_addr[23]
1 1
.names iomem_addr[24] soc.iomem_addr[24]
1 1
.names iomem_addr[25] soc.iomem_addr[25]
1 1
.names iomem_addr[26] soc.iomem_addr[26]
1 1
.names iomem_addr[27] soc.iomem_addr[27]
1 1
.names iomem_addr[28] soc.iomem_addr[28]
1 1
.names iomem_addr[29] soc.iomem_addr[29]
1 1
.names iomem_addr[30] soc.iomem_addr[30]
1 1
.names iomem_addr[31] soc.iomem_addr[31]
1 1
.names iomem_rdata[0] soc.iomem_rdata[0]
1 1
.names iomem_rdata[1] soc.iomem_rdata[1]
1 1
.names iomem_rdata[2] soc.iomem_rdata[2]
1 1
.names iomem_rdata[3] soc.iomem_rdata[3]
1 1
.names iomem_rdata[4] soc.iomem_rdata[4]
1 1
.names iomem_rdata[5] soc.iomem_rdata[5]
1 1
.names iomem_rdata[6] soc.iomem_rdata[6]
1 1
.names iomem_rdata[7] soc.iomem_rdata[7]
1 1
.names iomem_rdata[8] soc.iomem_rdata[8]
1 1
.names iomem_rdata[9] soc.iomem_rdata[9]
1 1
.names iomem_rdata[10] soc.iomem_rdata[10]
1 1
.names iomem_rdata[11] soc.iomem_rdata[11]
1 1
.names iomem_rdata[12] soc.iomem_rdata[12]
1 1
.names iomem_rdata[13] soc.iomem_rdata[13]
1 1
.names iomem_rdata[14] soc.iomem_rdata[14]
1 1
.names iomem_rdata[15] soc.iomem_rdata[15]
1 1
.names iomem_rdata[16] soc.iomem_rdata[16]
1 1
.names iomem_rdata[17] soc.iomem_rdata[17]
1 1
.names iomem_rdata[18] soc.iomem_rdata[18]
1 1
.names iomem_rdata[19] soc.iomem_rdata[19]
1 1
.names iomem_rdata[20] soc.iomem_rdata[20]
1 1
.names iomem_rdata[21] soc.iomem_rdata[21]
1 1
.names iomem_rdata[22] soc.iomem_rdata[22]
1 1
.names iomem_rdata[23] soc.iomem_rdata[23]
1 1
.names iomem_rdata[24] soc.iomem_rdata[24]
1 1
.names iomem_rdata[25] soc.iomem_rdata[25]
1 1
.names iomem_rdata[26] soc.iomem_rdata[26]
1 1
.names iomem_rdata[27] soc.iomem_rdata[27]
1 1
.names iomem_rdata[28] soc.iomem_rdata[28]
1 1
.names iomem_rdata[29] soc.iomem_rdata[29]
1 1
.names iomem_rdata[30] soc.iomem_rdata[30]
1 1
.names iomem_rdata[31] soc.iomem_rdata[31]
1 1
.names iomem_ready soc.iomem_ready
1 1
.names $false soc.irq[0]
1 1
.names $false soc.irq[1]
1 1
.names $false soc.irq[2]
1 1
.names $false soc.irq[3]
1 1
.names $false soc.irq[4]
1 1
.names $false soc.irq[5]
1 1
.names $false soc.irq[6]
1 1
.names $false soc.irq[7]
1 1
.names $false soc.irq[8]
1 1
.names $false soc.irq[9]
1 1
.names $false soc.irq[10]
1 1
.names $false soc.irq[11]
1 1
.names $false soc.irq[12]
1 1
.names $false soc.irq[13]
1 1
.names $false soc.irq[14]
1 1
.names $false soc.irq[15]
1 1
.names $false soc.irq[16]
1 1
.names $false soc.irq[17]
1 1
.names $false soc.irq[18]
1 1
.names $false soc.irq[19]
1 1
.names $false soc.irq[20]
1 1
.names $false soc.irq[21]
1 1
.names $false soc.irq[22]
1 1
.names $false soc.irq[23]
1 1
.names $false soc.irq[24]
1 1
.names $false soc.irq[25]
1 1
.names $false soc.irq[26]
1 1
.names $false soc.irq[27]
1 1
.names $false soc.irq[28]
1 1
.names $false soc.irq[29]
1 1
.names $false soc.irq[30]
1 1
.names $false soc.irq[31]
1 1
.names $false soc.irq_5
1 1
.names $false soc.irq_6
1 1
.names $false soc.irq_7
1 1
.names $false soc.irq_stall
1 1
.names $false soc.irq_uart
1 1
.names clock_out soc.load.bhc1.clk
1 1
.names soc.load.word[28] soc.load.bhc1.first_hex.bits[0]
1 1
.names soc.load.word[29] soc.load.bhc1.first_hex.bits[1]
1 1
.names soc.load.word[30] soc.load.bhc1.first_hex.bits[2]
1 1
.names soc.load.word[31] soc.load.bhc1.first_hex.bits[3]
1 1
.names clock_out soc.load.bhc1.first_hex.clk
1 1
.names soc.load.bhc1.first_hex.hex[4] soc.load.bhc1.first_hex.hex[5]
1 1
.names $false soc.load.bhc1.first_hex.hex[7]
1 1
.names soc.load.bhc1.last_hex.hex[0] soc.load.bhc1.hex[0]
1 1
.names soc.load.bhc1.last_hex.hex[1] soc.load.bhc1.hex[1]
1 1
.names soc.load.bhc1.last_hex.hex[2] soc.load.bhc1.hex[2]
1 1
.names soc.load.bhc1.last_hex.hex[3] soc.load.bhc1.hex[3]
1 1
.names soc.load.bhc1.last_hex.hex[4] soc.load.bhc1.hex[4]
1 1
.names soc.load.bhc1.last_hex.hex[4] soc.load.bhc1.hex[5]
1 1
.names soc.load.bhc1.last_hex.hex[6] soc.load.bhc1.hex[6]
1 1
.names $false soc.load.bhc1.hex[7]
1 1
.names soc.load.bhc1.first_hex.hex[0] soc.load.bhc1.hex[8]
1 1
.names soc.load.bhc1.first_hex.hex[1] soc.load.bhc1.hex[9]
1 1
.names soc.load.bhc1.first_hex.hex[2] soc.load.bhc1.hex[10]
1 1
.names soc.load.bhc1.first_hex.hex[3] soc.load.bhc1.hex[11]
1 1
.names soc.load.bhc1.first_hex.hex[4] soc.load.bhc1.hex[12]
1 1
.names soc.load.bhc1.first_hex.hex[4] soc.load.bhc1.hex[13]
1 1
.names soc.load.bhc1.first_hex.hex[6] soc.load.bhc1.hex[14]
1 1
.names $false soc.load.bhc1.hex[15]
1 1
.names soc.load.word[24] soc.load.bhc1.input_byte[0]
1 1
.names soc.load.word[25] soc.load.bhc1.input_byte[1]
1 1
.names soc.load.word[26] soc.load.bhc1.input_byte[2]
1 1
.names soc.load.word[27] soc.load.bhc1.input_byte[3]
1 1
.names soc.load.word[28] soc.load.bhc1.input_byte[4]
1 1
.names soc.load.word[29] soc.load.bhc1.input_byte[5]
1 1
.names soc.load.word[30] soc.load.bhc1.input_byte[6]
1 1
.names soc.load.word[31] soc.load.bhc1.input_byte[7]
1 1
.names soc.load.word[24] soc.load.bhc1.last_hex.bits[0]
1 1
.names soc.load.word[25] soc.load.bhc1.last_hex.bits[1]
1 1
.names soc.load.word[26] soc.load.bhc1.last_hex.bits[2]
1 1
.names soc.load.word[27] soc.load.bhc1.last_hex.bits[3]
1 1
.names clock_out soc.load.bhc1.last_hex.clk
1 1
.names soc.load.bhc1.last_hex.hex[4] soc.load.bhc1.last_hex.hex[5]
1 1
.names $false soc.load.bhc1.last_hex.hex[7]
1 1
.names clock_out soc.load.bhc2.clk
1 1
.names soc.load.word[20] soc.load.bhc2.first_hex.bits[0]
1 1
.names soc.load.word[21] soc.load.bhc2.first_hex.bits[1]
1 1
.names soc.load.word[22] soc.load.bhc2.first_hex.bits[2]
1 1
.names soc.load.word[23] soc.load.bhc2.first_hex.bits[3]
1 1
.names clock_out soc.load.bhc2.first_hex.clk
1 1
.names soc.load.bhc2.first_hex.hex[4] soc.load.bhc2.first_hex.hex[5]
1 1
.names $false soc.load.bhc2.first_hex.hex[7]
1 1
.names soc.load.bhc2.last_hex.hex[0] soc.load.bhc2.hex[0]
1 1
.names soc.load.bhc2.last_hex.hex[1] soc.load.bhc2.hex[1]
1 1
.names soc.load.bhc2.last_hex.hex[2] soc.load.bhc2.hex[2]
1 1
.names soc.load.bhc2.last_hex.hex[3] soc.load.bhc2.hex[3]
1 1
.names soc.load.bhc2.last_hex.hex[4] soc.load.bhc2.hex[4]
1 1
.names soc.load.bhc2.last_hex.hex[4] soc.load.bhc2.hex[5]
1 1
.names soc.load.bhc2.last_hex.hex[6] soc.load.bhc2.hex[6]
1 1
.names $false soc.load.bhc2.hex[7]
1 1
.names soc.load.bhc2.first_hex.hex[0] soc.load.bhc2.hex[8]
1 1
.names soc.load.bhc2.first_hex.hex[1] soc.load.bhc2.hex[9]
1 1
.names soc.load.bhc2.first_hex.hex[2] soc.load.bhc2.hex[10]
1 1
.names soc.load.bhc2.first_hex.hex[3] soc.load.bhc2.hex[11]
1 1
.names soc.load.bhc2.first_hex.hex[4] soc.load.bhc2.hex[12]
1 1
.names soc.load.bhc2.first_hex.hex[4] soc.load.bhc2.hex[13]
1 1
.names soc.load.bhc2.first_hex.hex[6] soc.load.bhc2.hex[14]
1 1
.names $false soc.load.bhc2.hex[15]
1 1
.names soc.load.word[16] soc.load.bhc2.input_byte[0]
1 1
.names soc.load.word[17] soc.load.bhc2.input_byte[1]
1 1
.names soc.load.word[18] soc.load.bhc2.input_byte[2]
1 1
.names soc.load.word[19] soc.load.bhc2.input_byte[3]
1 1
.names soc.load.word[20] soc.load.bhc2.input_byte[4]
1 1
.names soc.load.word[21] soc.load.bhc2.input_byte[5]
1 1
.names soc.load.word[22] soc.load.bhc2.input_byte[6]
1 1
.names soc.load.word[23] soc.load.bhc2.input_byte[7]
1 1
.names soc.load.word[16] soc.load.bhc2.last_hex.bits[0]
1 1
.names soc.load.word[17] soc.load.bhc2.last_hex.bits[1]
1 1
.names soc.load.word[18] soc.load.bhc2.last_hex.bits[2]
1 1
.names soc.load.word[19] soc.load.bhc2.last_hex.bits[3]
1 1
.names clock_out soc.load.bhc2.last_hex.clk
1 1
.names soc.load.bhc2.last_hex.hex[4] soc.load.bhc2.last_hex.hex[5]
1 1
.names $false soc.load.bhc2.last_hex.hex[7]
1 1
.names clock_out soc.load.bhc3.clk
1 1
.names soc.load.word[12] soc.load.bhc3.first_hex.bits[0]
1 1
.names soc.load.word[13] soc.load.bhc3.first_hex.bits[1]
1 1
.names soc.load.word[14] soc.load.bhc3.first_hex.bits[2]
1 1
.names soc.load.word[15] soc.load.bhc3.first_hex.bits[3]
1 1
.names clock_out soc.load.bhc3.first_hex.clk
1 1
.names soc.load.bhc3.first_hex.hex[4] soc.load.bhc3.first_hex.hex[5]
1 1
.names $false soc.load.bhc3.first_hex.hex[7]
1 1
.names soc.load.bhc3.last_hex.hex[0] soc.load.bhc3.hex[0]
1 1
.names soc.load.bhc3.last_hex.hex[1] soc.load.bhc3.hex[1]
1 1
.names soc.load.bhc3.last_hex.hex[2] soc.load.bhc3.hex[2]
1 1
.names soc.load.bhc3.last_hex.hex[3] soc.load.bhc3.hex[3]
1 1
.names soc.load.bhc3.last_hex.hex[4] soc.load.bhc3.hex[4]
1 1
.names soc.load.bhc3.last_hex.hex[4] soc.load.bhc3.hex[5]
1 1
.names soc.load.bhc3.last_hex.hex[6] soc.load.bhc3.hex[6]
1 1
.names $false soc.load.bhc3.hex[7]
1 1
.names soc.load.bhc3.first_hex.hex[0] soc.load.bhc3.hex[8]
1 1
.names soc.load.bhc3.first_hex.hex[1] soc.load.bhc3.hex[9]
1 1
.names soc.load.bhc3.first_hex.hex[2] soc.load.bhc3.hex[10]
1 1
.names soc.load.bhc3.first_hex.hex[3] soc.load.bhc3.hex[11]
1 1
.names soc.load.bhc3.first_hex.hex[4] soc.load.bhc3.hex[12]
1 1
.names soc.load.bhc3.first_hex.hex[4] soc.load.bhc3.hex[13]
1 1
.names soc.load.bhc3.first_hex.hex[6] soc.load.bhc3.hex[14]
1 1
.names $false soc.load.bhc3.hex[15]
1 1
.names soc.load.word[8] soc.load.bhc3.input_byte[0]
1 1
.names soc.load.word[9] soc.load.bhc3.input_byte[1]
1 1
.names soc.load.word[10] soc.load.bhc3.input_byte[2]
1 1
.names soc.load.word[11] soc.load.bhc3.input_byte[3]
1 1
.names soc.load.word[12] soc.load.bhc3.input_byte[4]
1 1
.names soc.load.word[13] soc.load.bhc3.input_byte[5]
1 1
.names soc.load.word[14] soc.load.bhc3.input_byte[6]
1 1
.names soc.load.word[15] soc.load.bhc3.input_byte[7]
1 1
.names soc.load.word[8] soc.load.bhc3.last_hex.bits[0]
1 1
.names soc.load.word[9] soc.load.bhc3.last_hex.bits[1]
1 1
.names soc.load.word[10] soc.load.bhc3.last_hex.bits[2]
1 1
.names soc.load.word[11] soc.load.bhc3.last_hex.bits[3]
1 1
.names clock_out soc.load.bhc3.last_hex.clk
1 1
.names soc.load.bhc3.last_hex.hex[4] soc.load.bhc3.last_hex.hex[5]
1 1
.names $false soc.load.bhc3.last_hex.hex[7]
1 1
.names clock_out soc.load.bhc4.clk
1 1
.names soc.load.word[4] soc.load.bhc4.first_hex.bits[0]
1 1
.names soc.load.word[5] soc.load.bhc4.first_hex.bits[1]
1 1
.names soc.load.word[6] soc.load.bhc4.first_hex.bits[2]
1 1
.names soc.load.word[7] soc.load.bhc4.first_hex.bits[3]
1 1
.names clock_out soc.load.bhc4.first_hex.clk
1 1
.names soc.load.bhc4.first_hex.hex[4] soc.load.bhc4.first_hex.hex[5]
1 1
.names $false soc.load.bhc4.first_hex.hex[7]
1 1
.names soc.load.bhc4.last_hex.hex[0] soc.load.bhc4.hex[0]
1 1
.names soc.load.bhc4.last_hex.hex[1] soc.load.bhc4.hex[1]
1 1
.names soc.load.bhc4.last_hex.hex[2] soc.load.bhc4.hex[2]
1 1
.names soc.load.bhc4.last_hex.hex[3] soc.load.bhc4.hex[3]
1 1
.names soc.load.bhc4.last_hex.hex[4] soc.load.bhc4.hex[4]
1 1
.names soc.load.bhc4.last_hex.hex[4] soc.load.bhc4.hex[5]
1 1
.names soc.load.bhc4.last_hex.hex[6] soc.load.bhc4.hex[6]
1 1
.names $false soc.load.bhc4.hex[7]
1 1
.names soc.load.bhc4.first_hex.hex[0] soc.load.bhc4.hex[8]
1 1
.names soc.load.bhc4.first_hex.hex[1] soc.load.bhc4.hex[9]
1 1
.names soc.load.bhc4.first_hex.hex[2] soc.load.bhc4.hex[10]
1 1
.names soc.load.bhc4.first_hex.hex[3] soc.load.bhc4.hex[11]
1 1
.names soc.load.bhc4.first_hex.hex[4] soc.load.bhc4.hex[12]
1 1
.names soc.load.bhc4.first_hex.hex[4] soc.load.bhc4.hex[13]
1 1
.names soc.load.bhc4.first_hex.hex[6] soc.load.bhc4.hex[14]
1 1
.names $false soc.load.bhc4.hex[15]
1 1
.names soc.load.word[0] soc.load.bhc4.input_byte[0]
1 1
.names soc.load.word[1] soc.load.bhc4.input_byte[1]
1 1
.names soc.load.word[2] soc.load.bhc4.input_byte[2]
1 1
.names soc.load.word[3] soc.load.bhc4.input_byte[3]
1 1
.names soc.load.word[4] soc.load.bhc4.input_byte[4]
1 1
.names soc.load.word[5] soc.load.bhc4.input_byte[5]
1 1
.names soc.load.word[6] soc.load.bhc4.input_byte[6]
1 1
.names soc.load.word[7] soc.load.bhc4.input_byte[7]
1 1
.names soc.load.word[0] soc.load.bhc4.last_hex.bits[0]
1 1
.names soc.load.word[1] soc.load.bhc4.last_hex.bits[1]
1 1
.names soc.load.word[2] soc.load.bhc4.last_hex.bits[2]
1 1
.names soc.load.word[3] soc.load.bhc4.last_hex.bits[3]
1 1
.names clock_out soc.load.bhc4.last_hex.clk
1 1
.names soc.load.bhc4.last_hex.hex[4] soc.load.bhc4.last_hex.hex[5]
1 1
.names $false soc.load.bhc4.last_hex.hex[7]
1 1
.names clock_out soc.load.clk
1 1
.names $false soc.load.etat_retour_orphelin[0]
1 1
.names $false soc.load.etat_retour_orphelin[1]
1 1
.names $false soc.load.etat_retour_orphelin[2]
1 1
.names $false soc.load.etat_retour_orphelin[3]
1 1
.names $true soc.load.etat_retour_orphelin[4]
1 1
.names clock_out soc.load.hex_converter.clk
1 1
.names soc.load.hex_code[0] soc.load.hex_converter.hex[0]
1 1
.names soc.load.hex_code[1] soc.load.hex_converter.hex[1]
1 1
.names soc.load.hex_code[2] soc.load.hex_converter.hex[2]
1 1
.names soc.load.hex_code[3] soc.load.hex_converter.hex[3]
1 1
.names soc.load.hex_code[4] soc.load.hex_converter.hex[4]
1 1
.names soc.load.hex_code[5] soc.load.hex_converter.hex[5]
1 1
.names soc.load.hex_code[6] soc.load.hex_converter.hex[6]
1 1
.names soc.load.hex_code[7] soc.load.hex_converter.hex[7]
1 1
.names soc.load.hex_code[8] soc.load.hex_converter.hex[8]
1 1
.names soc.load.hex_code[9] soc.load.hex_converter.hex[9]
1 1
.names soc.load.hex_code[10] soc.load.hex_converter.hex[10]
1 1
.names soc.load.hex_code[11] soc.load.hex_converter.hex[11]
1 1
.names soc.load.hex_code[12] soc.load.hex_converter.hex[12]
1 1
.names soc.load.hex_code[13] soc.load.hex_converter.hex[13]
1 1
.names soc.load.hex_code[14] soc.load.hex_converter.hex[14]
1 1
.names soc.load.hex_code[15] soc.load.hex_converter.hex[15]
1 1
.names clock_out soc.load.hex_converter.lsb_hex.clk
1 1
.names soc.load.hex_code[0] soc.load.hex_converter.lsb_hex.hex[0]
1 1
.names soc.load.hex_code[1] soc.load.hex_converter.lsb_hex.hex[1]
1 1
.names soc.load.hex_code[2] soc.load.hex_converter.lsb_hex.hex[2]
1 1
.names soc.load.hex_code[3] soc.load.hex_converter.lsb_hex.hex[3]
1 1
.names soc.load.hex_code[4] soc.load.hex_converter.lsb_hex.hex[4]
1 1
.names soc.load.hex_code[5] soc.load.hex_converter.lsb_hex.hex[5]
1 1
.names soc.load.hex_code[6] soc.load.hex_converter.lsb_hex.hex[6]
1 1
.names soc.load.hex_code[7] soc.load.hex_converter.lsb_hex.hex[7]
1 1
.names clock_out soc.load.hex_converter.msb_hex.clk
1 1
.names soc.load.hex_code[8] soc.load.hex_converter.msb_hex.hex[0]
1 1
.names soc.load.hex_code[9] soc.load.hex_converter.msb_hex.hex[1]
1 1
.names soc.load.hex_code[10] soc.load.hex_converter.msb_hex.hex[2]
1 1
.names soc.load.hex_code[11] soc.load.hex_converter.msb_hex.hex[3]
1 1
.names soc.load.hex_code[12] soc.load.hex_converter.msb_hex.hex[4]
1 1
.names soc.load.hex_code[13] soc.load.hex_converter.msb_hex.hex[5]
1 1
.names soc.load.hex_code[14] soc.load.hex_converter.msb_hex.hex[6]
1 1
.names soc.load.hex_code[15] soc.load.hex_converter.msb_hex.hex[7]
1 1
.names soc.load.hex_converter.lsb_hex.bits[0] soc.load.hex_converter.output_byte[0]
1 1
.names soc.load.hex_converter.lsb_hex.bits[1] soc.load.hex_converter.output_byte[1]
1 1
.names soc.load.hex_converter.lsb_hex.bits[2] soc.load.hex_converter.output_byte[2]
1 1
.names soc.load.hex_converter.lsb_hex.bits[3] soc.load.hex_converter.output_byte[3]
1 1
.names soc.load.hex_converter.msb_hex.bits[0] soc.load.hex_converter.output_byte[4]
1 1
.names soc.load.hex_converter.msb_hex.bits[1] soc.load.hex_converter.output_byte[5]
1 1
.names soc.load.hex_converter.msb_hex.bits[2] soc.load.hex_converter.output_byte[6]
1 1
.names soc.load.hex_converter.msb_hex.bits[3] soc.load.hex_converter.output_byte[7]
1 1
.names soc.load.bhc4.last_hex.hex[0] soc.load.hex_notation[0]
1 1
.names soc.load.bhc4.last_hex.hex[1] soc.load.hex_notation[1]
1 1
.names soc.load.bhc4.last_hex.hex[2] soc.load.hex_notation[2]
1 1
.names soc.load.bhc4.last_hex.hex[3] soc.load.hex_notation[3]
1 1
.names soc.load.bhc4.last_hex.hex[4] soc.load.hex_notation[4]
1 1
.names soc.load.bhc4.last_hex.hex[4] soc.load.hex_notation[5]
1 1
.names soc.load.bhc4.last_hex.hex[6] soc.load.hex_notation[6]
1 1
.names $false soc.load.hex_notation[7]
1 1
.names soc.load.bhc4.first_hex.hex[0] soc.load.hex_notation[8]
1 1
.names soc.load.bhc4.first_hex.hex[1] soc.load.hex_notation[9]
1 1
.names soc.load.bhc4.first_hex.hex[2] soc.load.hex_notation[10]
1 1
.names soc.load.bhc4.first_hex.hex[3] soc.load.hex_notation[11]
1 1
.names soc.load.bhc4.first_hex.hex[4] soc.load.hex_notation[12]
1 1
.names soc.load.bhc4.first_hex.hex[4] soc.load.hex_notation[13]
1 1
.names soc.load.bhc4.first_hex.hex[6] soc.load.hex_notation[14]
1 1
.names $false soc.load.hex_notation[15]
1 1
.names soc.load.bhc3.last_hex.hex[0] soc.load.hex_notation[16]
1 1
.names soc.load.bhc3.last_hex.hex[1] soc.load.hex_notation[17]
1 1
.names soc.load.bhc3.last_hex.hex[2] soc.load.hex_notation[18]
1 1
.names soc.load.bhc3.last_hex.hex[3] soc.load.hex_notation[19]
1 1
.names soc.load.bhc3.last_hex.hex[4] soc.load.hex_notation[20]
1 1
.names soc.load.bhc3.last_hex.hex[4] soc.load.hex_notation[21]
1 1
.names soc.load.bhc3.last_hex.hex[6] soc.load.hex_notation[22]
1 1
.names $false soc.load.hex_notation[23]
1 1
.names soc.load.bhc3.first_hex.hex[0] soc.load.hex_notation[24]
1 1
.names soc.load.bhc3.first_hex.hex[1] soc.load.hex_notation[25]
1 1
.names soc.load.bhc3.first_hex.hex[2] soc.load.hex_notation[26]
1 1
.names soc.load.bhc3.first_hex.hex[3] soc.load.hex_notation[27]
1 1
.names soc.load.bhc3.first_hex.hex[4] soc.load.hex_notation[28]
1 1
.names soc.load.bhc3.first_hex.hex[4] soc.load.hex_notation[29]
1 1
.names soc.load.bhc3.first_hex.hex[6] soc.load.hex_notation[30]
1 1
.names $false soc.load.hex_notation[31]
1 1
.names soc.load.bhc2.last_hex.hex[0] soc.load.hex_notation[32]
1 1
.names soc.load.bhc2.last_hex.hex[1] soc.load.hex_notation[33]
1 1
.names soc.load.bhc2.last_hex.hex[2] soc.load.hex_notation[34]
1 1
.names soc.load.bhc2.last_hex.hex[3] soc.load.hex_notation[35]
1 1
.names soc.load.bhc2.last_hex.hex[4] soc.load.hex_notation[36]
1 1
.names soc.load.bhc2.last_hex.hex[4] soc.load.hex_notation[37]
1 1
.names soc.load.bhc2.last_hex.hex[6] soc.load.hex_notation[38]
1 1
.names $false soc.load.hex_notation[39]
1 1
.names soc.load.bhc2.first_hex.hex[0] soc.load.hex_notation[40]
1 1
.names soc.load.bhc2.first_hex.hex[1] soc.load.hex_notation[41]
1 1
.names soc.load.bhc2.first_hex.hex[2] soc.load.hex_notation[42]
1 1
.names soc.load.bhc2.first_hex.hex[3] soc.load.hex_notation[43]
1 1
.names soc.load.bhc2.first_hex.hex[4] soc.load.hex_notation[44]
1 1
.names soc.load.bhc2.first_hex.hex[4] soc.load.hex_notation[45]
1 1
.names soc.load.bhc2.first_hex.hex[6] soc.load.hex_notation[46]
1 1
.names $false soc.load.hex_notation[47]
1 1
.names soc.load.bhc1.last_hex.hex[0] soc.load.hex_notation[48]
1 1
.names soc.load.bhc1.last_hex.hex[1] soc.load.hex_notation[49]
1 1
.names soc.load.bhc1.last_hex.hex[2] soc.load.hex_notation[50]
1 1
.names soc.load.bhc1.last_hex.hex[3] soc.load.hex_notation[51]
1 1
.names soc.load.bhc1.last_hex.hex[4] soc.load.hex_notation[52]
1 1
.names soc.load.bhc1.last_hex.hex[4] soc.load.hex_notation[53]
1 1
.names soc.load.bhc1.last_hex.hex[6] soc.load.hex_notation[54]
1 1
.names $false soc.load.hex_notation[55]
1 1
.names soc.load.bhc1.first_hex.hex[0] soc.load.hex_notation[56]
1 1
.names soc.load.bhc1.first_hex.hex[1] soc.load.hex_notation[57]
1 1
.names soc.load.bhc1.first_hex.hex[2] soc.load.hex_notation[58]
1 1
.names soc.load.bhc1.first_hex.hex[3] soc.load.hex_notation[59]
1 1
.names soc.load.bhc1.first_hex.hex[4] soc.load.hex_notation[60]
1 1
.names soc.load.bhc1.first_hex.hex[4] soc.load.hex_notation[61]
1 1
.names soc.load.bhc1.first_hex.hex[6] soc.load.hex_notation[62]
1 1
.names $false soc.load.hex_notation[63]
1 1
.names $false soc.load.mem_addr[0]
1 1
.names $false soc.load.mem_addr[1]
1 1
.names $false soc.load.mem_addr[20]
1 1
.names $false soc.load.mem_addr[21]
1 1
.names $false soc.load.mem_addr[22]
1 1
.names $false soc.load.mem_addr[23]
1 1
.names $false soc.load.mem_addr[26]
1 1
.names $false soc.load.mem_addr[27]
1 1
.names $false soc.load.mem_addr[28]
1 1
.names $false soc.load.mem_addr[29]
1 1
.names $false soc.load.mem_addr[30]
1 1
.names $false soc.load.mem_addr[31]
1 1
.names soc.load.mem_wstrb[2] soc.load.mem_wstrb[1]
1 1
.names soc.load.mem_wstrb[2] soc.load.mem_wstrb[3]
1 1
.names $false soc.load.offset[0]
1 1
.names $false soc.load.offset[1]
1 1
.names soc.load.hex_converter.lsb_hex.bits[0] soc.load.read_byte[0]
1 1
.names soc.load.hex_converter.lsb_hex.bits[1] soc.load.read_byte[1]
1 1
.names soc.load.hex_converter.lsb_hex.bits[2] soc.load.read_byte[2]
1 1
.names soc.load.hex_converter.lsb_hex.bits[3] soc.load.read_byte[3]
1 1
.names soc.load.hex_converter.msb_hex.bits[0] soc.load.read_byte[4]
1 1
.names soc.load.hex_converter.msb_hex.bits[1] soc.load.read_byte[5]
1 1
.names soc.load.hex_converter.msb_hex.bits[2] soc.load.read_byte[6]
1 1
.names soc.load.hex_converter.msb_hex.bits[3] soc.load.read_byte[7]
1 1
.names soc.activer_load_firmware soc.load.resetn
1 1
.names soc.load.fini soc.load_firmware_fini
1 1
.names $false soc.load_firmware_mem_addr[0]
1 1
.names $false soc.load_firmware_mem_addr[1]
1 1
.names soc.load.mem_addr[2] soc.load_firmware_mem_addr[2]
1 1
.names soc.load.mem_addr[3] soc.load_firmware_mem_addr[3]
1 1
.names soc.load.mem_addr[4] soc.load_firmware_mem_addr[4]
1 1
.names soc.load.mem_addr[5] soc.load_firmware_mem_addr[5]
1 1
.names soc.load.mem_addr[6] soc.load_firmware_mem_addr[6]
1 1
.names soc.load.mem_addr[7] soc.load_firmware_mem_addr[7]
1 1
.names soc.load.mem_addr[8] soc.load_firmware_mem_addr[8]
1 1
.names soc.load.mem_addr[9] soc.load_firmware_mem_addr[9]
1 1
.names soc.load.mem_addr[10] soc.load_firmware_mem_addr[10]
1 1
.names soc.load.mem_addr[11] soc.load_firmware_mem_addr[11]
1 1
.names soc.load.mem_addr[12] soc.load_firmware_mem_addr[12]
1 1
.names soc.load.mem_addr[13] soc.load_firmware_mem_addr[13]
1 1
.names soc.load.mem_addr[14] soc.load_firmware_mem_addr[14]
1 1
.names soc.load.mem_addr[15] soc.load_firmware_mem_addr[15]
1 1
.names soc.load.mem_addr[16] soc.load_firmware_mem_addr[16]
1 1
.names soc.load.mem_addr[17] soc.load_firmware_mem_addr[17]
1 1
.names soc.load.mem_addr[18] soc.load_firmware_mem_addr[18]
1 1
.names soc.load.mem_addr[19] soc.load_firmware_mem_addr[19]
1 1
.names $false soc.load_firmware_mem_addr[20]
1 1
.names $false soc.load_firmware_mem_addr[21]
1 1
.names $false soc.load_firmware_mem_addr[22]
1 1
.names $false soc.load_firmware_mem_addr[23]
1 1
.names soc.load.mem_addr[24] soc.load_firmware_mem_addr[24]
1 1
.names soc.load.mem_addr[25] soc.load_firmware_mem_addr[25]
1 1
.names $false soc.load_firmware_mem_addr[26]
1 1
.names $false soc.load_firmware_mem_addr[27]
1 1
.names $false soc.load_firmware_mem_addr[28]
1 1
.names $false soc.load_firmware_mem_addr[29]
1 1
.names $false soc.load_firmware_mem_addr[30]
1 1
.names $false soc.load_firmware_mem_addr[31]
1 1
.names soc.load.mem_valid soc.load_firmware_mem_valid
1 1
.names soc.load.mem_wdata[0] soc.load_firmware_mem_wdata[0]
1 1
.names soc.load.mem_wdata[1] soc.load_firmware_mem_wdata[1]
1 1
.names soc.load.mem_wdata[2] soc.load_firmware_mem_wdata[2]
1 1
.names soc.load.mem_wdata[3] soc.load_firmware_mem_wdata[3]
1 1
.names soc.load.mem_wdata[4] soc.load_firmware_mem_wdata[4]
1 1
.names soc.load.mem_wdata[5] soc.load_firmware_mem_wdata[5]
1 1
.names soc.load.mem_wdata[6] soc.load_firmware_mem_wdata[6]
1 1
.names soc.load.mem_wdata[7] soc.load_firmware_mem_wdata[7]
1 1
.names soc.load.mem_wdata[8] soc.load_firmware_mem_wdata[8]
1 1
.names soc.load.mem_wdata[9] soc.load_firmware_mem_wdata[9]
1 1
.names soc.load.mem_wdata[10] soc.load_firmware_mem_wdata[10]
1 1
.names soc.load.mem_wdata[11] soc.load_firmware_mem_wdata[11]
1 1
.names soc.load.mem_wdata[12] soc.load_firmware_mem_wdata[12]
1 1
.names soc.load.mem_wdata[13] soc.load_firmware_mem_wdata[13]
1 1
.names soc.load.mem_wdata[14] soc.load_firmware_mem_wdata[14]
1 1
.names soc.load.mem_wdata[15] soc.load_firmware_mem_wdata[15]
1 1
.names soc.load.mem_wdata[16] soc.load_firmware_mem_wdata[16]
1 1
.names soc.load.mem_wdata[17] soc.load_firmware_mem_wdata[17]
1 1
.names soc.load.mem_wdata[18] soc.load_firmware_mem_wdata[18]
1 1
.names soc.load.mem_wdata[19] soc.load_firmware_mem_wdata[19]
1 1
.names soc.load.mem_wdata[20] soc.load_firmware_mem_wdata[20]
1 1
.names soc.load.mem_wdata[21] soc.load_firmware_mem_wdata[21]
1 1
.names soc.load.mem_wdata[22] soc.load_firmware_mem_wdata[22]
1 1
.names soc.load.mem_wdata[23] soc.load_firmware_mem_wdata[23]
1 1
.names soc.load.mem_wdata[24] soc.load_firmware_mem_wdata[24]
1 1
.names soc.load.mem_wdata[25] soc.load_firmware_mem_wdata[25]
1 1
.names soc.load.mem_wdata[26] soc.load_firmware_mem_wdata[26]
1 1
.names soc.load.mem_wdata[27] soc.load_firmware_mem_wdata[27]
1 1
.names soc.load.mem_wdata[28] soc.load_firmware_mem_wdata[28]
1 1
.names soc.load.mem_wdata[29] soc.load_firmware_mem_wdata[29]
1 1
.names soc.load.mem_wdata[30] soc.load_firmware_mem_wdata[30]
1 1
.names soc.load.mem_wdata[31] soc.load_firmware_mem_wdata[31]
1 1
.names soc.load.mem_wstrb[0] soc.load_firmware_mem_wstrb[0]
1 1
.names soc.load.mem_wstrb[2] soc.load_firmware_mem_wstrb[1]
1 1
.names soc.load.mem_wstrb[2] soc.load_firmware_mem_wstrb[2]
1 1
.names soc.load.mem_wstrb[2] soc.load_firmware_mem_wstrb[3]
1 1
.names $false soc.mem_addr_combined[0]
1 1
.names $false soc.mem_addr_combined[1]
1 1
.names iomem_addr[2] soc.mem_addr_combined[2]
1 1
.names iomem_addr[3] soc.mem_addr_combined[3]
1 1
.names iomem_addr[4] soc.mem_addr_combined[4]
1 1
.names iomem_addr[5] soc.mem_addr_combined[5]
1 1
.names iomem_addr[6] soc.mem_addr_combined[6]
1 1
.names iomem_addr[7] soc.mem_addr_combined[7]
1 1
.names iomem_addr[8] soc.mem_addr_combined[8]
1 1
.names iomem_addr[9] soc.mem_addr_combined[9]
1 1
.names iomem_addr[10] soc.mem_addr_combined[10]
1 1
.names iomem_addr[11] soc.mem_addr_combined[11]
1 1
.names iomem_addr[12] soc.mem_addr_combined[12]
1 1
.names iomem_addr[13] soc.mem_addr_combined[13]
1 1
.names iomem_addr[14] soc.mem_addr_combined[14]
1 1
.names iomem_addr[15] soc.mem_addr_combined[15]
1 1
.names iomem_addr[16] soc.mem_addr_combined[16]
1 1
.names iomem_addr[17] soc.mem_addr_combined[17]
1 1
.names iomem_addr[18] soc.mem_addr_combined[18]
1 1
.names iomem_addr[19] soc.mem_addr_combined[19]
1 1
.names iomem_addr[20] soc.mem_addr_combined[20]
1 1
.names iomem_addr[21] soc.mem_addr_combined[21]
1 1
.names iomem_addr[22] soc.mem_addr_combined[22]
1 1
.names iomem_addr[23] soc.mem_addr_combined[23]
1 1
.names iomem_addr[24] soc.mem_addr_combined[24]
1 1
.names iomem_addr[25] soc.mem_addr_combined[25]
1 1
.names iomem_addr[26] soc.mem_addr_combined[26]
1 1
.names iomem_addr[27] soc.mem_addr_combined[27]
1 1
.names iomem_addr[28] soc.mem_addr_combined[28]
1 1
.names iomem_addr[29] soc.mem_addr_combined[29]
1 1
.names iomem_addr[30] soc.mem_addr_combined[30]
1 1
.names iomem_addr[31] soc.mem_addr_combined[31]
1 1
.names $false soc.mem_addr_cpu[0]
1 1
.names $false soc.mem_addr_cpu[1]
1 1
.names soc.cpu.mem_addr[2] soc.mem_addr_cpu[2]
1 1
.names soc.cpu.mem_addr[3] soc.mem_addr_cpu[3]
1 1
.names soc.cpu.mem_addr[4] soc.mem_addr_cpu[4]
1 1
.names soc.cpu.mem_addr[5] soc.mem_addr_cpu[5]
1 1
.names soc.cpu.mem_addr[6] soc.mem_addr_cpu[6]
1 1
.names soc.cpu.mem_addr[7] soc.mem_addr_cpu[7]
1 1
.names soc.cpu.mem_addr[8] soc.mem_addr_cpu[8]
1 1
.names soc.cpu.mem_addr[9] soc.mem_addr_cpu[9]
1 1
.names soc.cpu.mem_addr[10] soc.mem_addr_cpu[10]
1 1
.names soc.cpu.mem_addr[11] soc.mem_addr_cpu[11]
1 1
.names soc.cpu.mem_addr[12] soc.mem_addr_cpu[12]
1 1
.names soc.cpu.mem_addr[13] soc.mem_addr_cpu[13]
1 1
.names soc.cpu.mem_addr[14] soc.mem_addr_cpu[14]
1 1
.names soc.cpu.mem_addr[15] soc.mem_addr_cpu[15]
1 1
.names soc.cpu.mem_addr[16] soc.mem_addr_cpu[16]
1 1
.names soc.cpu.mem_addr[17] soc.mem_addr_cpu[17]
1 1
.names soc.cpu.mem_addr[18] soc.mem_addr_cpu[18]
1 1
.names soc.cpu.mem_addr[19] soc.mem_addr_cpu[19]
1 1
.names soc.cpu.mem_addr[20] soc.mem_addr_cpu[20]
1 1
.names soc.cpu.mem_addr[21] soc.mem_addr_cpu[21]
1 1
.names soc.cpu.mem_addr[22] soc.mem_addr_cpu[22]
1 1
.names soc.cpu.mem_addr[23] soc.mem_addr_cpu[23]
1 1
.names soc.cpu.mem_addr[24] soc.mem_addr_cpu[24]
1 1
.names soc.cpu.mem_addr[25] soc.mem_addr_cpu[25]
1 1
.names soc.cpu.mem_addr[26] soc.mem_addr_cpu[26]
1 1
.names soc.cpu.mem_addr[27] soc.mem_addr_cpu[27]
1 1
.names soc.cpu.mem_addr[28] soc.mem_addr_cpu[28]
1 1
.names soc.cpu.mem_addr[29] soc.mem_addr_cpu[29]
1 1
.names soc.cpu.mem_addr[30] soc.mem_addr_cpu[30]
1 1
.names soc.cpu.mem_addr[31] soc.mem_addr_cpu[31]
1 1
.names soc.cpu.mem_wdata[0] soc.mem_wdata_cpu[0]
1 1
.names soc.cpu.mem_wdata[1] soc.mem_wdata_cpu[1]
1 1
.names soc.cpu.mem_wdata[2] soc.mem_wdata_cpu[2]
1 1
.names soc.cpu.mem_wdata[3] soc.mem_wdata_cpu[3]
1 1
.names soc.cpu.mem_wdata[4] soc.mem_wdata_cpu[4]
1 1
.names soc.cpu.mem_wdata[5] soc.mem_wdata_cpu[5]
1 1
.names soc.cpu.mem_wdata[6] soc.mem_wdata_cpu[6]
1 1
.names soc.cpu.mem_wdata[7] soc.mem_wdata_cpu[7]
1 1
.names soc.cpu.mem_wdata[8] soc.mem_wdata_cpu[8]
1 1
.names soc.cpu.mem_wdata[9] soc.mem_wdata_cpu[9]
1 1
.names soc.cpu.mem_wdata[10] soc.mem_wdata_cpu[10]
1 1
.names soc.cpu.mem_wdata[11] soc.mem_wdata_cpu[11]
1 1
.names soc.cpu.mem_wdata[12] soc.mem_wdata_cpu[12]
1 1
.names soc.cpu.mem_wdata[13] soc.mem_wdata_cpu[13]
1 1
.names soc.cpu.mem_wdata[14] soc.mem_wdata_cpu[14]
1 1
.names soc.cpu.mem_wdata[15] soc.mem_wdata_cpu[15]
1 1
.names soc.cpu.mem_wdata[16] soc.mem_wdata_cpu[16]
1 1
.names soc.cpu.mem_wdata[17] soc.mem_wdata_cpu[17]
1 1
.names soc.cpu.mem_wdata[18] soc.mem_wdata_cpu[18]
1 1
.names soc.cpu.mem_wdata[19] soc.mem_wdata_cpu[19]
1 1
.names soc.cpu.mem_wdata[20] soc.mem_wdata_cpu[20]
1 1
.names soc.cpu.mem_wdata[21] soc.mem_wdata_cpu[21]
1 1
.names soc.cpu.mem_wdata[22] soc.mem_wdata_cpu[22]
1 1
.names soc.cpu.mem_wdata[23] soc.mem_wdata_cpu[23]
1 1
.names soc.cpu.mem_wdata[24] soc.mem_wdata_cpu[24]
1 1
.names soc.cpu.mem_wdata[25] soc.mem_wdata_cpu[25]
1 1
.names soc.cpu.mem_wdata[26] soc.mem_wdata_cpu[26]
1 1
.names soc.cpu.mem_wdata[27] soc.mem_wdata_cpu[27]
1 1
.names soc.cpu.mem_wdata[28] soc.mem_wdata_cpu[28]
1 1
.names soc.cpu.mem_wdata[29] soc.mem_wdata_cpu[29]
1 1
.names soc.cpu.mem_wdata[30] soc.mem_wdata_cpu[30]
1 1
.names soc.cpu.mem_wdata[31] soc.mem_wdata_cpu[31]
1 1
.names soc.cpu.mem_wstrb[0] soc.mem_wstrb_cpu[0]
1 1
.names soc.cpu.mem_wstrb[1] soc.mem_wstrb_cpu[1]
1 1
.names soc.cpu.mem_wstrb[2] soc.mem_wstrb_cpu[2]
1 1
.names soc.cpu.mem_wstrb[3] soc.mem_wstrb_cpu[3]
1 1
.names mon_horloge.locked soc.pll_locked
1 1
.names ser_rx soc.ser_rx
1 1
.names ser_tx soc.ser_tx
1 1
.names clock_out soc.simpleuart.clk
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[8]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[9]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[10]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[11]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[12]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[13]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[14]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[15]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[16]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[17]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[18]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[19]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[20]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[21]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[22]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[23]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[24]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[25]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[26]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[27]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[28]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[29]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[30]
1 1
.names soc.simpleuart.cfg_divider[0] soc.simpleuart.reg_div_do[0]
1 1
.names soc.simpleuart.cfg_divider[1] soc.simpleuart.reg_div_do[1]
1 1
.names soc.simpleuart.cfg_divider[2] soc.simpleuart.reg_div_do[2]
1 1
.names soc.simpleuart.cfg_divider[3] soc.simpleuart.reg_div_do[3]
1 1
.names soc.simpleuart.cfg_divider[4] soc.simpleuart.reg_div_do[4]
1 1
.names soc.simpleuart.cfg_divider[5] soc.simpleuart.reg_div_do[5]
1 1
.names soc.simpleuart.cfg_divider[6] soc.simpleuart.reg_div_do[6]
1 1
.names soc.simpleuart.cfg_divider[7] soc.simpleuart.reg_div_do[7]
1 1
.names soc.simpleuart.cfg_divider[8] soc.simpleuart.reg_div_do[8]
1 1
.names soc.simpleuart.cfg_divider[9] soc.simpleuart.reg_div_do[9]
1 1
.names soc.simpleuart.cfg_divider[10] soc.simpleuart.reg_div_do[10]
1 1
.names soc.simpleuart.cfg_divider[11] soc.simpleuart.reg_div_do[11]
1 1
.names soc.simpleuart.cfg_divider[12] soc.simpleuart.reg_div_do[12]
1 1
.names soc.simpleuart.cfg_divider[13] soc.simpleuart.reg_div_do[13]
1 1
.names soc.simpleuart.cfg_divider[14] soc.simpleuart.reg_div_do[14]
1 1
.names soc.simpleuart.cfg_divider[15] soc.simpleuart.reg_div_do[15]
1 1
.names soc.simpleuart.cfg_divider[16] soc.simpleuart.reg_div_do[16]
1 1
.names soc.simpleuart.cfg_divider[17] soc.simpleuart.reg_div_do[17]
1 1
.names soc.simpleuart.cfg_divider[18] soc.simpleuart.reg_div_do[18]
1 1
.names soc.simpleuart.cfg_divider[19] soc.simpleuart.reg_div_do[19]
1 1
.names soc.simpleuart.cfg_divider[20] soc.simpleuart.reg_div_do[20]
1 1
.names soc.simpleuart.cfg_divider[21] soc.simpleuart.reg_div_do[21]
1 1
.names soc.simpleuart.cfg_divider[22] soc.simpleuart.reg_div_do[22]
1 1
.names soc.simpleuart.cfg_divider[23] soc.simpleuart.reg_div_do[23]
1 1
.names soc.simpleuart.cfg_divider[24] soc.simpleuart.reg_div_do[24]
1 1
.names soc.simpleuart.cfg_divider[25] soc.simpleuart.reg_div_do[25]
1 1
.names soc.simpleuart.cfg_divider[26] soc.simpleuart.reg_div_do[26]
1 1
.names soc.simpleuart.cfg_divider[27] soc.simpleuart.reg_div_do[27]
1 1
.names soc.simpleuart.cfg_divider[28] soc.simpleuart.reg_div_do[28]
1 1
.names soc.simpleuart.cfg_divider[29] soc.simpleuart.reg_div_do[29]
1 1
.names soc.simpleuart.cfg_divider[30] soc.simpleuart.reg_div_do[30]
1 1
.names soc.simpleuart.cfg_divider[31] soc.simpleuart.reg_div_do[31]
1 1
.names ser_tx soc.simpleuart.send_pattern[0]
1 1
.names $true soc.simpleuart.send_pattern[9]
1 1
.names ser_rx soc.simpleuart.ser_rx
1 1
.names ser_tx soc.simpleuart.ser_tx
1 1
.names soc.simpleuart.reg_dat_do[0] soc.simpleuart_reg_dat_do[0]
1 1
.names soc.simpleuart.reg_dat_do[1] soc.simpleuart_reg_dat_do[1]
1 1
.names soc.simpleuart.reg_dat_do[2] soc.simpleuart_reg_dat_do[2]
1 1
.names soc.simpleuart.reg_dat_do[3] soc.simpleuart_reg_dat_do[3]
1 1
.names soc.simpleuart.reg_dat_do[4] soc.simpleuart_reg_dat_do[4]
1 1
.names soc.simpleuart.reg_dat_do[5] soc.simpleuart_reg_dat_do[5]
1 1
.names soc.simpleuart.reg_dat_do[6] soc.simpleuart_reg_dat_do[6]
1 1
.names soc.simpleuart.reg_dat_do[7] soc.simpleuart_reg_dat_do[7]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[8]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[9]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[10]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[11]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[12]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[13]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[14]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[15]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[16]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[17]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[18]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[19]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[20]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[21]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[22]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[23]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[24]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[25]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[26]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[27]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[28]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[29]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[30]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[31]
1 1
.names soc.simpleuart.cfg_divider[0] soc.simpleuart_reg_div_do[0]
1 1
.names soc.simpleuart.cfg_divider[1] soc.simpleuart_reg_div_do[1]
1 1
.names soc.simpleuart.cfg_divider[2] soc.simpleuart_reg_div_do[2]
1 1
.names soc.simpleuart.cfg_divider[3] soc.simpleuart_reg_div_do[3]
1 1
.names soc.simpleuart.cfg_divider[4] soc.simpleuart_reg_div_do[4]
1 1
.names soc.simpleuart.cfg_divider[5] soc.simpleuart_reg_div_do[5]
1 1
.names soc.simpleuart.cfg_divider[6] soc.simpleuart_reg_div_do[6]
1 1
.names soc.simpleuart.cfg_divider[7] soc.simpleuart_reg_div_do[7]
1 1
.names soc.simpleuart.cfg_divider[8] soc.simpleuart_reg_div_do[8]
1 1
.names soc.simpleuart.cfg_divider[9] soc.simpleuart_reg_div_do[9]
1 1
.names soc.simpleuart.cfg_divider[10] soc.simpleuart_reg_div_do[10]
1 1
.names soc.simpleuart.cfg_divider[11] soc.simpleuart_reg_div_do[11]
1 1
.names soc.simpleuart.cfg_divider[12] soc.simpleuart_reg_div_do[12]
1 1
.names soc.simpleuart.cfg_divider[13] soc.simpleuart_reg_div_do[13]
1 1
.names soc.simpleuart.cfg_divider[14] soc.simpleuart_reg_div_do[14]
1 1
.names soc.simpleuart.cfg_divider[15] soc.simpleuart_reg_div_do[15]
1 1
.names soc.simpleuart.cfg_divider[16] soc.simpleuart_reg_div_do[16]
1 1
.names soc.simpleuart.cfg_divider[17] soc.simpleuart_reg_div_do[17]
1 1
.names soc.simpleuart.cfg_divider[18] soc.simpleuart_reg_div_do[18]
1 1
.names soc.simpleuart.cfg_divider[19] soc.simpleuart_reg_div_do[19]
1 1
.names soc.simpleuart.cfg_divider[20] soc.simpleuart_reg_div_do[20]
1 1
.names soc.simpleuart.cfg_divider[21] soc.simpleuart_reg_div_do[21]
1 1
.names soc.simpleuart.cfg_divider[22] soc.simpleuart_reg_div_do[22]
1 1
.names soc.simpleuart.cfg_divider[23] soc.simpleuart_reg_div_do[23]
1 1
.names soc.simpleuart.cfg_divider[24] soc.simpleuart_reg_div_do[24]
1 1
.names soc.simpleuart.cfg_divider[25] soc.simpleuart_reg_div_do[25]
1 1
.names soc.simpleuart.cfg_divider[26] soc.simpleuart_reg_div_do[26]
1 1
.names soc.simpleuart.cfg_divider[27] soc.simpleuart_reg_div_do[27]
1 1
.names soc.simpleuart.cfg_divider[28] soc.simpleuart_reg_div_do[28]
1 1
.names soc.simpleuart.cfg_divider[29] soc.simpleuart_reg_div_do[29]
1 1
.names soc.simpleuart.cfg_divider[30] soc.simpleuart_reg_div_do[30]
1 1
.names soc.simpleuart.cfg_divider[31] soc.simpleuart_reg_div_do[31]
1 1
.names clock_out u_sync_reset.clk
1 1
.names greset u_sync_reset.reset_in
1 1
.end
