INFO: [VRFC 10-2263] Analyzing Verilog file "A:/projectA/Mole_Smash/Mole_Smash.srcs/sources_1/new/BCD_Seven_Segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_Seven_Segment
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/projectA/Mole_Smash/Mole_Smash.srcs/sources_1/new/Binary_BCD_Converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_BCD_Converter
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/projectA/Mole_Smash/Mole_Smash.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/projectA/Mole_Smash/Mole_Smash.srcs/sources_1/new/Led_Blink.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Slow_Clock
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/projectA/Mole_Smash/Mole_Smash.srcs/sources_1/new/Mole_Smash_Game.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mole_Smash_Game
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/projectA/Mole_Smash/Mole_Smash.srcs/sources_1/new/Shift_Add3_algorithm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Add3_algorithm
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/projectA/Mole_Smash/Mole_Smash.srcs/sources_1/new/Top_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Module
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'score_count' is not allowed [A:/projectA/Mole_Smash/Mole_Smash.srcs/sources_1/new/Top_Module.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/projectA/Mole_Smash/Mole_Smash.srcs/sources_1/new/four_one_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_one_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/projectA/Mole_Smash/Mole_Smash.srcs/sources_1/new/gameTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timerClock
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/projectA/Mole_Smash/Mole_Smash.srcs/sources_1/new/timerCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timerCount
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/projectA/Mole_Smash/Mole_Smash.srcs/sources_1/new/two_bit_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/projectA/Mole_Smash/Mole_Smash.srcs/sim_1/new/Top_Module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Module_tb
