{
  "Top": "example_acc",
  "RtlTop": "example_acc",
  "RtlPrefix": "",
  "RtlSubPrefix": "example_acc_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sfvc784",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "w1": {
      "index": "0",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "w1",
          "usage": "data",
          "direction": "in"
        }]
    },
    "w2": {
      "index": "1",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "w2",
          "usage": "data",
          "direction": "in"
        }]
    },
    "data_out": {
      "index": "2",
      "direction": "out",
      "srcType": "directio<int>&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "data_out_ap_ack",
          "name": "data_out_ap_ack",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "data_out",
          "name": "data_out",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_out_ap_vld",
          "name": "data_out_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "start": {
      "index": "3",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "start_r",
          "name": "start_r",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "ReturnValue": {
    "srcType": "int",
    "srcSize": "32",
    "hwRefs": [{
        "type": "port",
        "interface": "ap_return",
        "name": "ap_return",
        "usage": "data",
        "direction": "out"
      }]
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "example_acc"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2",
    "IsCombinational": "0",
    "II": "60",
    "Latency": "61"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "example_acc",
    "Version": "1.0",
    "DisplayName": "Example_acc",
    "Revision": "2113956884",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_example_acc_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/example_acc.cpp",
      "..\/..\/..\/send_data.cpp"
    ],
    "TestBench": ["..\/..\/..\/example_acc_tb.cpp"],
    "Vhdl": [
      "impl\/vhdl\/example_acc_control_s_axi.vhd",
      "impl\/vhdl\/example_acc_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/example_acc_regslice_both.vhd",
      "impl\/vhdl\/example_acc.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/example_acc_control_s_axi.v",
      "impl\/verilog\/example_acc_flow_control_loop_pipe.v",
      "impl\/verilog\/example_acc_regslice_both.v",
      "impl\/verilog\/example_acc.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/example_acc_v1_0\/data\/example_acc.mdd",
      "impl\/misc\/drivers\/example_acc_v1_0\/data\/example_acc.tcl",
      "impl\/misc\/drivers\/example_acc_v1_0\/data\/example_acc.yaml",
      "impl\/misc\/drivers\/example_acc_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/example_acc_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/example_acc_v1_0\/src\/xexample_acc.c",
      "impl\/misc\/drivers\/example_acc_v1_0\/src\/xexample_acc.h",
      "impl\/misc\/drivers\/example_acc_v1_0\/src\/xexample_acc_hw.h",
      "impl\/misc\/drivers\/example_acc_v1_0\/src\/xexample_acc_linux.c",
      "impl\/misc\/drivers\/example_acc_v1_0\/src\/xexample_acc_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/example_acc.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "w1",
          "access": "W",
          "description": "Data signal of w1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "w1",
              "access": "W",
              "description": "Bit 31 to 0 of w1"
            }]
        },
        {
          "offset": "0x18",
          "name": "w2",
          "access": "W",
          "description": "Data signal of w2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "w2",
              "access": "W",
              "description": "Bit 31 to 0 of w2"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "w1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "w2"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_return": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ctrl_hs",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"ap_return": "DATA"},
      "ports": ["ap_return"]
    },
    "data_out": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_hs",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"data_out": "DATA"},
      "ports": ["data_out"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_hs",
          "register_option": "0",
          "argName": "data_out"
        }]
    },
    "start_r": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"start_r": "DATA"},
      "ports": ["start_r"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "start"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "32"
    },
    "data_out_ap_ack": {
      "dir": "in",
      "width": "1"
    },
    "data_out": {
      "dir": "out",
      "width": "32"
    },
    "data_out_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "start_r": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "example_acc",
      "BindInstances": "example_pkt_data_fu_115_p2 example_pkt_data_1_fu_130_p2 i_fu_145_p2 icmp_ln19_fu_151_p2 control_s_axi_U"
    },
    "Info": {"example_acc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"example_acc": {
        "Latency": {
          "LatencyBest": "61",
          "LatencyAvg": "61",
          "LatencyWorst": "61",
          "PipelineII": "60",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "2.181"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_19_1",
            "TripCount": "20",
            "Latency": "59",
            "PipelineII": "3",
            "PipelineDepth": "3"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "FF": "179",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "364",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-02-16 00:44:09 -0600",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
