// SPDX-FileCopyrightText: Â© 2024 Tenstorrent Inc.
//
// SPDX-License-Identifier: Apache-2.0

#include <stdint.h>

#include "dataflow_api.h"

void kernel_main() {
    const uint32_t src_addr = get_arg_val<uint32_t>(0);
    const uint32_t dst_addr = get_arg_val<uint32_t>(1);
    const uint32_t start_tile_id = get_arg_val<uint32_t>(2);
    const uint32_t src_num_tiles = get_arg_val<uint32_t>(3);
    const uint32_t dst_num_tiles = get_arg_val<uint32_t>(4);
    const uint32_t dst_shard_width = get_arg_val<uint32_t>(5);
    const uint32_t n_stride = get_arg_val<uint32_t>(6);
    const uint32_t c_stride = get_arg_val<uint32_t>(7);
    const uint32_t N = get_arg_val<uint32_t>(8);
    const uint32_t C = get_arg_val<uint32_t>(9);
    const uint32_t Ht = get_arg_val<uint32_t>(10);
    const uint32_t Wt = get_arg_val<uint32_t>(11);

    constexpr uint32_t onetile = 1;

    constexpr auto cb_id_src = tt::CBIndex::c_1;
    constexpr bool src_is_dram = get_compile_time_arg_val(0) == 1;
    const uint32_t src_tile_bytes = get_tile_size(cb_id_src);
    const DataFormat src_data_format = get_dataformat(cb_id_src);

    const InterleavedAddrGenFast<src_is_dram> src = {
        .bank_base_address = src_addr, .page_size = src_tile_bytes, .data_format = src_data_format};

    constexpr auto cb_id_dst = tt::CBIndex::c_2;
    constexpr bool dst_is_dram = get_compile_time_arg_val(1) == 1;
    const uint32_t dst_tile_bytes = get_tile_size(cb_id_dst);
    const DataFormat dst_data_format = get_dataformat(cb_id_dst);

    const InterleavedAddrGenFast<dst_is_dram> dst = {
        .bank_base_address = dst_addr, .page_size = dst_tile_bytes, .data_format = dst_data_format};

    constexpr bool has_sharding = get_compile_time_arg_val(2) == 1;
    const uint32_t HtWt = Ht * Wt;
    const uint32_t tiles_per_batch = HtWt * C;
    const uint32_t start_n = start_tile_id / tiles_per_batch;
    const uint32_t start_remaining = start_tile_id % tiles_per_batch;
    uint32_t start_c = start_remaining / HtWt;
    uint32_t start_t = start_remaining % HtWt;
    uint32_t start_th = start_t / Wt;
    uint32_t start_tw = start_t % Wt;
    uint32_t end_tw = has_sharding ? start_tw + dst_shard_width : Wt;

    // this is the INPUT tile offset
    uint32_t tile_offset = start_n * n_stride + start_c * c_stride + start_th * Wt;
    uint32_t next_channel_shift = c_stride - HtWt;
    uint32_t next_batch_shift = n_stride - c_stride * C;

    uint32_t num_tiles_written = 0;
    uint32_t dst_tile_offset = start_tile_id;
    for (uint32_t n = start_n; n < N && num_tiles_written < dst_num_tiles; ++n, start_c = 0) {
        for (uint32_t c = start_c; c < C && num_tiles_written < dst_num_tiles; ++c, start_th = 0) {
            // Compute a base offset for this channel so that we can index as:
            // base_tile_offset + th * Wt + tw
            const uint32_t base_tile_offset = tile_offset - start_th * Wt;

            // Outer loop now over columns (tw)
            for (uint32_t tw = start_tw; tw < end_tw && num_tiles_written < dst_num_tiles; ++tw) {
                // Inner loop over rows (th)
                for (uint32_t th = start_th; th < Ht && num_tiles_written < dst_num_tiles; ++th, ++num_tiles_written) {
                    DPRINT << "n: " << n << " c: " << c << " th: " << th << " tw: " << tw << ENDL();
                    // Reserve and read one tile from src
                    cb_reserve_back(cb_id_src, onetile);
                    uint32_t l1_write_addr = get_write_ptr(cb_id_src);

                    // Compute the tile index based on base_tile_offset plus row and column offsets.
                    noc_async_read_tile(base_tile_offset + th * Wt + tw, src, l1_write_addr);
                    noc_async_read_barrier();
                    cb_push_back(cb_id_src, onetile);

                    // Write the tile to dst
                    cb_wait_front(cb_id_dst, onetile);
                    uint32_t l1_read_addr = get_read_ptr(cb_id_dst);
                    DPRINT << "Writing tile to offset " << dst_tile_offset + num_tiles_written << ENDL();
                    noc_async_write_tile(dst_tile_offset + th * Wt + tw, dst, l1_read_addr);
                    noc_async_write_barrier();
                    cb_pop_front(cb_id_dst, onetile);
                }
                // For subsequent columns, process all rows starting from row 0
                start_th = 0;
            }

            // After finishing one channel, adjust tile_offset to account for the remaining tiles in the channel
            tile_offset += next_channel_shift;
        }
        // After finishing all channels for the current batch, adjust tile_offset for the next batch.
        tile_offset += next_batch_shift;
    }
}
