#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001b0c9f3de20 .scope module, "tb_demo_top" "tb_demo_top" 2 6;
 .timescale -9 -12;
P_000001b0c9f134d0 .param/l "PERIOD" 0 2 9, +C4<00000000000000000000000000001010>;
P_000001b0c9f13508 .param/l "clk_period" 0 2 37, +C4<00000000000000000000000000001010>;
v000001b0c9fac090_0 .var "clk", 0 0;
v000001b0c9fad710_0 .var "kd", 15 0;
v000001b0c9fad350_0 .var "ki", 15 0;
v000001b0c9fad8f0_0 .var "kp", 15 0;
v000001b0c9fac590_0 .var "rst_n", 0 0;
v000001b0c9face50_0 .var "target", 31 0;
v000001b0c9fad5d0_0 .net "uk0", 31 0, v000001b0c9fad850_0;  1 drivers
v000001b0c9fac630_0 .var "y", 31 0;
S_000001b0c9f4ee60 .scope module, "u_demo_top" "demo_top" 2 26, 3 4 0, S_000001b0c9f3de20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "target";
    .port_info 3 /INPUT 32 "y";
    .port_info 4 /INPUT 16 "kp";
    .port_info 5 /INPUT 16 "ki";
    .port_info 6 /INPUT 16 "kd";
    .port_info 7 /OUTPUT 32 "uk0";
v000001b0c9fac950_0 .net "clk", 0 0, v000001b0c9fac090_0;  1 drivers
v000001b0c9fac130_0 .net/s "d_uk", 31 0, L_000001b0c9fac810;  1 drivers
v000001b0c9fad530_0 .net/s "ek0", 31 0, L_000001b0c9fac9f0;  1 drivers
v000001b0c9fad0d0_0 .net/s "ek1", 31 0, v000001b0c9f4f220_0;  1 drivers
v000001b0c9fac270_0 .net/s "ek2", 31 0, v000001b0c9efd6a0_0;  1 drivers
v000001b0c9facf90_0 .net "kd", 15 0, v000001b0c9fad710_0;  1 drivers
v000001b0c9fac1d0_0 .net "ki", 15 0, v000001b0c9fad350_0;  1 drivers
v000001b0c9fadb70_0 .net "kp", 15 0, v000001b0c9fad8f0_0;  1 drivers
v000001b0c9fadc10_0 .net "rst_n", 0 0, v000001b0c9fac590_0;  1 drivers
v000001b0c9fac310_0 .net/s "target", 31 0, v000001b0c9face50_0;  1 drivers
v000001b0c9fade90_0 .net/s "uk0", 31 0, v000001b0c9fad850_0;  alias, 1 drivers
v000001b0c9fad170_0 .net/s "y", 31 0, v000001b0c9fac630_0;  1 drivers
S_000001b0c9f4eff0 .scope module, "error_demo" "error" 3 19, 4 1 0, S_000001b0c9f4ee60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "target";
    .port_info 3 /INPUT 32 "y";
    .port_info 4 /OUTPUT 32 "ek0";
    .port_info 5 /OUTPUT 32 "ek1";
    .port_info 6 /OUTPUT 32 "ek2";
v000001b0c9f4f180_0 .net "clk", 0 0, v000001b0c9fac090_0;  alias, 1 drivers
v000001b0c9f4a170_0 .net/s "ek0", 31 0, L_000001b0c9fac9f0;  alias, 1 drivers
v000001b0c9f4f220_0 .var/s "ek1", 31 0;
v000001b0c9efd6a0_0 .var/s "ek2", 31 0;
v000001b0c9efd740_0 .net "rst_n", 0 0, v000001b0c9fac590_0;  alias, 1 drivers
v000001b0c9efd7e0_0 .net/s "target", 31 0, v000001b0c9face50_0;  alias, 1 drivers
v000001b0c9faab10_0 .net/s "y", 31 0, v000001b0c9fac630_0;  alias, 1 drivers
E_000001b0c9f3abd0/0 .event negedge, v000001b0c9efd740_0;
E_000001b0c9f3abd0/1 .event posedge, v000001b0c9f4f180_0;
E_000001b0c9f3abd0 .event/or E_000001b0c9f3abd0/0, E_000001b0c9f3abd0/1;
L_000001b0c9fac9f0 .arith/sub 32, v000001b0c9face50_0, v000001b0c9fac630_0;
S_000001b0c9efd880 .scope module, "incre_value_demo" "incre_value" 3 30, 5 1 0, S_000001b0c9f4ee60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ek0";
    .port_info 1 /INPUT 32 "ek1";
    .port_info 2 /INPUT 32 "ek2";
    .port_info 3 /INPUT 16 "kp";
    .port_info 4 /INPUT 16 "ki";
    .port_info 5 /INPUT 16 "kd";
    .port_info 6 /OUTPUT 32 "d_uk";
v000001b0c9faa110_0 .net *"_ivl_0", 31 0, L_000001b0c9fadad0;  1 drivers
L_000001b0c9fae0a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b0c9faa070_0 .net *"_ivl_11", 15 0, L_000001b0c9fae0a0;  1 drivers
v000001b0c9faa1b0_0 .net *"_ivl_13", 31 0, L_000001b0c9fac770;  1 drivers
v000001b0c9faa250_0 .net *"_ivl_14", 31 0, L_000001b0c9fad670;  1 drivers
v000001b0c9faa930_0 .net *"_ivl_16", 31 0, L_000001b0c9fad210;  1 drivers
L_000001b0c9fae0e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b0c9faaed0_0 .net *"_ivl_19", 15 0, L_000001b0c9fae0e8;  1 drivers
v000001b0c9faa750_0 .net *"_ivl_20", 31 0, L_000001b0c9facc70;  1 drivers
v000001b0c9faa2f0_0 .net *"_ivl_22", 31 0, L_000001b0c9fac4f0;  1 drivers
v000001b0c9faa610_0 .net *"_ivl_24", 31 0, L_000001b0c9fac3b0;  1 drivers
v000001b0c9faa890_0 .net *"_ivl_27", 31 0, L_000001b0c9fac450;  1 drivers
L_000001b0c9fae058 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b0c9faa390_0 .net *"_ivl_3", 15 0, L_000001b0c9fae058;  1 drivers
v000001b0c9faabb0_0 .net *"_ivl_4", 31 0, L_000001b0c9fac6d0;  1 drivers
v000001b0c9faacf0_0 .net *"_ivl_7", 31 0, L_000001b0c9fad2b0;  1 drivers
v000001b0c9faa430_0 .net *"_ivl_8", 31 0, L_000001b0c9fad3f0;  1 drivers
v000001b0c9faaf70_0 .net/s "d_uk", 31 0, L_000001b0c9fac810;  alias, 1 drivers
v000001b0c9faae30_0 .net/s "ek0", 31 0, L_000001b0c9fac9f0;  alias, 1 drivers
v000001b0c9faa4d0_0 .net/s "ek1", 31 0, v000001b0c9f4f220_0;  alias, 1 drivers
v000001b0c9faa9d0_0 .net/s "ek2", 31 0, v000001b0c9efd6a0_0;  alias, 1 drivers
v000001b0c9faa570_0 .net "kd", 15 0, v000001b0c9fad710_0;  alias, 1 drivers
v000001b0c9faa6b0_0 .net "ki", 15 0, v000001b0c9fad350_0;  alias, 1 drivers
v000001b0c9faa7f0_0 .net "kp", 15 0, v000001b0c9fad8f0_0;  alias, 1 drivers
L_000001b0c9fadad0 .concat [ 16 16 0 0], v000001b0c9fad8f0_0, L_000001b0c9fae058;
L_000001b0c9fac6d0 .arith/sub 32, L_000001b0c9fac9f0, v000001b0c9f4f220_0;
L_000001b0c9fad2b0 .arith/mult 32, L_000001b0c9fadad0, L_000001b0c9fac6d0;
L_000001b0c9fad3f0 .concat [ 16 16 0 0], v000001b0c9fad350_0, L_000001b0c9fae0a0;
L_000001b0c9fac770 .arith/mult 32, L_000001b0c9fad3f0, L_000001b0c9fac9f0;
L_000001b0c9fad670 .arith/sum 32, L_000001b0c9fad2b0, L_000001b0c9fac770;
L_000001b0c9fad210 .concat [ 16 16 0 0], v000001b0c9fad710_0, L_000001b0c9fae0e8;
L_000001b0c9facc70 .arith/sub 32, L_000001b0c9fac9f0, v000001b0c9f4f220_0;
L_000001b0c9fac4f0 .arith/sub 32, v000001b0c9f4f220_0, v000001b0c9efd6a0_0;
L_000001b0c9fac3b0 .arith/sub 32, L_000001b0c9facc70, L_000001b0c9fac4f0;
L_000001b0c9fac450 .arith/mult 32, L_000001b0c9fad210, L_000001b0c9fac3b0;
L_000001b0c9fac810 .arith/sum 32, L_000001b0c9fad670, L_000001b0c9fac450;
S_000001b0c9f12db0 .scope module, "pid_value_demo" "pid_value" 3 39, 6 1 0, S_000001b0c9f4ee60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "d_uk";
    .port_info 3 /OUTPUT 32 "uk0";
v000001b0c9faaa70_0 .net "clk", 0 0, v000001b0c9fac090_0;  alias, 1 drivers
v000001b0c9faac50_0 .net/s "d_uk", 31 0, L_000001b0c9fac810;  alias, 1 drivers
v000001b0c9faad90_0 .net "rst_n", 0 0, v000001b0c9fac590_0;  alias, 1 drivers
v000001b0c9fad850_0 .var/s "uk0", 31 0;
v000001b0c9fad030_0 .var/s "uk1", 31 0;
E_000001b0c9f3a350 .event anyedge, v000001b0c9faaf70_0;
    .scope S_000001b0c9f4eff0;
T_0 ;
    %wait E_000001b0c9f3abd0;
    %load/vec4 v000001b0c9efd740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b0c9f4f220_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b0c9efd6a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b0c9f4a170_0;
    %assign/vec4 v000001b0c9f4f220_0, 0;
    %load/vec4 v000001b0c9f4f220_0;
    %assign/vec4 v000001b0c9efd6a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b0c9f12db0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b0c9fad030_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_000001b0c9f12db0;
T_2 ;
    %wait E_000001b0c9f3a350;
    %load/vec4 v000001b0c9fad030_0;
    %load/vec4 v000001b0c9faac50_0;
    %pushi/vec4 1000, 0, 32;
    %div/s;
    %add;
    %store/vec4 v000001b0c9fad850_0, 0, 32;
    %load/vec4 v000001b0c9fad850_0;
    %store/vec4 v000001b0c9fad030_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001b0c9f3de20;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b0c9fac090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b0c9fac590_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b0c9face50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b0c9fac630_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001b0c9fad8f0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001b0c9fad350_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001b0c9fad710_0, 0, 16;
    %end;
    .thread T_3;
    .scope S_000001b0c9f3de20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b0c9fac090_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000001b0c9f3de20;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v000001b0c9fac090_0;
    %inv;
    %store/vec4 v000001b0c9fac090_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000001b0c9f3de20;
T_6 ;
    %vpi_call 2 49 "$dumpfile", "demo_top.vcd" {0 0 0};
    %vpi_call 2 50 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001b0c9f3de20 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b0c9fac090_0, 0, 1;
    %pushi/vec4 10000000, 0, 32;
    %store/vec4 v000001b0c9face50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b0c9fac630_0, 0, 32;
    %pushi/vec4 700, 0, 16;
    %store/vec4 v000001b0c9fad8f0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001b0c9fad710_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001b0c9fad350_0, 0, 16;
    %delay 10000, 0;
    %load/vec4 v000001b0c9fad5d0_0;
    %store/vec4 v000001b0c9fac630_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v000001b0c9fad5d0_0;
    %store/vec4 v000001b0c9fac630_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v000001b0c9fad5d0_0;
    %store/vec4 v000001b0c9fac630_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v000001b0c9fad5d0_0;
    %store/vec4 v000001b0c9fac630_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v000001b0c9fad5d0_0;
    %store/vec4 v000001b0c9fac630_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v000001b0c9fad5d0_0;
    %store/vec4 v000001b0c9fac630_0, 0, 32;
    %delay 10000, 0;
    %delay 10000, 0;
    %load/vec4 v000001b0c9fad5d0_0;
    %store/vec4 v000001b0c9fac630_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v000001b0c9fad5d0_0;
    %store/vec4 v000001b0c9fac630_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v000001b0c9fad5d0_0;
    %store/vec4 v000001b0c9fac630_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v000001b0c9fad5d0_0;
    %store/vec4 v000001b0c9fac630_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v000001b0c9fad5d0_0;
    %store/vec4 v000001b0c9fac630_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v000001b0c9fad5d0_0;
    %store/vec4 v000001b0c9fac630_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 87 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "pid_tb.v";
    "./demo_top.v";
    "./error.v";
    "./incre_value.v";
    "./pid_value.v";
