{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619644037933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619644037934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 28 16:07:17 2021 " "Processing started: Wed Apr 28 16:07:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619644037934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1619644037934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1619644037934 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Design Software" 0 -1 1619644038581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shift_reg_start_done.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shift_reg_start_done.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_start_done " "Found entity 1: shift_reg_start_done" {  } { { "rtl/shift_reg_start_done.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/shift_reg_start_done.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619644055306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619644055306 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "max7219_ctrl.v(154) " "Verilog HDL information at max7219_ctrl.v(154): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1619644055310 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "intensity INTENSITY max7219_ctrl.v(21) " "Verilog HDL Declaration information at max7219_ctrl.v(21): object \"intensity\" differs only in case from object \"INTENSITY\" in the same scope" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1619644055311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/max7219_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/max7219_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_ctrl " "Found entity 1: matrix_ctrl" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619644055312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619644055312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_debounce1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_debounce1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_DEBOUNCE1 " "Found entity 1: SC_DEBOUNCE1" {  } { { "rtl/SC_DEBOUNCE1.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_DEBOUNCE1.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619644055317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619644055317 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "BB_SYSTEM.v(168) " "Verilog HDL Module Instantiation warning at BB_SYSTEM.v(168): ignored dangling comma in List of Port Connections" {  } { { "BB_SYSTEM.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/BB_SYSTEM.v" 168 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Design Software" 0 -1 1619644055320 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "BB_SYSTEM BB_SYSTEM.v(48) " "Verilog Module Declaration warning at BB_SYSTEM.v(48): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"BB_SYSTEM\"" {  } { { "BB_SYSTEM.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/BB_SYSTEM.v" 48 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Design Software" 0 -1 1619644055320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file bb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 BB_SYSTEM " "Found entity 1: BB_SYSTEM" {  } { { "BB_SYSTEM.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/BB_SYSTEM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619644055321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619644055321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_upspeedcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_upspeedcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_upSPEEDCOUNTER " "Found entity 1: SC_upSPEEDCOUNTER" {  } { { "rtl/SC_upSPEEDCOUNTER.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_upSPEEDCOUNTER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619644055325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619644055325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_upcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_upcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_upCOUNTER " "Found entity 1: SC_upCOUNTER" {  } { { "SC_upCOUNTER.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/SC_upCOUNTER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619644055330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619644055330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cc_speedcomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file cc_speedcomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_SPEEDCOMPARATOR " "Found entity 1: CC_SPEEDCOMPARATOR" {  } { { "CC_SPEEDCOMPARATOR.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/CC_SPEEDCOMPARATOR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619644055333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619644055333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_reg_general_nivel.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_reg_general_nivel.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegNIVEL " "Found entity 1: SC_RegNIVEL" {  } { { "rtl/SC_REG_GENERAL_NIVEL.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_REG_GENERAL_NIVEL.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619644055336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619644055336 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "STATEMACHINEBACKG_clear_cwire BB_SYSTEM.v(188) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(188): created implicit net for \"STATEMACHINEBACKG_clear_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/BB_SYSTEM.v" 188 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1619644055337 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "STATEMACHINEBACKG_load_cwire BB_SYSTEM.v(189) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(189): created implicit net for \"STATEMACHINEBACKG_load_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/BB_SYSTEM.v" 189 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1619644055337 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "STATEMACHINEBACKG_upcount_cwire BB_SYSTEM.v(203) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(203): created implicit net for \"STATEMACHINEBACKG_upcount_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/BB_SYSTEM.v" 203 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1619644055337 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_TEST0 BB_SYSTEM.v(265) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(265): created implicit net for \"BB_SYSTEM_TEST0\"" {  } { { "BB_SYSTEM.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/BB_SYSTEM.v" 265 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1619644055337 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_TEST1 BB_SYSTEM.v(266) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(266): created implicit net for \"BB_SYSTEM_TEST1\"" {  } { { "BB_SYSTEM.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/BB_SYSTEM.v" 266 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1619644055337 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_TEST2 BB_SYSTEM.v(267) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(267): created implicit net for \"BB_SYSTEM_TEST2\"" {  } { { "BB_SYSTEM.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/BB_SYSTEM.v" 267 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1619644055337 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BB_SYSTEM " "Elaborating entity \"BB_SYSTEM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1619644055408 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BB_SYSTEM_TEST0 BB_SYSTEM.v(265) " "Verilog HDL or VHDL warning at BB_SYSTEM.v(265): object \"BB_SYSTEM_TEST0\" assigned a value but never read" {  } { { "BB_SYSTEM.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/BB_SYSTEM.v" 265 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619644055410 "|BB_SYSTEM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BB_SYSTEM_TEST1 BB_SYSTEM.v(266) " "Verilog HDL or VHDL warning at BB_SYSTEM.v(266): object \"BB_SYSTEM_TEST1\" assigned a value but never read" {  } { { "BB_SYSTEM.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/BB_SYSTEM.v" 266 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619644055410 "|BB_SYSTEM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BB_SYSTEM_TEST2 BB_SYSTEM.v(267) " "Verilog HDL or VHDL warning at BB_SYSTEM.v(267): object \"BB_SYSTEM_TEST2\" assigned a value but never read" {  } { { "BB_SYSTEM.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/BB_SYSTEM.v" 267 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619644055410 "|BB_SYSTEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_DEBOUNCE1 SC_DEBOUNCE1:SC_DEBOUNCE1_u0 " "Elaborating entity \"SC_DEBOUNCE1\" for hierarchy \"SC_DEBOUNCE1:SC_DEBOUNCE1_u0\"" {  } { { "BB_SYSTEM.v" "SC_DEBOUNCE1_u0" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/BB_SYSTEM.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619644055435 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 SC_DEBOUNCE1.v(70) " "Verilog HDL assignment warning at SC_DEBOUNCE1.v(70): truncated value with size 32 to match size of target (11)" {  } { { "rtl/SC_DEBOUNCE1.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_DEBOUNCE1.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619644055438 "|BB_SYSTEM|SC_DEBOUNCE1:SC_DEBOUNCE1_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_upSPEEDCOUNTER SC_upSPEEDCOUNTER:SC_upSPEEDCOUNTER_u0 " "Elaborating entity \"SC_upSPEEDCOUNTER\" for hierarchy \"SC_upSPEEDCOUNTER:SC_upSPEEDCOUNTER_u0\"" {  } { { "BB_SYSTEM.v" "SC_upSPEEDCOUNTER_u0" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/BB_SYSTEM.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619644055483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_SPEEDCOMPARATOR CC_SPEEDCOMPARATOR:CC_SPEEDCOMPARATOR_u0 " "Elaborating entity \"CC_SPEEDCOMPARATOR\" for hierarchy \"CC_SPEEDCOMPARATOR:CC_SPEEDCOMPARATOR_u0\"" {  } { { "BB_SYSTEM.v" "CC_SPEEDCOMPARATOR_u0" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/BB_SYSTEM.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619644055487 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CC_NIVEL_data_InBus CC_SPEEDCOMPARATOR.v(49) " "Verilog HDL Always Construct warning at CC_SPEEDCOMPARATOR.v(49): variable \"CC_NIVEL_data_InBus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CC_SPEEDCOMPARATOR.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/CC_SPEEDCOMPARATOR.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1619644055488 "|BB_SYSTEM|CC_SPEEDCOMPARATOR:CC_SPEEDCOMPARATOR_u0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CC_NIVEL_data_InBus CC_SPEEDCOMPARATOR.v(52) " "Verilog HDL Always Construct warning at CC_SPEEDCOMPARATOR.v(52): variable \"CC_NIVEL_data_InBus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CC_SPEEDCOMPARATOR.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/CC_SPEEDCOMPARATOR.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1619644055488 "|BB_SYSTEM|CC_SPEEDCOMPARATOR:CC_SPEEDCOMPARATOR_u0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CC_NIVEL_data_InBus CC_SPEEDCOMPARATOR.v(55) " "Verilog HDL Always Construct warning at CC_SPEEDCOMPARATOR.v(55): variable \"CC_NIVEL_data_InBus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CC_SPEEDCOMPARATOR.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/CC_SPEEDCOMPARATOR.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1619644055488 "|BB_SYSTEM|CC_SPEEDCOMPARATOR:CC_SPEEDCOMPARATOR_u0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CC_NIVEL_data_InBus CC_SPEEDCOMPARATOR.v(58) " "Verilog HDL Always Construct warning at CC_SPEEDCOMPARATOR.v(58): variable \"CC_NIVEL_data_InBus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CC_SPEEDCOMPARATOR.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/CC_SPEEDCOMPARATOR.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1619644055489 "|BB_SYSTEM|CC_SPEEDCOMPARATOR:CC_SPEEDCOMPARATOR_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_ctrl matrix_ctrl:matrix_ctrl_unit_0 " "Elaborating entity \"matrix_ctrl\" for hierarchy \"matrix_ctrl:matrix_ctrl_unit_0\"" {  } { { "BB_SYSTEM.v" "matrix_ctrl_unit_0" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/BB_SYSTEM.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619644055491 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Trig_SignalNEG max7219_ctrl.v(58) " "Verilog HDL or VHDL warning at max7219_ctrl.v(58): object \"Trig_SignalNEG\" assigned a value but never read" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619644055495 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 max7219_ctrl.v(50) " "Verilog HDL assignment warning at max7219_ctrl.v(50): truncated value with size 32 to match size of target (4)" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619644055495 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 max7219_ctrl.v(51) " "Verilog HDL assignment warning at max7219_ctrl.v(51): truncated value with size 32 to match size of target (4)" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619644055495 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 max7219_ctrl.v(260) " "Verilog HDL assignment warning at max7219_ctrl.v(260): truncated value with size 32 to match size of target (4)" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619644055495 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrl_sr max7219_ctrl.v(154) " "Verilog HDL Always Construct warning at max7219_ctrl.v(154): inferring latch(es) for variable \"ctrl_sr\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1619644055495 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 max7219_ctrl.v(278) " "Verilog HDL assignment warning at max7219_ctrl.v(278): truncated value with size 32 to match size of target (3)" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619644055495 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_sr\[0\] max7219_ctrl.v(154) " "Inferred latch for \"ctrl_sr\[0\]\" at max7219_ctrl.v(154)" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1619644055496 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_sr\[1\] max7219_ctrl.v(154) " "Inferred latch for \"ctrl_sr\[1\]\" at max7219_ctrl.v(154)" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1619644055496 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg_start_done matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0 " "Elaborating entity \"shift_reg_start_done\" for hierarchy \"matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\"" {  } { { "rtl/max7219_ctrl.v" "shift_reg_start_done_unit_0" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619644055497 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 shift_reg_start_done.v(69) " "Verilog HDL assignment warning at shift_reg_start_done.v(69): truncated value with size 32 to match size of target (16)" {  } { { "rtl/shift_reg_start_done.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/shift_reg_start_done.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619644055500 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "SC_REG_GENERAL_NIVEL_u0 SC_REG_GENERAL_NIVEL " "Node instance \"SC_REG_GENERAL_NIVEL_u0\" instantiates undefined entity \"SC_REG_GENERAL_NIVEL\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "BB_SYSTEM.v" "SC_REG_GENERAL_NIVEL_u0" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/BB_SYSTEM.v" 192 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1619644055502 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/BB_SYSTEM.map.smsg " "Generated suppressed messages file D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/BB_SYSTEM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1619644055568 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  23 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 23 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619644055586 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 28 16:07:35 2021 " "Processing ended: Wed Apr 28 16:07:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619644055586 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619644055586 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619644055586 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1619644055586 ""}
