/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  reg [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [34:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire [24:0] celloutsig_0_24z;
  reg [22:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [3:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_42z;
  wire [11:0] celloutsig_0_44z;
  wire [20:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = celloutsig_1_3z[0] ? celloutsig_1_2z : celloutsig_1_4z;
  assign celloutsig_1_10z = ~(celloutsig_1_4z | celloutsig_1_0z[5]);
  assign celloutsig_1_15z = ~(celloutsig_1_11z | celloutsig_1_8z[0]);
  assign celloutsig_0_31z = ~((celloutsig_0_7z[6] | celloutsig_0_20z) & (celloutsig_0_27z | celloutsig_0_9z));
  assign celloutsig_0_5z = ~((celloutsig_0_4z[14] | celloutsig_0_4z[8]) & (celloutsig_0_3z[0] | in_data[83]));
  assign celloutsig_0_20z = ~((celloutsig_0_14z[6] | celloutsig_0_1z) & (celloutsig_0_15z | celloutsig_0_6z));
  assign celloutsig_0_27z = ~((celloutsig_0_8z | celloutsig_0_4z[3]) & (celloutsig_0_4z[1] | celloutsig_0_1z));
  assign celloutsig_0_32z = celloutsig_0_31z | celloutsig_0_29z;
  assign celloutsig_0_35z = celloutsig_0_7z[2] | celloutsig_0_13z;
  assign celloutsig_0_6z = celloutsig_0_4z[6] | celloutsig_0_1z;
  assign celloutsig_0_13z = celloutsig_0_7z[1] | celloutsig_0_10z[0];
  assign celloutsig_1_1z = in_data[150:137] / { 1'h1, celloutsig_1_0z[12:0] };
  assign celloutsig_0_24z = { celloutsig_0_4z[13:9], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_23z, celloutsig_0_7z, celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_13z } / { 1'h1, in_data[40:26], celloutsig_0_8z, celloutsig_0_23z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_22z };
  assign celloutsig_1_9z = celloutsig_1_8z / { 1'h1, celloutsig_1_8z[3:1], in_data[96] };
  assign celloutsig_0_3z = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[50:48] };
  assign celloutsig_1_4z = { in_data[143:140], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z } == in_data[136:114];
  assign celloutsig_0_9z = { celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_2z } == { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_2z = { in_data[84:83], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } == in_data[18:13];
  assign celloutsig_0_33z = ! { celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_1z };
  assign celloutsig_0_37z = ! celloutsig_0_25z[5:1];
  assign celloutsig_0_56z = ! { celloutsig_0_16z[21:20], celloutsig_0_13z, celloutsig_0_37z, celloutsig_0_1z };
  assign celloutsig_0_8z = ! { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_1_19z = ! { celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_10z };
  assign celloutsig_0_1z = ! in_data[17:13];
  assign celloutsig_1_2z = in_data[129] & ~(celloutsig_1_1z[8]);
  assign celloutsig_1_18z = celloutsig_1_17z & ~(celloutsig_1_15z);
  assign celloutsig_0_15z = celloutsig_0_2z & ~(celloutsig_0_14z[4]);
  assign celloutsig_0_21z = celloutsig_0_0z & ~(celloutsig_0_17z[2]);
  assign celloutsig_0_42z = { celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_36z, celloutsig_0_13z, celloutsig_0_39z, celloutsig_0_15z } * celloutsig_0_4z[11:6];
  assign celloutsig_0_55z = celloutsig_0_44z[6:3] * celloutsig_0_42z[4:1];
  assign celloutsig_1_0z = in_data[119:106] * in_data[120:107];
  assign celloutsig_0_10z = { celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_6z } * { celloutsig_0_3z[3], celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_14z = celloutsig_0_7z * { celloutsig_0_7z[3:0], celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_0_4z = - { in_data[39:20], celloutsig_0_2z };
  assign celloutsig_1_8z = - { celloutsig_1_6z[0], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_18z = - { celloutsig_0_16z[22:21], celloutsig_0_12z };
  assign celloutsig_0_44z = celloutsig_0_4z[11:0] | { celloutsig_0_23z[4:2], celloutsig_0_39z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_36z, celloutsig_0_33z, celloutsig_0_29z };
  assign celloutsig_0_7z = { celloutsig_0_4z[17], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_3z } | { celloutsig_0_3z[1:0], celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_0z = & in_data[20:5];
  assign celloutsig_0_12z = & { celloutsig_0_8z, celloutsig_0_4z[15:13] };
  assign celloutsig_0_36z = | { celloutsig_0_16z[11:9], celloutsig_0_32z, celloutsig_0_35z, celloutsig_0_17z };
  assign celloutsig_1_11z = | { celloutsig_1_0z[13:4], celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_17z = ~^ { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_16z = { in_data[52:21], celloutsig_0_10z } <<< { celloutsig_0_14z[1:0], celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_17z = celloutsig_0_10z <<< celloutsig_0_10z;
  assign celloutsig_1_3z = in_data[142:140] - celloutsig_1_0z[5:3];
  assign celloutsig_1_6z = { in_data[153:146], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z } - celloutsig_1_0z[11:1];
  assign celloutsig_0_23z = celloutsig_0_7z[4:0] - { celloutsig_0_4z[18:17], celloutsig_0_18z };
  assign celloutsig_0_39z = ~((celloutsig_0_21z & celloutsig_0_15z) | celloutsig_0_37z);
  assign celloutsig_0_22z = ~((celloutsig_0_14z[0] & in_data[56]) | celloutsig_0_5z);
  assign celloutsig_0_29z = ~((celloutsig_0_10z[0] & celloutsig_0_11z[3]) | celloutsig_0_4z[11]);
  always_latch
    if (!clkin_data[32]) celloutsig_0_11z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_11z = { in_data[66:65], celloutsig_0_10z, celloutsig_0_10z };
  always_latch
    if (clkin_data[32]) celloutsig_0_25z = 23'h000000;
    else if (celloutsig_1_18z) celloutsig_0_25z = { celloutsig_0_24z[20:5], celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_20z };
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
