{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1362423286409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1362423286409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 04 10:54:46 2013 " "Processing started: Mon Mar 04 10:54:46 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1362423286409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1362423286409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDS -c DDS " "Command: quartus_map --read_settings_files=on --write_settings_files=off DDS -c DDS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1362423286409 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1362423286877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dds-behaviour " "Found design unit 1: dds-behaviour" {  } { { "DDS.vhd" "" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/DDS.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1362423287674 ""} { "Info" "ISGN_ENTITY_NAME" "1 dds " "Found entity 1: dds" {  } { { "DDS.vhd" "" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/DDS.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1362423287674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1362423287674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dds_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dds_pll-SYN " "Found design unit 1: dds_pll-SYN" {  } { { "dds_pll.vhd" "" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/dds_pll.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1362423287690 ""} { "Info" "ISGN_ENTITY_NAME" "1 dds_pll " "Found entity 1: dds_pll" {  } { { "dds_pll.vhd" "" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/dds_pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1362423287690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1362423287690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dds_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dds_ram-SYN " "Found design unit 1: dds_ram-SYN" {  } { { "dds_ram.vhd" "" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/dds_ram.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1362423287706 ""} { "Info" "ISGN_ENTITY_NAME" "1 dds_ram " "Found entity 1: dds_ram" {  } { { "dds_ram.vhd" "" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/dds_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1362423287706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1362423287706 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DDS " "Elaborating entity \"DDS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1362423287768 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DDS_manual_mode DDS.vhd(170) " "VHDL Process Statement warning at DDS.vhd(170): signal \"DDS_manual_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DDS.vhd" "" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/DDS.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1362423287768 "|DDS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds_pll dds_pll:PLL " "Elaborating entity \"dds_pll\" for hierarchy \"dds_pll:PLL\"" {  } { { "DDS.vhd" "PLL" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/DDS.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1362423287862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll dds_pll:PLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"dds_pll:PLL\|altpll:altpll_component\"" {  } { { "dds_pll.vhd" "altpll_component" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/dds_pll.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1362423287987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_pll:PLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"dds_pll:PLL\|altpll:altpll_component\"" {  } { { "dds_pll.vhd" "" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/dds_pll.vhd" 130 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1362423288049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_pll:PLL\|altpll:altpll_component " "Instantiated megafunction \"dds_pll:PLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=dds_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=dds_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""}  } { { "dds_pll.vhd" "" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/dds_pll.vhd" 130 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1362423288049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds_ram dds_ram:ram1 " "Elaborating entity \"dds_ram\" for hierarchy \"dds_ram:ram1\"" {  } { { "DDS.vhd" "ram1" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/DDS.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1362423288049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dds_ram:ram1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dds_ram:ram1\|altsyncram:altsyncram_component\"" {  } { { "dds_ram.vhd" "altsyncram_component" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/dds_ram.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1362423288190 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_ram:ram1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dds_ram:ram1\|altsyncram:altsyncram_component\"" {  } { { "dds_ram.vhd" "" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/dds_ram.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1362423288221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_ram:ram1\|altsyncram:altsyncram_component " "Instantiated megafunction \"dds_ram:ram1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362423288221 ""}  } { { "dds_ram.vhd" "" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/dds_ram.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1362423288221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dik1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dik1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dik1 " "Found entity 1: altsyncram_dik1" {  } { { "db/altsyncram_dik1.tdf" "" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/db/altsyncram_dik1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1362423288299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1362423288299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dik1 dds_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_dik1:auto_generated " "Elaborating entity \"altsyncram_dik1\" for hierarchy \"dds_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_dik1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1362423288315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ods1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ods1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ods1 " "Found entity 1: altsyncram_ods1" {  } { { "db/altsyncram_ods1.tdf" "" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/db/altsyncram_ods1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1362423288409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1362423288409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ods1 dds_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_dik1:auto_generated\|altsyncram_ods1:altsyncram1 " "Elaborating entity \"altsyncram_ods1\" for hierarchy \"dds_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_dik1:auto_generated\|altsyncram_ods1:altsyncram1\"" {  } { { "db/altsyncram_dik1.tdf" "altsyncram1" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/db/altsyncram_dik1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1362423288409 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DDS.vhd" "" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/DDS.vhd" 27 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1362423289549 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1362423289549 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_OE GND " "Pin \"LED_OE\" is stuck at GND" {  } { { "DDS.vhd" "" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/DDS.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362423289737 "|dds|LED_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "pargain_pin\[0\] VCC " "Pin \"pargain_pin\[0\]\" is stuck at VCC" {  } { { "DDS.vhd" "" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/DDS.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362423289737 "|dds|pargain_pin[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pargain_pin\[1\] VCC " "Pin \"pargain_pin\[1\]\" is stuck at VCC" {  } { { "DDS.vhd" "" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/DDS.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362423289737 "|dds|pargain_pin[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "profile_pin\[0\] GND " "Pin \"profile_pin\[0\]\" is stuck at GND" {  } { { "DDS.vhd" "" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/DDS.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362423289737 "|dds|profile_pin[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "profile_pin\[1\] GND " "Pin \"profile_pin\[1\]\" is stuck at GND" {  } { { "DDS.vhd" "" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/DDS.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362423289737 "|dds|profile_pin[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "profile_pin\[2\] GND " "Pin \"profile_pin\[2\]\" is stuck at GND" {  } { { "DDS.vhd" "" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/DDS.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362423289737 "|dds|profile_pin[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cs_pin GND " "Pin \"cs_pin\" is stuck at GND" {  } { { "DDS.vhd" "" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/DDS.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1362423289737 "|dds|cs_pin"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1362423289737 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds_controller " "Ignored assignments for entity \"dds_controller\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity dds_controller -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity dds_controller -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423290221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity dds_controller -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity dds_controller -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423290221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity dds_controller -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423290221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423290221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423290221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423290221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423290221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423290221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423290221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423290221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423290221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423290221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423290221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423290221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423290221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423290221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423290221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423290221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423290221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423290221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423290221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423290221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423290221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423290221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423290221 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1362423290221 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1362423290534 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1362423290534 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_in0 " "No output dependent on input pin \"clk_in0\"" {  } { { "DDS.vhd" "" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/DDS.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1362423290706 "|dds|clk_in0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_in\[3\] " "No output dependent on input pin \"dip_in\[3\]\"" {  } { { "DDS.vhd" "" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/DDS.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1362423290706 "|dds|dip_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_in\[4\] " "No output dependent on input pin \"dip_in\[4\]\"" {  } { { "DDS.vhd" "" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/DDS.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1362423290706 "|dds|dip_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdo_pin " "No output dependent on input pin \"sdo_pin\"" {  } { { "DDS.vhd" "" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/DDS.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1362423290706 "|dds|sdo_pin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pd_clk_pin " "No output dependent on input pin \"pd_clk_pin\"" {  } { { "DDS.vhd" "" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/DDS.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1362423290706 "|dds|pd_clk_pin"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1362423290706 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "481 " "Implemented 481 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1362423290706 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1362423290706 ""} { "Info" "ICUT_CUT_TM_LCELLS" "391 " "Implemented 391 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1362423290706 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1362423290706 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1362423290706 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1362423290706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "359 " "Peak virtual memory: 359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1362423290768 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 04 10:54:50 2013 " "Processing ended: Mon Mar 04 10:54:50 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1362423290768 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1362423290768 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1362423290768 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1362423290768 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1362423291971 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1362423291971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 04 10:54:51 2013 " "Processing started: Mon Mar 04 10:54:51 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1362423291971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1362423291971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DDS -c DDS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DDS -c DDS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1362423291971 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1362423292112 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DDS EP2C5T144C6 " "Selected device EP2C5T144C6 for design \"DDS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1362423292143 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1362423292174 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1362423292174 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "dds_pll:PLL\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"dds_pll:PLL\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "dds_pll:PLL\|altpll:altpll_component\|_clk0 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for dds_pll:PLL\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/" { { 0 { 0 ""} 0 191 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1362423292206 ""}  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/" { { 0 { 0 ""} 0 191 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1362423292206 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1362423292440 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1362423292456 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C6 " "Device EP2C8T144C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1362423292737 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1362423292737 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/" { { 0 { 0 ""} 0 1373 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1362423292752 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/" { { 0 { 0 ""} 0 1374 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1362423292752 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/" { { 0 { 0 ""} 0 1375 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1362423292752 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1362423292752 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1362423292752 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DDS.sdc " "Synopsys Design Constraints File file not found: 'DDS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1362423292893 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1362423292893 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1362423292893 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1362423292909 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_25 (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk_25 (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1362423292956 ""}  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { clk_25 } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_25" } } } } { "DDS.vhd" "" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/DDS.vhd" 10 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/" { { 0 { 0 ""} 0 81 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1362423292956 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dds_pll:PLL\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node dds_pll:PLL\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1362423292956 ""}  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dds_pll:PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/" { { 0 { 0 ""} 0 191 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1362423292956 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_system  " "Automatically promoted node clk_system " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1362423292956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_system~2 " "Destination node clk_system~2" {  } { { "DDS.vhd" "" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/DDS.vhd" 86 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_system~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/" { { 0 { 0 ""} 0 579 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1362423292956 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1362423292956 ""}  } { { "DDS.vhd" "" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/DDS.vhd" 86 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_system } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/" { { 0 { 0 ""} 0 417 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1362423292956 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dds_ram_wrclock  " "Automatically promoted node dds_ram_wrclock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1362423292956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dds_ram_wrclock~0 " "Destination node dds_ram_wrclock~0" {  } { { "DDS.vhd" "" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/DDS.vhd" 94 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dds_ram_wrclock~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/" { { 0 { 0 ""} 0 748 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1362423292956 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1362423292956 ""}  } { { "DDS.vhd" "" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/DDS.vhd" 94 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dds_ram_wrclock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/" { { 0 { 0 ""} 0 427 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1362423292956 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bus_in_ram_reset (placed in PIN 136 (LVDS13p, DPCLK10/DQS1T/CQ1T#)) " "Automatically promoted node bus_in_ram_reset (placed in PIN 136 (LVDS13p, DPCLK10/DQS1T/CQ1T#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1362423292956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "process_1~0 " "Destination node process_1~0" {  } { { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { process_1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/" { { 0 { 0 ""} 0 582 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1362423292956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo_dds_rd_clk~0 " "Destination node fifo_dds_rd_clk~0" {  } { { "DDS.vhd" "" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/DDS.vhd" 101 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_dds_rd_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/" { { 0 { 0 ""} 0 709 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1362423292956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo_dds_rd_clk~1 " "Destination node fifo_dds_rd_clk~1" {  } { { "DDS.vhd" "" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/DDS.vhd" 101 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_dds_rd_clk~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/" { { 0 { 0 ""} 0 710 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1362423292956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo_dds_rd_en~0 " "Destination node fifo_dds_rd_en~0" {  } { { "DDS.vhd" "" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/DDS.vhd" 102 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_dds_rd_en~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/" { { 0 { 0 ""} 0 712 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1362423292956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo_dds_rd_en~2 " "Destination node fifo_dds_rd_en~2" {  } { { "DDS.vhd" "" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/DDS.vhd" 102 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_dds_rd_en~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/" { { 0 { 0 ""} 0 714 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1362423292956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dds_ram_wren~0 " "Destination node dds_ram_wren~0" {  } { { "DDS.vhd" "" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/DDS.vhd" 95 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dds_ram_wren~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/" { { 0 { 0 ""} 0 746 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1362423292956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dds_ram_data_in\[15\]~0 " "Destination node dds_ram_data_in\[15\]~0" {  } { { "DDS.vhd" "" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/DDS.vhd" 189 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dds_ram_data_in[15]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/" { { 0 { 0 ""} 0 761 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1362423292956 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1362423292956 ""}  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { bus_in_ram_reset } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "bus_in_ram_reset" } } } } { "DDS.vhd" "" { Text "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/DDS.vhd" 53 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bus_in_ram_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/" { { 0 { 0 ""} 0 87 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1362423292956 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1362423293081 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1362423293081 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1362423293081 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1362423293081 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1362423293081 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1362423293081 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1362423293081 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1362423293081 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1362423293112 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1362423293112 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1362423293112 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk_out " "Node \"clk_out\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_out" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1362423293159 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1362423293159 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1362423293159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1362423293565 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1362423293768 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1362423293784 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1362423295737 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1362423295737 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1362423295971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1362423296737 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1362423296737 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1362423297487 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1362423297487 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1362423297487 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1362423297518 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "41 " "Found 41 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "drover_pin 0 " "Pin \"drover_pin\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "drctl_pin 0 " "Pin \"drctl_pin\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "drhold_pin 0 " "Pin \"drhold_pin\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "osk_pin 0 " "Pin \"osk_pin\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_in_fifo_rd_clk 0 " "Pin \"bus_in_fifo_rd_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_in_fifo_rd_en 0 " "Pin \"bus_in_fifo_rd_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_CLK 0 " "Pin \"LED_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_SDI\[0\] 0 " "Pin \"LED_SDI\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_LE 0 " "Pin \"LED_LE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_OE 0 " "Pin \"LED_OE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdio_pin 0 " "Pin \"sdio_pin\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sclk_pin 0 " "Pin \"sclk_pin\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioreset_pin 0 " "Pin \"ioreset_pin\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dds_reset_pin 0 " "Pin \"dds_reset_pin\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioup_pin 0 " "Pin \"ioup_pin\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pargain_pin\[0\] 0 " "Pin \"pargain_pin\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pargain_pin\[1\] 0 " "Pin \"pargain_pin\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "profile_pin\[0\] 0 " "Pin \"profile_pin\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "profile_pin\[1\] 0 " "Pin \"profile_pin\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "profile_pin\[2\] 0 " "Pin \"profile_pin\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "txen_pin 0 " "Pin \"txen_pin\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cs_pin 0 " "Pin \"cs_pin\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "parallel_data\[0\] 0 " "Pin \"parallel_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "parallel_data\[1\] 0 " "Pin \"parallel_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "parallel_data\[2\] 0 " "Pin \"parallel_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "parallel_data\[3\] 0 " "Pin \"parallel_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "parallel_data\[4\] 0 " "Pin \"parallel_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "parallel_data\[5\] 0 " "Pin \"parallel_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "parallel_data\[6\] 0 " "Pin \"parallel_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "parallel_data\[7\] 0 " "Pin \"parallel_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "parallel_data\[8\] 0 " "Pin \"parallel_data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "parallel_data\[9\] 0 " "Pin \"parallel_data\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "parallel_data\[10\] 0 " "Pin \"parallel_data\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "parallel_data\[11\] 0 " "Pin \"parallel_data\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "parallel_data\[12\] 0 " "Pin \"parallel_data\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "parallel_data\[13\] 0 " "Pin \"parallel_data\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "parallel_data\[14\] 0 " "Pin \"parallel_data\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "parallel_data\[15\] 0 " "Pin \"parallel_data\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dac_wr_pin 0 " "Pin \"dac_wr_pin\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_transmitter_en\[0\] 0 " "Pin \"bus_transmitter_en\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus_transmitter_en\[1\] 0 " "Pin \"bus_transmitter_en\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1362423297534 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1362423297534 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1362423297690 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1362423297752 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1362423297909 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1362423298065 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1362423298065 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1362423298096 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1362423298096 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/DDS.fit.smsg " "Generated suppressed messages file Y:/LabRad/lattice/FPGA_firmware/DDS2_2013_03_04/DDS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1362423298221 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "422 " "Peak virtual memory: 422 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1362423298581 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 04 10:54:58 2013 " "Processing ended: Mon Mar 04 10:54:58 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1362423298581 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1362423298581 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1362423298581 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1362423298581 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1362423300018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1362423300018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 04 10:54:59 2013 " "Processing started: Mon Mar 04 10:54:59 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1362423300018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1362423300018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DDS -c DDS " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DDS -c DDS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1362423300018 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1362423300659 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1362423300674 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "327 " "Peak virtual memory: 327 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1362423301049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 04 10:55:01 2013 " "Processing ended: Mon Mar 04 10:55:01 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1362423301049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1362423301049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1362423301049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1362423301049 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1362423301956 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1362423302690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1362423302690 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 04 10:55:02 2013 " "Processing started: Mon Mar 04 10:55:02 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1362423302690 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1362423302690 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DDS -c DDS " "Command: quartus_sta DDS -c DDS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1362423302690 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1362423302784 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds_controller " "Ignored assignments for entity \"dds_controller\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity dds_controller -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity dds_controller -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423302909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity dds_controller -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity dds_controller -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423302909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity dds_controller -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423302909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423302909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423302909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423302909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423302909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423302909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423302909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423302909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423302909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423302909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423302909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423302909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423302909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423302909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423302909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423302909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423302909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423302909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423302909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423302909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423302909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423302909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity dds_controller -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity dds_controller -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1362423302909 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1362423302909 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1362423303065 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1362423303096 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1362423303096 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DDS.sdc " "Synopsys Design Constraints File file not found: 'DDS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1362423303268 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1362423303268 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 40.000 -waveform \{0.000 20.000\} -name clk_25 clk_25 " "create_clock -period 40.000 -waveform \{0.000 20.000\} -name clk_25 clk_25" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1362423303284 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{PLL\|altpll_component\|pll\|clk\[0\]\} \{PLL\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{PLL\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{PLL\|altpll_component\|pll\|clk\[0\]\} \{PLL\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1362423303284 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1362423303284 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1362423303284 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name bus_in_step_to_next_value bus_in_step_to_next_value " "create_clock -period 1.000 -name bus_in_step_to_next_value bus_in_step_to_next_value" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1362423303284 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dds_ram_wrclock dds_ram_wrclock " "create_clock -period 1.000 -name dds_ram_wrclock dds_ram_wrclock" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1362423303284 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_system clk_system " "create_clock -period 1.000 -name clk_system clk_system" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1362423303284 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1362423303284 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1362423303299 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1362423303315 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1362423303346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.560 " "Worst-case setup slack is -2.560" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.560       -65.896 clk_system  " "   -2.560       -65.896 clk_system " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.487       -74.769 PLL\|altpll_component\|pll\|clk\[0\]  " "   -2.487       -74.769 PLL\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941      -265.870 clk_25  " "   -1.941      -265.870 clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.915      -180.541 dds_ram_wrclock  " "   -1.915      -180.541 dds_ram_wrclock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.059        -6.395 bus_in_step_to_next_value  " "   -1.059        -6.395 bus_in_step_to_next_value " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1362423303346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.209 " "Worst-case hold slack is -2.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.209        -2.209 clk_25  " "   -2.209        -2.209 clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.683        -1.683 clk_system  " "   -1.683        -1.683 clk_system " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 PLL\|altpll_component\|pll\|clk\[0\]  " "    0.391         0.000 PLL\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 bus_in_step_to_next_value  " "    0.391         0.000 bus_in_step_to_next_value " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.601         0.000 dds_ram_wrclock  " "    0.601         0.000 dds_ram_wrclock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1362423303362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.657 " "Worst-case recovery slack is -0.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.657        -6.570 bus_in_step_to_next_value  " "   -0.657        -6.570 bus_in_step_to_next_value " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1362423303362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.427 " "Worst-case removal slack is 1.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.427         0.000 bus_in_step_to_next_value  " "    1.427         0.000 bus_in_step_to_next_value " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1362423303362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.880 " "Worst-case minimum pulse width slack is -1.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.880      -902.400 dds_ram_wrclock  " "   -1.880      -902.400 dds_ram_wrclock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -11.222 bus_in_step_to_next_value  " "   -1.222       -11.222 bus_in_step_to_next_value " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -56.000 clk_system  " "   -0.500       -56.000 clk_system " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000         0.000 PLL\|altpll_component\|pll\|clk\[0\]  " "    4.000         0.000 PLL\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.620         0.000 clk_25  " "   17.620         0.000 clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1362423303377 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1362423303643 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1362423303659 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1362423303706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.457 " "Worst-case setup slack is -1.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.457       -39.042 dds_ram_wrclock  " "   -1.457       -39.042 dds_ram_wrclock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.592        -5.727 clk_system  " "   -0.592        -5.727 clk_system " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.273       -25.021 clk_25  " "   -0.273       -25.021 clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.055         0.000 bus_in_step_to_next_value  " "    0.055         0.000 bus_in_step_to_next_value " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.982         0.000 PLL\|altpll_component\|pll\|clk\[0\]  " "    0.982         0.000 PLL\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1362423303706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.346 " "Worst-case hold slack is -1.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.346        -1.346 clk_25  " "   -1.346        -1.346 clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.037        -1.037 clk_system  " "   -1.037        -1.037 clk_system " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 PLL\|altpll_component\|pll\|clk\[0\]  " "    0.215         0.000 PLL\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 bus_in_step_to_next_value  " "    0.215         0.000 bus_in_step_to_next_value " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.520         0.000 dds_ram_wrclock  " "    0.520         0.000 dds_ram_wrclock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1362423303721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.036 " "Worst-case recovery slack is 0.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.036         0.000 bus_in_step_to_next_value  " "    0.036         0.000 bus_in_step_to_next_value " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1362423303737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.844 " "Worst-case removal slack is 0.844" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.844         0.000 bus_in_step_to_next_value  " "    0.844         0.000 bus_in_step_to_next_value " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1362423303737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.880 " "Worst-case minimum pulse width slack is -1.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.880      -902.400 dds_ram_wrclock  " "   -1.880      -902.400 dds_ram_wrclock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -11.222 bus_in_step_to_next_value  " "   -1.222       -11.222 bus_in_step_to_next_value " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -56.000 clk_system  " "   -0.500       -56.000 clk_system " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000         0.000 PLL\|altpll_component\|pll\|clk\[0\]  " "    4.000         0.000 PLL\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.620         0.000 clk_25  " "   17.620         0.000 clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1362423303752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1362423303752 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1362423304112 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1362423304268 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1362423304268 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 29 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "324 " "Peak virtual memory: 324 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1362423304456 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 04 10:55:04 2013 " "Processing ended: Mon Mar 04 10:55:04 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1362423304456 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1362423304456 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1362423304456 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1362423304456 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 77 s " "Quartus II Full Compilation was successful. 0 errors, 77 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1362423305502 ""}
