Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hakan/Documents/VHDL_Proje/for_if_generate/for_if_generate.srcs/sources_1/new/for_if_generate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity for_if_generate
