<stg><name>HLS_hmm</name>


<trans_list>

<trans id="620" from="1" to="2">
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="2" to="3">
<condition id="672">
<or_exp><and_exp><literal name="exitcond5_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="2" to="2">
<condition id="673">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="3" to="4">
<condition id="674">
<or_exp><and_exp><literal name="exitcond4_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="3" to="3">
<condition id="675">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="4" to="6">
<condition id="676">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="4" to="5">
<condition id="678">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="5" to="4">
<condition id="677">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="6" to="7">
<condition id="679">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="6" to="6">
<condition id="680">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="7" to="8">
<condition id="537">
<or_exp><and_exp><literal name="ret" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="7" to="51">
<condition id="536">
<or_exp><and_exp><literal name="ret" val="!1"/>
<literal name="ret" val="!0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="7" to="52">
<condition id="602">
<or_exp><and_exp><literal name="ret" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="8" to="12">
<condition id="681">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="8" to="9">
<condition id="685">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="9" to="10">
<condition id="682">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="10" to="11">
<condition id="683">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="11" to="8">
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="12" to="24">
<condition id="686">
<or_exp><and_exp><literal name="exitcond3_i11_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="12" to="13">
<condition id="698">
<or_exp><and_exp><literal name="exitcond3_i11_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="13" to="14">
<condition id="687">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="14" to="15">
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="15" to="16">
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="16" to="17">
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="17" to="18">
<condition id="691">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="18" to="19">
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="19" to="20">
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="20" to="21">
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="21" to="22">
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="22" to="23">
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="23" to="12">
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="24" to="28">
<condition id="699">
<or_exp><and_exp><literal name="exitcond2_i16_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="24" to="25">
<condition id="703">
<or_exp><and_exp><literal name="exitcond2_i16_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="25" to="26">
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="26" to="27">
<condition id="701">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="27" to="24">
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="28" to="34">
<condition id="704">
<or_exp><and_exp><literal name="exitcond1_i21_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="28" to="29">
<condition id="710">
<or_exp><and_exp><literal name="exitcond1_i21_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="29" to="30">
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="30" to="31">
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="31" to="32">
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="32" to="33">
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="33" to="28">
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="34" to="50">
<condition id="711">
<or_exp><and_exp><literal name="exitcond_i26_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="34" to="35">
<condition id="727">
<or_exp><and_exp><literal name="exitcond_i26_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="35" to="36">
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="36" to="37">
<condition id="713">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="37" to="38">
<condition id="714">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="38" to="39">
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="39" to="40">
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="40" to="41">
<condition id="717">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="41" to="42">
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="42" to="43">
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="43" to="44">
<condition id="720">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="44" to="45">
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="45" to="46">
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="46" to="47">
<condition id="723">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="47" to="48">
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="48" to="49">
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="49" to="34">
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="50" to="51">
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="51" to="95">
<condition id="665">
<or_exp><and_exp><literal name="ret" val="1"/>
</and_exp><and_exp><literal name="ret" val="!0"/>
</and_exp><and_exp><literal name="exitcond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="52" to="60">
<condition id="728">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="52" to="53">
<condition id="736">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="53" to="54">
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="54" to="55">
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="55" to="56">
<condition id="731">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="56" to="57">
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="57" to="58">
<condition id="733">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="58" to="59">
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="59" to="52">
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="60" to="72">
<condition id="737">
<or_exp><and_exp><literal name="exitcond3_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="60" to="61">
<condition id="749">
<or_exp><and_exp><literal name="exitcond3_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="61" to="62">
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="62" to="63">
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="63" to="64">
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="64" to="65">
<condition id="741">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="65" to="66">
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="66" to="67">
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="67" to="68">
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="68" to="69">
<condition id="745">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="69" to="70">
<condition id="746">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="70" to="71">
<condition id="747">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="71" to="60">
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="72" to="89">
<condition id="750">
<or_exp><and_exp><literal name="exitcond2_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="72" to="73">
<condition id="767">
<or_exp><and_exp><literal name="exitcond2_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="73" to="74">
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="74" to="75">
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="75" to="76">
<condition id="753">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="76" to="77">
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="77" to="78">
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="78" to="79">
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="79" to="80">
<condition id="757">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="80" to="81">
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="81" to="82">
<condition id="759">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="82" to="83">
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="83" to="84">
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="84" to="85">
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="85" to="86">
<condition id="763">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="86" to="87">
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="87" to="88">
<condition id="765">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="88" to="72">
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="89" to="90">
<condition id="768">
<or_exp><and_exp><literal name="exitcond1_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="89" to="89">
<condition id="769">
<or_exp><and_exp><literal name="exitcond1_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="90" to="51">
<condition id="770">
<or_exp><and_exp><literal name="exitcond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="90" to="91">
<condition id="775">
<or_exp><and_exp><literal name="exitcond_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="91" to="92">
<condition id="771">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="92" to="93">
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="93" to="94">
<condition id="773">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="94" to="90">
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="95" to="97">
<condition id="776">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="95" to="96">
<condition id="778">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="96" to="95">
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %INPUT_STREAM_data_V), !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_keep_V), !map !13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_strb_V), !map !17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_user_V), !map !21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_last_V), !map !25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i5* %INPUT_STREAM_id_V), !map !29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i5* %INPUT_STREAM_dest_V), !map !33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %OUTPUT_STREAM_data_V), !map !37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_keep_V), !map !43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_strb_V), !map !47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_user_V), !map !51

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_last_V), !map !55

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i5* %OUTPUT_STREAM_id_V), !map !59

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(i5* %OUTPUT_STREAM_dest_V), !map !63

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="64">
<![CDATA[
:14  %ou = alloca [6 x float], align 16

]]></node>
<StgValue><ssdm name="ou"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @HLS_hmm_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [12 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="8" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecInterface(i32* %OUTPUT_STREAM_data_V, i4* %OUTPUT_STREAM_keep_V, i4* %OUTPUT_STREAM_strb_V, i4* %OUTPUT_STREAM_user_V, i1* %OUTPUT_STREAM_last_V, i5* %OUTPUT_STREAM_id_V, i5* %OUTPUT_STREAM_dest_V, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="8" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecInterface(i32* %INPUT_STREAM_data_V, i4* %INPUT_STREAM_keep_V, i4* %INPUT_STREAM_strb_V, i4* %INPUT_STREAM_user_V, i1* %INPUT_STREAM_last_V, i5* %INPUT_STREAM_id_V, i5* %INPUT_STREAM_dest_V, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="55" op_0_bw="55" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5">
<![CDATA[
:19  %empty = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %INPUT_STREAM_data_V, i4* %INPUT_STREAM_keep_V, i4* %INPUT_STREAM_strb_V, i4* %INPUT_STREAM_user_V, i1* %INPUT_STREAM_last_V, i5* %INPUT_STREAM_id_V, i5* %INPUT_STREAM_dest_V)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="55">
<![CDATA[
:20  %ret = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty, 0

]]></node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0">
<![CDATA[
:21  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %scale = phi float [ undef, %0 ], [ %input1_3_2, %_ifconv ]

]]></node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %input1_2_s = phi float [ undef, %0 ], [ %input1_3_5, %_ifconv ]

]]></node>
<StgValue><ssdm name="input1_2_s"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %input1_3_6 = phi float [ undef, %0 ], [ %input1_3_8, %_ifconv ]

]]></node>
<StgValue><ssdm name="input1_3_6"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %input1_3_9 = phi float [ undef, %0 ], [ %input1_3_11, %_ifconv ]

]]></node>
<StgValue><ssdm name="input1_3_9"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:4  %j_0_i = phi i3 [ 0, %0 ], [ %k, %_ifconv ]

]]></node>
<StgValue><ssdm name="j_0_i"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %exitcond5_i = icmp eq i3 %j_0_i, -4

]]></node>
<StgValue><ssdm name="exitcond5_i"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %k = add i3 %j_0_i, 1

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond5_i, label %.preheader8.i, label %_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
_ifconv:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="55" op_0_bw="55" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5">
<![CDATA[
_ifconv:3  %empty_10 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %INPUT_STREAM_data_V, i4* %INPUT_STREAM_keep_V, i4* %INPUT_STREAM_strb_V, i4* %INPUT_STREAM_user_V, i1* %INPUT_STREAM_last_V, i5* %INPUT_STREAM_id_V, i5* %INPUT_STREAM_dest_V)

]]></node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="55">
<![CDATA[
_ifconv:4  %INPUT_STREAM_data_V_val5 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_10, 0

]]></node>
<StgValue><ssdm name="INPUT_STREAM_data_V_val5"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:5  %input1_0 = bitcast i32 %INPUT_STREAM_data_V_val5 to float

]]></node>
<StgValue><ssdm name="input1_0"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="2" op_0_bw="3">
<![CDATA[
_ifconv:6  %tmp_35 = trunc i3 %j_0_i to i2

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:7  %sel_tmp = icmp eq i2 %tmp_35, -2

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:8  %input1_3 = select i1 %sel_tmp, float %scale, float %input1_0

]]></node>
<StgValue><ssdm name="input1_3"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:9  %sel_tmp2 = icmp eq i2 %tmp_35, 1

]]></node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %input1_3_1 = select i1 %sel_tmp2, float %scale, float %input1_3

]]></node>
<StgValue><ssdm name="input1_3_1"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:11  %sel_tmp4 = icmp eq i2 %tmp_35, 0

]]></node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:12  %input1_3_2 = select i1 %sel_tmp4, float %scale, float %input1_3_1

]]></node>
<StgValue><ssdm name="input1_3_2"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:13  %input1_3_3 = select i1 %sel_tmp, float %input1_0, float %input1_2_s

]]></node>
<StgValue><ssdm name="input1_3_3"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:14  %input1_3_4 = select i1 %sel_tmp2, float %input1_2_s, float %input1_3_3

]]></node>
<StgValue><ssdm name="input1_3_4"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %input1_3_5 = select i1 %sel_tmp4, float %input1_2_s, float %input1_3_4

]]></node>
<StgValue><ssdm name="input1_3_5"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:16  %input1_3_7 = select i1 %sel_tmp2, float %input1_0, float %input1_3_6

]]></node>
<StgValue><ssdm name="input1_3_7"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:17  %input1_3_8 = select i1 %sel_tmp4, float %input1_3_6, float %input1_3_7

]]></node>
<StgValue><ssdm name="input1_3_8"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:18  %input1_3_11 = select i1 %sel_tmp4, float %input1_0, float %input1_3_9

]]></node>
<StgValue><ssdm name="input1_3_11"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:19  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_2)

]]></node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:20  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader8.i:0  %input2_2_s = phi float [ %input2_2_1, %_ifconv72 ], [ undef, %1 ]

]]></node>
<StgValue><ssdm name="input2_2_s"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader8.i:1  %input2_1_s = phi float [ %input2_2_3, %_ifconv72 ], [ undef, %1 ]

]]></node>
<StgValue><ssdm name="input2_1_s"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader8.i:2  %input2_2_4 = phi float [ %input2_2_5, %_ifconv72 ], [ undef, %1 ]

]]></node>
<StgValue><ssdm name="input2_2_4"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader8.i:3  %j1_0_i = phi i2 [ %j_1, %_ifconv72 ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="j1_0_i"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader8.i:4  %exitcond4_i = icmp eq i2 %j1_0_i, -1

]]></node>
<StgValue><ssdm name="exitcond4_i"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader8.i:5  %j_1 = add i2 %j1_0_i, 1

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8.i:6  br i1 %exitcond4_i, label %.preheader6.i, label %_ifconv72

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv72:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
_ifconv72:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
_ifconv72:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="55" op_0_bw="55" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5">
<![CDATA[
_ifconv72:3  %empty_13 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %INPUT_STREAM_data_V, i4* %INPUT_STREAM_keep_V, i4* %INPUT_STREAM_strb_V, i4* %INPUT_STREAM_user_V, i1* %INPUT_STREAM_last_V, i5* %INPUT_STREAM_id_V, i5* %INPUT_STREAM_dest_V)

]]></node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="55">
<![CDATA[
_ifconv72:4  %INPUT_STREAM_data_V_val = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_13, 0

]]></node>
<StgValue><ssdm name="INPUT_STREAM_data_V_val"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="32">
<![CDATA[
_ifconv72:5  %ret_1 = bitcast i32 %INPUT_STREAM_data_V_val to float

]]></node>
<StgValue><ssdm name="ret_1"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv72:6  %sel_tmp8 = icmp eq i2 %j1_0_i, 1

]]></node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv72:7  %input2_2 = select i1 %sel_tmp8, float %input2_2_s, float %ret_1

]]></node>
<StgValue><ssdm name="input2_2"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv72:8  %sel_tmp1 = icmp eq i2 %j1_0_i, 0

]]></node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv72:9  %input2_2_1 = select i1 %sel_tmp1, float %input2_2_s, float %input2_2

]]></node>
<StgValue><ssdm name="input2_2_1"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv72:10  %input2_2_2 = select i1 %sel_tmp8, float %ret_1, float %input2_1_s

]]></node>
<StgValue><ssdm name="input2_2_2"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv72:11  %input2_2_3 = select i1 %sel_tmp1, float %input2_1_s, float %input2_2_2

]]></node>
<StgValue><ssdm name="input2_2_3"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv72:12  %input2_2_5 = select i1 %sel_tmp1, float %ret_1, float %input2_2_4

]]></node>
<StgValue><ssdm name="input2_2_5"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv72:13  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_5)

]]></node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="0">
<![CDATA[
_ifconv72:14  br label %.preheader8.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader6.i:0  %indvar_flatten = phi i4 [ %indvar_flatten_next, %.preheader7.i ], [ 0, %.preheader8.i ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader6.i:1  %i_0_i = phi i2 [ %i_0_i_mid2, %.preheader7.i ], [ 0, %.preheader8.i ]

]]></node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6.i:2  %tran_mat_2_2_1 = phi float [ %tran_mat_2_2_2, %.preheader7.i ], [ undef, %.preheader8.i ]

]]></node>
<StgValue><ssdm name="tran_mat_2_2_1"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6.i:3  %tran_mat_2_1_1 = phi float [ %tran_mat_2_2_22, %.preheader7.i ], [ undef, %.preheader8.i ]

]]></node>
<StgValue><ssdm name="tran_mat_2_1_1"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6.i:4  %tran_mat_2_2_6 = phi float [ %tran_mat_2_2_24, %.preheader7.i ], [ undef, %.preheader8.i ]

]]></node>
<StgValue><ssdm name="tran_mat_2_2_6"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6.i:5  %tran_mat_1_2_1 = phi float [ %tran_mat_2_2_26, %.preheader7.i ], [ undef, %.preheader8.i ]

]]></node>
<StgValue><ssdm name="tran_mat_1_2_1"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6.i:6  %tran_mat_1_1_1 = phi float [ %tran_mat_2_2_28, %.preheader7.i ], [ undef, %.preheader8.i ]

]]></node>
<StgValue><ssdm name="tran_mat_1_1_1"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6.i:7  %tran_mat_2_2_33 = phi float [ %tran_mat_2_2_30, %.preheader7.i ], [ undef, %.preheader8.i ]

]]></node>
<StgValue><ssdm name="tran_mat_2_2_33"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6.i:8  %tran_mat_2_2_18 = phi float [ %tran_mat_2_2_34, %.preheader7.i ], [ undef, %.preheader8.i ]

]]></node>
<StgValue><ssdm name="tran_mat_2_2_18"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6.i:9  %tran_mat_2_2_31 = phi float [ %tran_mat_2_2_35, %.preheader7.i ], [ undef, %.preheader8.i ]

]]></node>
<StgValue><ssdm name="tran_mat_2_2_31"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6.i:10  %tran_mat_2_2_12 = phi float [ %tran_mat_2_2_36, %.preheader7.i ], [ undef, %.preheader8.i ]

]]></node>
<StgValue><ssdm name="tran_mat_2_2_12"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader6.i:11  %j3_0_i = phi i2 [ %j_3, %.preheader7.i ], [ 0, %.preheader8.i ]

]]></node>
<StgValue><ssdm name="j3_0_i"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6.i:12  %exitcond_flatten = icmp eq i4 %indvar_flatten, -7

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6.i:13  %indvar_flatten_next = add i4 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6.i:14  br i1 %exitcond_flatten, label %.preheader.i, label %.preheader7.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7.i:1  %exitcond2_i4 = icmp eq i2 %j3_0_i, -1

]]></node>
<StgValue><ssdm name="exitcond2_i4"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader7.i:2  %j3_0_i_mid2 = select i1 %exitcond2_i4, i2 0, i2 %j3_0_i

]]></node>
<StgValue><ssdm name="j3_0_i_mid2"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7.i:3  %i2 = add i2 %i_0_i, 1

]]></node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader7.i:4  %i_0_i_mid2 = select i1 %exitcond2_i4, i2 %i2, i2 %i_0_i

]]></node>
<StgValue><ssdm name="i_0_i_mid2"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="55" op_0_bw="55" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5">
<![CDATA[
.preheader7.i:9  %empty_16 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %INPUT_STREAM_data_V, i4* %INPUT_STREAM_keep_V, i4* %INPUT_STREAM_strb_V, i4* %INPUT_STREAM_user_V, i1* %INPUT_STREAM_last_V, i5* %INPUT_STREAM_id_V, i5* %INPUT_STREAM_dest_V)

]]></node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="55">
<![CDATA[
.preheader7.i:10  %INPUT_STREAM_data_V_val1 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_16, 0

]]></node>
<StgValue><ssdm name="INPUT_STREAM_data_V_val1"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7.i:45  %j_3 = add i2 %j3_0_i_mid2, 1

]]></node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7.i:0  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7.i:5  %sel_tmp3 = icmp eq i2 %i_0_i_mid2, 1

]]></node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7.i:6  %sel_tmp5 = icmp eq i2 %i_0_i_mid2, 0

]]></node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader7.i:7  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.preheader7.i:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.i:11  %ret_2 = bitcast i32 %INPUT_STREAM_data_V_val1 to float

]]></node>
<StgValue><ssdm name="ret_2"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.i:12  %tran_mat_2_2 = select i1 %sel_tmp3, float %tran_mat_2_2_1, float %ret_2

]]></node>
<StgValue><ssdm name="tran_mat_2_2"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.i:13  %tran_mat_2_2_3 = select i1 %sel_tmp5, float %tran_mat_2_2_1, float %tran_mat_2_2

]]></node>
<StgValue><ssdm name="tran_mat_2_2_3"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.i:14  %tran_mat_2_2_4 = select i1 %sel_tmp3, float %ret_2, float %tran_mat_2_1_1

]]></node>
<StgValue><ssdm name="tran_mat_2_2_4"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.i:15  %tran_mat_2_2_5 = select i1 %sel_tmp5, float %tran_mat_2_1_1, float %tran_mat_2_2_4

]]></node>
<StgValue><ssdm name="tran_mat_2_2_5"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.i:16  %tran_mat_2_2_7 = select i1 %sel_tmp5, float %ret_2, float %tran_mat_2_2_6

]]></node>
<StgValue><ssdm name="tran_mat_2_2_7"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.i:17  %tran_mat_2_2_8 = select i1 %sel_tmp3, float %tran_mat_2_2_18, float %ret_2

]]></node>
<StgValue><ssdm name="tran_mat_2_2_8"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.i:18  %tran_mat_2_2_9 = select i1 %sel_tmp5, float %tran_mat_2_2_18, float %tran_mat_2_2_8

]]></node>
<StgValue><ssdm name="tran_mat_2_2_9"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.i:19  %tran_mat_2_2_10 = select i1 %sel_tmp3, float %ret_2, float %tran_mat_2_2_31

]]></node>
<StgValue><ssdm name="tran_mat_2_2_10"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.i:20  %tran_mat_2_2_11 = select i1 %sel_tmp5, float %tran_mat_2_2_31, float %tran_mat_2_2_10

]]></node>
<StgValue><ssdm name="tran_mat_2_2_11"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.i:21  %tran_mat_2_2_13 = select i1 %sel_tmp5, float %ret_2, float %tran_mat_2_2_12

]]></node>
<StgValue><ssdm name="tran_mat_2_2_13"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.i:22  %tran_mat_2_2_14 = select i1 %sel_tmp3, float %tran_mat_1_2_1, float %ret_2

]]></node>
<StgValue><ssdm name="tran_mat_2_2_14"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.i:23  %tran_mat_2_2_15 = select i1 %sel_tmp5, float %tran_mat_1_2_1, float %tran_mat_2_2_14

]]></node>
<StgValue><ssdm name="tran_mat_2_2_15"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.i:24  %tran_mat_2_2_16 = select i1 %sel_tmp3, float %ret_2, float %tran_mat_1_1_1

]]></node>
<StgValue><ssdm name="tran_mat_2_2_16"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.i:25  %tran_mat_2_2_17 = select i1 %sel_tmp5, float %tran_mat_1_1_1, float %tran_mat_2_2_16

]]></node>
<StgValue><ssdm name="tran_mat_2_2_17"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.i:26  %tran_mat_2_2_19 = select i1 %sel_tmp5, float %ret_2, float %tran_mat_2_2_33

]]></node>
<StgValue><ssdm name="tran_mat_2_2_19"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7.i:27  %sel_tmp6 = icmp eq i2 %j3_0_i_mid2, 1

]]></node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.i:28  %tran_mat_2_2_20 = select i1 %sel_tmp6, float %tran_mat_2_2_1, float %tran_mat_2_2_3

]]></node>
<StgValue><ssdm name="tran_mat_2_2_20"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7.i:29  %sel_tmp7 = icmp eq i2 %j3_0_i_mid2, 0

]]></node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.i:30  %tran_mat_2_2_2 = select i1 %sel_tmp7, float %tran_mat_2_2_1, float %tran_mat_2_2_20

]]></node>
<StgValue><ssdm name="tran_mat_2_2_2"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.i:31  %tran_mat_2_2_21 = select i1 %sel_tmp6, float %tran_mat_2_1_1, float %tran_mat_2_2_5

]]></node>
<StgValue><ssdm name="tran_mat_2_2_21"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.i:32  %tran_mat_2_2_22 = select i1 %sel_tmp7, float %tran_mat_2_1_1, float %tran_mat_2_2_21

]]></node>
<StgValue><ssdm name="tran_mat_2_2_22"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.i:33  %tran_mat_2_2_23 = select i1 %sel_tmp6, float %tran_mat_2_2_6, float %tran_mat_2_2_7

]]></node>
<StgValue><ssdm name="tran_mat_2_2_23"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.i:34  %tran_mat_2_2_24 = select i1 %sel_tmp7, float %tran_mat_2_2_6, float %tran_mat_2_2_23

]]></node>
<StgValue><ssdm name="tran_mat_2_2_24"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.i:35  %tran_mat_2_2_25 = select i1 %sel_tmp6, float %tran_mat_2_2_15, float %tran_mat_1_2_1

]]></node>
<StgValue><ssdm name="tran_mat_2_2_25"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.i:36  %tran_mat_2_2_26 = select i1 %sel_tmp7, float %tran_mat_1_2_1, float %tran_mat_2_2_25

]]></node>
<StgValue><ssdm name="tran_mat_2_2_26"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.i:37  %tran_mat_2_2_27 = select i1 %sel_tmp6, float %tran_mat_2_2_17, float %tran_mat_1_1_1

]]></node>
<StgValue><ssdm name="tran_mat_2_2_27"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.i:38  %tran_mat_2_2_28 = select i1 %sel_tmp7, float %tran_mat_1_1_1, float %tran_mat_2_2_27

]]></node>
<StgValue><ssdm name="tran_mat_2_2_28"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.i:39  %tran_mat_2_2_29 = select i1 %sel_tmp6, float %tran_mat_2_2_19, float %tran_mat_2_2_33

]]></node>
<StgValue><ssdm name="tran_mat_2_2_29"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.i:40  %tran_mat_2_2_30 = select i1 %sel_tmp7, float %tran_mat_2_2_33, float %tran_mat_2_2_29

]]></node>
<StgValue><ssdm name="tran_mat_2_2_30"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.i:41  %tran_mat_2_2_34 = select i1 %sel_tmp7, float %tran_mat_2_2_9, float %tran_mat_2_2_18

]]></node>
<StgValue><ssdm name="tran_mat_2_2_34"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.i:42  %tran_mat_2_2_35 = select i1 %sel_tmp7, float %tran_mat_2_2_11, float %tran_mat_2_2_31

]]></node>
<StgValue><ssdm name="tran_mat_2_2_35"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.i:43  %tran_mat_2_2_36 = select i1 %sel_tmp7, float %tran_mat_2_2_13, float %tran_mat_2_2_12

]]></node>
<StgValue><ssdm name="tran_mat_2_2_36"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader7.i:44  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_8)

]]></node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.i:46  br label %.preheader6.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i:0  %tem_2_s = phi float [ %tem_2_1, %_ifconv158 ], [ undef, %.preheader6.i ]

]]></node>
<StgValue><ssdm name="tem_2_s"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i:1  %tem_1_s = phi float [ %tem_2_3, %_ifconv158 ], [ undef, %.preheader6.i ]

]]></node>
<StgValue><ssdm name="tem_1_s"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i:2  %tem_2_4 = phi float [ %tem_2_5, %_ifconv158 ], [ undef, %.preheader6.i ]

]]></node>
<StgValue><ssdm name="tem_2_4"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i:3  %tem_load_s = phi float [ %tem_2_7, %_ifconv158 ], [ undef, %.preheader6.i ]

]]></node>
<StgValue><ssdm name="tem_load_s"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i:4  %tem_load_1 = phi float [ %tem_2_9, %_ifconv158 ], [ undef, %.preheader6.i ]

]]></node>
<StgValue><ssdm name="tem_load_1"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i:5  %tem_2_10 = phi float [ %tem_2_11, %_ifconv158 ], [ undef, %.preheader6.i ]

]]></node>
<StgValue><ssdm name="tem_2_10"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader.i:6  %j5_0_i = phi i2 [ %j_2, %_ifconv158 ], [ 0, %.preheader6.i ]

]]></node>
<StgValue><ssdm name="j5_0_i"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i:7  %exitcond1_i = icmp eq i2 %j5_0_i, -1

]]></node>
<StgValue><ssdm name="exitcond1_i"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i:8  %j_2 = add i2 %j5_0_i, 1

]]></node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:9  br i1 %exitcond1_i, label %2, label %_ifconv158

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv158:0  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
_ifconv158:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
_ifconv158:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="55" op_0_bw="55" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5">
<![CDATA[
_ifconv158:3  %empty_19 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %INPUT_STREAM_data_V, i4* %INPUT_STREAM_keep_V, i4* %INPUT_STREAM_strb_V, i4* %INPUT_STREAM_user_V, i1* %INPUT_STREAM_last_V, i5* %INPUT_STREAM_id_V, i5* %INPUT_STREAM_dest_V)

]]></node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="55">
<![CDATA[
_ifconv158:4  %INPUT_STREAM_data_V_val2 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_19, 0

]]></node>
<StgValue><ssdm name="INPUT_STREAM_data_V_val2"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32">
<![CDATA[
_ifconv158:5  %ret_3 = bitcast i32 %INPUT_STREAM_data_V_val2 to float

]]></node>
<StgValue><ssdm name="ret_3"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv158:6  %sel_tmp9 = icmp eq i2 %j5_0_i, 1

]]></node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv158:7  %tem_2 = select i1 %sel_tmp9, float %tem_2_s, float %ret_3

]]></node>
<StgValue><ssdm name="tem_2"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv158:8  %sel_tmp10 = icmp eq i2 %j5_0_i, 0

]]></node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv158:9  %tem_2_1 = select i1 %sel_tmp10, float %tem_2_s, float %tem_2

]]></node>
<StgValue><ssdm name="tem_2_1"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv158:10  %tem_2_2 = select i1 %sel_tmp9, float %ret_3, float %tem_1_s

]]></node>
<StgValue><ssdm name="tem_2_2"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv158:11  %tem_2_3 = select i1 %sel_tmp10, float %tem_1_s, float %tem_2_2

]]></node>
<StgValue><ssdm name="tem_2_3"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv158:12  %tem_2_5 = select i1 %sel_tmp10, float %ret_3, float %tem_2_4

]]></node>
<StgValue><ssdm name="tem_2_5"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv158:13  %tem_2_6 = select i1 %sel_tmp9, float %tem_load_s, float %ret_3

]]></node>
<StgValue><ssdm name="tem_2_6"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv158:14  %tem_2_7 = select i1 %sel_tmp10, float %tem_load_s, float %tem_2_6

]]></node>
<StgValue><ssdm name="tem_2_7"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv158:15  %tem_2_8 = select i1 %sel_tmp9, float %ret_3, float %tem_load_1

]]></node>
<StgValue><ssdm name="tem_2_8"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv158:16  %tem_2_9 = select i1 %sel_tmp10, float %tem_load_1, float %tem_2_8

]]></node>
<StgValue><ssdm name="tem_2_9"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv158:17  %tem_2_11 = select i1 %sel_tmp10, float %ret_3, float %tem_2_10

]]></node>
<StgValue><ssdm name="tem_2_11"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv158:18  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_6)

]]></node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="0" op_0_bw="0">
<![CDATA[
_ifconv158:19  br label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
:0  switch i32 %ret, label %"hmm_hw<float, int, 3>.exit.i" [
    i32 0, label %3
    i32 1, label %.preheader
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="ret" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %ou_addr = getelementptr inbounds [6 x float]* %ou, i64 0, i64 3

]]></node>
<StgValue><ssdm name="ou_addr"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="ret" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:1  store float 0.000000e+00, float* %ou_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="ret" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="267" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %prod_2_2_s = phi float [ %prod_2_2_1, %_ifconv251 ], [ undef, %2 ]

]]></node>
<StgValue><ssdm name="prod_2_2_s"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:1  %prod_2_1_s = phi float [ %prod_2_2_3, %_ifconv251 ], [ undef, %2 ]

]]></node>
<StgValue><ssdm name="prod_2_1_s"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:2  %prod_2_2_4 = phi float [ %prod_2_2_5, %_ifconv251 ], [ undef, %2 ]

]]></node>
<StgValue><ssdm name="prod_2_2_4"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:3  %prod_1_2_s = phi float [ %prod_1_2_1, %_ifconv251 ], [ undef, %2 ]

]]></node>
<StgValue><ssdm name="prod_1_2_s"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:4  %prod_1_1_s = phi float [ %prod_1_2_3, %_ifconv251 ], [ undef, %2 ]

]]></node>
<StgValue><ssdm name="prod_1_1_s"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:5  %prod_1_2_4 = phi float [ %prod_1_2_5, %_ifconv251 ], [ undef, %2 ]

]]></node>
<StgValue><ssdm name="prod_1_2_4"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:6  %prod_0_2_s = phi float [ %prod_0_2_1, %_ifconv251 ], [ undef, %2 ]

]]></node>
<StgValue><ssdm name="prod_0_2_s"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:7  %prod_0_1_s = phi float [ %prod_0_2_3, %_ifconv251 ], [ undef, %2 ]

]]></node>
<StgValue><ssdm name="prod_0_1_s"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:8  %prod_0_2_4 = phi float [ %prod_0_2_5, %_ifconv251 ], [ undef, %2 ]

]]></node>
<StgValue><ssdm name="prod_0_2_4"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:9  %j_0_i2_i_i = phi i2 [ %j_7, %_ifconv251 ], [ 0, %2 ]

]]></node>
<StgValue><ssdm name="j_0_i2_i_i"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:10  %exitcond5_i3_i_i = icmp eq i2 %j_0_i2_i_i, -1

]]></node>
<StgValue><ssdm name="exitcond5_i3_i_i"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:11  %j_7 = add i2 %j_0_i2_i_i, 1

]]></node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:12  br i1 %exitcond5_i3_i_i, label %.preheader8.i12.i.i, label %_ifconv251

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
_ifconv251:4  %tmp = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %tran_mat_2_2_12, float %tran_mat_2_2_33, float %tran_mat_2_2_6, i2 %j_0_i2_i_i)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv251:5  %prod_0_2_7 = fmul float %input1_3_9, %tmp

]]></node>
<StgValue><ssdm name="prod_0_2_7"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv251:6  %sel_tmp13 = icmp eq i2 %j_0_i2_i_i, 1

]]></node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv251:8  %sel_tmp14 = icmp eq i2 %j_0_i2_i_i, 0

]]></node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
_ifconv251:13  %tmp_3 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %tran_mat_2_2_31, float %tran_mat_1_1_1, float %tran_mat_2_1_1, i2 %j_0_i2_i_i)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv251:14  %prod_1_2_7 = fmul float %input1_3_6, %tmp_3

]]></node>
<StgValue><ssdm name="prod_1_2_7"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
_ifconv251:20  %tmp_9 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %tran_mat_2_2_18, float %tran_mat_1_2_1, float %tran_mat_2_2_1, i2 %j_0_i2_i_i)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv251:21  %prod_2_2_7 = fmul float %input1_2_s, %tmp_9

]]></node>
<StgValue><ssdm name="prod_2_2_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="288" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv251:5  %prod_0_2_7 = fmul float %input1_3_9, %tmp

]]></node>
<StgValue><ssdm name="prod_0_2_7"/></StgValue>
</operation>

<operation id="289" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv251:14  %prod_1_2_7 = fmul float %input1_3_6, %tmp_3

]]></node>
<StgValue><ssdm name="prod_1_2_7"/></StgValue>
</operation>

<operation id="290" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv251:21  %prod_2_2_7 = fmul float %input1_2_s, %tmp_9

]]></node>
<StgValue><ssdm name="prod_2_2_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="291" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv251:5  %prod_0_2_7 = fmul float %input1_3_9, %tmp

]]></node>
<StgValue><ssdm name="prod_0_2_7"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv251:14  %prod_1_2_7 = fmul float %input1_3_6, %tmp_3

]]></node>
<StgValue><ssdm name="prod_1_2_7"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv251:21  %prod_2_2_7 = fmul float %input1_2_s, %tmp_9

]]></node>
<StgValue><ssdm name="prod_2_2_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="294" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv251:0  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv251:1  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str10) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
_ifconv251:2  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str10)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
_ifconv251:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv251:5  %prod_0_2_7 = fmul float %input1_3_9, %tmp

]]></node>
<StgValue><ssdm name="prod_0_2_7"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="0"/>
<literal name="sel_tmp14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv251:7  %prod_0_2 = select i1 %sel_tmp13, float %prod_0_2_s, float %prod_0_2_7

]]></node>
<StgValue><ssdm name="prod_0_2"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv251:9  %prod_0_2_1 = select i1 %sel_tmp14, float %prod_0_2_s, float %prod_0_2

]]></node>
<StgValue><ssdm name="prod_0_2_1"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="0"/>
<literal name="sel_tmp14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv251:10  %prod_0_2_2 = select i1 %sel_tmp13, float %prod_0_2_7, float %prod_0_1_s

]]></node>
<StgValue><ssdm name="prod_0_2_2"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv251:11  %prod_0_2_3 = select i1 %sel_tmp14, float %prod_0_1_s, float %prod_0_2_2

]]></node>
<StgValue><ssdm name="prod_0_2_3"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv251:12  %prod_0_2_5 = select i1 %sel_tmp14, float %prod_0_2_7, float %prod_0_2_4

]]></node>
<StgValue><ssdm name="prod_0_2_5"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv251:14  %prod_1_2_7 = fmul float %input1_3_6, %tmp_3

]]></node>
<StgValue><ssdm name="prod_1_2_7"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="0"/>
<literal name="sel_tmp14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv251:15  %prod_1_2 = select i1 %sel_tmp13, float %prod_1_2_s, float %prod_1_2_7

]]></node>
<StgValue><ssdm name="prod_1_2"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv251:16  %prod_1_2_1 = select i1 %sel_tmp14, float %prod_1_2_s, float %prod_1_2

]]></node>
<StgValue><ssdm name="prod_1_2_1"/></StgValue>
</operation>

<operation id="307" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="0"/>
<literal name="sel_tmp14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv251:17  %prod_1_2_2 = select i1 %sel_tmp13, float %prod_1_2_7, float %prod_1_1_s

]]></node>
<StgValue><ssdm name="prod_1_2_2"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv251:18  %prod_1_2_3 = select i1 %sel_tmp14, float %prod_1_1_s, float %prod_1_2_2

]]></node>
<StgValue><ssdm name="prod_1_2_3"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv251:19  %prod_1_2_5 = select i1 %sel_tmp14, float %prod_1_2_7, float %prod_1_2_4

]]></node>
<StgValue><ssdm name="prod_1_2_5"/></StgValue>
</operation>

<operation id="310" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv251:21  %prod_2_2_7 = fmul float %input1_2_s, %tmp_9

]]></node>
<StgValue><ssdm name="prod_2_2_7"/></StgValue>
</operation>

<operation id="311" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="0"/>
<literal name="sel_tmp14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv251:22  %prod_2_2 = select i1 %sel_tmp13, float %prod_2_2_s, float %prod_2_2_7

]]></node>
<StgValue><ssdm name="prod_2_2"/></StgValue>
</operation>

<operation id="312" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv251:23  %prod_2_2_1 = select i1 %sel_tmp14, float %prod_2_2_s, float %prod_2_2

]]></node>
<StgValue><ssdm name="prod_2_2_1"/></StgValue>
</operation>

<operation id="313" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="0"/>
<literal name="sel_tmp14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv251:24  %prod_2_2_2 = select i1 %sel_tmp13, float %prod_2_2_7, float %prod_2_1_s

]]></node>
<StgValue><ssdm name="prod_2_2_2"/></StgValue>
</operation>

<operation id="314" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv251:25  %prod_2_2_3 = select i1 %sel_tmp14, float %prod_2_1_s, float %prod_2_2_2

]]></node>
<StgValue><ssdm name="prod_2_2_3"/></StgValue>
</operation>

<operation id="315" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv251:26  %prod_2_2_5 = select i1 %sel_tmp14, float %prod_2_2_7, float %prod_2_2_4

]]></node>
<StgValue><ssdm name="prod_2_2_5"/></StgValue>
</operation>

<operation id="316" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv251:27  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str10, i32 %tmp_7)

]]></node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="317" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5_i3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="0" op_0_bw="0">
<![CDATA[
_ifconv251:28  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="318" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader8.i12.i.i:0  %sum_2_s = phi float [ %sum_2_1, %_ifconv288 ], [ undef, %.preheader ]

]]></node>
<StgValue><ssdm name="sum_2_s"/></StgValue>
</operation>

<operation id="319" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader8.i12.i.i:1  %sum_1_s = phi float [ %sum_2_3, %_ifconv288 ], [ undef, %.preheader ]

]]></node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>

<operation id="320" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader8.i12.i.i:2  %sum_2_4 = phi float [ %sum_2_5, %_ifconv288 ], [ undef, %.preheader ]

]]></node>
<StgValue><ssdm name="sum_2_4"/></StgValue>
</operation>

<operation id="321" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader8.i12.i.i:3  %j_1_i10_i_i = phi i2 [ %j_6, %_ifconv288 ], [ 0, %.preheader ]

]]></node>
<StgValue><ssdm name="j_1_i10_i_i"/></StgValue>
</operation>

<operation id="322" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader8.i12.i.i:4  %exitcond3_i11_i_i = icmp eq i2 %j_1_i10_i_i, -1

]]></node>
<StgValue><ssdm name="exitcond3_i11_i_i"/></StgValue>
</operation>

<operation id="323" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader8.i12.i.i:5  %j_6 = add i2 %j_1_i10_i_i, 1

]]></node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="324" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8.i12.i.i:6  br i1 %exitcond3_i11_i_i, label %.preheader7.i17.i.i, label %_ifconv288

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_i11_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
_ifconv288:4  %tmp_16 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %prod_0_2_4, float %prod_0_1_s, float %prod_0_2_s, i2 %j_1_i10_i_i)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="326" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_i11_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
_ifconv288:5  %tmp_17 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %prod_1_2_4, float %prod_1_1_s, float %prod_1_2_s, i2 %j_1_i10_i_i)

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="327" st_id="13" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_i11_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv288:6  %tmp_s = fadd float %tmp_16, %tmp_17

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="328" st_id="14" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_i11_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv288:6  %tmp_s = fadd float %tmp_16, %tmp_17

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="329" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_i11_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
_ifconv288:7  %tmp_18 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %prod_2_2_4, float %prod_2_1_s, float %prod_2_2_s, i2 %j_1_i10_i_i)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="330" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_i11_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv288:9  %sel_tmp17 = icmp eq i2 %j_1_i10_i_i, 1

]]></node>
<StgValue><ssdm name="sel_tmp17"/></StgValue>
</operation>

<operation id="331" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_i11_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv288:11  %sel_tmp18 = icmp eq i2 %j_1_i10_i_i, 0

]]></node>
<StgValue><ssdm name="sel_tmp18"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="332" st_id="15" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_i11_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv288:6  %tmp_s = fadd float %tmp_16, %tmp_17

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="333" st_id="16" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_i11_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv288:6  %tmp_s = fadd float %tmp_16, %tmp_17

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="334" st_id="17" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_i11_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv288:6  %tmp_s = fadd float %tmp_16, %tmp_17

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="335" st_id="18" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_i11_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv288:8  %sum_2_7 = fadd float %tmp_s, %tmp_18

]]></node>
<StgValue><ssdm name="sum_2_7"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="336" st_id="19" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_i11_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv288:8  %sum_2_7 = fadd float %tmp_s, %tmp_18

]]></node>
<StgValue><ssdm name="sum_2_7"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="337" st_id="20" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_i11_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv288:8  %sum_2_7 = fadd float %tmp_s, %tmp_18

]]></node>
<StgValue><ssdm name="sum_2_7"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="338" st_id="21" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_i11_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv288:8  %sum_2_7 = fadd float %tmp_s, %tmp_18

]]></node>
<StgValue><ssdm name="sum_2_7"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="339" st_id="22" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_i11_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv288:8  %sum_2_7 = fadd float %tmp_s, %tmp_18

]]></node>
<StgValue><ssdm name="sum_2_7"/></StgValue>
</operation>

<operation id="340" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_i11_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv288:15  %sum_2_5 = select i1 %sel_tmp18, float %sum_2_7, float %sum_2_4

]]></node>
<StgValue><ssdm name="sum_2_5"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="341" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_i11_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv288:0  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="342" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_i11_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv288:1  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str12) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_i11_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
_ifconv288:2  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str12)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="344" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_i11_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
_ifconv288:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp><literal name="exitcond3_i11_i_i" val="0"/>
<literal name="sel_tmp18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv288:10  %sum_2 = select i1 %sel_tmp17, float %sum_2_s, float %sum_2_7

]]></node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="346" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_i11_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv288:12  %sum_2_1 = select i1 %sel_tmp18, float %sum_2_s, float %sum_2

]]></node>
<StgValue><ssdm name="sum_2_1"/></StgValue>
</operation>

<operation id="347" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp><literal name="exitcond3_i11_i_i" val="0"/>
<literal name="sel_tmp18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv288:13  %sum_2_2 = select i1 %sel_tmp17, float %sum_2_7, float %sum_1_s

]]></node>
<StgValue><ssdm name="sum_2_2"/></StgValue>
</operation>

<operation id="348" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_i11_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv288:14  %sum_2_3 = select i1 %sel_tmp18, float %sum_1_s, float %sum_2_2

]]></node>
<StgValue><ssdm name="sum_2_3"/></StgValue>
</operation>

<operation id="349" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_i11_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv288:16  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str12, i32 %tmp_15)

]]></node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="350" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_i11_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="0" op_0_bw="0">
<![CDATA[
_ifconv288:17  br label %.preheader8.i12.i.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="351" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.i17.i.i:0  %temp_out_2_s = phi float [ %temp_out_2_1, %_ifconv301 ], [ undef, %.preheader8.i12.i.i ]

]]></node>
<StgValue><ssdm name="temp_out_2_s"/></StgValue>
</operation>

<operation id="352" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="263" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.i17.i.i:1  %temp_out_1_s = phi float [ %temp_out_2_3, %_ifconv301 ], [ undef, %.preheader8.i12.i.i ]

]]></node>
<StgValue><ssdm name="temp_out_1_s"/></StgValue>
</operation>

<operation id="353" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="264" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.i17.i.i:2  %temp_out_2_4 = phi float [ %temp_out_2_5, %_ifconv301 ], [ undef, %.preheader8.i12.i.i ]

]]></node>
<StgValue><ssdm name="temp_out_2_4"/></StgValue>
</operation>

<operation id="354" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader7.i17.i.i:3  %j_2_i15_i_i = phi i2 [ %j_9, %_ifconv301 ], [ 0, %.preheader8.i12.i.i ]

]]></node>
<StgValue><ssdm name="j_2_i15_i_i"/></StgValue>
</operation>

<operation id="355" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7.i17.i.i:4  %exitcond2_i16_i_i = icmp eq i2 %j_2_i15_i_i, -1

]]></node>
<StgValue><ssdm name="exitcond2_i16_i_i"/></StgValue>
</operation>

<operation id="356" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="267" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7.i17.i.i:5  %j_9 = add i2 %j_2_i15_i_i, 1

]]></node>
<StgValue><ssdm name="j_9"/></StgValue>
</operation>

<operation id="357" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="268" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7.i17.i.i:6  br i1 %exitcond2_i16_i_i, label %.preheader6.i22.i.i, label %_ifconv301

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="24" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond2_i16_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
_ifconv301:4  %tmp_25 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %sum_2_4, float %sum_1_s, float %sum_2_s, i2 %j_2_i15_i_i)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="359" st_id="24" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond2_i16_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
_ifconv301:5  %tmp_27 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %tem_2_4, float %tem_1_s, float %tem_2_s, i2 %j_2_i15_i_i)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="360" st_id="24" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond2_i16_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv301:6  %temp_out_2_15 = fmul float %tmp_25, %tmp_27

]]></node>
<StgValue><ssdm name="temp_out_2_15"/></StgValue>
</operation>

<operation id="361" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond2_i16_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv301:7  %sel_tmp21 = icmp eq i2 %j_2_i15_i_i, 1

]]></node>
<StgValue><ssdm name="sel_tmp21"/></StgValue>
</operation>

<operation id="362" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond2_i16_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv301:9  %sel_tmp22 = icmp eq i2 %j_2_i15_i_i, 0

]]></node>
<StgValue><ssdm name="sel_tmp22"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="363" st_id="25" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond2_i16_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv301:6  %temp_out_2_15 = fmul float %tmp_25, %tmp_27

]]></node>
<StgValue><ssdm name="temp_out_2_15"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="364" st_id="26" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond2_i16_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv301:6  %temp_out_2_15 = fmul float %tmp_25, %tmp_27

]]></node>
<StgValue><ssdm name="temp_out_2_15"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="365" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond2_i16_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv301:0  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="366" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond2_i16_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv301:1  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str13) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond2_i16_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
_ifconv301:2  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str13)

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="368" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond2_i16_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
_ifconv301:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="369" st_id="27" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond2_i16_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv301:6  %temp_out_2_15 = fmul float %tmp_25, %tmp_27

]]></node>
<StgValue><ssdm name="temp_out_2_15"/></StgValue>
</operation>

<operation id="370" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp><literal name="exitcond2_i16_i_i" val="0"/>
<literal name="sel_tmp22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv301:8  %temp_out_2 = select i1 %sel_tmp21, float %temp_out_2_s, float %temp_out_2_15

]]></node>
<StgValue><ssdm name="temp_out_2"/></StgValue>
</operation>

<operation id="371" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond2_i16_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv301:10  %temp_out_2_1 = select i1 %sel_tmp22, float %temp_out_2_s, float %temp_out_2

]]></node>
<StgValue><ssdm name="temp_out_2_1"/></StgValue>
</operation>

<operation id="372" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="exitcond2_i16_i_i" val="0"/>
<literal name="sel_tmp22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv301:11  %temp_out_2_2 = select i1 %sel_tmp21, float %temp_out_2_15, float %temp_out_1_s

]]></node>
<StgValue><ssdm name="temp_out_2_2"/></StgValue>
</operation>

<operation id="373" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond2_i16_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv301:12  %temp_out_2_3 = select i1 %sel_tmp22, float %temp_out_1_s, float %temp_out_2_2

]]></node>
<StgValue><ssdm name="temp_out_2_3"/></StgValue>
</operation>

<operation id="374" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond2_i16_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv301:13  %temp_out_2_5 = select i1 %sel_tmp22, float %temp_out_2_15, float %temp_out_2_4

]]></node>
<StgValue><ssdm name="temp_out_2_5"/></StgValue>
</operation>

<operation id="375" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond2_i16_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv301:14  %empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str13, i32 %tmp_23)

]]></node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="376" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond2_i16_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="0" op_0_bw="0">
<![CDATA[
_ifconv301:15  br label %.preheader7.i17.i.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="377" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="287" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader6.i22.i.i:0  %j_3_i20_i_i = phi i2 [ %j_13, %6 ], [ 0, %.preheader7.i17.i.i ]

]]></node>
<StgValue><ssdm name="j_3_i20_i_i"/></StgValue>
</operation>

<operation id="378" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6.i22.i.i:1  %temp_0_i_i_i = phi float [ %temp, %6 ], [ 0.000000e+00, %.preheader7.i17.i.i ]

]]></node>
<StgValue><ssdm name="temp_0_i_i_i"/></StgValue>
</operation>

<operation id="379" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="289" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader6.i22.i.i:2  %exitcond1_i21_i_i = icmp eq i2 %j_3_i20_i_i, -1

]]></node>
<StgValue><ssdm name="exitcond1_i21_i_i"/></StgValue>
</operation>

<operation id="380" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="290" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader6.i22.i.i:3  %j_13 = add i2 %j_3_i20_i_i, 1

]]></node>
<StgValue><ssdm name="j_13"/></StgValue>
</operation>

<operation id="381" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="291" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6.i22.i.i:4  br i1 %exitcond1_i21_i_i, label %.preheader.i27.i.i, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="28" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond1_i21_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
:4  %tmp_36 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %temp_out_2_4, float %temp_out_1_s, float %temp_out_2_s, i2 %j_3_i20_i_i)

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="383" st_id="29" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond1_i21_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %temp = fadd float %temp_0_i_i_i, %tmp_36

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="384" st_id="30" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond1_i21_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %temp = fadd float %temp_0_i_i_i, %tmp_36

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="385" st_id="31" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond1_i21_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %temp = fadd float %temp_0_i_i_i, %tmp_36

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="386" st_id="32" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond1_i21_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %temp = fadd float %temp_0_i_i_i, %tmp_36

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="387" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond1_i21_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="388" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond1_i21_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str14) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="389" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond1_i21_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  %tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str14)

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="390" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond1_i21_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="391" st_id="33" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond1_i21_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %temp = fadd float %temp_0_i_i_i, %tmp_36

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="392" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond1_i21_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:6  %empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str14, i32 %tmp_30)

]]></node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="393" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond1_i21_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader6.i22.i.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="394" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader.i27.i.i:0  %j_4_i25_i_i = phi i2 [ %j_11, %7 ], [ 0, %.preheader6.i22.i.i ]

]]></node>
<StgValue><ssdm name="j_4_i25_i_i"/></StgValue>
</operation>

<operation id="395" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i27.i.i:1  %exitcond_i26_i_i = icmp eq i2 %j_4_i25_i_i, -1

]]></node>
<StgValue><ssdm name="exitcond_i26_i_i"/></StgValue>
</operation>

<operation id="396" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i27.i.i:2  %j_11 = add i2 %j_4_i25_i_i, 1

]]></node>
<StgValue><ssdm name="j_11"/></StgValue>
</operation>

<operation id="397" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="305" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i27.i.i:3  br i1 %exitcond_i26_i_i, label %"hmmfw_hw<float, 3>.exit.i.i", label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="34" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_i26_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
:5  %tmp_41 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %temp_out_2_4, float %temp_out_1_s, float %temp_out_2_s, i2 %j_4_i25_i_i)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="399" st_id="34" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_i26_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_29 = fdiv float %tmp_41, %temp_0_i_i_i

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="400" st_id="35" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_i26_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_29 = fdiv float %tmp_41, %temp_0_i_i_i

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="401" st_id="36" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_i26_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_29 = fdiv float %tmp_41, %temp_0_i_i_i

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="402" st_id="37" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_i26_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_29 = fdiv float %tmp_41, %temp_0_i_i_i

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="403" st_id="38" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_i26_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_29 = fdiv float %tmp_41, %temp_0_i_i_i

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="404" st_id="39" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_i26_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_29 = fdiv float %tmp_41, %temp_0_i_i_i

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="405" st_id="40" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_i26_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_29 = fdiv float %tmp_41, %temp_0_i_i_i

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="406" st_id="41" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_i26_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_29 = fdiv float %tmp_41, %temp_0_i_i_i

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="407" st_id="42" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_i26_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_29 = fdiv float %tmp_41, %temp_0_i_i_i

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="408" st_id="43" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_i26_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_29 = fdiv float %tmp_41, %temp_0_i_i_i

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="409" st_id="44" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_i26_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_29 = fdiv float %tmp_41, %temp_0_i_i_i

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="410" st_id="45" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_i26_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_29 = fdiv float %tmp_41, %temp_0_i_i_i

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="411" st_id="46" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_i26_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_29 = fdiv float %tmp_41, %temp_0_i_i_i

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="412" st_id="47" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_i26_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_29 = fdiv float %tmp_41, %temp_0_i_i_i

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="413" st_id="48" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_i26_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_29 = fdiv float %tmp_41, %temp_0_i_i_i

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="414" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_i26_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="415" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_i26_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str15) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="416" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_i26_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  %tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str15)

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="417" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_i26_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="418" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_i26_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="64" op_0_bw="2">
<![CDATA[
:4  %tmp_26 = zext i2 %j_4_i25_i_i to i64

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="419" st_id="49" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_i26_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_29 = fdiv float %tmp_41, %temp_0_i_i_i

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="420" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_i26_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %ou_addr_6 = getelementptr inbounds [6 x float]* %ou, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="ou_addr_6"/></StgValue>
</operation>

<operation id="421" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_i26_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:8  store float %tmp_29, float* %ou_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_i26_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:9  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str15, i32 %tmp_40)

]]></node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="423" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_i26_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader.i27.i.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="424" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="319" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hmmfw_hw<float, 3>.exit.i.i:0  %ou_addr_3 = getelementptr inbounds [6 x float]* %ou, i64 0, i64 3

]]></node>
<StgValue><ssdm name="ou_addr_3"/></StgValue>
</operation>

<operation id="425" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="320" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
hmmfw_hw<float, 3>.exit.i.i:1  store float %temp_0_i_i_i, float* %ou_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="426" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp><literal name="ret" val="1"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hmmfw_hw<float, 3>.exit.i.i:2  %ou_addr_4 = getelementptr inbounds [6 x float]* %ou, i64 0, i64 4

]]></node>
<StgValue><ssdm name="ou_addr_4"/></StgValue>
</operation>

<operation id="427" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp><literal name="ret" val="1"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
hmmfw_hw<float, 3>.exit.i.i:3  store float 0.000000e+00, float* %ou_addr_4, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp><literal name="ret" val="1"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hmmfw_hw<float, 3>.exit.i.i:4  %ou_addr_5 = getelementptr inbounds [6 x float]* %ou, i64 0, i64 5

]]></node>
<StgValue><ssdm name="ou_addr_5"/></StgValue>
</operation>

<operation id="429" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp><literal name="ret" val="1"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
hmmfw_hw<float, 3>.exit.i.i:5  store float 0.000000e+00, float* %ou_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp><literal name="ret" val="1"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="0" op_0_bw="0">
<![CDATA[
hmmfw_hw<float, 3>.exit.i.i:6  br label %"hmm_hw<float, int, 3>.exit.i"

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="ret" val="1"/>
</and_exp><and_exp><literal name="ret" val="!0"/>
</and_exp><and_exp><literal name="exitcond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="468" bw="0" op_0_bw="0">
<![CDATA[
hmm_hw<float, int, 3>.exit.i:0  br label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="432" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="331" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %prod1_2_2_s = phi float [ undef, %3 ], [ %prod1_2_2_1, %_ifconv183 ]

]]></node>
<StgValue><ssdm name="prod1_2_2_s"/></StgValue>
</operation>

<operation id="433" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="332" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %prod1_2_1_s = phi float [ undef, %3 ], [ %prod1_2_2_3, %_ifconv183 ]

]]></node>
<StgValue><ssdm name="prod1_2_1_s"/></StgValue>
</operation>

<operation id="434" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="333" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %prod1_2_2_4 = phi float [ undef, %3 ], [ %prod1_2_2_5, %_ifconv183 ]

]]></node>
<StgValue><ssdm name="prod1_2_2_4"/></StgValue>
</operation>

<operation id="435" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %prod1_1_2_s = phi float [ undef, %3 ], [ %prod1_1_2_1, %_ifconv183 ]

]]></node>
<StgValue><ssdm name="prod1_1_2_s"/></StgValue>
</operation>

<operation id="436" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="335" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:4  %prod1_1_1_s = phi float [ undef, %3 ], [ %prod1_1_2_3, %_ifconv183 ]

]]></node>
<StgValue><ssdm name="prod1_1_1_s"/></StgValue>
</operation>

<operation id="437" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="336" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:5  %prod1_1_2_4 = phi float [ undef, %3 ], [ %prod1_1_2_5, %_ifconv183 ]

]]></node>
<StgValue><ssdm name="prod1_1_2_4"/></StgValue>
</operation>

<operation id="438" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="337" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:6  %prod1_0_2_s = phi float [ undef, %3 ], [ %prod1_0_2_1, %_ifconv183 ]

]]></node>
<StgValue><ssdm name="prod1_0_2_s"/></StgValue>
</operation>

<operation id="439" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="338" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:7  %prod1_0_1_s = phi float [ undef, %3 ], [ %prod1_0_2_3, %_ifconv183 ]

]]></node>
<StgValue><ssdm name="prod1_0_1_s"/></StgValue>
</operation>

<operation id="440" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:8  %prod1_0_2_4 = phi float [ undef, %3 ], [ %prod1_0_2_5, %_ifconv183 ]

]]></node>
<StgValue><ssdm name="prod1_0_2_4"/></StgValue>
</operation>

<operation id="441" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:9  %j_0_i_i_i = phi i2 [ 0, %3 ], [ %j_5, %_ifconv183 ]

]]></node>
<StgValue><ssdm name="j_0_i_i_i"/></StgValue>
</operation>

<operation id="442" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="341" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:10  %exitcond5_i_i_i = icmp eq i2 %j_0_i_i_i, -1

]]></node>
<StgValue><ssdm name="exitcond5_i_i_i"/></StgValue>
</operation>

<operation id="443" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="342" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:11  %j_5 = add i2 %j_0_i_i_i, 1

]]></node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="444" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12  br i1 %exitcond5_i_i_i, label %.preheader8.i.i.i, label %_ifconv183

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="52" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
_ifconv183:4  %tmp_11 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %tran_mat_2_2_12, float %tran_mat_2_2_31, float %tran_mat_2_2_18, i2 %j_0_i_i_i)

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="446" st_id="52" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv183:5  %tmp_4 = fmul float %tmp_11, %input1_3_9

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="447" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv183:7  %sel_tmp11 = icmp eq i2 %j_0_i_i_i, 1

]]></node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="448" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv183:9  %sel_tmp12 = icmp eq i2 %j_0_i_i_i, 0

]]></node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="449" st_id="52" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
_ifconv183:14  %tmp_12 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %tran_mat_2_2_33, float %tran_mat_1_1_1, float %tran_mat_1_2_1, i2 %j_0_i_i_i)

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="450" st_id="52" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv183:15  %tmp_16_1 = fmul float %tmp_12, %input1_3_6

]]></node>
<StgValue><ssdm name="tmp_16_1"/></StgValue>
</operation>

<operation id="451" st_id="52" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
_ifconv183:22  %tmp_14 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %tran_mat_2_2_6, float %tran_mat_2_1_1, float %tran_mat_2_2_1, i2 %j_0_i_i_i)

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="452" st_id="52" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv183:23  %tmp_16_2 = fmul float %tmp_14, %input1_2_s

]]></node>
<StgValue><ssdm name="tmp_16_2"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="453" st_id="53" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv183:5  %tmp_4 = fmul float %tmp_11, %input1_3_9

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="454" st_id="53" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv183:15  %tmp_16_1 = fmul float %tmp_12, %input1_3_6

]]></node>
<StgValue><ssdm name="tmp_16_1"/></StgValue>
</operation>

<operation id="455" st_id="53" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv183:23  %tmp_16_2 = fmul float %tmp_14, %input1_2_s

]]></node>
<StgValue><ssdm name="tmp_16_2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="456" st_id="54" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv183:5  %tmp_4 = fmul float %tmp_11, %input1_3_9

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="457" st_id="54" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv183:15  %tmp_16_1 = fmul float %tmp_12, %input1_3_6

]]></node>
<StgValue><ssdm name="tmp_16_1"/></StgValue>
</operation>

<operation id="458" st_id="54" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv183:23  %tmp_16_2 = fmul float %tmp_14, %input1_2_s

]]></node>
<StgValue><ssdm name="tmp_16_2"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="459" st_id="55" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv183:5  %tmp_4 = fmul float %tmp_11, %input1_3_9

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="460" st_id="55" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv183:15  %tmp_16_1 = fmul float %tmp_12, %input1_3_6

]]></node>
<StgValue><ssdm name="tmp_16_1"/></StgValue>
</operation>

<operation id="461" st_id="55" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv183:23  %tmp_16_2 = fmul float %tmp_14, %input1_2_s

]]></node>
<StgValue><ssdm name="tmp_16_2"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="462" st_id="56" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv183:6  %prod1_0_2_7 = fmul float %tmp_4, %tem_2_10

]]></node>
<StgValue><ssdm name="prod1_0_2_7"/></StgValue>
</operation>

<operation id="463" st_id="56" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv183:16  %prod1_1_2_7 = fmul float %tmp_16_1, %tem_load_1

]]></node>
<StgValue><ssdm name="prod1_1_2_7"/></StgValue>
</operation>

<operation id="464" st_id="56" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv183:24  %prod1_2_2_7 = fmul float %tmp_16_2, %tem_load_s

]]></node>
<StgValue><ssdm name="prod1_2_2_7"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="465" st_id="57" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv183:6  %prod1_0_2_7 = fmul float %tmp_4, %tem_2_10

]]></node>
<StgValue><ssdm name="prod1_0_2_7"/></StgValue>
</operation>

<operation id="466" st_id="57" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv183:16  %prod1_1_2_7 = fmul float %tmp_16_1, %tem_load_1

]]></node>
<StgValue><ssdm name="prod1_1_2_7"/></StgValue>
</operation>

<operation id="467" st_id="57" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv183:24  %prod1_2_2_7 = fmul float %tmp_16_2, %tem_load_s

]]></node>
<StgValue><ssdm name="prod1_2_2_7"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="468" st_id="58" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv183:6  %prod1_0_2_7 = fmul float %tmp_4, %tem_2_10

]]></node>
<StgValue><ssdm name="prod1_0_2_7"/></StgValue>
</operation>

<operation id="469" st_id="58" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv183:16  %prod1_1_2_7 = fmul float %tmp_16_1, %tem_load_1

]]></node>
<StgValue><ssdm name="prod1_1_2_7"/></StgValue>
</operation>

<operation id="470" st_id="58" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv183:24  %prod1_2_2_7 = fmul float %tmp_16_2, %tem_load_s

]]></node>
<StgValue><ssdm name="prod1_2_2_7"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="471" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv183:0  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="472" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv183:1  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str16) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="473" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
_ifconv183:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str16)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="474" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
_ifconv183:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="475" st_id="59" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv183:6  %prod1_0_2_7 = fmul float %tmp_4, %tem_2_10

]]></node>
<StgValue><ssdm name="prod1_0_2_7"/></StgValue>
</operation>

<operation id="476" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
<literal name="sel_tmp12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv183:8  %prod1_0_2 = select i1 %sel_tmp11, float %prod1_0_2_s, float %prod1_0_2_7

]]></node>
<StgValue><ssdm name="prod1_0_2"/></StgValue>
</operation>

<operation id="477" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv183:10  %prod1_0_2_1 = select i1 %sel_tmp12, float %prod1_0_2_s, float %prod1_0_2

]]></node>
<StgValue><ssdm name="prod1_0_2_1"/></StgValue>
</operation>

<operation id="478" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
<literal name="sel_tmp12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv183:11  %prod1_0_2_2 = select i1 %sel_tmp11, float %prod1_0_2_7, float %prod1_0_1_s

]]></node>
<StgValue><ssdm name="prod1_0_2_2"/></StgValue>
</operation>

<operation id="479" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv183:12  %prod1_0_2_3 = select i1 %sel_tmp12, float %prod1_0_1_s, float %prod1_0_2_2

]]></node>
<StgValue><ssdm name="prod1_0_2_3"/></StgValue>
</operation>

<operation id="480" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv183:13  %prod1_0_2_5 = select i1 %sel_tmp12, float %prod1_0_2_7, float %prod1_0_2_4

]]></node>
<StgValue><ssdm name="prod1_0_2_5"/></StgValue>
</operation>

<operation id="481" st_id="59" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv183:16  %prod1_1_2_7 = fmul float %tmp_16_1, %tem_load_1

]]></node>
<StgValue><ssdm name="prod1_1_2_7"/></StgValue>
</operation>

<operation id="482" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
<literal name="sel_tmp12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv183:17  %prod1_1_2 = select i1 %sel_tmp11, float %prod1_1_2_s, float %prod1_1_2_7

]]></node>
<StgValue><ssdm name="prod1_1_2"/></StgValue>
</operation>

<operation id="483" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv183:18  %prod1_1_2_1 = select i1 %sel_tmp12, float %prod1_1_2_s, float %prod1_1_2

]]></node>
<StgValue><ssdm name="prod1_1_2_1"/></StgValue>
</operation>

<operation id="484" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
<literal name="sel_tmp12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv183:19  %prod1_1_2_2 = select i1 %sel_tmp11, float %prod1_1_2_7, float %prod1_1_1_s

]]></node>
<StgValue><ssdm name="prod1_1_2_2"/></StgValue>
</operation>

<operation id="485" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv183:20  %prod1_1_2_3 = select i1 %sel_tmp12, float %prod1_1_1_s, float %prod1_1_2_2

]]></node>
<StgValue><ssdm name="prod1_1_2_3"/></StgValue>
</operation>

<operation id="486" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv183:21  %prod1_1_2_5 = select i1 %sel_tmp12, float %prod1_1_2_7, float %prod1_1_2_4

]]></node>
<StgValue><ssdm name="prod1_1_2_5"/></StgValue>
</operation>

<operation id="487" st_id="59" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv183:24  %prod1_2_2_7 = fmul float %tmp_16_2, %tem_load_s

]]></node>
<StgValue><ssdm name="prod1_2_2_7"/></StgValue>
</operation>

<operation id="488" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
<literal name="sel_tmp12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv183:25  %prod1_2_2 = select i1 %sel_tmp11, float %prod1_2_2_s, float %prod1_2_2_7

]]></node>
<StgValue><ssdm name="prod1_2_2"/></StgValue>
</operation>

<operation id="489" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv183:26  %prod1_2_2_1 = select i1 %sel_tmp12, float %prod1_2_2_s, float %prod1_2_2

]]></node>
<StgValue><ssdm name="prod1_2_2_1"/></StgValue>
</operation>

<operation id="490" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
<literal name="sel_tmp12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv183:27  %prod1_2_2_2 = select i1 %sel_tmp11, float %prod1_2_2_7, float %prod1_2_1_s

]]></node>
<StgValue><ssdm name="prod1_2_2_2"/></StgValue>
</operation>

<operation id="491" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv183:28  %prod1_2_2_3 = select i1 %sel_tmp12, float %prod1_2_1_s, float %prod1_2_2_2

]]></node>
<StgValue><ssdm name="prod1_2_2_3"/></StgValue>
</operation>

<operation id="492" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv183:29  %prod1_2_2_5 = select i1 %sel_tmp12, float %prod1_2_2_7, float %prod1_2_2_4

]]></node>
<StgValue><ssdm name="prod1_2_2_5"/></StgValue>
</operation>

<operation id="493" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv183:30  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str16, i32 %tmp_1)

]]></node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="494" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="0" op_0_bw="0">
<![CDATA[
_ifconv183:31  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="495" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="378" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader8.i.i.i:0  %sum1_2_s = phi float [ %sum1_2_1, %_ifconv220 ], [ undef, %4 ]

]]></node>
<StgValue><ssdm name="sum1_2_s"/></StgValue>
</operation>

<operation id="496" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="379" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader8.i.i.i:1  %sum1_1_s = phi float [ %sum1_2_3, %_ifconv220 ], [ undef, %4 ]

]]></node>
<StgValue><ssdm name="sum1_1_s"/></StgValue>
</operation>

<operation id="497" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="380" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader8.i.i.i:2  %sum1_2_4 = phi float [ %sum1_2_5, %_ifconv220 ], [ undef, %4 ]

]]></node>
<StgValue><ssdm name="sum1_2_4"/></StgValue>
</operation>

<operation id="498" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="381" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader8.i.i.i:3  %j_1_i_i_i = phi i2 [ %j_4, %_ifconv220 ], [ 0, %4 ]

]]></node>
<StgValue><ssdm name="j_1_i_i_i"/></StgValue>
</operation>

<operation id="499" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="382" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader8.i.i.i:4  %exitcond3_i_i_i = icmp eq i2 %j_1_i_i_i, -1

]]></node>
<StgValue><ssdm name="exitcond3_i_i_i"/></StgValue>
</operation>

<operation id="500" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="383" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader8.i.i.i:5  %j_4 = add i2 %j_1_i_i_i, 1

]]></node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="501" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="384" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8.i.i.i:6  br i1 %exitcond3_i_i_i, label %.preheader7.i.i.i, label %_ifconv220

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="60" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
_ifconv220:4  %tmp_19 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %prod1_0_2_4, float %prod1_0_1_s, float %prod1_0_2_s, i2 %j_1_i_i_i)

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="503" st_id="60" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
_ifconv220:5  %tmp_20 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %prod1_1_2_4, float %prod1_1_1_s, float %prod1_1_2_s, i2 %j_1_i_i_i)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="504" st_id="61" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv220:6  %tmp_13 = fadd float %tmp_19, %tmp_20

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="505" st_id="62" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv220:6  %tmp_13 = fadd float %tmp_19, %tmp_20

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="506" st_id="63" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv220:6  %tmp_13 = fadd float %tmp_19, %tmp_20

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="507" st_id="64" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv220:6  %tmp_13 = fadd float %tmp_19, %tmp_20

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="508" st_id="65" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv220:6  %tmp_13 = fadd float %tmp_19, %tmp_20

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="509" st_id="65" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
_ifconv220:7  %tmp_22 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %prod1_2_2_4, float %prod1_2_1_s, float %prod1_2_2_s, i2 %j_1_i_i_i)

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="510" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv220:9  %sel_tmp15 = icmp eq i2 %j_1_i_i_i, 1

]]></node>
<StgValue><ssdm name="sel_tmp15"/></StgValue>
</operation>

<operation id="511" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv220:11  %sel_tmp16 = icmp eq i2 %j_1_i_i_i, 0

]]></node>
<StgValue><ssdm name="sel_tmp16"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="512" st_id="66" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv220:8  %sum1_2_7 = fadd float %tmp_13, %tmp_22

]]></node>
<StgValue><ssdm name="sum1_2_7"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="513" st_id="67" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv220:8  %sum1_2_7 = fadd float %tmp_13, %tmp_22

]]></node>
<StgValue><ssdm name="sum1_2_7"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="514" st_id="68" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv220:8  %sum1_2_7 = fadd float %tmp_13, %tmp_22

]]></node>
<StgValue><ssdm name="sum1_2_7"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="515" st_id="69" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv220:8  %sum1_2_7 = fadd float %tmp_13, %tmp_22

]]></node>
<StgValue><ssdm name="sum1_2_7"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="516" st_id="70" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv220:8  %sum1_2_7 = fadd float %tmp_13, %tmp_22

]]></node>
<StgValue><ssdm name="sum1_2_7"/></StgValue>
</operation>

<operation id="517" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv220:15  %sum1_2_5 = select i1 %sel_tmp16, float %sum1_2_7, float %sum1_2_4

]]></node>
<StgValue><ssdm name="sum1_2_5"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="518" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv220:0  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="519" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv220:1  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str18) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="520" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
_ifconv220:2  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str18)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="521" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
_ifconv220:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="522" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp><literal name="exitcond3_i_i_i" val="0"/>
<literal name="sel_tmp16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv220:10  %sum1_2 = select i1 %sel_tmp15, float %sum1_2_s, float %sum1_2_7

]]></node>
<StgValue><ssdm name="sum1_2"/></StgValue>
</operation>

<operation id="523" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv220:12  %sum1_2_1 = select i1 %sel_tmp16, float %sum1_2_s, float %sum1_2

]]></node>
<StgValue><ssdm name="sum1_2_1"/></StgValue>
</operation>

<operation id="524" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp><literal name="exitcond3_i_i_i" val="0"/>
<literal name="sel_tmp16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv220:13  %sum1_2_2 = select i1 %sel_tmp15, float %sum1_2_7, float %sum1_1_s

]]></node>
<StgValue><ssdm name="sum1_2_2"/></StgValue>
</operation>

<operation id="525" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv220:14  %sum1_2_3 = select i1 %sel_tmp16, float %sum1_1_s, float %sum1_2_2

]]></node>
<StgValue><ssdm name="sum1_2_3"/></StgValue>
</operation>

<operation id="526" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv220:16  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str18, i32 %tmp_10)

]]></node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="527" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="0" op_0_bw="0">
<![CDATA[
_ifconv220:17  br label %.preheader8.i.i.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="528" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="405" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.i.i.i:0  %temp_out_2_1_s = phi float [ %temp_out_2_8, %_ifconv233 ], [ undef, %.preheader8.i.i.i ]

]]></node>
<StgValue><ssdm name="temp_out_2_1_s"/></StgValue>
</operation>

<operation id="529" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="406" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.i.i.i:1  %temp_out_1_1_s = phi float [ %temp_out_2_10, %_ifconv233 ], [ undef, %.preheader8.i.i.i ]

]]></node>
<StgValue><ssdm name="temp_out_1_1_s"/></StgValue>
</operation>

<operation id="530" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.i.i.i:2  %temp_out_2_6 = phi float [ %temp_out_2_12, %_ifconv233 ], [ undef, %.preheader8.i.i.i ]

]]></node>
<StgValue><ssdm name="temp_out_2_6"/></StgValue>
</operation>

<operation id="531" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="408" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader7.i.i.i:3  %j_2_i_i_i = phi i2 [ %j_8, %_ifconv233 ], [ 0, %.preheader8.i.i.i ]

]]></node>
<StgValue><ssdm name="j_2_i_i_i"/></StgValue>
</operation>

<operation id="532" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="409" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7.i.i.i:4  %exitcond2_i_i_i = icmp eq i2 %j_2_i_i_i, -1

]]></node>
<StgValue><ssdm name="exitcond2_i_i_i"/></StgValue>
</operation>

<operation id="533" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7.i.i.i:5  %j_8 = add i2 %j_2_i_i_i, 1

]]></node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="534" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="411" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7.i.i.i:6  br i1 %exitcond2_i_i_i, label %.preheader6.i.i.i, label %_ifconv233

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="535" st_id="72" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond2_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="417" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
_ifconv233:4  %tmp_28 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %sum1_2_4, float %sum1_1_s, float %sum1_2_s, i2 %j_2_i_i_i)

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="536" st_id="72" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond2_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv233:5  %temp_out_2_14 = fdiv float %tmp_28, %scale

]]></node>
<StgValue><ssdm name="temp_out_2_14"/></StgValue>
</operation>

<operation id="537" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond2_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv233:6  %sel_tmp19 = icmp eq i2 %j_2_i_i_i, 1

]]></node>
<StgValue><ssdm name="sel_tmp19"/></StgValue>
</operation>

<operation id="538" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond2_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv233:8  %sel_tmp20 = icmp eq i2 %j_2_i_i_i, 0

]]></node>
<StgValue><ssdm name="sel_tmp20"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="539" st_id="73" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond2_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv233:5  %temp_out_2_14 = fdiv float %tmp_28, %scale

]]></node>
<StgValue><ssdm name="temp_out_2_14"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="540" st_id="74" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond2_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv233:5  %temp_out_2_14 = fdiv float %tmp_28, %scale

]]></node>
<StgValue><ssdm name="temp_out_2_14"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="541" st_id="75" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond2_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv233:5  %temp_out_2_14 = fdiv float %tmp_28, %scale

]]></node>
<StgValue><ssdm name="temp_out_2_14"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="542" st_id="76" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond2_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv233:5  %temp_out_2_14 = fdiv float %tmp_28, %scale

]]></node>
<StgValue><ssdm name="temp_out_2_14"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="543" st_id="77" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond2_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv233:5  %temp_out_2_14 = fdiv float %tmp_28, %scale

]]></node>
<StgValue><ssdm name="temp_out_2_14"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="544" st_id="78" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond2_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv233:5  %temp_out_2_14 = fdiv float %tmp_28, %scale

]]></node>
<StgValue><ssdm name="temp_out_2_14"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="545" st_id="79" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond2_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv233:5  %temp_out_2_14 = fdiv float %tmp_28, %scale

]]></node>
<StgValue><ssdm name="temp_out_2_14"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="546" st_id="80" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond2_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv233:5  %temp_out_2_14 = fdiv float %tmp_28, %scale

]]></node>
<StgValue><ssdm name="temp_out_2_14"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="547" st_id="81" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond2_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv233:5  %temp_out_2_14 = fdiv float %tmp_28, %scale

]]></node>
<StgValue><ssdm name="temp_out_2_14"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="548" st_id="82" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond2_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv233:5  %temp_out_2_14 = fdiv float %tmp_28, %scale

]]></node>
<StgValue><ssdm name="temp_out_2_14"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="549" st_id="83" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond2_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv233:5  %temp_out_2_14 = fdiv float %tmp_28, %scale

]]></node>
<StgValue><ssdm name="temp_out_2_14"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="550" st_id="84" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond2_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv233:5  %temp_out_2_14 = fdiv float %tmp_28, %scale

]]></node>
<StgValue><ssdm name="temp_out_2_14"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="551" st_id="85" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond2_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv233:5  %temp_out_2_14 = fdiv float %tmp_28, %scale

]]></node>
<StgValue><ssdm name="temp_out_2_14"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="552" st_id="86" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond2_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv233:5  %temp_out_2_14 = fdiv float %tmp_28, %scale

]]></node>
<StgValue><ssdm name="temp_out_2_14"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="553" st_id="87" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond2_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv233:5  %temp_out_2_14 = fdiv float %tmp_28, %scale

]]></node>
<StgValue><ssdm name="temp_out_2_14"/></StgValue>
</operation>

<operation id="554" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond2_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv233:12  %temp_out_2_12 = select i1 %sel_tmp20, float %temp_out_2_14, float %temp_out_2_6

]]></node>
<StgValue><ssdm name="temp_out_2_12"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="555" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond2_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv233:0  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="556" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond2_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv233:1  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str19) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="557" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond2_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
_ifconv233:2  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str19)

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="558" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond2_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
_ifconv233:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="559" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp><literal name="exitcond2_i_i_i" val="0"/>
<literal name="sel_tmp20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv233:7  %temp_out_2_7 = select i1 %sel_tmp19, float %temp_out_2_1_s, float %temp_out_2_14

]]></node>
<StgValue><ssdm name="temp_out_2_7"/></StgValue>
</operation>

<operation id="560" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond2_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv233:9  %temp_out_2_8 = select i1 %sel_tmp20, float %temp_out_2_1_s, float %temp_out_2_7

]]></node>
<StgValue><ssdm name="temp_out_2_8"/></StgValue>
</operation>

<operation id="561" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp><literal name="exitcond2_i_i_i" val="0"/>
<literal name="sel_tmp20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv233:10  %temp_out_2_9 = select i1 %sel_tmp19, float %temp_out_2_14, float %temp_out_1_1_s

]]></node>
<StgValue><ssdm name="temp_out_2_9"/></StgValue>
</operation>

<operation id="562" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond2_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv233:11  %temp_out_2_10 = select i1 %sel_tmp20, float %temp_out_1_1_s, float %temp_out_2_9

]]></node>
<StgValue><ssdm name="temp_out_2_10"/></StgValue>
</operation>

<operation id="563" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond2_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv233:13  %empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str19, i32 %tmp_21)

]]></node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="564" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond2_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="0" op_0_bw="0">
<![CDATA[
_ifconv233:14  br label %.preheader7.i.i.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="565" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="429" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader6.i.i.i:0  %j_3_i_i_i = phi i3 [ %j_10, %5 ], [ 3, %.preheader7.i.i.i ]

]]></node>
<StgValue><ssdm name="j_3_i_i_i"/></StgValue>
</operation>

<operation id="566" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="430" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader6.i.i.i:1  %exitcond1_i_i_i = icmp eq i3 %j_3_i_i_i, -2

]]></node>
<StgValue><ssdm name="exitcond1_i_i_i"/></StgValue>
</operation>

<operation id="567" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="431" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6.i.i.i:2  br i1 %exitcond1_i_i_i, label %.preheader.i.i.i, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="568" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond1_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="569" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond1_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str20) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="570" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond1_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  %tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str20)

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="571" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond1_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="572" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond1_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="2" op_0_bw="3">
<![CDATA[
:4  %tmp_43 = trunc i3 %j_3_i_i_i to i2

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="573" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond1_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %tmp_27_t = add i2 1, %tmp_43

]]></node>
<StgValue><ssdm name="tmp_27_t"/></StgValue>
</operation>

<operation id="574" st_id="89" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond1_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
:6  %tmp_37 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %temp_out_2_6, float %temp_out_1_1_s, float %temp_out_2_1_s, i2 %tmp_27_t)

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="575" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond1_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="64" op_0_bw="3">
<![CDATA[
:7  %tmp_24 = zext i3 %j_3_i_i_i to i64

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="576" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond1_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %ou_addr_1 = getelementptr inbounds [6 x float]* %ou, i64 0, i64 %tmp_24

]]></node>
<StgValue><ssdm name="ou_addr_1"/></StgValue>
</operation>

<operation id="577" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond1_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:9  store float %tmp_37, float* %ou_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="578" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond1_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:10  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str20, i32 %tmp_34)

]]></node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="579" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond1_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:11  %j_10 = add i3 1, %j_3_i_i_i

]]></node>
<StgValue><ssdm name="j_10"/></StgValue>
</operation>

<operation id="580" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond1_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader6.i.i.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="581" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="447" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader.i.i.i:0  %j_4_i_i_i = phi i2 [ %j_15, %_ifconv246 ], [ 0, %.preheader6.i.i.i ]

]]></node>
<StgValue><ssdm name="j_4_i_i_i"/></StgValue>
</operation>

<operation id="582" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="448" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i.i.i:1  %exitcond_i_i_i = icmp eq i2 %j_4_i_i_i, -1

]]></node>
<StgValue><ssdm name="exitcond_i_i_i"/></StgValue>
</operation>

<operation id="583" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="449" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i.i.i:2  %j_15 = add i2 %j_4_i_i_i, 1

]]></node>
<StgValue><ssdm name="j_15"/></StgValue>
</operation>

<operation id="584" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="450" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i.i:3  br i1 %exitcond_i_i_i, label %"hmm_hw<float, int, 3>.exit.i", label %_ifconv246

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="585" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv246:5  %sel_tmp23 = icmp eq i2 %j_4_i_i_i, 1

]]></node>
<StgValue><ssdm name="sel_tmp23"/></StgValue>
</operation>

<operation id="586" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv246:6  %input1_3_12 = select i1 %sel_tmp23, float %input1_3_6, float %input1_2_s

]]></node>
<StgValue><ssdm name="input1_3_12"/></StgValue>
</operation>

<operation id="587" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv246:7  %sel_tmp24 = icmp eq i2 %j_4_i_i_i, 0

]]></node>
<StgValue><ssdm name="sel_tmp24"/></StgValue>
</operation>

<operation id="588" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv246:8  %input1_3_13 = select i1 %sel_tmp24, float %input1_3_9, float %input1_3_12

]]></node>
<StgValue><ssdm name="input1_3_13"/></StgValue>
</operation>

<operation id="589" st_id="90" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
_ifconv246:9  %tmp_39 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %input2_2_4, float %input2_1_s, float %input2_2_s, i2 %j_4_i_i_i)

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="590" st_id="91" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv246:10  %tmp_32 = fmul float %input1_3_13, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="591" st_id="92" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv246:10  %tmp_32 = fmul float %input1_3_13, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="592" st_id="93" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv246:10  %tmp_32 = fmul float %input1_3_13, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="593" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv246:0  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="594" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv246:1  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str21) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="595" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
_ifconv246:2  %tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str21)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="596" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="455" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
_ifconv246:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="597" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="456" bw="64" op_0_bw="2">
<![CDATA[
_ifconv246:4  %tmp_31 = zext i2 %j_4_i_i_i to i64

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="598" st_id="94" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv246:10  %tmp_32 = fmul float %input1_3_13, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="599" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv246:11  %ou_addr_2 = getelementptr inbounds [6 x float]* %ou, i64 0, i64 %tmp_31

]]></node>
<StgValue><ssdm name="ou_addr_2"/></StgValue>
</operation>

<operation id="600" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
_ifconv246:12  store float %tmp_32, float* %ou_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="601" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv246:13  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str21, i32 %tmp_38)

]]></node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="602" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="0" op_0_bw="0">
<![CDATA[
_ifconv246:14  br label %.preheader.i.i.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="603" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="470" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %j7_0_i = phi i3 [ 0, %"hmm_hw<float, int, 3>.exit.i" ], [ %j_16, %9 ]

]]></node>
<StgValue><ssdm name="j7_0_i"/></StgValue>
</operation>

<operation id="604" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %exitcond_i = icmp eq i3 %j7_0_i, -2

]]></node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="605" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="472" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %j_16 = add i3 %j7_0_i, 1

]]></node>
<StgValue><ssdm name="j_16"/></StgValue>
</operation>

<operation id="606" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="473" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond_i, label %"wrapped_hmm_hw<float, int, 3, 4, 4, 5, 5>.exit", label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="607" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="64" op_0_bw="3">
<![CDATA[
:3  %tmp_33 = zext i3 %j7_0_i to i64

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="608" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %ou_addr_7 = getelementptr inbounds [6 x float]* %ou, i64 0, i64 %tmp_33

]]></node>
<StgValue><ssdm name="ou_addr_7"/></StgValue>
</operation>

<operation id="609" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %last_assign = icmp eq i3 %j7_0_i, -3

]]></node>
<StgValue><ssdm name="last_assign"/></StgValue>
</operation>

<operation id="610" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="32" op_0_bw="3">
<![CDATA[
:6  %ou_load = load float* %ou_addr_7, align 4

]]></node>
<StgValue><ssdm name="ou_load"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="611" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="612" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="613" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="614" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="32" op_0_bw="3">
<![CDATA[
:6  %ou_load = load float* %ou_addr_7, align 4

]]></node>
<StgValue><ssdm name="ou_load"/></StgValue>
</operation>

<operation id="615" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="32" op_0_bw="32">
<![CDATA[
:7  %val_assign = bitcast float %ou_load to i32

]]></node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="616" st_id="96" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="483" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="1" op_13_bw="5" op_14_bw="5">
<![CDATA[
:8  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %OUTPUT_STREAM_data_V, i4* %OUTPUT_STREAM_keep_V, i4* %OUTPUT_STREAM_strb_V, i4* %OUTPUT_STREAM_user_V, i1* %OUTPUT_STREAM_last_V, i5* %OUTPUT_STREAM_id_V, i5* %OUTPUT_STREAM_dest_V, i32 %val_assign, i4 -1, i4 -1, i4 0, i1 %last_assign, i5 0, i5 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="617" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:9  %empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_42)

]]></node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="618" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="619" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="487" bw="0">
<![CDATA[
wrapped_hmm_hw<float, int, 3, 4, 4, 5, 5>.exit:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
