!!!!   24    0    1 1594178753  Vf909                                         
! Copyright (c) Agilent Technologies, Inc. 1995-1996, 1998-2000, 2002-2003, 2006-2008
!IPG: rev 09.20p  Wed Jul 08 10:54:07 2020

connect "u1"

!IPG: User may add option statements here if needed.

ground bounce suppression   on
family "LVT"

!IPG: Connect test generated with CONNECTMAX value of 50

!IPG: Warning: TAP Reset Pin has been overridden. The following
!IPG:          TRST pin(s) will not be included in the disable section:
!IPG:
!IPG:    u1_c.U75
!IPG:    u8.E11
!IPG:
!IPG: TDI was moved to the end of the chain.
!IPG: TDO was moved to the end of the chain.

chain "u1_c_u1"
  tdi "LJTAG_TDI_HDR_3V3_MUX"
  tdo "LJTAG_TDO_HDR_3V3_MUX"
  tms "LJTAG_TMS_HDR_3V3_MUX"
  tck "LJTAG_TCK_HDR_3V3_MUX"
  trst "LJTAG_TRST_L_HDR_3V3"
  devices
    "u1_c", "custom_lib/b1510634101_bdx.bsdl", "LGA", no
    "u1_c_pch", "custom_lib/15-104798-01_pch.bsm", "bga", no
    "u8", "custom_lib/15-105116-01.bsm", "ITFBGA456_2", no
    "u1_i2", "custom_lib/b1510342501_i210.bsm", "I210", no
    "u1", "custom_lib/lcmxo3lf-1300-bga256.bsm", "cabga256", no
  end devices
end chain

!IPG: Family information could not be found for node LJTAG_TDI_HDR_3V3_MUX
!IPG: Family information could not be found for node LJTAG_TDO_HDR_3V3_MUX
!IPG: Family information could not be found for node LJTAG_TRST_L_HDR_3V3

disables "disable vector"
!IPG: Family information could not be found for node BDXDE_DRAM_PWROK
  node "BDXDE_DRAM_PWROK" hybrid default "1"
!IPG: Family information could not be found for node BMC_ENTEST_R
  node "BMC_ENTEST_R" hybrid default "1"
  node "BMCPHY_INT_M" family "TTL" hybrid default "1"
!IPG: Family information could not be found for node GPIOA0_JTSCAN
  node "GPIOA0_JTSCAN" hybrid default "1"
!IPG: Family information could not be found for node GPIOA1_JTSCAN
  node "GPIOA1_JTSCAN" hybrid default "0"
  node "LAN_PWRGOOD_C" hybrid default "1"
!IPG: Family information could not be found for node PWRGOOD_CPU_C
  node "PWRGOOD_CPU_C" hybrid default "1"
  node "UNNAMED_59_PI5A3157_I15_S" hybrid default "1"
!IPG: Family information could not be found for node WP_R
  node "WP_R" hybrid default "0"

  pcf order is nodes "BDXDE_DRAM_PWROK","BMC_ENTEST_R","BMCPHY_INT_M"
  pcf order is nodes "GPIOA0_JTSCAN","GPIOA1_JTSCAN","LAN_PWRGOOD_C"
  pcf order is nodes "PWRGOOD_CPU_C","UNNAMED_59_PI5A3157_I15_S","WP_R"
  unit "disable_1"
  pcf
  "111101110"
  end pcf
  end unit
end disables

!IPG: The disable section above disables or conditions the following pins:
!IPG:   a_u85.3

!IPG: Safeguard will ignore disabled outputs
disabled device "a_u85" pins 3
!IPG: with pin 6 on node "UNNAMED_59_PI5A3157_I15_S"

!IPG: User may add VCL pass-through statements here if needed.

nodes
  node "BMC_CPU_SPIFLASH_EN_L" hybrid test "u1.P12"
  node "BMC_CPU_SPIFLASH_SEL_AND" hybrid test "u1.R11"
  node "BMC_SEC_BOOT_JTAG_TCK" hybrid test "u1.N6"
  node "BMC_SEC_BOOT_JTAG_TDI" hybrid test "u1.N8"
  node "BMC_SEC_BOOT_JTAG_TDO" hybrid test "u1.P4"
  node "BMC_SEC_BOOT_JTAG_TRST_L" hybrid test "u1.T5"
  node "C105_SYNC_CPU_TO_FPGA_INTR_L_R" hybrid test "u1.N14"
  node "CLK50M_CPLD" hybrid test "u1.T7"
  node "CPLD_SPI_CS_L" hybrid test "u1.R12"
  node "CPLD_SPI_MISO" hybrid test "u1.T6"
  node "CPLD_SPI_MOSI" hybrid test "u1.P13"
  node "CPLD_SPI_SCK" hybrid test "u1.P6"
  node "CPU_FIVR_FAULT_1V" hybrid test "u1.R16"
  node "CPU_JTAG_CABLE_PRSNT_L" hybrid test "u1.T10"
  node "CPU_PCH_HOT_1V_L" hybrid test "u1.P16"
  node "CPU_SEC_BOOT_JTAG_TMS" hybrid test "u1.T9"
  node "FM_BDXDE_CATERR_GTL_N" hybrid test "u1.P15"
  node "HEARTBEAT_LED_L" hybrid test "u1.R3"
  node "JTAG_BMC_TDI_R" hybrid test "u1.P5"
!IPG TAP Conflict:   node "JTAG_BMC_TMS_R" hybrid test "u1.R4"
!IPG TAP Conflict:   node "JTAG_BMC_TRST_L_R" hybrid test "u1.R5"
!IPG TAP Conflict:   node "JTAG_TCK_3V3_I210" hybrid test "u1.R7"
  node "JTAG_TDO_3V3_I210" hybrid test "u1.P7"
  node "LJTAG_TCK_HDR_3V3" hybrid test "u1.R10"
  node "LJTAG_TDI_HDR_3V3" hybrid test "u1.N10"
  node "LJTAG_TDO_HDR_3V3" hybrid test "u1.T4"
!@node "LJTAG_TRST_L_HDR_3V3" hybrid test "u1.R9"
  node "PCH_BMFPGA_PERST_L" hybrid test "u1.P11"
  node "PCH_CONSOLE_TXD1" hybrid test "u1.R14"
  node "PCH_PLTRST_L" hybrid test "u1.T11"
!IPG TAP Conflict:   node "SRT_JTAG_BMC_TCK" hybrid test "u1.T3"
  node "VREF_P1V05" hybrid test "u1.N16"

!IPG: Disable problems, the following nodes retained for fixture wiring.
!IPG TAP Conflict:   node "BMCPHY_INT_M" hybrid test "u1.N7" !Not disabled
end nodes

!IPG: Inaccessible nodes
!IPG: node "_d_U1_R8"

!IPG: Family information could not be found for node BMC_CPU_SPIFLASH_EN_L
!IPG: Family information could not be found for node BMC_CPU_SPIFLASH_SEL_AND
!IPG: Family information could not be found for node BMC_SEC_BOOT_JTAG_TCK
!IPG: Family information could not be found for node BMC_SEC_BOOT_JTAG_TDI
!IPG: Family information could not be found for node BMC_SEC_BOOT_JTAG_TDO
!IPG: Family information could not be found for node BMC_SEC_BOOT_JTAG_TRST_L
!IPG: Family information could not be found for node C105_SYNC_CPU_TO_FPGA_INTR_L_R
!IPG: Family information could not be found for node CLK50M_CPLD
!IPG: Family information could not be found for node CPLD_SPI_CS_L
!IPG: Family information could not be found for node CPLD_SPI_MISO
!IPG: Family information could not be found for node CPLD_SPI_MOSI
!IPG: Family information could not be found for node CPLD_SPI_SCK
!IPG: Family information could not be found for node CPU_FIVR_FAULT_1V
!IPG: Family information could not be found for node CPU_JTAG_CABLE_PRSNT_L
!IPG: Family information could not be found for node CPU_PCH_HOT_1V_L
!IPG: Family information could not be found for node CPU_SEC_BOOT_JTAG_TMS
!IPG: Family information could not be found for node FM_BDXDE_CATERR_GTL_N
!IPG: Family information could not be found for node HEARTBEAT_LED_L
!IPG: Family information could not be found for node JTAG_BMC_TDI_R
!IPG: Family information could not be found for node JTAG_BMC_TMS_R
!IPG: Family information could not be found for node JTAG_BMC_TRST_L_R
!IPG: Family information could not be found for node JTAG_TCK_3V3_I210
!IPG: Family information could not be found for node JTAG_TDO_3V3_I210
!IPG: Family information could not be found for node LJTAG_TCK_HDR_3V3
!IPG: Family information could not be found for node LJTAG_TDI_HDR_3V3
!IPG: Family information could not be found for node LJTAG_TDO_HDR_3V3
!IPG: Family information could not be found for node LJTAG_TRST_L_HDR_3V3
!IPG: Family information could not be found for node PCH_BMFPGA_PERST_L
!IPG: Family information could not be found for node PCH_CONSOLE_TXD1
!IPG: Family information could not be found for node PCH_PLTRST_L
!IPG: Family information could not be found for node SRT_JTAG_BMC_TCK
!IPG: Family information could not be found for node VREF_P1V05
!IPG: Family information could not be found for node BMCPHY_INT_M
end connect

