

================================================================
== Vivado HLS Report for 'calcSIFTDescriptor12'
================================================================
* Date:           Wed Dec  5 18:30:29 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SIFT
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  288|  288|         1|          1|          1|   288|    yes   |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1  |    ?|    ?|        58|          8|          8|     ?|    yes   |
        |- Loop 3     |  128|  128|         2|          1|          1|   128|    yes   |
        |- Loop 4     |  129|  129|         3|          1|          1|   128|    yes   |
        |- Loop 5     |  129|  129|         3|          1|          1|   128|    yes   |
        |- Loop 6     |  129|  129|         3|          1|          1|   128|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 8, depth = 58
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 124
* Pipeline : 6
  Pipeline-0 : II = 1, D = 1, States = { 25 }
  Pipeline-1 : II = 8, D = 58, States = { 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 }
  Pipeline-2 : II = 1, D = 2, States = { 87 88 }
  Pipeline-3 : II = 1, D = 3, States = { 90 91 92 }
  Pipeline-4 : II = 1, D = 3, States = { 99 100 101 }
  Pipeline-5 : II = 1, D = 3, States = { 121 122 123 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / (exitcond_flatten1)
	25  / (!exitcond_flatten1)
26 --> 
	27  / true
27 --> 
	28  / (!tmp_397)
	87  / (tmp_397)
28 --> 
	86  / (tmp_402)
	29  / (!tmp_402)
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	28  / true
86 --> 
	27  / true
87 --> 
	89  / (exitcond_flatten3)
	88  / (!exitcond_flatten3)
88 --> 
	87  / true
89 --> 
	90  / true
90 --> 
	93  / (exitcond7)
	91  / (!exitcond7)
91 --> 
	92  / true
92 --> 
	90  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	102  / (exitcond9)
	100  / (!exitcond9)
100 --> 
	101  / true
101 --> 
	99  / true
102 --> 
	103  / (tmp_472)
	120  / (!tmp_472)
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	120  / (tmp_478) | (tmp_482) | (!tmp_479) | (!tmp_483)
	119  / (!tmp_478 & !tmp_482 & tmp_479 & tmp_483)
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	124  / (exitcond)
	122  / (!exitcond)
122 --> 
	123  / true
123 --> 
	121  / true
124 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.45>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%angle_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %angle_V)"   --->   Operation 125 'read' 'angle_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%hist_V = alloca [288 x i32], align 4" [./sift.h:491]   --->   Operation 126 'alloca' 'hist_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%desc_buf_val_V = alloca [128 x i32], align 4" [./sift.h:557]   --->   Operation 127 'alloca' 'desc_buf_val_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_1 : Operation 128 [1/1] (1.31ns)   --->   "%tmp_358 = icmp eq i32 %angle_V_read, 0" [./sift.h:484]   --->   Operation 128 'icmp' 'tmp_358' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%is_neg_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %angle_V_read, i32 31)" [./sift.h:484]   --->   Operation 129 'bitselect' 'is_neg_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (1.57ns)   --->   "%tmp_359 = sub nsw i32 0, %angle_V_read" [./sift.h:484]   --->   Operation 130 'sub' 'tmp_359' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.45ns)   --->   "%p_Val2_155 = select i1 %is_neg_3, i32 %tmp_359, i32 %angle_V_read" [./sift.h:484]   --->   Operation 131 'select' 'p_Val2_155' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%p_Result_164 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_155, i32 31, i32 0)" [./sift.h:484]   --->   Operation 132 'partselect' 'p_Result_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (1.62ns)   --->   "%num_zeros_3 = call i32 @llvm.cttz.i32(i32 %p_Result_164, i1 true) nounwind" [./sift.h:484]   --->   Operation 133 'cttz' 'num_zeros_3' <Predicate = true> <Delay = 1.62> <Core = "CTTZ">   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (1.79ns)   --->   "%tmp32_V_27 = shl i32 %p_Val2_155, %num_zeros_3" [./sift.h:484]   --->   Operation 134 'shl' 'tmp32_V_27' <Predicate = true> <Delay = 1.79> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_1129 = trunc i32 %num_zeros_3 to i8" [./sift.h:484]   --->   Operation 135 'trunc' 'tmp_1129' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.28>
ST_2 : Operation 136 [2/2] (8.28ns)   --->   "%f_8 = uitofp i32 %tmp32_V_27 to float" [./sift.h:484]   --->   Operation 136 'uitofp' 'f_8' <Predicate = (!tmp_358)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.28>
ST_3 : Operation 137 [1/2] (8.28ns)   --->   "%f_8 = uitofp i32 %tmp32_V_27 to float" [./sift.h:484]   --->   Operation 137 'uitofp' 'f_8' <Predicate = (!tmp_358)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%tmp32_V_44 = bitcast float %f_8 to i32" [./sift.h:484]   --->   Operation 138 'bitcast' 'tmp32_V_44' <Predicate = (!tmp_358)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%p_Result_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_44, i32 23, i32 30)" [./sift.h:484]   --->   Operation 139 'partselect' 'p_Result_21' <Predicate = (!tmp_358)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.80>
ST_4 : Operation 140 [1/1] (0.98ns)   --->   "%tmp_360 = icmp ne i8 %p_Result_21, -98" [./sift.h:484]   --->   Operation 140 'icmp' 'tmp_360' <Predicate = (!tmp_358)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_361 = sub i8 -114, %tmp_1129" [./sift.h:484]   --->   Operation 141 'sub' 'tmp_361' <Predicate = (!tmp_358)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_362 = zext i1 %tmp_360 to i8" [./sift.h:484]   --->   Operation 142 'zext' 'tmp_362' <Predicate = (!tmp_358)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (1.81ns) (root node of TernaryAdder)   --->   "%p_Repl2_51_trunc = add i8 %tmp_362, %tmp_361" [./sift.h:484]   --->   Operation 143 'add' 'p_Repl2_51_trunc' <Predicate = (!tmp_358)> <Delay = 1.81> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_363 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg_3, i8 %p_Repl2_51_trunc)" [./sift.h:484]   --->   Operation 144 'bitconcatenate' 'tmp_363' <Predicate = (!tmp_358)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%p_Result_165 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_44, i9 %tmp_363, i32 23, i32 31)" [./sift.h:484]   --->   Operation 145 'partset' 'p_Result_165' <Predicate = (!tmp_358)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%f_9 = bitcast i32 %p_Result_165 to float" [./sift.h:484]   --->   Operation 146 'bitcast' 'f_9' <Predicate = (!tmp_358)> <Delay = 0.00>
ST_5 : Operation 147 [2/2] (7.30ns)   --->   "%phitmp2 = fmul float %f_9, 0xC00921FB40000000" [./sift.h:484]   --->   Operation 147 'fmul' 'phitmp2' <Predicate = (!tmp_358)> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.76>
ST_6 : Operation 148 [1/2] (7.30ns)   --->   "%phitmp2 = fmul float %f_9, 0xC00921FB40000000" [./sift.h:484]   --->   Operation 148 'fmul' 'phitmp2' <Predicate = (!tmp_358)> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.45ns)   --->   "%p_03_i5 = select i1 %tmp_358, float -0.000000e+00, float %phitmp2" [./sift.h:484]   --->   Operation 149 'select' 'p_03_i5' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.34>
ST_7 : Operation 150 [7/7] (8.34ns)   --->   "%theta = fdiv float %p_03_i5, 1.800000e+02" [./sift.h:484]   --->   Operation 150 'fdiv' 'theta' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.34>
ST_8 : Operation 151 [6/7] (8.34ns)   --->   "%theta = fdiv float %p_03_i5, 1.800000e+02" [./sift.h:484]   --->   Operation 151 'fdiv' 'theta' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.34>
ST_9 : Operation 152 [5/7] (8.34ns)   --->   "%theta = fdiv float %p_03_i5, 1.800000e+02" [./sift.h:484]   --->   Operation 152 'fdiv' 'theta' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.34>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%sigma_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sigma_V)"   --->   Operation 153 'read' 'sigma_V_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (1.31ns)   --->   "%tmp = icmp eq i32 %sigma_V_read, 0" [./sift.h:482]   --->   Operation 154 'icmp' 'tmp' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%is_neg = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sigma_V_read, i32 31)" [./sift.h:482]   --->   Operation 155 'bitselect' 'is_neg' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (1.57ns)   --->   "%tmp_s = sub nsw i32 0, %sigma_V_read" [./sift.h:482]   --->   Operation 156 'sub' 'tmp_s' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 157 [1/1] (0.45ns)   --->   "%p_Val2_153 = select i1 %is_neg, i32 %tmp_s, i32 %sigma_V_read" [./sift.h:482]   --->   Operation 157 'select' 'p_Val2_153' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%p_Result_159 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_153, i32 31, i32 0)" [./sift.h:482]   --->   Operation 158 'partselect' 'p_Result_159' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (1.62ns)   --->   "%num_zeros = call i32 @llvm.cttz.i32(i32 %p_Result_159, i1 true) nounwind" [./sift.h:482]   --->   Operation 159 'cttz' 'num_zeros' <Predicate = true> <Delay = 1.62> <Core = "CTTZ">   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 160 [1/1] (1.79ns)   --->   "%tmp32_V_23 = shl i32 %p_Val2_153, %num_zeros" [./sift.h:482]   --->   Operation 160 'shl' 'tmp32_V_23' <Predicate = true> <Delay = 1.79> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_1121 = trunc i32 %num_zeros to i8" [./sift.h:482]   --->   Operation 161 'trunc' 'tmp_1121' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 162 [4/7] (8.34ns)   --->   "%theta = fdiv float %p_03_i5, 1.800000e+02" [./sift.h:484]   --->   Operation 162 'fdiv' 'theta' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.34>
ST_11 : Operation 163 [2/2] (8.28ns)   --->   "%f_7 = uitofp i32 %tmp32_V_23 to float" [./sift.h:482]   --->   Operation 163 'uitofp' 'f_7' <Predicate = (!tmp)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 164 [3/7] (8.34ns)   --->   "%theta = fdiv float %p_03_i5, 1.800000e+02" [./sift.h:484]   --->   Operation 164 'fdiv' 'theta' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.34>
ST_12 : Operation 165 [1/2] (8.28ns)   --->   "%f_7 = uitofp i32 %tmp32_V_23 to float" [./sift.h:482]   --->   Operation 165 'uitofp' 'f_7' <Predicate = (!tmp)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%tmp32_V = bitcast float %f_7 to i32" [./sift.h:482]   --->   Operation 166 'bitcast' 'tmp32_V' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V, i32 23, i32 30)" [./sift.h:482]   --->   Operation 167 'partselect' 'p_Result_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 168 [2/7] (8.34ns)   --->   "%theta = fdiv float %p_03_i5, 1.800000e+02" [./sift.h:484]   --->   Operation 168 'fdiv' 'theta' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.34>
ST_13 : Operation 169 [1/1] (0.98ns)   --->   "%tmp_352 = icmp ne i8 %p_Result_s, -98" [./sift.h:482]   --->   Operation 169 'icmp' 'tmp_352' <Predicate = (!tmp)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_353 = sub i8 -114, %tmp_1121" [./sift.h:482]   --->   Operation 170 'sub' 'tmp_353' <Predicate = (!tmp)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_354 = zext i1 %tmp_352 to i8" [./sift.h:482]   --->   Operation 171 'zext' 'tmp_354' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (1.81ns) (root node of TernaryAdder)   --->   "%p_Repl2_48_trunc = add i8 %tmp_354, %tmp_353" [./sift.h:482]   --->   Operation 172 'add' 'p_Repl2_48_trunc' <Predicate = (!tmp)> <Delay = 1.81> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_355 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg, i8 %p_Repl2_48_trunc)" [./sift.h:482]   --->   Operation 173 'bitconcatenate' 'tmp_355' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%p_Result_160 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V, i9 %tmp_355, i32 23, i32 31)" [./sift.h:482]   --->   Operation 174 'partset' 'p_Result_160' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 175 [1/7] (8.34ns)   --->   "%theta = fdiv float %p_03_i5, 1.800000e+02" [./sift.h:484]   --->   Operation 175 'fdiv' 'theta' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 176 [1/1] (0.00ns)   --->   "%f = bitcast i32 %p_Result_160 to float" [./sift.h:482]   --->   Operation 176 'bitcast' 'f' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 177 [2/2] (7.30ns)   --->   "%phitmp = fmul float %f, 3.000000e+00" [./sift.h:482]   --->   Operation 177 'fmul' 'phitmp' <Predicate = (!tmp)> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 178 [2/2] (2.61ns)   --->   "%tmp_i_i_i = call fastcc float @"sin_or_cos<float>"(float %theta, i1 zeroext true) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:126->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:44->./sift.h:485]   --->   Operation 178 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 2.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 179 [2/2] (2.61ns)   --->   "%tmp_i_i_i1 = call fastcc float @"sin_or_cos<float>"(float %theta, i1 zeroext false) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:9->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:41->./sift.h:486]   --->   Operation 179 'call' 'tmp_i_i_i1' <Predicate = true> <Delay = 2.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 7.76>
ST_15 : Operation 180 [1/2] (7.30ns)   --->   "%phitmp = fmul float %f, 3.000000e+00" [./sift.h:482]   --->   Operation 180 'fmul' 'phitmp' <Predicate = (!tmp)> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 181 [1/1] (0.45ns)   --->   "%hist_width = select i1 %tmp, float 0.000000e+00, float %phitmp" [./sift.h:482]   --->   Operation 181 'select' 'hist_width' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 182 [1/2] (1.47ns)   --->   "%tmp_i_i_i = call fastcc float @"sin_or_cos<float>"(float %theta, i1 zeroext true) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:126->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:44->./sift.h:485]   --->   Operation 182 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 1.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 183 [1/2] (1.47ns)   --->   "%tmp_i_i_i1 = call fastcc float @"sin_or_cos<float>"(float %theta, i1 zeroext false) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:9->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:41->./sift.h:486]   --->   Operation 183 'call' 'tmp_i_i_i1' <Predicate = true> <Delay = 1.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 8.34>
ST_16 : Operation 184 [7/7] (8.34ns)   --->   "%v_assign = fdiv float %tmp_i_i_i, %hist_width" [./sift.h:485]   --->   Operation 184 'fdiv' 'v_assign' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 185 [7/7] (8.34ns)   --->   "%v_assign_1 = fdiv float %tmp_i_i_i1, %hist_width" [./sift.h:486]   --->   Operation 185 'fdiv' 'v_assign_1' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.34>
ST_17 : Operation 186 [6/7] (8.34ns)   --->   "%v_assign = fdiv float %tmp_i_i_i, %hist_width" [./sift.h:485]   --->   Operation 186 'fdiv' 'v_assign' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 187 [6/7] (8.34ns)   --->   "%v_assign_1 = fdiv float %tmp_i_i_i1, %hist_width" [./sift.h:486]   --->   Operation 187 'fdiv' 'v_assign_1' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.34>
ST_18 : Operation 188 [1/1] (0.00ns)   --->   "%img_cols_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %img_cols_read)"   --->   Operation 188 'read' 'img_cols_read_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 189 [1/1] (0.00ns)   --->   "%img_rows_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %img_rows_read)"   --->   Operation 189 'read' 'img_rows_read_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 190 [2/2] (7.30ns)   --->   "%tmp_356 = fmul float %hist_width, 0x3FE6A09E60000000" [./sift.h:483]   --->   Operation 190 'fmul' 'tmp_356' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 191 [5/7] (8.34ns)   --->   "%v_assign = fdiv float %tmp_i_i_i, %hist_width" [./sift.h:485]   --->   Operation 191 'fdiv' 'v_assign' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 192 [5/7] (8.34ns)   --->   "%v_assign_1 = fdiv float %tmp_i_i_i1, %hist_width" [./sift.h:486]   --->   Operation 192 'fdiv' 'v_assign_1' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 193 [1/1] (5.02ns)   --->   "%tmp_391 = mul nsw i32 %img_rows_read_1, %img_rows_read_1" [./sift.h:490]   --->   Operation 193 'mul' 'tmp_391' <Predicate = true> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 194 [1/1] (5.02ns)   --->   "%tmp_392 = mul nsw i32 %img_cols_read_1, %img_cols_read_1" [./sift.h:490]   --->   Operation 194 'mul' 'tmp_392' <Predicate = true> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 195 [1/1] (1.57ns)   --->   "%xf_V = add nsw i32 %tmp_391, %tmp_392" [./sift.h:490]   --->   Operation 195 'add' 'xf_V' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.34>
ST_19 : Operation 196 [1/2] (7.30ns)   --->   "%tmp_356 = fmul float %hist_width, 0x3FE6A09E60000000" [./sift.h:483]   --->   Operation 196 'fmul' 'tmp_356' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 197 [4/7] (8.34ns)   --->   "%v_assign = fdiv float %tmp_i_i_i, %hist_width" [./sift.h:485]   --->   Operation 197 'fdiv' 'v_assign' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 198 [4/7] (8.34ns)   --->   "%v_assign_1 = fdiv float %tmp_i_i_i1, %hist_width" [./sift.h:486]   --->   Operation 198 'fdiv' 'v_assign_1' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 199 [5/5] (4.91ns)   --->   "%p_Val2_i_i = call fastcc i16 @"sqrt_fixed<32, 32>"(i32 %xf_V) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./sift.h:490]   --->   Operation 199 'call' 'p_Val2_i_i' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 200 [2/2] (7.30ns)   --->   "%x_assign_s = fmul float %tmp_356, 5.000000e+00" [./sift.h:483]   --->   Operation 200 'fmul' 'x_assign_s' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 201 [3/7] (8.34ns)   --->   "%v_assign = fdiv float %tmp_i_i_i, %hist_width" [./sift.h:485]   --->   Operation 201 'fdiv' 'v_assign' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 202 [3/7] (8.34ns)   --->   "%v_assign_1 = fdiv float %tmp_i_i_i1, %hist_width" [./sift.h:486]   --->   Operation 202 'fdiv' 'v_assign_1' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 203 [4/5] (8.75ns)   --->   "%p_Val2_i_i = call fastcc i16 @"sqrt_fixed<32, 32>"(i32 %xf_V) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./sift.h:490]   --->   Operation 203 'call' 'p_Val2_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 204 [1/2] (7.30ns)   --->   "%x_assign_s = fmul float %tmp_356, 5.000000e+00" [./sift.h:483]   --->   Operation 204 'fmul' 'x_assign_s' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 205 [2/7] (8.34ns)   --->   "%v_assign = fdiv float %tmp_i_i_i, %hist_width" [./sift.h:485]   --->   Operation 205 'fdiv' 'v_assign' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 206 [2/7] (8.34ns)   --->   "%v_assign_1 = fdiv float %tmp_i_i_i1, %hist_width" [./sift.h:486]   --->   Operation 206 'fdiv' 'v_assign_1' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 207 [3/5] (8.75ns)   --->   "%p_Val2_i_i = call fastcc i16 @"sqrt_fixed<32, 32>"(i32 %xf_V) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./sift.h:490]   --->   Operation 207 'call' 'p_Val2_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 8.75>
ST_22 : Operation 208 [1/1] (0.00ns)   --->   "%t_V_18 = bitcast float %x_assign_s to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:483]   --->   Operation 208 'bitcast' 't_V_18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 209 [1/1] (0.00ns)   --->   "%loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %t_V_18, i32 23, i32 30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:280->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:483]   --->   Operation 209 'partselect' 'loc_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 210 [1/1] (0.98ns)   --->   "%tmp_i_i = icmp ult i8 %loc_V, 126" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:483]   --->   Operation 210 'icmp' 'tmp_i_i' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 211 [1/1] (0.98ns)   --->   "%tmp_1685_i_i = icmp ugt i8 %loc_V, -106" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:483]   --->   Operation 211 'icmp' 'tmp_1685_i_i' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 212 [1/1] (0.00ns)   --->   "%index_V = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %t_V_18, i32 23, i32 27)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:206->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:483]   --->   Operation 212 'partselect' 'index_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_1686_i_i = zext i5 %index_V to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:483]   --->   Operation 213 'zext' 'tmp_1686_i_i' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 214 [1/1] (0.00ns)   --->   "%mask_table1685_addr = getelementptr [32 x i23]* @mask_table1685, i64 0, i64 %tmp_1686_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:483]   --->   Operation 214 'getelementptr' 'mask_table1685_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 215 [2/2] (1.99ns)   --->   "%mask = load i23* %mask_table1685_addr, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:483]   --->   Operation 215 'load' 'mask' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_22 : Operation 216 [1/1] (0.00ns)   --->   "%one_half_table2681_a = getelementptr [32 x i24]* @one_half_table2681, i64 0, i64 %tmp_1686_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:483]   --->   Operation 216 'getelementptr' 'one_half_table2681_a' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 217 [2/2] (1.99ns)   --->   "%one_half = load i24* %one_half_table2681_a, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:483]   --->   Operation 217 'load' 'one_half' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_22 : Operation 218 [1/7] (8.34ns)   --->   "%v_assign = fdiv float %tmp_i_i_i, %hist_width" [./sift.h:485]   --->   Operation 218 'fdiv' 'v_assign' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 219 [1/7] (8.34ns)   --->   "%v_assign_1 = fdiv float %tmp_i_i_i1, %hist_width" [./sift.h:486]   --->   Operation 219 'fdiv' 'v_assign_1' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 220 [2/5] (8.75ns)   --->   "%p_Val2_i_i = call fastcc i16 @"sqrt_fixed<32, 32>"(i32 %xf_V) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./sift.h:490]   --->   Operation 220 'call' 'p_Val2_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 7.40>
ST_23 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp65)   --->   "%p_Result_s_205 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %t_V_18, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:279->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:483]   --->   Operation 221 'bitselect' 'p_Result_s_205' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_23 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp65)   --->   "%p_Result_161 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_s_205, i31 0)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:197->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:483]   --->   Operation 222 'bitconcatenate' 'p_Result_161' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_23 : Operation 223 [1/2] (1.99ns)   --->   "%mask = load i23* %mask_table1685_addr, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:483]   --->   Operation 223 'load' 'mask' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_23 : Operation 224 [1/2] (1.99ns)   --->   "%one_half = load i24* %one_half_table2681_a, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:483]   --->   Operation 224 'load' 'one_half' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_23 : Operation 225 [1/1] (0.00ns)   --->   "%one_half_i_i_cast = zext i24 %one_half to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:483]   --->   Operation 225 'zext' 'one_half_i_i_cast' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_23 : Operation 226 [1/1] (1.57ns)   --->   "%p_Val2_50 = add i32 %one_half_i_i_cast, %t_V_18" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:483]   --->   Operation 226 'add' 'p_Val2_50' <Predicate = (!tmp_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp65)   --->   "%loc_V_18 = trunc i32 %p_Val2_50 to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:286->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:287->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:483]   --->   Operation 227 'trunc' 'loc_V_18' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_23 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp65)   --->   "%tmp_1688_i_i = xor i23 %mask, -1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:212->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:483]   --->   Operation 228 'xor' 'tmp_1688_i_i' <Predicate = (!tmp_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp65)   --->   "%xs_sig_V = and i23 %loc_V_18, %tmp_1688_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:212->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:483]   --->   Operation 229 'and' 'xs_sig_V' <Predicate = (!tmp_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp65)   --->   "%tmp_357 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %p_Val2_50, i32 23, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:213->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:483]   --->   Operation 230 'partselect' 'tmp_357' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_23 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp65)   --->   "%p_Result_162 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_357, i23 %xs_sig_V)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:213->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:483]   --->   Operation 231 'bitconcatenate' 'p_Result_162' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_23 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp65)   --->   "%sel_tmp65_v = select i1 %tmp_i_i, i32 %p_Result_161, i32 %p_Result_162" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:268->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:483]   --->   Operation 232 'select' 'sel_tmp65_v' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 233 [1/1] (0.51ns) (out node of the LUT)   --->   "%sel_tmp65 = bitcast i32 %sel_tmp65_v to float" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:268->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:483]   --->   Operation 233 'bitcast' 'sel_tmp65' <Predicate = true> <Delay = 0.51>
ST_23 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node x_assign_66)   --->   "%sel_tmp66 = xor i1 %tmp_i_i, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:483]   --->   Operation 234 'xor' 'sel_tmp66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node x_assign_66)   --->   "%sel_tmp67 = and i1 %tmp_1685_i_i, %sel_tmp66" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:483]   --->   Operation 235 'and' 'sel_tmp67' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 236 [1/1] (0.46ns) (out node of the LUT)   --->   "%x_assign_66 = select i1 %sel_tmp67, float %x_assign_s, float %sel_tmp65" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:268->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:483]   --->   Operation 236 'select' 'x_assign_66' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 237 [1/1] (2.65ns)   --->   "%d_assign_s = fpext float %v_assign to double" [./sift.h:485]   --->   Operation 237 'fpext' 'd_assign_s' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 238 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign_s to i64" [./sift.h:485]   --->   Operation 238 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_1130 = trunc i64 %ireg_V to i63" [./sift.h:485]   --->   Operation 239 'trunc' 'tmp_1130' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 240 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [./sift.h:485]   --->   Operation 240 'bitselect' 'isneg' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 241 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [./sift.h:485]   --->   Operation 241 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_1132 = trunc i64 %ireg_V to i52" [./sift.h:485]   --->   Operation 242 'trunc' 'tmp_1132' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 243 [1/1] (1.33ns)   --->   "%tmp_366 = icmp eq i63 %tmp_1130, 0" [./sift.h:485]   --->   Operation 243 'icmp' 'tmp_366' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 244 [1/1] (2.65ns)   --->   "%d_assign_1 = fpext float %v_assign_1 to double" [./sift.h:486]   --->   Operation 244 'fpext' 'd_assign_1' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 245 [1/1] (0.00ns)   --->   "%ireg_V_1 = bitcast double %d_assign_1 to i64" [./sift.h:486]   --->   Operation 245 'bitcast' 'ireg_V_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_1136 = trunc i64 %ireg_V_1 to i63" [./sift.h:486]   --->   Operation 246 'trunc' 'tmp_1136' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 247 [1/1] (0.00ns)   --->   "%isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)" [./sift.h:486]   --->   Operation 247 'bitselect' 'isneg_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 248 [1/1] (0.00ns)   --->   "%exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)" [./sift.h:486]   --->   Operation 248 'partselect' 'exp_tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_1138 = trunc i64 %ireg_V_1 to i52" [./sift.h:486]   --->   Operation 249 'trunc' 'tmp_1138' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 250 [1/1] (1.33ns)   --->   "%tmp_377 = icmp eq i63 %tmp_1136, 0" [./sift.h:486]   --->   Operation 250 'icmp' 'tmp_377' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 251 [1/5] (7.40ns)   --->   "%p_Val2_i_i = call fastcc i16 @"sqrt_fixed<32, 32>"(i32 %xf_V) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./sift.h:490]   --->   Operation 251 'call' 'p_Val2_i_i' <Predicate = true> <Delay = 7.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 8.64>
ST_24 : Operation 252 [1/1] (0.00ns)   --->   "%descriptor_val_offse = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %descriptor_val_offset)"   --->   Operation 252 'read' 'descriptor_val_offse' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 253 [1/1] (0.00ns)   --->   "%y0_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %y0)"   --->   Operation 253 'read' 'y0_read' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 254 [1/1] (0.00ns)   --->   "%x0_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x0)"   --->   Operation 254 'read' 'x0_read' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 255 [1/1] (0.00ns)   --->   "%img_val_V_offset_rea = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %img_val_V_offset)"   --->   Operation 255 'read' 'img_val_V_offset_rea' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_1119 = trunc i32 %descriptor_val_offse to i10"   --->   Operation 256 'trunc' 'tmp_1119' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_198_cast = call i17 @_ssdm_op_BitConcatenate.i17.i10.i7(i10 %tmp_1119, i7 0)"   --->   Operation 257 'bitconcatenate' 'tmp_198_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 258 [1/1] (0.00ns)   --->   "%p_Val2_128 = bitcast float %x_assign_66 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:483]   --->   Operation 258 'bitcast' 'p_Val2_128' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 259 [1/1] (0.00ns)   --->   "%p_Result_163 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_128, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:279->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:483]   --->   Operation 259 'bitselect' 'p_Result_163' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 260 [1/1] (0.00ns)   --->   "%loc_V_19 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_128, i32 23, i32 30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:280->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:483]   --->   Operation 260 'partselect' 'loc_V_19' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 261 [1/1] (0.00ns)   --->   "%loc_V_20 = trunc i32 %p_Val2_128 to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:281->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:483]   --->   Operation 261 'trunc' 'loc_V_20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_1701_i_i_i = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_20, i1 false)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:483]   --->   Operation 262 'bitconcatenate' 'tmp_1701_i_i_i' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_55)   --->   "%tmp_1701_i_i_i_cast2 = zext i25 %tmp_1701_i_i_i to i79" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:483]   --->   Operation 263 'zext' 'tmp_1701_i_i_i_cast2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i_cast = zext i8 %loc_V_19 to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:483]   --->   Operation 264 'zext' 'tmp_i_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 265 [1/1] (1.28ns)   --->   "%sh_assign = add i9 -127, %tmp_i_i_i_i_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:483]   --->   Operation 265 'add' 'sh_assign' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 266 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:483]   --->   Operation 266 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 267 [1/1] (1.28ns)   --->   "%tmp_1702_i_i_i = sub i8 127, %loc_V_19" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:483]   --->   Operation 267 'sub' 'tmp_1702_i_i_i' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_1702_i_i_i_cast = sext i8 %tmp_1702_i_i_i to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:483]   --->   Operation 268 'sext' 'tmp_1702_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 269 [1/1] (0.42ns)   --->   "%sh_assign_6 = select i1 %isNeg, i9 %tmp_1702_i_i_i_cast, i9 %sh_assign" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:483]   --->   Operation 269 'select' 'sh_assign_6' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_55)   --->   "%sh_assign_6_i_i_i_ca = sext i9 %sh_assign_6 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:483]   --->   Operation 270 'sext' 'sh_assign_6_i_i_i_ca' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_55)   --->   "%sh_assign_6_i_i_i_ca_5 = sext i9 %sh_assign_6 to i25" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:483]   --->   Operation 271 'sext' 'sh_assign_6_i_i_i_ca_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_55)   --->   "%tmp_1703_i_i_i = zext i32 %sh_assign_6_i_i_i_ca to i79" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:483]   --->   Operation 272 'zext' 'tmp_1703_i_i_i' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_55)   --->   "%tmp_1704_i_i_i = lshr i25 %tmp_1701_i_i_i, %sh_assign_6_i_i_i_ca_5" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:483]   --->   Operation 273 'lshr' 'tmp_1704_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_55)   --->   "%tmp_1705_i_i_i = shl i79 %tmp_1701_i_i_i_cast2, %tmp_1703_i_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:483]   --->   Operation 274 'shl' 'tmp_1705_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_55)   --->   "%tmp_1127 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_1704_i_i_i, i32 24)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:483]   --->   Operation 275 'bitselect' 'tmp_1127' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_55)   --->   "%tmp_200 = zext i1 %tmp_1127 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:483]   --->   Operation 276 'zext' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_55)   --->   "%tmp_201 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %tmp_1705_i_i_i, i32 24, i32 55)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:483]   --->   Operation 277 'partselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 278 [1/1] (1.80ns) (out node of the LUT)   --->   "%p_Val2_55 = select i1 %isNeg, i32 %tmp_200, i32 %tmp_201" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:483]   --->   Operation 278 'select' 'p_Val2_55' <Predicate = true> <Delay = 1.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 279 [1/1] (1.57ns)   --->   "%p_Val2_i_i_i = sub i32 0, %p_Val2_55" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:483]   --->   Operation 279 'sub' 'p_Val2_i_i_i' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 280 [1/1] (0.45ns)   --->   "%p_Val2_154 = select i1 %p_Result_163, i32 %p_Val2_i_i_i, i32 %p_Val2_55" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:483]   --->   Operation 280 'select' 'p_Val2_154' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_364 = zext i11 %exp_tmp_V to i12" [./sift.h:485]   --->   Operation 281 'zext' 'tmp_364' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_365 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1132)" [./sift.h:485]   --->   Operation 282 'bitconcatenate' 'tmp_365' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 283 [1/1] (0.00ns)   --->   "%p_Result_166 = zext i53 %tmp_365 to i54" [./sift.h:485]   --->   Operation 283 'zext' 'p_Result_166' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 284 [1/1] (1.67ns)   --->   "%man_V_7 = sub i54 0, %p_Result_166" [./sift.h:485]   --->   Operation 284 'sub' 'man_V_7' <Predicate = (isneg)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 285 [1/1] (0.53ns)   --->   "%man_V_8 = select i1 %isneg, i54 %man_V_7, i54 %p_Result_166" [./sift.h:485]   --->   Operation 285 'select' 'man_V_8' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 286 [1/1] (1.26ns)   --->   "%F2 = sub i12 1075, %tmp_364" [./sift.h:485]   --->   Operation 286 'sub' 'F2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 287 [1/1] (1.11ns)   --->   "%tmp_367 = icmp sgt i12 %F2, 16" [./sift.h:485]   --->   Operation 287 'icmp' 'tmp_367' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 288 [1/1] (1.26ns)   --->   "%tmp_368 = add i12 -16, %F2" [./sift.h:485]   --->   Operation 288 'add' 'tmp_368' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 289 [1/1] (1.26ns)   --->   "%tmp_369 = sub i12 16, %F2" [./sift.h:485]   --->   Operation 289 'sub' 'tmp_369' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 290 [1/1] (0.55ns)   --->   "%sh_amt = select i1 %tmp_367, i12 %tmp_368, i12 %tmp_369" [./sift.h:485]   --->   Operation 290 'select' 'sh_amt' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 291 [1/1] (0.00ns)   --->   "%sh_amt_cast = sext i12 %sh_amt to i32" [./sift.h:485]   --->   Operation 291 'sext' 'sh_amt_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 292 [1/1] (1.11ns)   --->   "%tmp_370 = icmp eq i12 %F2, 16" [./sift.h:485]   --->   Operation 292 'icmp' 'tmp_370' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_1133 = trunc i54 %man_V_8 to i32" [./sift.h:485]   --->   Operation 293 'trunc' 'tmp_1133' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 294 [1/1] (1.11ns)   --->   "%tmp_371 = icmp ult i12 %sh_amt, 54" [./sift.h:485]   --->   Operation 294 'icmp' 'tmp_371' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_1134 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)" [./sift.h:485]   --->   Operation 295 'partselect' 'tmp_1134' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 296 [1/1] (0.94ns)   --->   "%icmp = icmp eq i7 %tmp_1134, 0" [./sift.h:485]   --->   Operation 296 'icmp' 'icmp' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp86)   --->   "%tmp_372 = zext i32 %sh_amt_cast to i54" [./sift.h:485]   --->   Operation 297 'zext' 'tmp_372' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp86)   --->   "%tmp_373 = ashr i54 %man_V_8, %tmp_372" [./sift.h:485]   --->   Operation 298 'ashr' 'tmp_373' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp86)   --->   "%tmp_1135 = trunc i54 %tmp_373 to i32" [./sift.h:485]   --->   Operation 299 'trunc' 'tmp_1135' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp80)   --->   "%p_0154_s = select i1 %isneg, i32 -1, i32 0" [./sift.h:485]   --->   Operation 300 'select' 'p_0154_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node cos_t_V)   --->   "%tmp_374 = shl i32 %tmp_1133, %sh_amt_cast" [./sift.h:485]   --->   Operation 301 'shl' 'tmp_374' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp80)   --->   "%sel_tmp71 = xor i1 %tmp_366, true" [./sift.h:485]   --->   Operation 302 'xor' 'sel_tmp71' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp80)   --->   "%sel_tmp72 = and i1 %tmp_370, %sel_tmp71" [./sift.h:485]   --->   Operation 303 'and' 'sel_tmp72' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp80)   --->   "%sel_tmp73 = select i1 %sel_tmp72, i32 %tmp_1133, i32 0" [./sift.h:485]   --->   Operation 304 'select' 'sel_tmp73' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 305 [1/1] (0.46ns)   --->   "%sel_tmp76_demorgan = or i1 %tmp_366, %tmp_370" [./sift.h:485]   --->   Operation 305 'or' 'sel_tmp76_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp77)   --->   "%sel_tmp76 = xor i1 %sel_tmp76_demorgan, true" [./sift.h:485]   --->   Operation 306 'xor' 'sel_tmp76' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 307 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp77 = and i1 %tmp_367, %sel_tmp76" [./sift.h:485]   --->   Operation 307 'and' 'sel_tmp77' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp80)   --->   "%sel_tmp78 = xor i1 %tmp_371, true" [./sift.h:485]   --->   Operation 308 'xor' 'sel_tmp78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp80)   --->   "%sel_tmp79 = and i1 %sel_tmp77, %sel_tmp78" [./sift.h:485]   --->   Operation 309 'and' 'sel_tmp79' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 310 [1/1] (0.47ns) (out node of the LUT)   --->   "%sel_tmp80 = select i1 %sel_tmp79, i32 %p_0154_s, i32 %sel_tmp73" [./sift.h:485]   --->   Operation 310 'select' 'sel_tmp80' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp86)   --->   "%sel_tmp85 = and i1 %sel_tmp77, %tmp_371" [./sift.h:485]   --->   Operation 311 'and' 'sel_tmp85' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 312 [1/1] (2.17ns) (out node of the LUT)   --->   "%sel_tmp86 = select i1 %sel_tmp85, i32 %tmp_1135, i32 %sel_tmp80" [./sift.h:485]   --->   Operation 312 'select' 'sel_tmp86' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp92)   --->   "%sel_tmp91_demorgan = or i1 %sel_tmp76_demorgan, %tmp_367" [./sift.h:485]   --->   Operation 313 'or' 'sel_tmp91_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp92)   --->   "%sel_tmp91 = xor i1 %sel_tmp91_demorgan, true" [./sift.h:485]   --->   Operation 314 'xor' 'sel_tmp91' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 315 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp92 = and i1 %icmp, %sel_tmp91" [./sift.h:485]   --->   Operation 315 'and' 'sel_tmp92' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 316 [1/1] (1.79ns) (out node of the LUT)   --->   "%cos_t_V = select i1 %sel_tmp92, i32 %tmp_374, i32 %sel_tmp86" [./sift.h:485]   --->   Operation 316 'select' 'cos_t_V' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_375 = zext i11 %exp_tmp_V_1 to i12" [./sift.h:486]   --->   Operation 317 'zext' 'tmp_375' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_376 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1138)" [./sift.h:486]   --->   Operation 318 'bitconcatenate' 'tmp_376' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 319 [1/1] (0.00ns)   --->   "%p_Result_167 = zext i53 %tmp_376 to i54" [./sift.h:486]   --->   Operation 319 'zext' 'p_Result_167' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 320 [1/1] (1.67ns)   --->   "%man_V_10 = sub i54 0, %p_Result_167" [./sift.h:486]   --->   Operation 320 'sub' 'man_V_10' <Predicate = (isneg_1)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 321 [1/1] (0.53ns)   --->   "%man_V_11 = select i1 %isneg_1, i54 %man_V_10, i54 %p_Result_167" [./sift.h:486]   --->   Operation 321 'select' 'man_V_11' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 322 [1/1] (1.26ns)   --->   "%F2_1 = sub i12 1075, %tmp_375" [./sift.h:486]   --->   Operation 322 'sub' 'F2_1' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 323 [1/1] (1.11ns)   --->   "%tmp_378 = icmp sgt i12 %F2_1, 16" [./sift.h:486]   --->   Operation 323 'icmp' 'tmp_378' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 324 [1/1] (1.26ns)   --->   "%tmp_379 = add i12 -16, %F2_1" [./sift.h:486]   --->   Operation 324 'add' 'tmp_379' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 325 [1/1] (1.26ns)   --->   "%tmp_384 = sub i12 16, %F2_1" [./sift.h:486]   --->   Operation 325 'sub' 'tmp_384' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 326 [1/1] (0.55ns)   --->   "%sh_amt_1 = select i1 %tmp_378, i12 %tmp_379, i12 %tmp_384" [./sift.h:486]   --->   Operation 326 'select' 'sh_amt_1' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 327 [1/1] (0.00ns)   --->   "%sh_amt_1_cast = sext i12 %sh_amt_1 to i32" [./sift.h:486]   --->   Operation 327 'sext' 'sh_amt_1_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 328 [1/1] (1.11ns)   --->   "%tmp_386 = icmp eq i12 %F2_1, 16" [./sift.h:486]   --->   Operation 328 'icmp' 'tmp_386' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_1139 = trunc i54 %man_V_11 to i32" [./sift.h:486]   --->   Operation 329 'trunc' 'tmp_1139' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 330 [1/1] (1.11ns)   --->   "%tmp_387 = icmp ult i12 %sh_amt_1, 54" [./sift.h:486]   --->   Operation 330 'icmp' 'tmp_387' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_1140 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_1, i32 5, i32 11)" [./sift.h:486]   --->   Operation 331 'partselect' 'tmp_1140' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 332 [1/1] (0.94ns)   --->   "%icmp12 = icmp eq i7 %tmp_1140, 0" [./sift.h:486]   --->   Operation 332 'icmp' 'icmp12' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp110)   --->   "%tmp_388 = zext i32 %sh_amt_1_cast to i54" [./sift.h:486]   --->   Operation 333 'zext' 'tmp_388' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp110)   --->   "%tmp_389 = ashr i54 %man_V_11, %tmp_388" [./sift.h:486]   --->   Operation 334 'ashr' 'tmp_389' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp110)   --->   "%tmp_1141 = trunc i54 %tmp_389 to i32" [./sift.h:486]   --->   Operation 335 'trunc' 'tmp_1141' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp104)   --->   "%p_0163_s = select i1 %isneg_1, i32 -1, i32 0" [./sift.h:486]   --->   Operation 336 'select' 'p_0163_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node sin_t_V)   --->   "%tmp_390 = shl i32 %tmp_1139, %sh_amt_1_cast" [./sift.h:486]   --->   Operation 337 'shl' 'tmp_390' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp104)   --->   "%sel_tmp95 = xor i1 %tmp_377, true" [./sift.h:486]   --->   Operation 338 'xor' 'sel_tmp95' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp104)   --->   "%sel_tmp96 = and i1 %tmp_386, %sel_tmp95" [./sift.h:486]   --->   Operation 339 'and' 'sel_tmp96' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp104)   --->   "%sel_tmp97 = select i1 %sel_tmp96, i32 %tmp_1139, i32 0" [./sift.h:486]   --->   Operation 340 'select' 'sel_tmp97' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 341 [1/1] (0.46ns)   --->   "%sel_tmp100_demorgan = or i1 %tmp_377, %tmp_386" [./sift.h:486]   --->   Operation 341 'or' 'sel_tmp100_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp101)   --->   "%sel_tmp100 = xor i1 %sel_tmp100_demorgan, true" [./sift.h:486]   --->   Operation 342 'xor' 'sel_tmp100' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 343 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp101 = and i1 %tmp_378, %sel_tmp100" [./sift.h:486]   --->   Operation 343 'and' 'sel_tmp101' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp104)   --->   "%sel_tmp102 = xor i1 %tmp_387, true" [./sift.h:486]   --->   Operation 344 'xor' 'sel_tmp102' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp104)   --->   "%sel_tmp103 = and i1 %sel_tmp101, %sel_tmp102" [./sift.h:486]   --->   Operation 345 'and' 'sel_tmp103' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 346 [1/1] (0.47ns) (out node of the LUT)   --->   "%sel_tmp104 = select i1 %sel_tmp103, i32 %p_0163_s, i32 %sel_tmp97" [./sift.h:486]   --->   Operation 346 'select' 'sel_tmp104' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp110)   --->   "%sel_tmp109 = and i1 %sel_tmp101, %tmp_387" [./sift.h:486]   --->   Operation 347 'and' 'sel_tmp109' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 348 [1/1] (2.17ns) (out node of the LUT)   --->   "%sel_tmp110 = select i1 %sel_tmp109, i32 %tmp_1141, i32 %sel_tmp104" [./sift.h:486]   --->   Operation 348 'select' 'sel_tmp110' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp116)   --->   "%sel_tmp115_demorgan = or i1 %sel_tmp100_demorgan, %tmp_378" [./sift.h:486]   --->   Operation 349 'or' 'sel_tmp115_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp116)   --->   "%sel_tmp115 = xor i1 %sel_tmp115_demorgan, true" [./sift.h:486]   --->   Operation 350 'xor' 'sel_tmp115' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 351 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp116 = and i1 %icmp12, %sel_tmp115" [./sift.h:486]   --->   Operation 351 'and' 'sel_tmp116' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 352 [1/1] (1.79ns) (out node of the LUT)   --->   "%sin_t_V = select i1 %sel_tmp116, i32 %tmp_390, i32 %sel_tmp110" [./sift.h:486]   --->   Operation 352 'select' 'sin_t_V' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 353 [1/1] (0.00ns)   --->   "%p_Val2_132 = zext i16 %p_Val2_i_i to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./sift.h:490]   --->   Operation 353 'zext' 'p_Val2_132' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 354 [1/1] (1.31ns)   --->   "%tmp_i = icmp slt i32 %p_Val2_154, %p_Val2_132" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:243->./sift.h:490]   --->   Operation 354 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 355 [1/1] (0.45ns)   --->   "%radius = select i1 %tmp_i, i32 %p_Val2_154, i32 %p_Val2_132" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:243->./sift.h:490]   --->   Operation 355 'select' 'radius' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 356 [1/1] (0.97ns)   --->   "br label %.preheader1182" [./sift.h:494]   --->   Operation 356 'br' <Predicate = true> <Delay = 0.97>

State 25 <SV = 24> <Delay = 7.89>
ST_25 : Operation 357 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i9 [ 0, %.preheader1184.preheader_ifconv ], [ %indvar_flatten_next1, %.preheader1184 ]"   --->   Operation 357 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 358 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %.preheader1184.preheader_ifconv ], [ %tmp_446_mid2_v, %.preheader1184 ]" [./sift.h:498]   --->   Operation 358 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 359 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %.preheader1184.preheader_ifconv ], [ %indvar_flatten_next, %.preheader1184 ]"   --->   Operation 359 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 360 [1/1] (0.00ns)   --->   "%j = phi i3 [ 0, %.preheader1184.preheader_ifconv ], [ %tmp_455_mid2, %.preheader1184 ]" [./sift.h:498]   --->   Operation 360 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 361 [1/1] (0.00ns)   --->   "%k = phi i4 [ 0, %.preheader1184.preheader_ifconv ], [ %k_4, %.preheader1184 ]"   --->   Operation 361 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 362 [1/1] (1.01ns)   --->   "%exitcond_flatten1 = icmp eq i9 %indvar_flatten1, -224"   --->   Operation 362 'icmp' 'exitcond_flatten1' <Predicate = true> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 363 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 288, i64 288, i64 288)"   --->   Operation 363 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 364 [1/1] (1.27ns)   --->   "%indvar_flatten_next1 = add i9 %indvar_flatten1, 1"   --->   Operation 364 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 365 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1, label %0, label %.preheader1184"   --->   Operation 365 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 366 [1/1] (0.94ns)   --->   "%i_5 = add i3 %i, 1" [./sift.h:494]   --->   Operation 366 'add' 'i_5' <Predicate = (!exitcond_flatten1)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 367 [1/1] (0.94ns)   --->   "%exitcond_flatten = icmp eq i7 %indvar_flatten, 48"   --->   Operation 367 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten1)> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 368 [1/1] (0.48ns)   --->   "%j_mid = select i1 %exitcond_flatten, i3 0, i3 %j" [./sift.h:498]   --->   Operation 368 'select' 'j_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 369 [1/1] (0.48ns)   --->   "%tmp_446_mid2_v = select i1 %exitcond_flatten, i3 %i_5, i3 %i" [./sift.h:498]   --->   Operation 369 'select' 'tmp_446_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_203 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_446_mid2_v, i3 0)" [./sift.h:498]   --->   Operation 370 'bitconcatenate' 'tmp_203' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_25 : Operation 371 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i6 %tmp_203 to i7" [./sift.h:498]   --->   Operation 371 'zext' 'p_shl_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_25 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_204 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_446_mid2_v, i1 false)" [./sift.h:498]   --->   Operation 372 'bitconcatenate' 'tmp_204' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_25 : Operation 373 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i4 %tmp_204 to i7" [./sift.h:498]   --->   Operation 373 'zext' 'p_shl1_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_25 : Operation 374 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_205 = sub i7 %p_shl_cast, %p_shl1_cast" [./sift.h:498]   --->   Operation 374 'sub' 'tmp_205' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node exitcond6_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [./sift.h:496]   --->   Operation 375 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 376 [1/1] (0.82ns)   --->   "%exitcond1 = icmp eq i4 %k, -8" [./sift.h:496]   --->   Operation 376 'icmp' 'exitcond1' <Predicate = (!exitcond_flatten1)> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 377 [1/1] (0.46ns) (out node of the LUT)   --->   "%exitcond6_mid = and i1 %exitcond1, %not_exitcond_flatten" [./sift.h:496]   --->   Operation 377 'and' 'exitcond6_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 378 [1/1] (0.94ns)   --->   "%j_2 = add i3 %j_mid, 1" [./sift.h:495]   --->   Operation 378 'add' 'j_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node k_mid2)   --->   "%tmp_206 = or i1 %exitcond6_mid, %exitcond_flatten" [./sift.h:496]   --->   Operation 379 'or' 'tmp_206' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 380 [1/1] (0.48ns) (out node of the LUT)   --->   "%k_mid2 = select i1 %tmp_206, i4 0, i4 %k" [./sift.h:496]   --->   Operation 380 'select' 'k_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 381 [1/1] (0.48ns)   --->   "%tmp_455_mid2 = select i1 %exitcond6_mid, i3 %j_2, i3 %j_mid" [./sift.h:498]   --->   Operation 381 'select' 'tmp_455_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_455_mid2_cast = zext i3 %tmp_455_mid2 to i7" [./sift.h:498]   --->   Operation 382 'zext' 'tmp_455_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_25 : Operation 383 [1/1] (1.76ns) (root node of TernaryAdder)   --->   "%tmp_207 = add i7 %tmp_205, %tmp_455_mid2_cast" [./sift.h:498]   --->   Operation 383 'add' 'tmp_207' <Predicate = (!exitcond_flatten1)> <Delay = 1.76> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_209_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_207, i3 0)" [./sift.h:498]   --->   Operation 384 'bitconcatenate' 'tmp_209_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_25 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_396 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str35)" [./sift.h:496]   --->   Operation 385 'specregionbegin' 'tmp_396' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_25 : Operation 386 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./sift.h:497]   --->   Operation 386 'specpipeline' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_25 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_445_cast = zext i4 %k_mid2 to i10" [./sift.h:498]   --->   Operation 387 'zext' 'tmp_445_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_25 : Operation 388 [1/1] (1.27ns)   --->   "%tmp_210 = add i10 %tmp_209_cast, %tmp_445_cast" [./sift.h:498]   --->   Operation 388 'add' 'tmp_210' <Predicate = (!exitcond_flatten1)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_210_cast = zext i10 %tmp_210 to i64" [./sift.h:498]   --->   Operation 389 'zext' 'tmp_210_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_25 : Operation 390 [1/1] (0.00ns)   --->   "%hist_V_addr = getelementptr [288 x i32]* %hist_V, i64 0, i64 %tmp_210_cast" [./sift.h:498]   --->   Operation 390 'getelementptr' 'hist_V_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_25 : Operation 391 [1/1] (1.99ns)   --->   "store i32 0, i32* %hist_V_addr, align 4" [./sift.h:498]   --->   Operation 391 'store' <Predicate = (!exitcond_flatten1)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_25 : Operation 392 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str35, i32 %tmp_396)" [./sift.h:499]   --->   Operation 392 'specregionend' 'empty' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_25 : Operation 393 [1/1] (1.09ns)   --->   "%k_4 = add i4 %k_mid2, 1" [./sift.h:496]   --->   Operation 393 'add' 'k_4' <Predicate = (!exitcond_flatten1)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 394 [1/1] (1.23ns)   --->   "%indvar_flatten_op = add i7 %indvar_flatten, 1"   --->   Operation 394 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten1)> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 395 [1/1] (0.48ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i7 1, i7 %indvar_flatten_op"   --->   Operation 395 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten1)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 396 [1/1] (0.00ns)   --->   "br label %.preheader1182" [./sift.h:496]   --->   Operation 396 'br' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 1.57>
ST_26 : Operation 397 [1/1] (1.57ns)   --->   "%i_11 = sub nsw i32 0, %radius" [./sift.h:504]   --->   Operation 397 'sub' 'i_11' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 398 [1/1] (1.57ns)   --->   "%tmp_393 = add nsw i32 -1, %img_rows_read_1" [./sift.h:514]   --->   Operation 398 'add' 'tmp_393' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 399 [1/1] (1.57ns)   --->   "%tmp_394 = add nsw i32 -1, %img_cols_read_1" [./sift.h:514]   --->   Operation 399 'add' 'tmp_394' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_1142 = trunc i8 %img_val_V_offset_rea to i3"   --->   Operation 400 'trunc' 'tmp_1142' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_395 = sext i32 %angle_V_read to i33" [./sift.h:525]   --->   Operation 401 'sext' 'tmp_395' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 402 [1/1] (0.97ns)   --->   "br label %1" [./sift.h:504]   --->   Operation 402 'br' <Predicate = true> <Delay = 0.97>

State 27 <SV = 26> <Delay = 5.02>
ST_27 : Operation 403 [1/1] (0.00ns)   --->   "%i_op_assign_4 = phi i32 [ %i_11, %0 ], [ %i_7, %5 ]"   --->   Operation 403 'phi' 'i_op_assign_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 404 [1/1] (1.31ns)   --->   "%tmp_397 = icmp sgt i32 %i_op_assign_4, %radius" [./sift.h:504]   --->   Operation 404 'icmp' 'tmp_397' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 405 [1/1] (0.00ns)   --->   "br i1 %tmp_397, label %.preheader1180.preheader, label %2" [./sift.h:504]   --->   Operation 405 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 406 [1/1] (5.02ns)   --->   "%p_Val2_s = mul i32 %sin_t_V, %i_op_assign_4" [./sift.h:508]   --->   Operation 406 'mul' 'p_Val2_s' <Predicate = (!tmp_397)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 407 [1/1] (5.02ns)   --->   "%p_Val2_40 = mul i32 %cos_t_V, %i_op_assign_4" [./sift.h:509]   --->   Operation 407 'mul' 'p_Val2_40' <Predicate = (!tmp_397)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 408 [1/1] (1.57ns)   --->   "%r = add nsw i32 %i_op_assign_4, %y0_read" [./sift.h:512]   --->   Operation 408 'add' 'r' <Predicate = (!tmp_397)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 409 [1/1] (1.31ns)   --->   "%tmp_398 = icmp sgt i32 %r, 0" [./sift.h:514]   --->   Operation 409 'icmp' 'tmp_398' <Predicate = (!tmp_397)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 410 [1/1] (1.31ns)   --->   "%tmp_399 = icmp slt i32 %r, %tmp_393" [./sift.h:514]   --->   Operation 410 'icmp' 'tmp_399' <Predicate = (!tmp_397)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_1143 = trunc i32 %r to i10" [./sift.h:512]   --->   Operation 411 'trunc' 'tmp_1143' <Predicate = (!tmp_397)> <Delay = 0.00>
ST_27 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_212_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_1143, i8 0)" [./sift.h:517]   --->   Operation 412 'bitconcatenate' 'tmp_212_cast' <Predicate = (!tmp_397)> <Delay = 0.00>
ST_27 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_1144 = trunc i32 %r to i10" [./sift.h:517]   --->   Operation 413 'trunc' 'tmp_1144' <Predicate = (!tmp_397)> <Delay = 0.00>
ST_27 : Operation 414 [1/1] (1.27ns)   --->   "%tmp_1145 = add i10 1, %tmp_1144" [./sift.h:517]   --->   Operation 414 'add' 'tmp_1145' <Predicate = (!tmp_397)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_214_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_1145, i8 0)" [./sift.h:517]   --->   Operation 415 'bitconcatenate' 'tmp_214_cast' <Predicate = (!tmp_397)> <Delay = 0.00>
ST_27 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_1146 = trunc i32 %r to i10" [./sift.h:517]   --->   Operation 416 'trunc' 'tmp_1146' <Predicate = (!tmp_397)> <Delay = 0.00>
ST_27 : Operation 417 [1/1] (1.27ns)   --->   "%tmp_1147 = add i10 -1, %tmp_1146" [./sift.h:517]   --->   Operation 417 'add' 'tmp_1147' <Predicate = (!tmp_397)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_216_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_1147, i8 0)" [./sift.h:505]   --->   Operation 418 'bitconcatenate' 'tmp_216_cast' <Predicate = (!tmp_397)> <Delay = 0.00>
ST_27 : Operation 419 [1/1] (0.97ns)   --->   "br label %3" [./sift.h:505]   --->   Operation 419 'br' <Predicate = (!tmp_397)> <Delay = 0.97>
ST_27 : Operation 420 [1/1] (0.97ns)   --->   "br label %.preheader1180"   --->   Operation 420 'br' <Predicate = (tmp_397)> <Delay = 0.97>

State 28 <SV = 27> <Delay = 6.59>
ST_28 : Operation 421 [1/1] (0.00ns)   --->   "%i_op_assign = phi i32 [ %i_11, %2 ], [ %j_5, %._crit_edge ]"   --->   Operation 421 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 422 [1/1] (1.31ns)   --->   "%tmp_402 = icmp sgt i32 %i_op_assign, %radius" [./sift.h:505]   --->   Operation 422 'icmp' 'tmp_402' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 423 [1/1] (0.00ns)   --->   "br i1 %tmp_402, label %5, label %ap_fixed_base.1.exit1211" [./sift.h:505]   --->   Operation 423 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_406 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str36)" [./sift.h:505]   --->   Operation 424 'specregionbegin' 'tmp_406' <Predicate = (!tmp_402)> <Delay = 0.00>
ST_28 : Operation 425 [1/1] (5.02ns)   --->   "%p_Val2_41 = mul i32 %i_op_assign, %cos_t_V" [./sift.h:508]   --->   Operation 425 'mul' 'p_Val2_41' <Predicate = (!tmp_402)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 426 [1/1] (1.57ns)   --->   "%p_Val2_42 = sub i32 %p_Val2_41, %p_Val2_s" [./sift.h:508]   --->   Operation 426 'sub' 'p_Val2_42' <Predicate = (!tmp_402)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 427 [1/1] (5.02ns)   --->   "%p_Val2_43 = mul i32 %i_op_assign, %sin_t_V" [./sift.h:509]   --->   Operation 427 'mul' 'p_Val2_43' <Predicate = (!tmp_402)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 428 [1/1] (1.57ns)   --->   "%p_Val2_44 = add i32 %p_Val2_43, %p_Val2_40" [./sift.h:509]   --->   Operation 428 'add' 'p_Val2_44' <Predicate = (!tmp_402)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 429 [1/1] (1.57ns)   --->   "%c = add nsw i32 %i_op_assign, %x0_read" [./sift.h:513]   --->   Operation 429 'add' 'c' <Predicate = (!tmp_402)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 430 [1/1] (0.00ns)   --->   "%empty_208 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str36, i32 %tmp_406)" [./sift.h:553]   --->   Operation 430 'specregionend' 'empty_208' <Predicate = (!tmp_402)> <Delay = 0.00>
ST_28 : Operation 431 [1/1] (1.57ns)   --->   "%j_5 = add nsw i32 %i_op_assign, 1" [./sift.h:505]   --->   Operation 431 'add' 'j_5' <Predicate = (!tmp_402)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 432 [1/1] (0.00ns)   --->   "br label %3" [./sift.h:505]   --->   Operation 432 'br' <Predicate = (!tmp_402)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 6.74>
ST_29 : Operation 433 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 8, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./sift.h:507]   --->   Operation 433 'specpipeline' <Predicate = (!tmp_402)> <Delay = 0.00>
ST_29 : Operation 434 [1/1] (1.57ns)   --->   "%p_Val2_45 = add i32 %p_Val2_44, 163840" [./sift.h:510]   --->   Operation 434 'add' 'p_Val2_45' <Predicate = (!tmp_402)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 435 [1/1] (1.57ns)   --->   "%p_Val2_46 = add i32 %p_Val2_42, 163840" [./sift.h:511]   --->   Operation 435 'add' 'p_Val2_46' <Predicate = (!tmp_402)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 436 [1/1] (1.31ns)   --->   "%tmp_407 = icmp sgt i32 %p_Val2_45, 0" [./sift.h:514]   --->   Operation 436 'icmp' 'tmp_407' <Predicate = (!tmp_402)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 437 [1/1] (1.31ns)   --->   "%tmp_408 = icmp slt i32 %p_Val2_45, 327680" [./sift.h:514]   --->   Operation 437 'icmp' 'tmp_408' <Predicate = (!tmp_402)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 438 [1/1] (1.31ns)   --->   "%tmp_409 = icmp sgt i32 %p_Val2_46, 0" [./sift.h:514]   --->   Operation 438 'icmp' 'tmp_409' <Predicate = (!tmp_402)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 439 [1/1] (1.31ns)   --->   "%tmp_410 = icmp slt i32 %p_Val2_46, 327680" [./sift.h:514]   --->   Operation 439 'icmp' 'tmp_410' <Predicate = (!tmp_402)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node or_cond_206)   --->   "%tmp118 = and i1 %tmp_407, %tmp_408" [./sift.h:514]   --->   Operation 440 'and' 'tmp118' <Predicate = (!tmp_402)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node or_cond_206)   --->   "%tmp120 = and i1 %tmp_398, %tmp_410" [./sift.h:514]   --->   Operation 441 'and' 'tmp120' <Predicate = (!tmp_402)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node or_cond_206)   --->   "%tmp119 = and i1 %tmp120, %tmp_409" [./sift.h:514]   --->   Operation 442 'and' 'tmp119' <Predicate = (!tmp_402)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 443 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond_206 = and i1 %tmp119, %tmp118" [./sift.h:514]   --->   Operation 443 'and' 'or_cond_206' <Predicate = (!tmp_402)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 444 [1/1] (0.00ns)   --->   "br i1 %or_cond_206, label %4, label %._crit_edge" [./sift.h:514]   --->   Operation 444 'br' <Predicate = (!tmp_402)> <Delay = 0.00>
ST_29 : Operation 445 [1/1] (1.31ns)   --->   "%tmp_411 = icmp sgt i32 %c, 0" [./sift.h:514]   --->   Operation 445 'icmp' 'tmp_411' <Predicate = (!tmp_402 & or_cond_206)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 446 [1/1] (1.31ns)   --->   "%tmp_412 = icmp slt i32 %c, %tmp_394" [./sift.h:514]   --->   Operation 446 'icmp' 'tmp_412' <Predicate = (!tmp_402 & or_cond_206)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node or_cond3)   --->   "%tmp121 = and i1 %tmp_411, %tmp_412" [./sift.h:514]   --->   Operation 447 'and' 'tmp121' <Predicate = (!tmp_402 & or_cond_206)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 448 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond3 = and i1 %tmp121, %tmp_399" [./sift.h:514]   --->   Operation 448 'and' 'or_cond3' <Predicate = (!tmp_402 & or_cond_206)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 449 [1/1] (0.00ns)   --->   "br i1 %or_cond3, label %_ifconv, label %._crit_edge" [./sift.h:514]   --->   Operation 449 'br' <Predicate = (!tmp_402 & or_cond_206)> <Delay = 0.00>
ST_29 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_1152 = trunc i32 %c to i18" [./sift.h:516]   --->   Operation 450 'trunc' 'tmp_1152' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_29 : Operation 451 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_1153 = add i18 1, %tmp_1152" [./sift.h:516]   --->   Operation 451 'add' 'tmp_1153' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 452 [1/1] (1.93ns) (root node of TernaryAdder)   --->   "%tmp_229 = add i18 %tmp_1153, %tmp_212_cast" [./sift.h:516]   --->   Operation 452 'add' 'tmp_229' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.93> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_229_cast = sext i18 %tmp_229 to i64" [./sift.h:516]   --->   Operation 453 'sext' 'tmp_229_cast' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_29 : Operation 454 [1/1] (0.00ns)   --->   "%img_0_val_V_addr = getelementptr [65536 x i32]* %img_0_val_V, i64 0, i64 %tmp_229_cast" [./sift.h:516]   --->   Operation 454 'getelementptr' 'img_0_val_V_addr' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_29 : Operation 455 [1/1] (0.00ns)   --->   "%img_1_val_V_addr = getelementptr [65536 x i26]* %img_1_val_V, i64 0, i64 %tmp_229_cast" [./sift.h:516]   --->   Operation 455 'getelementptr' 'img_1_val_V_addr' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_29 : Operation 456 [1/1] (0.00ns)   --->   "%img_2_val_V_addr = getelementptr [65536 x i26]* %img_2_val_V, i64 0, i64 %tmp_229_cast" [./sift.h:516]   --->   Operation 456 'getelementptr' 'img_2_val_V_addr' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_29 : Operation 457 [1/1] (0.00ns)   --->   "%img_3_val_V_addr = getelementptr [65536 x i26]* %img_3_val_V, i64 0, i64 %tmp_229_cast" [./sift.h:516]   --->   Operation 457 'getelementptr' 'img_3_val_V_addr' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_29 : Operation 458 [1/1] (0.00ns)   --->   "%img_4_val_V_addr = getelementptr [65536 x i26]* %img_4_val_V, i64 0, i64 %tmp_229_cast" [./sift.h:516]   --->   Operation 458 'getelementptr' 'img_4_val_V_addr' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_29 : Operation 459 [1/1] (0.00ns)   --->   "%img_5_val_V_addr = getelementptr [65536 x i26]* %img_5_val_V, i64 0, i64 %tmp_229_cast" [./sift.h:516]   --->   Operation 459 'getelementptr' 'img_5_val_V_addr' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_29 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_1154 = trunc i32 %c to i18" [./sift.h:516]   --->   Operation 460 'trunc' 'tmp_1154' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_29 : Operation 461 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_1155 = add i18 -1, %tmp_1154" [./sift.h:516]   --->   Operation 461 'add' 'tmp_1155' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 462 [1/1] (1.93ns) (root node of TernaryAdder)   --->   "%tmp_230 = add i18 %tmp_1155, %tmp_212_cast" [./sift.h:516]   --->   Operation 462 'add' 'tmp_230' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.93> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_230_cast = sext i18 %tmp_230 to i64" [./sift.h:516]   --->   Operation 463 'sext' 'tmp_230_cast' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_29 : Operation 464 [1/1] (0.00ns)   --->   "%img_0_val_V_addr_1 = getelementptr [65536 x i32]* %img_0_val_V, i64 0, i64 %tmp_230_cast" [./sift.h:516]   --->   Operation 464 'getelementptr' 'img_0_val_V_addr_1' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_29 : Operation 465 [1/1] (0.00ns)   --->   "%img_1_val_V_addr_1 = getelementptr [65536 x i26]* %img_1_val_V, i64 0, i64 %tmp_230_cast" [./sift.h:516]   --->   Operation 465 'getelementptr' 'img_1_val_V_addr_1' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_29 : Operation 466 [1/1] (0.00ns)   --->   "%img_2_val_V_addr_1 = getelementptr [65536 x i26]* %img_2_val_V, i64 0, i64 %tmp_230_cast" [./sift.h:516]   --->   Operation 466 'getelementptr' 'img_2_val_V_addr_1' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_29 : Operation 467 [1/1] (0.00ns)   --->   "%img_3_val_V_addr_1 = getelementptr [65536 x i26]* %img_3_val_V, i64 0, i64 %tmp_230_cast" [./sift.h:516]   --->   Operation 467 'getelementptr' 'img_3_val_V_addr_1' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_29 : Operation 468 [1/1] (0.00ns)   --->   "%img_4_val_V_addr_1 = getelementptr [65536 x i26]* %img_4_val_V, i64 0, i64 %tmp_230_cast" [./sift.h:516]   --->   Operation 468 'getelementptr' 'img_4_val_V_addr_1' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_29 : Operation 469 [1/1] (0.00ns)   --->   "%img_5_val_V_addr_1 = getelementptr [65536 x i26]* %img_5_val_V, i64 0, i64 %tmp_230_cast" [./sift.h:516]   --->   Operation 469 'getelementptr' 'img_5_val_V_addr_1' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_29 : Operation 470 [2/2] (1.99ns)   --->   "%img_0_val_V_load = load i32* %img_0_val_V_addr, align 4" [./sift.h:516]   --->   Operation 470 'load' 'img_0_val_V_load' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_29 : Operation 471 [2/2] (1.99ns)   --->   "%img_1_val_V_load = load i26* %img_1_val_V_addr, align 4" [./sift.h:516]   --->   Operation 471 'load' 'img_1_val_V_load' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_29 : Operation 472 [2/2] (1.99ns)   --->   "%img_2_val_V_load = load i26* %img_2_val_V_addr, align 4" [./sift.h:516]   --->   Operation 472 'load' 'img_2_val_V_load' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_29 : Operation 473 [2/2] (1.99ns)   --->   "%img_3_val_V_load = load i26* %img_3_val_V_addr, align 4" [./sift.h:516]   --->   Operation 473 'load' 'img_3_val_V_load' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_29 : Operation 474 [2/2] (1.99ns)   --->   "%img_4_val_V_load = load i26* %img_4_val_V_addr, align 4" [./sift.h:516]   --->   Operation 474 'load' 'img_4_val_V_load' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_29 : Operation 475 [2/2] (1.99ns)   --->   "%img_5_val_V_load = load i26* %img_5_val_V_addr, align 4" [./sift.h:516]   --->   Operation 475 'load' 'img_5_val_V_load' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_29 : Operation 476 [2/2] (1.99ns)   --->   "%img_0_val_V_load_1 = load i32* %img_0_val_V_addr_1, align 4" [./sift.h:516]   --->   Operation 476 'load' 'img_0_val_V_load_1' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_29 : Operation 477 [2/2] (1.99ns)   --->   "%img_1_val_V_load_1 = load i26* %img_1_val_V_addr_1, align 4" [./sift.h:516]   --->   Operation 477 'load' 'img_1_val_V_load_1' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_29 : Operation 478 [2/2] (1.99ns)   --->   "%img_2_val_V_load_1 = load i26* %img_2_val_V_addr_1, align 4" [./sift.h:516]   --->   Operation 478 'load' 'img_2_val_V_load_1' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_29 : Operation 479 [2/2] (1.99ns)   --->   "%img_3_val_V_load_1 = load i26* %img_3_val_V_addr_1, align 4" [./sift.h:516]   --->   Operation 479 'load' 'img_3_val_V_load_1' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_29 : Operation 480 [2/2] (1.99ns)   --->   "%img_4_val_V_load_1 = load i26* %img_4_val_V_addr_1, align 4" [./sift.h:516]   --->   Operation 480 'load' 'img_4_val_V_load_1' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_29 : Operation 481 [2/2] (1.99ns)   --->   "%img_5_val_V_load_1 = load i26* %img_5_val_V_addr_1, align 4" [./sift.h:516]   --->   Operation 481 'load' 'img_5_val_V_load_1' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_29 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_1156 = trunc i32 %c to i18" [./sift.h:513]   --->   Operation 482 'trunc' 'tmp_1156' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_29 : Operation 483 [1/1] (0.00ns)   --->   "%OP1_V_10 = sext i32 %p_Val2_42 to i64" [./sift.h:523]   --->   Operation 483 'sext' 'OP1_V_10' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_29 : Operation 484 [1/1] (5.02ns)   --->   "%p_Val2_58 = mul nsw i64 %OP1_V_10, %OP1_V_10" [./sift.h:523]   --->   Operation 484 'mul' 'p_Val2_58' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 485 [1/1] (0.00ns)   --->   "%OP1_V_11 = sext i32 %p_Val2_44 to i64" [./sift.h:523]   --->   Operation 485 'sext' 'OP1_V_11' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_29 : Operation 486 [1/1] (5.02ns)   --->   "%p_Val2_59 = mul nsw i64 %OP1_V_11, %OP1_V_11" [./sift.h:523]   --->   Operation 486 'mul' 'p_Val2_59' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_440 = sext i64 %p_Val2_58 to i65" [./sift.h:523]   --->   Operation 487 'sext' 'tmp_440' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_29 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_441 = sext i64 %p_Val2_59 to i65" [./sift.h:523]   --->   Operation 488 'sext' 'tmp_441' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_29 : Operation 489 [1/1] (1.72ns)   --->   "%r_V = add nsw i65 %tmp_440, %tmp_441" [./sift.h:523]   --->   Operation 489 'add' 'r_V' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.53>
ST_30 : Operation 490 [1/2] (1.99ns)   --->   "%img_0_val_V_load = load i32* %img_0_val_V_addr, align 4" [./sift.h:516]   --->   Operation 490 'load' 'img_0_val_V_load' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_30 : Operation 491 [1/2] (1.99ns)   --->   "%img_1_val_V_load = load i26* %img_1_val_V_addr, align 4" [./sift.h:516]   --->   Operation 491 'load' 'img_1_val_V_load' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_30 : Operation 492 [1/1] (0.00ns)   --->   "%extLd = sext i26 %img_1_val_V_load to i32" [./sift.h:516]   --->   Operation 492 'sext' 'extLd' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_30 : Operation 493 [1/2] (1.99ns)   --->   "%img_2_val_V_load = load i26* %img_2_val_V_addr, align 4" [./sift.h:516]   --->   Operation 493 'load' 'img_2_val_V_load' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_30 : Operation 494 [1/1] (0.00ns)   --->   "%extLd1 = sext i26 %img_2_val_V_load to i32" [./sift.h:516]   --->   Operation 494 'sext' 'extLd1' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_30 : Operation 495 [1/2] (1.99ns)   --->   "%img_3_val_V_load = load i26* %img_3_val_V_addr, align 4" [./sift.h:516]   --->   Operation 495 'load' 'img_3_val_V_load' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_30 : Operation 496 [1/1] (0.00ns)   --->   "%extLd2 = sext i26 %img_3_val_V_load to i32" [./sift.h:516]   --->   Operation 496 'sext' 'extLd2' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_30 : Operation 497 [1/2] (1.99ns)   --->   "%img_4_val_V_load = load i26* %img_4_val_V_addr, align 4" [./sift.h:516]   --->   Operation 497 'load' 'img_4_val_V_load' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_30 : Operation 498 [1/1] (0.00ns)   --->   "%extLd3 = sext i26 %img_4_val_V_load to i32" [./sift.h:516]   --->   Operation 498 'sext' 'extLd3' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_30 : Operation 499 [1/2] (1.99ns)   --->   "%img_5_val_V_load = load i26* %img_5_val_V_addr, align 4" [./sift.h:516]   --->   Operation 499 'load' 'img_5_val_V_load' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_30 : Operation 500 [1/1] (0.00ns)   --->   "%extLd4 = sext i26 %img_5_val_V_load to i32" [./sift.h:516]   --->   Operation 500 'sext' 'extLd4' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_30 : Operation 501 [1/1] (1.13ns)   --->   "%p_Val2_56 = call i32 @_ssdm_op_Mux.ap_auto.6i32.i3(i32 %img_0_val_V_load, i32 %extLd, i32 %extLd1, i32 %extLd2, i32 %extLd3, i32 %extLd4, i3 %tmp_1142)" [./sift.h:516]   --->   Operation 501 'mux' 'p_Val2_56' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 502 [1/2] (1.99ns)   --->   "%img_0_val_V_load_1 = load i32* %img_0_val_V_addr_1, align 4" [./sift.h:516]   --->   Operation 502 'load' 'img_0_val_V_load_1' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_30 : Operation 503 [1/2] (1.99ns)   --->   "%img_1_val_V_load_1 = load i26* %img_1_val_V_addr_1, align 4" [./sift.h:516]   --->   Operation 503 'load' 'img_1_val_V_load_1' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_30 : Operation 504 [1/1] (0.00ns)   --->   "%extLd5 = sext i26 %img_1_val_V_load_1 to i32" [./sift.h:516]   --->   Operation 504 'sext' 'extLd5' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_30 : Operation 505 [1/2] (1.99ns)   --->   "%img_2_val_V_load_1 = load i26* %img_2_val_V_addr_1, align 4" [./sift.h:516]   --->   Operation 505 'load' 'img_2_val_V_load_1' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_30 : Operation 506 [1/1] (0.00ns)   --->   "%extLd6 = sext i26 %img_2_val_V_load_1 to i32" [./sift.h:516]   --->   Operation 506 'sext' 'extLd6' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_30 : Operation 507 [1/2] (1.99ns)   --->   "%img_3_val_V_load_1 = load i26* %img_3_val_V_addr_1, align 4" [./sift.h:516]   --->   Operation 507 'load' 'img_3_val_V_load_1' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_30 : Operation 508 [1/1] (0.00ns)   --->   "%extLd7 = sext i26 %img_3_val_V_load_1 to i32" [./sift.h:516]   --->   Operation 508 'sext' 'extLd7' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_30 : Operation 509 [1/2] (1.99ns)   --->   "%img_4_val_V_load_1 = load i26* %img_4_val_V_addr_1, align 4" [./sift.h:516]   --->   Operation 509 'load' 'img_4_val_V_load_1' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_30 : Operation 510 [1/1] (0.00ns)   --->   "%extLd8 = sext i26 %img_4_val_V_load_1 to i32" [./sift.h:516]   --->   Operation 510 'sext' 'extLd8' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_30 : Operation 511 [1/2] (1.99ns)   --->   "%img_5_val_V_load_1 = load i26* %img_5_val_V_addr_1, align 4" [./sift.h:516]   --->   Operation 511 'load' 'img_5_val_V_load_1' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_30 : Operation 512 [1/1] (0.00ns)   --->   "%extLd9 = sext i26 %img_5_val_V_load_1 to i32" [./sift.h:516]   --->   Operation 512 'sext' 'extLd9' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_30 : Operation 513 [1/1] (1.13ns)   --->   "%p_Val2_61 = call i32 @_ssdm_op_Mux.ap_auto.6i32.i3(i32 %img_0_val_V_load_1, i32 %extLd5, i32 %extLd6, i32 %extLd7, i32 %extLd8, i32 %extLd9, i3 %tmp_1142)" [./sift.h:516]   --->   Operation 513 'mux' 'p_Val2_61' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 514 [1/1] (1.57ns)   --->   "%p_Val2_49 = sub i32 %p_Val2_56, %p_Val2_61" [./sift.h:516]   --->   Operation 514 'sub' 'p_Val2_49' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 515 [1/1] (1.28ns)   --->   "%tmp_231 = add i18 %tmp_1156, %tmp_214_cast" [./sift.h:513]   --->   Operation 515 'add' 'tmp_231' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_231_cast = sext i18 %tmp_231 to i64" [./sift.h:513]   --->   Operation 516 'sext' 'tmp_231_cast' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_30 : Operation 517 [1/1] (0.00ns)   --->   "%img_0_val_V_addr_2 = getelementptr [65536 x i32]* %img_0_val_V, i64 0, i64 %tmp_231_cast" [./sift.h:513]   --->   Operation 517 'getelementptr' 'img_0_val_V_addr_2' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_30 : Operation 518 [1/1] (1.28ns)   --->   "%tmp_232 = add i18 %tmp_1156, %tmp_216_cast" [./sift.h:513]   --->   Operation 518 'add' 'tmp_232' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_232_cast = sext i18 %tmp_232 to i64" [./sift.h:513]   --->   Operation 519 'sext' 'tmp_232_cast' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_30 : Operation 520 [1/1] (0.00ns)   --->   "%img_0_val_V_addr_3 = getelementptr [65536 x i32]* %img_0_val_V, i64 0, i64 %tmp_232_cast" [./sift.h:513]   --->   Operation 520 'getelementptr' 'img_0_val_V_addr_3' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_30 : Operation 521 [1/1] (0.00ns)   --->   "%img_1_val_V_addr_2 = getelementptr [65536 x i26]* %img_1_val_V, i64 0, i64 %tmp_231_cast" [./sift.h:513]   --->   Operation 521 'getelementptr' 'img_1_val_V_addr_2' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_30 : Operation 522 [1/1] (0.00ns)   --->   "%img_1_val_V_addr_3 = getelementptr [65536 x i26]* %img_1_val_V, i64 0, i64 %tmp_232_cast" [./sift.h:513]   --->   Operation 522 'getelementptr' 'img_1_val_V_addr_3' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_30 : Operation 523 [1/1] (0.00ns)   --->   "%img_2_val_V_addr_2 = getelementptr [65536 x i26]* %img_2_val_V, i64 0, i64 %tmp_231_cast" [./sift.h:513]   --->   Operation 523 'getelementptr' 'img_2_val_V_addr_2' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_30 : Operation 524 [1/1] (0.00ns)   --->   "%img_2_val_V_addr_3 = getelementptr [65536 x i26]* %img_2_val_V, i64 0, i64 %tmp_232_cast" [./sift.h:513]   --->   Operation 524 'getelementptr' 'img_2_val_V_addr_3' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_30 : Operation 525 [1/1] (0.00ns)   --->   "%img_3_val_V_addr_2 = getelementptr [65536 x i26]* %img_3_val_V, i64 0, i64 %tmp_231_cast" [./sift.h:513]   --->   Operation 525 'getelementptr' 'img_3_val_V_addr_2' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_30 : Operation 526 [1/1] (0.00ns)   --->   "%img_3_val_V_addr_3 = getelementptr [65536 x i26]* %img_3_val_V, i64 0, i64 %tmp_232_cast" [./sift.h:513]   --->   Operation 526 'getelementptr' 'img_3_val_V_addr_3' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_30 : Operation 527 [1/1] (0.00ns)   --->   "%img_4_val_V_addr_2 = getelementptr [65536 x i26]* %img_4_val_V, i64 0, i64 %tmp_231_cast" [./sift.h:513]   --->   Operation 527 'getelementptr' 'img_4_val_V_addr_2' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_30 : Operation 528 [1/1] (0.00ns)   --->   "%img_4_val_V_addr_3 = getelementptr [65536 x i26]* %img_4_val_V, i64 0, i64 %tmp_232_cast" [./sift.h:513]   --->   Operation 528 'getelementptr' 'img_4_val_V_addr_3' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_30 : Operation 529 [1/1] (0.00ns)   --->   "%img_5_val_V_addr_2 = getelementptr [65536 x i26]* %img_5_val_V, i64 0, i64 %tmp_231_cast" [./sift.h:513]   --->   Operation 529 'getelementptr' 'img_5_val_V_addr_2' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_30 : Operation 530 [1/1] (0.00ns)   --->   "%img_5_val_V_addr_3 = getelementptr [65536 x i26]* %img_5_val_V, i64 0, i64 %tmp_232_cast" [./sift.h:513]   --->   Operation 530 'getelementptr' 'img_5_val_V_addr_3' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_30 : Operation 531 [2/2] (1.99ns)   --->   "%img_0_val_V_load_2 = load i32* %img_0_val_V_addr_2, align 4" [./sift.h:513]   --->   Operation 531 'load' 'img_0_val_V_load_2' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_30 : Operation 532 [2/2] (1.99ns)   --->   "%img_1_val_V_load_2 = load i26* %img_1_val_V_addr_2, align 4" [./sift.h:513]   --->   Operation 532 'load' 'img_1_val_V_load_2' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_30 : Operation 533 [2/2] (1.99ns)   --->   "%img_2_val_V_load_2 = load i26* %img_2_val_V_addr_2, align 4" [./sift.h:513]   --->   Operation 533 'load' 'img_2_val_V_load_2' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_30 : Operation 534 [2/2] (1.99ns)   --->   "%img_3_val_V_load_2 = load i26* %img_3_val_V_addr_2, align 4" [./sift.h:513]   --->   Operation 534 'load' 'img_3_val_V_load_2' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_30 : Operation 535 [2/2] (1.99ns)   --->   "%img_4_val_V_load_2 = load i26* %img_4_val_V_addr_2, align 4" [./sift.h:513]   --->   Operation 535 'load' 'img_4_val_V_load_2' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_30 : Operation 536 [2/2] (1.99ns)   --->   "%img_5_val_V_load_2 = load i26* %img_5_val_V_addr_2, align 4" [./sift.h:513]   --->   Operation 536 'load' 'img_5_val_V_load_2' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_30 : Operation 537 [2/2] (1.99ns)   --->   "%img_0_val_V_load_3 = load i32* %img_0_val_V_addr_3, align 4" [./sift.h:513]   --->   Operation 537 'load' 'img_0_val_V_load_3' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_30 : Operation 538 [2/2] (1.99ns)   --->   "%img_1_val_V_load_3 = load i26* %img_1_val_V_addr_3, align 4" [./sift.h:513]   --->   Operation 538 'load' 'img_1_val_V_load_3' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_30 : Operation 539 [2/2] (1.99ns)   --->   "%img_2_val_V_load_3 = load i26* %img_2_val_V_addr_3, align 4" [./sift.h:513]   --->   Operation 539 'load' 'img_2_val_V_load_3' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_30 : Operation 540 [2/2] (1.99ns)   --->   "%img_3_val_V_load_3 = load i26* %img_3_val_V_addr_3, align 4" [./sift.h:513]   --->   Operation 540 'load' 'img_3_val_V_load_3' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_30 : Operation 541 [2/2] (1.99ns)   --->   "%img_4_val_V_load_3 = load i26* %img_4_val_V_addr_3, align 4" [./sift.h:513]   --->   Operation 541 'load' 'img_4_val_V_load_3' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_30 : Operation 542 [2/2] (1.99ns)   --->   "%img_5_val_V_load_3 = load i26* %img_5_val_V_addr_3, align 4" [./sift.h:513]   --->   Operation 542 'load' 'img_5_val_V_load_3' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_30 : Operation 543 [1/1] (1.31ns)   --->   "%tmp_422 = icmp eq i32 %p_Val2_56, %p_Val2_61" [./sift.h:519]   --->   Operation 543 'icmp' 'tmp_422' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 544 [1/1] (0.00ns)   --->   "%is_neg_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_49, i32 31)" [./sift.h:519]   --->   Operation 544 'bitselect' 'is_neg_5' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_30 : Operation 545 [1/1] (0.00ns)   --->   "%OP1_V_16_cast = sext i65 %r_V to i77" [./sift.h:523]   --->   Operation 545 'sext' 'OP1_V_16_cast' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_30 : Operation 546 [1/1] (7.53ns)   --->   "%p_Val2_60 = mul i77 -8192, %OP1_V_16_cast" [./sift.h:523]   --->   Operation 546 'mul' 'p_Val2_60' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 7.53> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 547 [1/1] (0.00ns)   --->   "%is_neg_6 = call i1 @_ssdm_op_BitSelect.i1.i77.i32(i77 %p_Val2_60, i32 76)" [./sift.h:523]   --->   Operation 547 'bitselect' 'is_neg_6' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 7.59>
ST_31 : Operation 548 [1/2] (1.99ns)   --->   "%img_0_val_V_load_2 = load i32* %img_0_val_V_addr_2, align 4" [./sift.h:513]   --->   Operation 548 'load' 'img_0_val_V_load_2' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_31 : Operation 549 [1/2] (1.99ns)   --->   "%img_1_val_V_load_2 = load i26* %img_1_val_V_addr_2, align 4" [./sift.h:513]   --->   Operation 549 'load' 'img_1_val_V_load_2' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_31 : Operation 550 [1/1] (0.00ns)   --->   "%extLd10 = sext i26 %img_1_val_V_load_2 to i32" [./sift.h:513]   --->   Operation 550 'sext' 'extLd10' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_31 : Operation 551 [1/2] (1.99ns)   --->   "%img_2_val_V_load_2 = load i26* %img_2_val_V_addr_2, align 4" [./sift.h:513]   --->   Operation 551 'load' 'img_2_val_V_load_2' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_31 : Operation 552 [1/1] (0.00ns)   --->   "%extLd11 = sext i26 %img_2_val_V_load_2 to i32" [./sift.h:513]   --->   Operation 552 'sext' 'extLd11' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_31 : Operation 553 [1/2] (1.99ns)   --->   "%img_3_val_V_load_2 = load i26* %img_3_val_V_addr_2, align 4" [./sift.h:513]   --->   Operation 553 'load' 'img_3_val_V_load_2' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_31 : Operation 554 [1/1] (0.00ns)   --->   "%extLd12 = sext i26 %img_3_val_V_load_2 to i32" [./sift.h:513]   --->   Operation 554 'sext' 'extLd12' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_31 : Operation 555 [1/2] (1.99ns)   --->   "%img_4_val_V_load_2 = load i26* %img_4_val_V_addr_2, align 4" [./sift.h:513]   --->   Operation 555 'load' 'img_4_val_V_load_2' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_31 : Operation 556 [1/1] (0.00ns)   --->   "%extLd13 = sext i26 %img_4_val_V_load_2 to i32" [./sift.h:513]   --->   Operation 556 'sext' 'extLd13' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_31 : Operation 557 [1/2] (1.99ns)   --->   "%img_5_val_V_load_2 = load i26* %img_5_val_V_addr_2, align 4" [./sift.h:513]   --->   Operation 557 'load' 'img_5_val_V_load_2' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_31 : Operation 558 [1/1] (0.00ns)   --->   "%extLd14 = sext i26 %img_5_val_V_load_2 to i32" [./sift.h:513]   --->   Operation 558 'sext' 'extLd14' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_31 : Operation 559 [1/1] (1.13ns)   --->   "%p_Val2_98 = call i32 @_ssdm_op_Mux.ap_auto.6i32.i3(i32 %img_0_val_V_load_2, i32 %extLd10, i32 %extLd11, i32 %extLd12, i32 %extLd13, i32 %extLd14, i3 %tmp_1142)" [./sift.h:513]   --->   Operation 559 'mux' 'p_Val2_98' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 560 [1/2] (1.99ns)   --->   "%img_0_val_V_load_3 = load i32* %img_0_val_V_addr_3, align 4" [./sift.h:513]   --->   Operation 560 'load' 'img_0_val_V_load_3' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_31 : Operation 561 [1/2] (1.99ns)   --->   "%img_1_val_V_load_3 = load i26* %img_1_val_V_addr_3, align 4" [./sift.h:513]   --->   Operation 561 'load' 'img_1_val_V_load_3' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_31 : Operation 562 [1/1] (0.00ns)   --->   "%extLd15 = sext i26 %img_1_val_V_load_3 to i32" [./sift.h:513]   --->   Operation 562 'sext' 'extLd15' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_31 : Operation 563 [1/2] (1.99ns)   --->   "%img_2_val_V_load_3 = load i26* %img_2_val_V_addr_3, align 4" [./sift.h:513]   --->   Operation 563 'load' 'img_2_val_V_load_3' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_31 : Operation 564 [1/1] (0.00ns)   --->   "%extLd16 = sext i26 %img_2_val_V_load_3 to i32" [./sift.h:513]   --->   Operation 564 'sext' 'extLd16' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_31 : Operation 565 [1/2] (1.99ns)   --->   "%img_3_val_V_load_3 = load i26* %img_3_val_V_addr_3, align 4" [./sift.h:513]   --->   Operation 565 'load' 'img_3_val_V_load_3' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_31 : Operation 566 [1/1] (0.00ns)   --->   "%extLd17 = sext i26 %img_3_val_V_load_3 to i32" [./sift.h:513]   --->   Operation 566 'sext' 'extLd17' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_31 : Operation 567 [1/2] (1.99ns)   --->   "%img_4_val_V_load_3 = load i26* %img_4_val_V_addr_3, align 4" [./sift.h:513]   --->   Operation 567 'load' 'img_4_val_V_load_3' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_31 : Operation 568 [1/1] (0.00ns)   --->   "%extLd18 = sext i26 %img_4_val_V_load_3 to i32" [./sift.h:513]   --->   Operation 568 'sext' 'extLd18' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_31 : Operation 569 [1/2] (1.99ns)   --->   "%img_5_val_V_load_3 = load i26* %img_5_val_V_addr_3, align 4" [./sift.h:513]   --->   Operation 569 'load' 'img_5_val_V_load_3' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_31 : Operation 570 [1/1] (0.00ns)   --->   "%extLd19 = sext i26 %img_5_val_V_load_3 to i32" [./sift.h:513]   --->   Operation 570 'sext' 'extLd19' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_31 : Operation 571 [1/1] (1.13ns)   --->   "%p_Val2_99 = call i32 @_ssdm_op_Mux.ap_auto.6i32.i3(i32 %img_0_val_V_load_3, i32 %extLd15, i32 %extLd16, i32 %extLd17, i32 %extLd18, i32 %extLd19, i3 %tmp_1142)" [./sift.h:513]   --->   Operation 571 'mux' 'p_Val2_99' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 572 [1/1] (1.57ns)   --->   "%p_Val2_52 = sub i32 %p_Val2_98, %p_Val2_99" [./sift.h:517]   --->   Operation 572 'sub' 'p_Val2_52' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_6 = sext i32 %p_Val2_49 to i48" [./sift.h:518]   --->   Operation 573 'sext' 'tmp_6' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_31 : Operation 574 [1/1] (5.02ns)   --->   "%tmp_520_cast = mul i48 %tmp_6, %tmp_6" [./sift.h:518]   --->   Operation 574 'mul' 'tmp_520_cast' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 575 [1/1] (1.31ns)   --->   "%tmp_416 = icmp eq i32 %p_Val2_98, %p_Val2_99" [./sift.h:519]   --->   Operation 575 'icmp' 'tmp_416' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 576 [1/1] (0.00ns)   --->   "%is_neg_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_52, i32 31)" [./sift.h:519]   --->   Operation 576 'bitselect' 'is_neg_4' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_31 : Operation 577 [1/1] (1.57ns)   --->   "%tmp_423 = sub nsw i32 0, %p_Val2_49" [./sift.h:519]   --->   Operation 577 'sub' 'tmp_423' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & is_neg_5 & !tmp_422)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 578 [1/1] (0.45ns)   --->   "%p_Val2_156 = select i1 %is_neg_5, i32 %tmp_423, i32 %p_Val2_49" [./sift.h:519]   --->   Operation 578 'select' 'p_Val2_156' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_422)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 579 [1/1] (0.00ns)   --->   "%p_Result_170 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_156, i32 31, i32 0)" [./sift.h:519]   --->   Operation 579 'partselect' 'p_Result_170' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_422)> <Delay = 0.00>
ST_31 : Operation 580 [1/1] (1.62ns)   --->   "%num_zeros_5 = call i32 @llvm.cttz.i32(i32 %p_Result_170, i1 true) nounwind" [./sift.h:519]   --->   Operation 580 'cttz' 'num_zeros_5' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_422)> <Delay = 1.62> <Core = "CTTZ">   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 581 [1/1] (1.79ns)   --->   "%tmp32_V_35 = shl i32 %p_Val2_156, %num_zeros_5" [./sift.h:519]   --->   Operation 581 'shl' 'tmp32_V_35' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_422)> <Delay = 1.79> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_1160 = trunc i32 %num_zeros_5 to i8" [./sift.h:519]   --->   Operation 582 'trunc' 'tmp_1160' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_422)> <Delay = 0.00>
ST_31 : Operation 583 [1/1] (1.38ns)   --->   "%tmp_442 = icmp eq i77 %p_Val2_60, 0" [./sift.h:523]   --->   Operation 583 'icmp' 'tmp_442' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 584 [1/1] (1.85ns)   --->   "%tmp_443 = sub i77 0, %p_Val2_60" [./sift.h:523]   --->   Operation 584 'sub' 'tmp_443' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & is_neg_6)> <Delay = 1.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 585 [1/1] (0.58ns)   --->   "%p_Val2_139 = select i1 %is_neg_6, i77 %tmp_443, i77 %p_Val2_60" [./sift.h:523]   --->   Operation 585 'select' 'p_Val2_139' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.58> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 586 [1/1] (0.00ns)   --->   "%tmp_380 = call i44 @_ssdm_op_PartSelect.i44.i77.i32.i32(i77 %p_Val2_139, i32 33, i32 76)" [./sift.h:523]   --->   Operation 586 'partselect' 'tmp_380' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_31 : Operation 587 [1/1] (0.00ns)   --->   "%p_Result_32 = zext i44 %tmp_380 to i64" [./sift.h:523]   --->   Operation 587 'zext' 'p_Result_32' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_31 : Operation 588 [1/1] (2.00ns)   --->   "%tmp_444 = call i64 @llvm.ctlz.i64(i64 %p_Result_32, i1 true) nounwind" [./sift.h:523]   --->   Operation 588 'ctlz' 'tmp_444' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 2.00> <Core = "CTLZ">   --->   Core 59 'CTLZ' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 589 [1/1] (0.00ns)   --->   "%tmp_1169 = trunc i64 %tmp_444 to i32" [./sift.h:523]   --->   Operation 589 'trunc' 'tmp_1169' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_31 : Operation 590 [1/1] (1.29ns)   --->   "%tmp_445 = icmp eq i44 %tmp_380, 0" [./sift.h:523]   --->   Operation 590 'icmp' 'tmp_445' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 591 [1/1] (0.00ns)   --->   "%p_Result_33 = call i33 @_ssdm_op_PartSelect.i33.i77.i32.i32(i77 %p_Val2_139, i32 32, i32 0)" [./sift.h:523]   --->   Operation 591 'partselect' 'p_Result_33' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_31 : Operation 592 [1/1] (0.00ns)   --->   "%p_Result_173 = call i64 @llvm.part.set.i64.i33(i64 -1, i33 %p_Result_33, i32 63, i32 31)" [./sift.h:523]   --->   Operation 592 'partset' 'p_Result_173' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_31 : Operation 593 [1/1] (2.00ns)   --->   "%tmp_446 = call i64 @llvm.ctlz.i64(i64 %p_Result_173, i1 true) nounwind" [./sift.h:523]   --->   Operation 593 'ctlz' 'tmp_446' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 2.00> <Core = "CTLZ">   --->   Core 59 'CTLZ' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_1170 = trunc i64 %tmp_446 to i32" [./sift.h:523]   --->   Operation 594 'trunc' 'tmp_1170' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_31 : Operation 595 [1/1] (1.57ns)   --->   "%NZeros = add nsw i32 %tmp_1169, %tmp_1170" [./sift.h:523]   --->   Operation 595 'add' 'NZeros' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node msb_idx)   --->   "%num_zeros_6 = select i1 %tmp_445, i32 %NZeros, i32 %tmp_1169" [./sift.h:523]   --->   Operation 596 'select' 'num_zeros_6' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 597 [1/1] (1.57ns) (out node of the LUT)   --->   "%msb_idx = sub nsw i32 96, %num_zeros_6" [./sift.h:523]   --->   Operation 597 'sub' 'msb_idx' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 598 [1/1] (0.00ns)   --->   "%tmp_1171 = trunc i32 %msb_idx to i31" [./sift.h:523]   --->   Operation 598 'trunc' 'tmp_1171' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_31 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_1172 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %msb_idx, i32 31)" [./sift.h:523]   --->   Operation 599 'bitselect' 'tmp_1172' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 8.28>
ST_32 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_7 = sext i32 %p_Val2_52 to i48" [./sift.h:518]   --->   Operation 600 'sext' 'tmp_7' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_32 : Operation 601 [1/1] (5.02ns)   --->   "%tmp_521_cast = mul i48 %tmp_7, %tmp_7" [./sift.h:518]   --->   Operation 601 'mul' 'tmp_521_cast' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 602 [1/1] (1.65ns)   --->   "%p_Val2_53 = add i48 %tmp_521_cast, %tmp_520_cast" [./sift.h:518]   --->   Operation 602 'add' 'p_Val2_53' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 603 [1/1] (0.00ns)   --->   "%this_assign_s = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_53, i32 16, i32 47)" [./sift.h:518]   --->   Operation 603 'partselect' 'this_assign_s' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.00>
ST_32 : Operation 604 [1/1] (1.57ns)   --->   "%tmp_417 = sub nsw i32 0, %p_Val2_52" [./sift.h:519]   --->   Operation 604 'sub' 'tmp_417' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & is_neg_4 & !tmp_416)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 605 [1/1] (0.45ns)   --->   "%p_Val2_s_207 = select i1 %is_neg_4, i32 %tmp_417, i32 %p_Val2_52" [./sift.h:519]   --->   Operation 605 'select' 'p_Val2_s_207' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_416)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 606 [1/1] (0.00ns)   --->   "%p_Result_168 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_s_207, i32 31, i32 0)" [./sift.h:519]   --->   Operation 606 'partselect' 'p_Result_168' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_416)> <Delay = 0.00>
ST_32 : Operation 607 [1/1] (1.62ns)   --->   "%num_zeros_4 = call i32 @llvm.cttz.i32(i32 %p_Result_168, i1 true) nounwind" [./sift.h:519]   --->   Operation 607 'cttz' 'num_zeros_4' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_416)> <Delay = 1.62> <Core = "CTTZ">   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 608 [1/1] (1.79ns)   --->   "%tmp32_V_31 = shl i32 %p_Val2_s_207, %num_zeros_4" [./sift.h:519]   --->   Operation 608 'shl' 'tmp32_V_31' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_416)> <Delay = 1.79> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 609 [1/1] (0.00ns)   --->   "%tmp_1158 = trunc i32 %num_zeros_4 to i8" [./sift.h:519]   --->   Operation 609 'trunc' 'tmp_1158' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_416)> <Delay = 0.00>
ST_32 : Operation 610 [2/2] (8.28ns)   --->   "%f_12 = uitofp i32 %tmp32_V_35 to float" [./sift.h:519]   --->   Operation 610 'uitofp' 'f_12' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_422)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 611 [1/1] (0.00ns)   --->   "%p_Val2_139_cast = zext i77 %p_Val2_139 to i97" [./sift.h:523]   --->   Operation 611 'zext' 'p_Val2_139_cast' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_442)> <Delay = 0.00>
ST_32 : Operation 612 [1/1] (0.44ns)   --->   "%msb_idx_5 = select i1 %tmp_1172, i31 0, i31 %tmp_1171" [./sift.h:523]   --->   Operation 612 'select' 'msb_idx_5' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_442)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 613 [1/1] (0.00ns)   --->   "%tmp_1173 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %msb_idx_5, i32 5, i32 30)" [./sift.h:523]   --->   Operation 613 'partselect' 'tmp_1173' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_442)> <Delay = 0.00>
ST_32 : Operation 614 [1/1] (1.28ns)   --->   "%icmp22 = icmp eq i26 %tmp_1173, 0" [./sift.h:523]   --->   Operation 614 'icmp' 'icmp22' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_442)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_41)   --->   "%tmp32_V_38 = trunc i77 %p_Val2_139 to i32" [./sift.h:523]   --->   Operation 615 'trunc' 'tmp32_V_38' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_442)> <Delay = 0.00>
ST_32 : Operation 616 [1/1] (1.55ns)   --->   "%tmp_447 = sub i31 31, %msb_idx_5" [./sift.h:523]   --->   Operation 616 'sub' 'tmp_447' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_442)> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_41)   --->   "%tmp_593_cast = zext i31 %tmp_447 to i32" [./sift.h:523]   --->   Operation 617 'zext' 'tmp_593_cast' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_442)> <Delay = 0.00>
ST_32 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_41)   --->   "%tmp32_V_39 = shl i32 %tmp32_V_38, %tmp_593_cast" [./sift.h:523]   --->   Operation 618 'shl' 'tmp32_V_39' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_442)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_1175 = trunc i31 %msb_idx_5 to i7" [./sift.h:523]   --->   Operation 619 'trunc' 'tmp_1175' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_442)> <Delay = 0.00>
ST_32 : Operation 620 [1/1] (1.30ns)   --->   "%tmp_1176 = icmp ult i31 %msb_idx_5, 31" [./sift.h:523]   --->   Operation 620 'icmp' 'tmp_1176' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_442)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 621 [1/1] (1.23ns)   --->   "%tmp_1177 = add i7 -31, %tmp_1175" [./sift.h:523]   --->   Operation 621 'add' 'tmp_1177' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_442)> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_40)   --->   "%tmp_1178 = call i97 @llvm.part.select.i97(i97 %p_Val2_139_cast, i32 96, i32 0)" [./sift.h:523]   --->   Operation 622 'partselect' 'tmp_1178' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_442)> <Delay = 0.00>
ST_32 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_40)   --->   "%tmp_1179 = xor i7 %tmp_1175, -1" [./sift.h:523]   --->   Operation 623 'xor' 'tmp_1179' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_442)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_40)   --->   "%tmp_1180 = select i1 %tmp_1176, i97 %tmp_1178, i97 %p_Val2_139_cast" [./sift.h:523]   --->   Operation 624 'select' 'tmp_1180' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_442)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_40)   --->   "%tmp_1181 = select i1 %tmp_1176, i7 %tmp_1179, i7 %tmp_1177" [./sift.h:523]   --->   Operation 625 'select' 'tmp_1181' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_442)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_40)   --->   "%tmp_1182 = zext i7 %tmp_1181 to i97" [./sift.h:523]   --->   Operation 626 'zext' 'tmp_1182' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_442)> <Delay = 0.00>
ST_32 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_40)   --->   "%tmp_1183 = lshr i97 %tmp_1180, %tmp_1182" [./sift.h:523]   --->   Operation 627 'lshr' 'tmp_1183' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_442)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 628 [1/1] (2.22ns) (out node of the LUT)   --->   "%tmp32_V_40 = trunc i97 %tmp_1183 to i32" [./sift.h:523]   --->   Operation 628 'trunc' 'tmp32_V_40' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_442)> <Delay = 2.22>
ST_32 : Operation 629 [1/1] (1.79ns) (out node of the LUT)   --->   "%tmp32_V_41 = select i1 %icmp22, i32 %tmp32_V_39, i32 %tmp32_V_40" [./sift.h:523]   --->   Operation 629 'select' 'tmp32_V_41' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_442)> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 33 <SV = 32> <Delay = 8.54>
ST_33 : Operation 630 [10/10] (8.54ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:518]   --->   Operation 630 'call' 'agg_result_V_i' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 8.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 631 [2/2] (8.28ns)   --->   "%f_10 = uitofp i32 %tmp32_V_31 to float" [./sift.h:519]   --->   Operation 631 'uitofp' 'f_10' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_416)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 632 [1/2] (8.28ns)   --->   "%f_12 = uitofp i32 %tmp32_V_35 to float" [./sift.h:519]   --->   Operation 632 'uitofp' 'f_12' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_422)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 633 [1/1] (0.00ns)   --->   "%tmp32_V_46 = bitcast float %f_12 to i32" [./sift.h:519]   --->   Operation 633 'bitcast' 'tmp32_V_46' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_422)> <Delay = 0.00>
ST_33 : Operation 634 [1/1] (0.00ns)   --->   "%p_Result_29 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_46, i32 23, i32 30)" [./sift.h:519]   --->   Operation 634 'partselect' 'p_Result_29' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_422)> <Delay = 0.00>

State 34 <SV = 33> <Delay = 8.71>
ST_34 : Operation 635 [9/10] (8.71ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:518]   --->   Operation 635 'call' 'agg_result_V_i' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 8.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 636 [1/2] (8.28ns)   --->   "%f_10 = uitofp i32 %tmp32_V_31 to float" [./sift.h:519]   --->   Operation 636 'uitofp' 'f_10' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_416)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 637 [1/1] (0.00ns)   --->   "%tmp32_V_45 = bitcast float %f_10 to i32" [./sift.h:519]   --->   Operation 637 'bitcast' 'tmp32_V_45' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_416)> <Delay = 0.00>
ST_34 : Operation 638 [1/1] (0.00ns)   --->   "%p_Result_26 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_45, i32 23, i32 30)" [./sift.h:519]   --->   Operation 638 'partselect' 'p_Result_26' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_416)> <Delay = 0.00>
ST_34 : Operation 639 [1/1] (0.98ns)   --->   "%tmp_424 = icmp ne i8 %p_Result_29, -98" [./sift.h:519]   --->   Operation 639 'icmp' 'tmp_424' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_422)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 640 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_425 = sub i8 -114, %tmp_1160" [./sift.h:519]   --->   Operation 640 'sub' 'tmp_425' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_422)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_426 = zext i1 %tmp_424 to i8" [./sift.h:519]   --->   Operation 641 'zext' 'tmp_426' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_422)> <Delay = 0.00>
ST_34 : Operation 642 [1/1] (1.81ns) (root node of TernaryAdder)   --->   "%p_Repl2_57_trunc = add i8 %tmp_426, %tmp_425" [./sift.h:519]   --->   Operation 642 'add' 'p_Repl2_57_trunc' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_422)> <Delay = 1.81> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 643 [1/1] (0.00ns)   --->   "%tmp_427 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg_5, i8 %p_Repl2_57_trunc)" [./sift.h:519]   --->   Operation 643 'bitconcatenate' 'tmp_427' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_422)> <Delay = 0.00>
ST_34 : Operation 644 [1/1] (0.00ns)   --->   "%p_Result_171 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_46, i9 %tmp_427, i32 23, i32 31)" [./sift.h:519]   --->   Operation 644 'partset' 'p_Result_171' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_422)> <Delay = 0.00>
ST_34 : Operation 645 [1/1] (0.00ns)   --->   "%f_13 = bitcast i32 %p_Result_171 to float" [./sift.h:519]   --->   Operation 645 'bitcast' 'f_13' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_422)> <Delay = 0.00>
ST_34 : Operation 646 [1/1] (0.45ns)   --->   "%x_assign_67 = select i1 %tmp_422, float 0.000000e+00, float %f_13" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:5->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519]   --->   Operation 646 'select' 'x_assign_67' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 647 [2/2] (8.28ns)   --->   "%f_14 = uitofp i32 %tmp32_V_41 to float" [./sift.h:523]   --->   Operation 647 'uitofp' 'f_14' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_442)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 8.71>
ST_35 : Operation 648 [8/10] (8.71ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:518]   --->   Operation 648 'call' 'agg_result_V_i' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 8.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 649 [1/1] (0.98ns)   --->   "%tmp_418 = icmp ne i8 %p_Result_26, -98" [./sift.h:519]   --->   Operation 649 'icmp' 'tmp_418' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_416)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 650 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_419 = sub i8 -114, %tmp_1158" [./sift.h:519]   --->   Operation 650 'sub' 'tmp_419' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_416)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 651 [1/1] (0.00ns)   --->   "%tmp_420 = zext i1 %tmp_418 to i8" [./sift.h:519]   --->   Operation 651 'zext' 'tmp_420' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_416)> <Delay = 0.00>
ST_35 : Operation 652 [1/1] (1.81ns) (root node of TernaryAdder)   --->   "%p_Repl2_54_trunc = add i8 %tmp_420, %tmp_419" [./sift.h:519]   --->   Operation 652 'add' 'p_Repl2_54_trunc' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_416)> <Delay = 1.81> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 653 [1/1] (0.00ns)   --->   "%tmp_421 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg_4, i8 %p_Repl2_54_trunc)" [./sift.h:519]   --->   Operation 653 'bitconcatenate' 'tmp_421' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_416)> <Delay = 0.00>
ST_35 : Operation 654 [1/1] (0.00ns)   --->   "%p_Result_169 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_45, i9 %tmp_421, i32 23, i32 31)" [./sift.h:519]   --->   Operation 654 'partset' 'p_Result_169' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_416)> <Delay = 0.00>
ST_35 : Operation 655 [1/1] (0.00ns)   --->   "%f_11 = bitcast i32 %p_Result_169 to float" [./sift.h:519]   --->   Operation 655 'bitcast' 'f_11' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_416)> <Delay = 0.00>
ST_35 : Operation 656 [1/1] (0.45ns)   --->   "%y_assign_1 = select i1 %tmp_416, float 0.000000e+00, float %f_11" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:5->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519]   --->   Operation 656 'select' 'y_assign_1' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 657 [31/31] (3.79ns)   --->   "%tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519]   --->   Operation 657 'call' 'tmp_i_i3' <Predicate = (!tmp_402 & or_cond_206 & or_cond3)> <Delay = 3.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 658 [1/2] (8.28ns)   --->   "%f_14 = uitofp i32 %tmp32_V_41 to float" [./sift.h:523]   --->   Operation 658 'uitofp' 'f_14' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_442)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 659 [1/1] (0.00ns)   --->   "%tmp32_V_47 = bitcast float %f_14 to i32" [./sift.h:523]   --->   Operation 659 'bitcast' 'tmp32_V_47' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_442)> <Delay = 0.00>
ST_35 : Operation 660 [1/1] (0.00ns)   --->   "%p_Result_35 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_47, i32 23, i32 30)" [./sift.h:523]   --->   Operation 660 'partselect' 'p_Result_35' <Predicate = (!tmp_402 & or_cond_206 & or_cond3 & !tmp_442)> <Delay = 0.00>

State 36 <SV = 35> <Delay = 8.75>
ST_36 : Operation 661 [7/10] (8.71ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:518]   --->   Operation 661 'call' 'agg_result_V_i' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 662 [30/31] (8.75ns)   --->   "%tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519]   --->   Operation 662 'call' 'tmp_i_i3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 663 [1/1] (0.98ns)   --->   "%tmp_448 = icmp ne i8 %p_Result_35, -98" [./sift.h:523]   --->   Operation 663 'icmp' 'tmp_448' <Predicate = (or_cond_206 & or_cond3 & !tmp_442)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_61_trunc)   --->   "%tmp_1185 = trunc i32 %msb_idx to i8" [./sift.h:523]   --->   Operation 664 'trunc' 'tmp_1185' <Predicate = (or_cond_206 & or_cond3 & !tmp_442)> <Delay = 0.00>
ST_36 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_61_trunc)   --->   "%tmp122_cast_cast = select i1 %tmp_448, i8 80, i8 79" [./sift.h:523]   --->   Operation 665 'select' 'tmp122_cast_cast' <Predicate = (or_cond_206 & or_cond3 & !tmp_442)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 666 [1/1] (1.28ns) (out node of the LUT)   --->   "%p_Repl2_61_trunc = add i8 %tmp_1185, %tmp122_cast_cast" [./sift.h:523]   --->   Operation 666 'add' 'p_Repl2_61_trunc' <Predicate = (or_cond_206 & or_cond3 & !tmp_442)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 667 [1/1] (0.00ns)   --->   "%tmp_449 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg_6, i8 %p_Repl2_61_trunc)" [./sift.h:523]   --->   Operation 667 'bitconcatenate' 'tmp_449' <Predicate = (or_cond_206 & or_cond3 & !tmp_442)> <Delay = 0.00>
ST_36 : Operation 668 [1/1] (0.00ns)   --->   "%p_Result_174 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_47, i9 %tmp_449, i32 23, i32 31)" [./sift.h:523]   --->   Operation 668 'partset' 'p_Result_174' <Predicate = (or_cond_206 & or_cond3 & !tmp_442)> <Delay = 0.00>
ST_36 : Operation 669 [1/1] (0.00ns)   --->   "%f_15 = bitcast i32 %p_Result_174 to float" [./sift.h:523]   --->   Operation 669 'bitcast' 'f_15' <Predicate = (or_cond_206 & or_cond3 & !tmp_442)> <Delay = 0.00>
ST_36 : Operation 670 [1/1] (0.45ns)   --->   "%x_assign_68 = select i1 %tmp_442, float 0.000000e+00, float %f_15" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:14->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./sift.h:523]   --->   Operation 670 'select' 'x_assign_68' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 37 <SV = 36> <Delay = 8.75>
ST_37 : Operation 671 [6/10] (8.71ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:518]   --->   Operation 671 'call' 'agg_result_V_i' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 672 [29/31] (8.75ns)   --->   "%tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519]   --->   Operation 672 'call' 'tmp_i_i3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 673 [5/5] (8.07ns)   --->   "%v_assign_3 = call float @llvm.exp.f32(float %x_assign_68) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./sift.h:523]   --->   Operation 673 'fexp' 'v_assign_3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 8.75>
ST_38 : Operation 674 [5/10] (8.71ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:518]   --->   Operation 674 'call' 'agg_result_V_i' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 675 [28/31] (8.75ns)   --->   "%tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519]   --->   Operation 675 'call' 'tmp_i_i3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 676 [4/5] (8.07ns)   --->   "%v_assign_3 = call float @llvm.exp.f32(float %x_assign_68) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./sift.h:523]   --->   Operation 676 'fexp' 'v_assign_3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 8.75>
ST_39 : Operation 677 [4/10] (8.71ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:518]   --->   Operation 677 'call' 'agg_result_V_i' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 678 [27/31] (8.75ns)   --->   "%tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519]   --->   Operation 678 'call' 'tmp_i_i3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 679 [3/5] (8.07ns)   --->   "%v_assign_3 = call float @llvm.exp.f32(float %x_assign_68) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./sift.h:523]   --->   Operation 679 'fexp' 'v_assign_3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 8.75>
ST_40 : Operation 680 [3/10] (8.71ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:518]   --->   Operation 680 'call' 'agg_result_V_i' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 681 [26/31] (8.75ns)   --->   "%tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519]   --->   Operation 681 'call' 'tmp_i_i3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 682 [2/5] (8.07ns)   --->   "%v_assign_3 = call float @llvm.exp.f32(float %x_assign_68) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./sift.h:523]   --->   Operation 682 'fexp' 'v_assign_3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 40> <Delay = 8.75>
ST_41 : Operation 683 [2/10] (8.71ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:518]   --->   Operation 683 'call' 'agg_result_V_i' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 684 [25/31] (8.75ns)   --->   "%tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519]   --->   Operation 684 'call' 'tmp_i_i3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 685 [1/5] (8.07ns)   --->   "%v_assign_3 = call float @llvm.exp.f32(float %x_assign_68) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./sift.h:523]   --->   Operation 685 'fexp' 'v_assign_3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 41> <Delay = 8.75>
ST_42 : Operation 686 [1/10] (8.11ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:518]   --->   Operation 686 'call' 'agg_result_V_i' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 687 [24/31] (8.75ns)   --->   "%tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519]   --->   Operation 687 'call' 'tmp_i_i3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 688 [1/1] (2.65ns)   --->   "%d_assign = fpext float %v_assign_3 to double" [./sift.h:523]   --->   Operation 688 'fpext' 'd_assign' <Predicate = (or_cond_206 & or_cond3)> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 689 [1/1] (0.00ns)   --->   "%ireg_V_3 = bitcast double %d_assign to i64" [./sift.h:523]   --->   Operation 689 'bitcast' 'ireg_V_3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_42 : Operation 690 [1/1] (0.00ns)   --->   "%tmp_1186 = trunc i64 %ireg_V_3 to i63" [./sift.h:523]   --->   Operation 690 'trunc' 'tmp_1186' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_42 : Operation 691 [1/1] (0.00ns)   --->   "%isneg_3 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_3, i32 63)" [./sift.h:523]   --->   Operation 691 'bitselect' 'isneg_3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_42 : Operation 692 [1/1] (0.00ns)   --->   "%exp_tmp_V_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_3, i32 52, i32 62)" [./sift.h:523]   --->   Operation 692 'partselect' 'exp_tmp_V_4' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_42 : Operation 693 [1/1] (0.00ns)   --->   "%tmp_450 = zext i11 %exp_tmp_V_4 to i12" [./sift.h:523]   --->   Operation 693 'zext' 'tmp_450' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_42 : Operation 694 [1/1] (0.00ns)   --->   "%tmp_1188 = trunc i64 %ireg_V_3 to i52" [./sift.h:523]   --->   Operation 694 'trunc' 'tmp_1188' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_42 : Operation 695 [1/1] (0.00ns)   --->   "%tmp_451 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1188)" [./sift.h:523]   --->   Operation 695 'bitconcatenate' 'tmp_451' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_42 : Operation 696 [1/1] (0.00ns)   --->   "%p_Result_175 = zext i53 %tmp_451 to i54" [./sift.h:523]   --->   Operation 696 'zext' 'p_Result_175' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_42 : Operation 697 [1/1] (1.67ns)   --->   "%man_V_16 = sub i54 0, %p_Result_175" [./sift.h:523]   --->   Operation 697 'sub' 'man_V_16' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 698 [1/1] (0.53ns)   --->   "%man_V_17 = select i1 %isneg_3, i54 %man_V_16, i54 %p_Result_175" [./sift.h:523]   --->   Operation 698 'select' 'man_V_17' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 699 [1/1] (1.33ns)   --->   "%tmp_452 = icmp eq i63 %tmp_1186, 0" [./sift.h:523]   --->   Operation 699 'icmp' 'tmp_452' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 700 [1/1] (1.26ns)   --->   "%F2_4 = sub i12 1075, %tmp_450" [./sift.h:523]   --->   Operation 700 'sub' 'F2_4' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 701 [1/1] (1.11ns)   --->   "%tmp_453 = icmp sgt i12 %F2_4, 16" [./sift.h:523]   --->   Operation 701 'icmp' 'tmp_453' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 702 [1/1] (1.26ns)   --->   "%tmp_454 = add i12 -16, %F2_4" [./sift.h:523]   --->   Operation 702 'add' 'tmp_454' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 703 [1/1] (1.26ns)   --->   "%tmp_455 = sub i12 16, %F2_4" [./sift.h:523]   --->   Operation 703 'sub' 'tmp_455' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 704 [1/1] (0.55ns)   --->   "%sh_amt_4 = select i1 %tmp_453, i12 %tmp_454, i12 %tmp_455" [./sift.h:523]   --->   Operation 704 'select' 'sh_amt_4' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 705 [1/1] (1.11ns)   --->   "%tmp_456 = icmp eq i12 %F2_4, 16" [./sift.h:523]   --->   Operation 705 'icmp' 'tmp_456' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_1189 = trunc i54 %man_V_17 to i32" [./sift.h:523]   --->   Operation 706 'trunc' 'tmp_1189' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_42 : Operation 707 [1/1] (0.00ns)   --->   "%tmp_1190 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_4, i32 5, i32 11)" [./sift.h:523]   --->   Operation 707 'partselect' 'tmp_1190' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_42 : Operation 708 [1/1] (0.94ns)   --->   "%icmp25 = icmp eq i7 %tmp_1190, 0" [./sift.h:523]   --->   Operation 708 'icmp' 'icmp25' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 8.75>
ST_43 : Operation 709 [23/31] (8.75ns)   --->   "%tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519]   --->   Operation 709 'call' 'tmp_i_i3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 710 [1/1] (0.00ns)   --->   "%sh_amt_4_cast = sext i12 %sh_amt_4 to i32" [./sift.h:523]   --->   Operation 710 'sext' 'sh_amt_4_cast' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_43 : Operation 711 [1/1] (1.11ns)   --->   "%tmp_457 = icmp ult i12 %sh_amt_4, 54" [./sift.h:523]   --->   Operation 711 'icmp' 'tmp_457' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_458 = zext i32 %sh_amt_4_cast to i54" [./sift.h:523]   --->   Operation 712 'zext' 'tmp_458' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_43 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_459 = ashr i54 %man_V_17, %tmp_458" [./sift.h:523]   --->   Operation 713 'ashr' 'tmp_459' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_1191 = trunc i54 %tmp_459 to i32" [./sift.h:523]   --->   Operation 714 'trunc' 'tmp_1191' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_43 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node newSel18)   --->   "%storemerge6 = select i1 %isneg_3, i32 -1, i32 0" [./sift.h:523]   --->   Operation 715 'select' 'storemerge6' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_460 = shl i32 %tmp_1189, %sh_amt_4_cast" [./sift.h:523]   --->   Operation 716 'shl' 'tmp_460' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node or_cond6)   --->   "%sel_tmp28 = xor i1 %tmp_452, true" [./sift.h:523]   --->   Operation 717 'xor' 'sel_tmp28' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node or_cond6)   --->   "%sel_tmp29 = and i1 %tmp_456, %sel_tmp28" [./sift.h:523]   --->   Operation 718 'and' 'sel_tmp29' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 719 [1/1] (0.46ns)   --->   "%sel_tmp33_demorgan = or i1 %tmp_452, %tmp_456" [./sift.h:523]   --->   Operation 719 'or' 'sel_tmp33_demorgan' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp34)   --->   "%sel_tmp33 = xor i1 %sel_tmp33_demorgan, true" [./sift.h:523]   --->   Operation 720 'xor' 'sel_tmp33' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 721 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp34 = and i1 %tmp_453, %sel_tmp33" [./sift.h:523]   --->   Operation 721 'and' 'sel_tmp34' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp36)   --->   "%sel_tmp35 = xor i1 %tmp_457, true" [./sift.h:523]   --->   Operation 722 'xor' 'sel_tmp35' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 723 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp36 = and i1 %sel_tmp34, %sel_tmp35" [./sift.h:523]   --->   Operation 723 'and' 'sel_tmp36' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp42 = and i1 %sel_tmp34, %tmp_457" [./sift.h:523]   --->   Operation 724 'and' 'sel_tmp42' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp49)   --->   "%sel_tmp48_demorgan = or i1 %sel_tmp33_demorgan, %tmp_453" [./sift.h:523]   --->   Operation 725 'or' 'sel_tmp48_demorgan' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp49)   --->   "%sel_tmp48 = xor i1 %sel_tmp48_demorgan, true" [./sift.h:523]   --->   Operation 726 'xor' 'sel_tmp48' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 727 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp49 = and i1 %icmp25, %sel_tmp48" [./sift.h:523]   --->   Operation 727 'and' 'sel_tmp49' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 728 [1/1] (2.17ns) (out node of the LUT)   --->   "%newSel = select i1 %sel_tmp49, i32 %tmp_460, i32 %tmp_1191" [./sift.h:523]   --->   Operation 728 'select' 'newSel' <Predicate = (or_cond_206 & or_cond3)> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 729 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond = or i1 %sel_tmp49, %sel_tmp42" [./sift.h:523]   --->   Operation 729 'or' 'or_cond' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 730 [1/1] (0.47ns) (out node of the LUT)   --->   "%newSel18 = select i1 %sel_tmp36, i32 %storemerge6, i32 %tmp_1189" [./sift.h:523]   --->   Operation 730 'select' 'newSel18' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node or_cond6)   --->   "%or_cond5 = or i1 %sel_tmp36, %sel_tmp29" [./sift.h:523]   --->   Operation 731 'or' 'or_cond5' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node W_V)   --->   "%newSel19 = select i1 %or_cond, i32 %newSel, i32 %newSel18" [./sift.h:523]   --->   Operation 732 'select' 'newSel19' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 733 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond6 = or i1 %or_cond, %or_cond5" [./sift.h:523]   --->   Operation 733 'or' 'or_cond6' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 734 [1/1] (0.45ns) (out node of the LUT)   --->   "%W_V = select i1 %or_cond6, i32 %newSel19, i32 0" [./sift.h:523]   --->   Operation 734 'select' 'W_V' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 735 [1/1] (0.00ns)   --->   "%OP1_V_1_cast = zext i24 %agg_result_V_i to i48" [./sift.h:527]   --->   Operation 735 'zext' 'OP1_V_1_cast' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_43 : Operation 736 [1/1] (0.00ns)   --->   "%OP2_V_19_cast = sext i32 %W_V to i48" [./sift.h:527]   --->   Operation 736 'sext' 'OP2_V_19_cast' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_43 : Operation 737 [1/1] (5.02ns)   --->   "%p_Val2_64 = mul i48 %OP1_V_1_cast, %OP2_V_19_cast" [./sift.h:527]   --->   Operation 737 'mul' 'p_Val2_64' <Predicate = (or_cond_206 & or_cond3)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 738 [1/1] (0.00ns)   --->   "%p_Val2_65 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_64, i32 16, i32 47)" [./sift.h:527]   --->   Operation 738 'partselect' 'p_Val2_65' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_43 : Operation 739 [1/1] (0.00ns)   --->   "%tmp_1199 = trunc i32 %p_Val2_45 to i16" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:70->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138->./sift.h:528]   --->   Operation 739 'trunc' 'tmp_1199' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_43 : Operation 740 [1/1] (1.25ns)   --->   "%tmp_i_i5 = icmp eq i16 %tmp_1199, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:70->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138->./sift.h:528]   --->   Operation 740 'icmp' 'tmp_i_i5' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 741 [1/1] (0.00ns)   --->   "%p_Result_38 = call i32 @llvm.part.set.i32.i16(i32 %p_Val2_45, i16 0, i32 0, i32 15)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:70->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138->./sift.h:528]   --->   Operation 741 'partset' 'p_Result_38' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_43 : Operation 742 [1/1] (0.45ns)   --->   "%p_Val2_104 = select i1 %tmp_i_i5, i32 %p_Val2_45, i32 %p_Result_38" [./sift.h:528]   --->   Operation 742 'select' 'p_Val2_104' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 743 [1/1] (0.00ns)   --->   "%ret_V_29 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_104, i32 16, i32 31)" [./sift.h:528]   --->   Operation 743 'partselect' 'ret_V_29' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_43 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node p_1)   --->   "%tmp_1200 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_104, i32 31)" [./sift.h:528]   --->   Operation 744 'bitselect' 'tmp_1200' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_43 : Operation 745 [1/1] (0.00ns)   --->   "%tmp_1201 = trunc i32 %p_Val2_104 to i16" [./sift.h:528]   --->   Operation 745 'trunc' 'tmp_1201' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_43 : Operation 746 [1/1] (1.25ns)   --->   "%tmp_463 = icmp eq i16 %tmp_1201, 0" [./sift.h:528]   --->   Operation 746 'icmp' 'tmp_463' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 747 [1/1] (1.24ns)   --->   "%ret_V_30 = add i16 1, %ret_V_29" [./sift.h:528]   --->   Operation 747 'add' 'ret_V_30' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node p_1)   --->   "%p_s = select i1 %tmp_463, i16 %ret_V_29, i16 %ret_V_30" [./sift.h:528]   --->   Operation 748 'select' 'p_s' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 749 [1/1] (0.47ns) (out node of the LUT)   --->   "%p_1 = select i1 %tmp_1200, i16 %p_s, i16 %ret_V_29" [./sift.h:528]   --->   Operation 749 'select' 'p_1' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 44 <SV = 43> <Delay = 8.75>
ST_44 : Operation 750 [22/31] (8.75ns)   --->   "%tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519]   --->   Operation 750 'call' 'tmp_i_i3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 751 [1/1] (0.00ns)   --->   "%tmp_467 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %p_1, i16 0)" [./sift.h:532]   --->   Operation 751 'bitconcatenate' 'tmp_467' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_44 : Operation 752 [1/1] (1.57ns)   --->   "%p_Val2_66 = sub i32 %p_Val2_45, %tmp_467" [./sift.h:532]   --->   Operation 752 'sub' 'p_Val2_66' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 753 [1/1] (0.00ns)   --->   "%OP1_V_2_cast = sext i32 %p_Val2_65 to i48" [./sift.h:536]   --->   Operation 753 'sext' 'OP1_V_2_cast' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_44 : Operation 754 [1/1] (0.00ns)   --->   "%OP2_V_20_cast = sext i32 %p_Val2_66 to i48" [./sift.h:536]   --->   Operation 754 'sext' 'OP2_V_20_cast' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_44 : Operation 755 [1/1] (5.02ns)   --->   "%p_Val2_69 = mul i48 %OP1_V_2_cast, %OP2_V_20_cast" [./sift.h:536]   --->   Operation 755 'mul' 'p_Val2_69' <Predicate = (or_cond_206 & or_cond3)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 756 [1/1] (0.00ns)   --->   "%p_Val2_70 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_69, i32 16, i32 47)" [./sift.h:536]   --->   Operation 756 'partselect' 'p_Val2_70' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>

State 45 <SV = 44> <Delay = 8.75>
ST_45 : Operation 757 [21/31] (8.75ns)   --->   "%tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519]   --->   Operation 757 'call' 'tmp_i_i3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 758 [1/1] (0.00ns)   --->   "%r0_cast = sext i16 %p_1 to i17" [./sift.h:528]   --->   Operation 758 'sext' 'r0_cast' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_45 : Operation 759 [1/1] (0.00ns)   --->   "%tmp_1202 = trunc i32 %p_Val2_46 to i16" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:70->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138->./sift.h:529]   --->   Operation 759 'trunc' 'tmp_1202' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_45 : Operation 760 [1/1] (1.25ns)   --->   "%tmp_i_i6 = icmp eq i16 %tmp_1202, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:70->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138->./sift.h:529]   --->   Operation 760 'icmp' 'tmp_i_i6' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 761 [1/1] (0.00ns)   --->   "%p_Result_39 = call i32 @llvm.part.set.i32.i16(i32 %p_Val2_46, i16 0, i32 0, i32 15)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:70->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138->./sift.h:529]   --->   Operation 761 'partset' 'p_Result_39' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_45 : Operation 762 [1/1] (0.45ns)   --->   "%p_Val2_105 = select i1 %tmp_i_i6, i32 %p_Val2_46, i32 %p_Result_39" [./sift.h:529]   --->   Operation 762 'select' 'p_Val2_105' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 763 [1/1] (0.00ns)   --->   "%ret_V_31 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_105, i32 16, i32 31)" [./sift.h:529]   --->   Operation 763 'partselect' 'ret_V_31' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_45 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node p_3)   --->   "%tmp_1203 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_105, i32 31)" [./sift.h:529]   --->   Operation 764 'bitselect' 'tmp_1203' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_45 : Operation 765 [1/1] (0.00ns)   --->   "%tmp_1204 = trunc i32 %p_Val2_105 to i16" [./sift.h:529]   --->   Operation 765 'trunc' 'tmp_1204' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_45 : Operation 766 [1/1] (1.25ns)   --->   "%tmp_464 = icmp eq i16 %tmp_1204, 0" [./sift.h:529]   --->   Operation 766 'icmp' 'tmp_464' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 767 [1/1] (1.24ns)   --->   "%ret_V_32 = add i16 1, %ret_V_31" [./sift.h:529]   --->   Operation 767 'add' 'ret_V_32' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node p_3)   --->   "%p_2 = select i1 %tmp_464, i16 %ret_V_31, i16 %ret_V_32" [./sift.h:529]   --->   Operation 768 'select' 'p_2' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 769 [1/1] (0.47ns) (out node of the LUT)   --->   "%p_3 = select i1 %tmp_1203, i16 %p_2, i16 %ret_V_31" [./sift.h:529]   --->   Operation 769 'select' 'p_3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 770 [1/1] (0.00ns)   --->   "%c0_cast = sext i16 %p_3 to i17" [./sift.h:529]   --->   Operation 770 'sext' 'c0_cast' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_45 : Operation 771 [1/1] (0.00ns)   --->   "%tmp_468 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %p_3, i16 0)" [./sift.h:533]   --->   Operation 771 'bitconcatenate' 'tmp_468' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_45 : Operation 772 [1/1] (1.57ns)   --->   "%p_Val2_67 = sub i32 %p_Val2_46, %tmp_468" [./sift.h:533]   --->   Operation 772 'sub' 'p_Val2_67' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 773 [1/1] (0.00ns)   --->   "%tmp_236 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %p_1, i3 0)" [./sift.h:528]   --->   Operation 773 'bitconcatenate' 'tmp_236' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_45 : Operation 774 [1/1] (0.00ns)   --->   "%p_shl4_cast = sext i19 %tmp_236 to i20" [./sift.h:528]   --->   Operation 774 'sext' 'p_shl4_cast' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_45 : Operation 775 [1/1] (0.00ns)   --->   "%tmp_237 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %p_1, i1 false)" [./sift.h:528]   --->   Operation 775 'bitconcatenate' 'tmp_237' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_45 : Operation 776 [1/1] (0.00ns)   --->   "%p_shl5_cast = sext i17 %tmp_237 to i20" [./sift.h:544]   --->   Operation 776 'sext' 'p_shl5_cast' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_45 : Operation 777 [1/1] (1.30ns)   --->   "%tmp_238 = sub i20 %p_shl4_cast, %p_shl5_cast" [./sift.h:544]   --->   Operation 777 'sub' 'tmp_238' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 778 [1/1] (0.00ns)   --->   "%tmp_1211 = trunc i20 %tmp_238 to i7" [./sift.h:544]   --->   Operation 778 'trunc' 'tmp_1211' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_45 : Operation 779 [1/1] (0.00ns)   --->   "%tmp_1212 = trunc i16 %p_3 to i7" [./sift.h:544]   --->   Operation 779 'trunc' 'tmp_1212' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_45 : Operation 780 [1/1] (1.23ns)   --->   "%tmp_1213 = add i7 %tmp_1212, %tmp_1211" [./sift.h:544]   --->   Operation 780 'add' 'tmp_1213' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 781 [1/1] (1.24ns)   --->   "%tmp_470 = add i17 1, %c0_cast" [./sift.h:546]   --->   Operation 781 'add' 'tmp_470' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 782 [1/1] (0.00ns)   --->   "%tmp_1216 = trunc i20 %tmp_238 to i7" [./sift.h:546]   --->   Operation 782 'trunc' 'tmp_1216' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_45 : Operation 783 [1/1] (0.00ns)   --->   "%tmp_1217 = trunc i17 %tmp_470 to i7" [./sift.h:546]   --->   Operation 783 'trunc' 'tmp_1217' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_45 : Operation 784 [1/1] (1.23ns)   --->   "%tmp_1218 = add i7 %tmp_1217, %tmp_1216" [./sift.h:546]   --->   Operation 784 'add' 'tmp_1218' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 785 [1/1] (1.24ns)   --->   "%tmp_471 = add i17 1, %r0_cast" [./sift.h:548]   --->   Operation 785 'add' 'tmp_471' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 786 [1/1] (0.00ns)   --->   "%tmp_249 = call i20 @_ssdm_op_BitConcatenate.i20.i17.i3(i17 %tmp_471, i3 0)" [./sift.h:548]   --->   Operation 786 'bitconcatenate' 'tmp_249' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_45 : Operation 787 [1/1] (0.00ns)   --->   "%p_shl2_cast = sext i20 %tmp_249 to i21" [./sift.h:548]   --->   Operation 787 'sext' 'p_shl2_cast' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_45 : Operation 788 [1/1] (0.00ns)   --->   "%tmp_250 = call i18 @_ssdm_op_BitConcatenate.i18.i17.i1(i17 %tmp_471, i1 false)" [./sift.h:548]   --->   Operation 788 'bitconcatenate' 'tmp_250' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_45 : Operation 789 [1/1] (0.00ns)   --->   "%p_shl3_cast = sext i18 %tmp_250 to i21" [./sift.h:548]   --->   Operation 789 'sext' 'p_shl3_cast' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_45 : Operation 790 [1/1] (1.32ns)   --->   "%tmp_251 = sub i21 %p_shl2_cast, %p_shl3_cast" [./sift.h:548]   --->   Operation 790 'sub' 'tmp_251' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 791 [1/1] (0.00ns)   --->   "%tmp_1219 = trunc i21 %tmp_251 to i7" [./sift.h:548]   --->   Operation 791 'trunc' 'tmp_1219' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_45 : Operation 792 [1/1] (0.00ns)   --->   "%tmp_1220 = trunc i16 %p_3 to i7" [./sift.h:548]   --->   Operation 792 'trunc' 'tmp_1220' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_45 : Operation 793 [1/1] (1.23ns)   --->   "%tmp_1221 = add i7 %tmp_1220, %tmp_1219" [./sift.h:548]   --->   Operation 793 'add' 'tmp_1221' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 794 [1/1] (0.00ns)   --->   "%tmp_1222 = trunc i21 %tmp_251 to i7" [./sift.h:550]   --->   Operation 794 'trunc' 'tmp_1222' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_45 : Operation 795 [1/1] (0.00ns)   --->   "%tmp_1223 = trunc i17 %tmp_470 to i7" [./sift.h:550]   --->   Operation 795 'trunc' 'tmp_1223' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_45 : Operation 796 [1/1] (1.23ns)   --->   "%tmp_1224 = add i7 %tmp_1223, %tmp_1222" [./sift.h:550]   --->   Operation 796 'add' 'tmp_1224' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 8.75>
ST_46 : Operation 797 [20/31] (8.75ns)   --->   "%tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519]   --->   Operation 797 'call' 'tmp_i_i3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 798 [1/1] (1.57ns)   --->   "%p_Val2_71 = sub i32 %p_Val2_65, %p_Val2_70" [./sift.h:537]   --->   Operation 798 'sub' 'p_Val2_71' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 799 [1/1] (0.00ns)   --->   "%OP1_V_3_cast = sext i32 %p_Val2_70 to i48" [./sift.h:538]   --->   Operation 799 'sext' 'OP1_V_3_cast' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_46 : Operation 800 [1/1] (0.00ns)   --->   "%OP2_V_21_cast = sext i32 %p_Val2_67 to i48" [./sift.h:538]   --->   Operation 800 'sext' 'OP2_V_21_cast' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_46 : Operation 801 [1/1] (5.02ns)   --->   "%p_Val2_72 = mul i48 %OP1_V_3_cast, %OP2_V_21_cast" [./sift.h:538]   --->   Operation 801 'mul' 'p_Val2_72' <Predicate = (or_cond_206 & or_cond3)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 802 [1/1] (0.00ns)   --->   "%p_Val2_73 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_72, i32 16, i32 47)" [./sift.h:538]   --->   Operation 802 'partselect' 'p_Val2_73' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_46 : Operation 803 [1/1] (0.00ns)   --->   "%OP1_V_4_cast = sext i32 %p_Val2_71 to i48" [./sift.h:539]   --->   Operation 803 'sext' 'OP1_V_4_cast' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_46 : Operation 804 [1/1] (5.02ns)   --->   "%p_Val2_75 = mul i48 %OP1_V_4_cast, %OP2_V_21_cast" [./sift.h:539]   --->   Operation 804 'mul' 'p_Val2_75' <Predicate = (or_cond_206 & or_cond3)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 805 [1/1] (0.00ns)   --->   "%p_Val2_76 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75, i32 16, i32 47)" [./sift.h:539]   --->   Operation 805 'partselect' 'p_Val2_76' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>

State 47 <SV = 46> <Delay = 8.75>
ST_47 : Operation 806 [19/31] (8.75ns)   --->   "%tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519]   --->   Operation 806 'call' 'tmp_i_i3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 8.75>
ST_48 : Operation 807 [18/31] (8.75ns)   --->   "%tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519]   --->   Operation 807 'call' 'tmp_i_i3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 8.75>
ST_49 : Operation 808 [17/31] (8.75ns)   --->   "%tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519]   --->   Operation 808 'call' 'tmp_i_i3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 8.75>
ST_50 : Operation 809 [16/31] (8.75ns)   --->   "%tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519]   --->   Operation 809 'call' 'tmp_i_i3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 8.75>
ST_51 : Operation 810 [15/31] (8.75ns)   --->   "%tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519]   --->   Operation 810 'call' 'tmp_i_i3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 51> <Delay = 8.75>
ST_52 : Operation 811 [14/31] (8.75ns)   --->   "%tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519]   --->   Operation 811 'call' 'tmp_i_i3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 52> <Delay = 8.75>
ST_53 : Operation 812 [13/31] (8.75ns)   --->   "%tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519]   --->   Operation 812 'call' 'tmp_i_i3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 53> <Delay = 8.75>
ST_54 : Operation 813 [12/31] (8.75ns)   --->   "%tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519]   --->   Operation 813 'call' 'tmp_i_i3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 54> <Delay = 8.75>
ST_55 : Operation 814 [11/31] (8.75ns)   --->   "%tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519]   --->   Operation 814 'call' 'tmp_i_i3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 55> <Delay = 8.75>
ST_56 : Operation 815 [10/31] (8.75ns)   --->   "%tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519]   --->   Operation 815 'call' 'tmp_i_i3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 56> <Delay = 8.75>
ST_57 : Operation 816 [9/31] (8.75ns)   --->   "%tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519]   --->   Operation 816 'call' 'tmp_i_i3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 57> <Delay = 8.75>
ST_58 : Operation 817 [8/31] (8.75ns)   --->   "%tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519]   --->   Operation 817 'call' 'tmp_i_i3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 58> <Delay = 8.75>
ST_59 : Operation 818 [7/31] (8.75ns)   --->   "%tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519]   --->   Operation 818 'call' 'tmp_i_i3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 59> <Delay = 8.75>
ST_60 : Operation 819 [6/31] (8.75ns)   --->   "%tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519]   --->   Operation 819 'call' 'tmp_i_i3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 60> <Delay = 8.75>
ST_61 : Operation 820 [5/31] (8.75ns)   --->   "%tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519]   --->   Operation 820 'call' 'tmp_i_i3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 61> <Delay = 8.75>
ST_62 : Operation 821 [4/31] (8.75ns)   --->   "%tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519]   --->   Operation 821 'call' 'tmp_i_i3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 62> <Delay = 8.75>
ST_63 : Operation 822 [3/31] (8.75ns)   --->   "%tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519]   --->   Operation 822 'call' 'tmp_i_i3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 63> <Delay = 8.75>
ST_64 : Operation 823 [2/31] (8.75ns)   --->   "%tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519]   --->   Operation 823 'call' 'tmp_i_i3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 64> <Delay = 8.28>
ST_65 : Operation 824 [1/31] (0.97ns)   --->   "%tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519]   --->   Operation 824 'call' 'tmp_i_i3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 825 [2/2] (7.30ns)   --->   "%tmp_428 = fmul float %tmp_i_i3, 1.800000e+02" [./sift.h:519]   --->   Operation 825 'fmul' 'tmp_428' <Predicate = (or_cond_206 & or_cond3)> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.30>
ST_66 : Operation 826 [1/2] (7.30ns)   --->   "%tmp_428 = fmul float %tmp_i_i3, 1.800000e+02" [./sift.h:519]   --->   Operation 826 'fmul' 'tmp_428' <Predicate = (or_cond_206 & or_cond3)> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 8.34>
ST_67 : Operation 827 [7/7] (8.34ns)   --->   "%v_assign_2 = fdiv float %tmp_428, 0x400921FB40000000" [./sift.h:519]   --->   Operation 827 'fdiv' 'v_assign_2' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 8.34>
ST_68 : Operation 828 [6/7] (8.34ns)   --->   "%v_assign_2 = fdiv float %tmp_428, 0x400921FB40000000" [./sift.h:519]   --->   Operation 828 'fdiv' 'v_assign_2' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 8.34>
ST_69 : Operation 829 [5/7] (8.34ns)   --->   "%v_assign_2 = fdiv float %tmp_428, 0x400921FB40000000" [./sift.h:519]   --->   Operation 829 'fdiv' 'v_assign_2' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 8.34>
ST_70 : Operation 830 [4/7] (8.34ns)   --->   "%v_assign_2 = fdiv float %tmp_428, 0x400921FB40000000" [./sift.h:519]   --->   Operation 830 'fdiv' 'v_assign_2' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 8.34>
ST_71 : Operation 831 [3/7] (8.34ns)   --->   "%v_assign_2 = fdiv float %tmp_428, 0x400921FB40000000" [./sift.h:519]   --->   Operation 831 'fdiv' 'v_assign_2' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 8.34>
ST_72 : Operation 832 [2/7] (8.34ns)   --->   "%v_assign_2 = fdiv float %tmp_428, 0x400921FB40000000" [./sift.h:519]   --->   Operation 832 'fdiv' 'v_assign_2' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 8.34>
ST_73 : Operation 833 [1/7] (8.34ns)   --->   "%v_assign_2 = fdiv float %tmp_428, 0x400921FB40000000" [./sift.h:519]   --->   Operation 833 'fdiv' 'v_assign_2' <Predicate = (or_cond_206 & or_cond3)> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.68>
ST_74 : Operation 834 [1/1] (2.65ns)   --->   "%d_assign_2 = fpext float %v_assign_2 to double" [./sift.h:519]   --->   Operation 834 'fpext' 'd_assign_2' <Predicate = (or_cond_206 & or_cond3)> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_74 : Operation 835 [1/1] (0.00ns)   --->   "%ireg_V_2 = bitcast double %d_assign_2 to i64" [./sift.h:519]   --->   Operation 835 'bitcast' 'ireg_V_2' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_74 : Operation 836 [1/1] (0.00ns)   --->   "%tmp_1161 = trunc i64 %ireg_V_2 to i63" [./sift.h:519]   --->   Operation 836 'trunc' 'tmp_1161' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_74 : Operation 837 [1/1] (0.00ns)   --->   "%isneg_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2, i32 63)" [./sift.h:519]   --->   Operation 837 'bitselect' 'isneg_2' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_74 : Operation 838 [1/1] (0.00ns)   --->   "%exp_tmp_V_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_2, i32 52, i32 62)" [./sift.h:519]   --->   Operation 838 'partselect' 'exp_tmp_V_3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_74 : Operation 839 [1/1] (0.00ns)   --->   "%tmp_429 = zext i11 %exp_tmp_V_3 to i12" [./sift.h:519]   --->   Operation 839 'zext' 'tmp_429' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_74 : Operation 840 [1/1] (0.00ns)   --->   "%tmp_1163 = trunc i64 %ireg_V_2 to i52" [./sift.h:519]   --->   Operation 840 'trunc' 'tmp_1163' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_74 : Operation 841 [1/1] (0.00ns)   --->   "%tmp_430 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1163)" [./sift.h:519]   --->   Operation 841 'bitconcatenate' 'tmp_430' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_74 : Operation 842 [1/1] (0.00ns)   --->   "%p_Result_172 = zext i53 %tmp_430 to i54" [./sift.h:519]   --->   Operation 842 'zext' 'p_Result_172' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_74 : Operation 843 [1/1] (1.67ns)   --->   "%man_V_13 = sub i54 0, %p_Result_172" [./sift.h:519]   --->   Operation 843 'sub' 'man_V_13' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 844 [1/1] (0.53ns)   --->   "%man_V_14 = select i1 %isneg_2, i54 %man_V_13, i54 %p_Result_172" [./sift.h:519]   --->   Operation 844 'select' 'man_V_14' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 845 [1/1] (1.33ns)   --->   "%tmp_431 = icmp eq i63 %tmp_1161, 0" [./sift.h:519]   --->   Operation 845 'icmp' 'tmp_431' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 846 [1/1] (1.26ns)   --->   "%F2_3 = sub i12 1075, %tmp_429" [./sift.h:519]   --->   Operation 846 'sub' 'F2_3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 847 [1/1] (1.11ns)   --->   "%tmp_432 = icmp sgt i12 %F2_3, 16" [./sift.h:519]   --->   Operation 847 'icmp' 'tmp_432' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 848 [1/1] (1.26ns)   --->   "%tmp_433 = add i12 -16, %F2_3" [./sift.h:519]   --->   Operation 848 'add' 'tmp_433' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 849 [1/1] (1.26ns)   --->   "%tmp_434 = sub i12 16, %F2_3" [./sift.h:519]   --->   Operation 849 'sub' 'tmp_434' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 850 [1/1] (0.55ns)   --->   "%sh_amt_3 = select i1 %tmp_432, i12 %tmp_433, i12 %tmp_434" [./sift.h:519]   --->   Operation 850 'select' 'sh_amt_3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 851 [1/1] (1.11ns)   --->   "%tmp_435 = icmp eq i12 %F2_3, 16" [./sift.h:519]   --->   Operation 851 'icmp' 'tmp_435' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 852 [1/1] (0.00ns)   --->   "%tmp_1164 = trunc i54 %man_V_14 to i32" [./sift.h:519]   --->   Operation 852 'trunc' 'tmp_1164' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_74 : Operation 853 [1/1] (0.00ns)   --->   "%tmp_1165 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_3, i32 5, i32 11)" [./sift.h:519]   --->   Operation 853 'partselect' 'tmp_1165' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_74 : Operation 854 [1/1] (0.94ns)   --->   "%icmp15 = icmp eq i7 %tmp_1165, 0" [./sift.h:519]   --->   Operation 854 'icmp' 'icmp15' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 8.70>
ST_75 : Operation 855 [1/1] (0.00ns)   --->   "%sh_amt_3_cast = sext i12 %sh_amt_3 to i32" [./sift.h:519]   --->   Operation 855 'sext' 'sh_amt_3_cast' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_75 : Operation 856 [1/1] (1.11ns)   --->   "%tmp_436 = icmp ult i12 %sh_amt_3, 54" [./sift.h:519]   --->   Operation 856 'icmp' 'tmp_436' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%tmp_437 = zext i32 %sh_amt_3_cast to i54" [./sift.h:519]   --->   Operation 857 'zext' 'tmp_437' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_75 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%tmp_438 = ashr i54 %man_V_14, %tmp_437" [./sift.h:519]   --->   Operation 858 'ashr' 'tmp_438' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%tmp_1166 = trunc i54 %tmp_438 to i32" [./sift.h:519]   --->   Operation 859 'trunc' 'tmp_1166' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_75 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp10)   --->   "%storemerge = select i1 %isneg_2, i32 -1, i32 0" [./sift.h:519]   --->   Operation 860 'select' 'storemerge' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_157)   --->   "%tmp_439 = shl i32 %tmp_1164, %sh_amt_3_cast" [./sift.h:519]   --->   Operation 861 'shl' 'tmp_439' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp10)   --->   "%sel_tmp1 = xor i1 %tmp_431, true" [./sift.h:519]   --->   Operation 862 'xor' 'sel_tmp1' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp10)   --->   "%sel_tmp2 = and i1 %tmp_435, %sel_tmp1" [./sift.h:519]   --->   Operation 863 'and' 'sel_tmp2' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp10)   --->   "%sel_tmp3 = select i1 %sel_tmp2, i32 %tmp_1164, i32 0" [./sift.h:519]   --->   Operation 864 'select' 'sel_tmp3' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 865 [1/1] (0.46ns)   --->   "%sel_tmp6_demorgan = or i1 %tmp_431, %tmp_435" [./sift.h:519]   --->   Operation 865 'or' 'sel_tmp6_demorgan' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [./sift.h:519]   --->   Operation 866 'xor' 'sel_tmp6' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 867 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp7 = and i1 %tmp_432, %sel_tmp6" [./sift.h:519]   --->   Operation 867 'and' 'sel_tmp7' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp10)   --->   "%sel_tmp8 = xor i1 %tmp_436, true" [./sift.h:519]   --->   Operation 868 'xor' 'sel_tmp8' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp10)   --->   "%sel_tmp9 = and i1 %sel_tmp7, %sel_tmp8" [./sift.h:519]   --->   Operation 869 'and' 'sel_tmp9' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 870 [1/1] (0.47ns) (out node of the LUT)   --->   "%sel_tmp10 = select i1 %sel_tmp9, i32 %storemerge, i32 %sel_tmp3" [./sift.h:519]   --->   Operation 870 'select' 'sel_tmp10' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%sel_tmp15 = and i1 %sel_tmp7, %tmp_436" [./sift.h:519]   --->   Operation 871 'and' 'sel_tmp15' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 872 [1/1] (2.17ns) (out node of the LUT)   --->   "%sel_tmp16 = select i1 %sel_tmp15, i32 %tmp_1166, i32 %sel_tmp10" [./sift.h:519]   --->   Operation 872 'select' 'sel_tmp16' <Predicate = (or_cond_206 & or_cond3)> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp22)   --->   "%sel_tmp21_demorgan = or i1 %sel_tmp6_demorgan, %tmp_432" [./sift.h:519]   --->   Operation 873 'or' 'sel_tmp21_demorgan' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp22)   --->   "%sel_tmp21 = xor i1 %sel_tmp21_demorgan, true" [./sift.h:519]   --->   Operation 874 'xor' 'sel_tmp21' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 875 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp22 = and i1 %icmp15, %sel_tmp21" [./sift.h:519]   --->   Operation 875 'and' 'sel_tmp22' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 876 [1/1] (1.79ns) (out node of the LUT)   --->   "%p_Val2_157 = select i1 %sel_tmp22, i32 %tmp_439, i32 %sel_tmp16" [./sift.h:519]   --->   Operation 876 'select' 'p_Val2_157' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node r_V_6)   --->   "%tmp_1167 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_157, i32 31)" [./sift.h:520]   --->   Operation 877 'bitselect' 'tmp_1167' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_75 : Operation 878 [1/1] (1.57ns)   --->   "%Ang_V_1 = add i32 23592960, %p_Val2_157" [./sift.h:521]   --->   Operation 878 'add' 'Ang_V_1' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node r_V_6)   --->   "%p_Val2_57 = select i1 %tmp_1167, i32 %Ang_V_1, i32 %p_Val2_157" [./sift.h:520]   --->   Operation 879 'select' 'p_Val2_57' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node r_V_6)   --->   "%tmp_461 = sext i32 %p_Val2_57 to i33" [./sift.h:525]   --->   Operation 880 'sext' 'tmp_461' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_75 : Operation 881 [1/1] (1.57ns) (out node of the LUT)   --->   "%r_V_6 = sub nsw i33 %tmp_461, %tmp_395" [./sift.h:525]   --->   Operation 881 'sub' 'r_V_6' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 882 [1/1] (0.00ns)   --->   "%tmp_1192 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_6, i32 32)" [./sift.h:525]   --->   Operation 882 'bitselect' 'tmp_1192' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>

State 76 <SV = 75> <Delay = 0.00>

State 77 <SV = 76> <Delay = 8.67>
ST_77 : Operation 883 [1/1] (0.00ns)   --->   "%r_V_s = call i36 @_ssdm_op_BitConcatenate.i36.i33.i3(i33 %r_V_6, i3 0)" [./sift.h:525]   --->   Operation 883 'bitconcatenate' 'r_V_s' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_77 : Operation 884 [1/1] (0.00ns)   --->   "%sext_cast = sext i36 %r_V_s to i73" [./sift.h:525]   --->   Operation 884 'sext' 'sext_cast' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_77 : Operation 885 [1/1] (4.93ns)   --->   "%mul = mul i73 97734366914, %sext_cast" [./sift.h:525]   --->   Operation 885 'mul' 'mul' <Predicate = (or_cond_206 & or_cond3)> <Delay = 4.93> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 886 [1/1] (1.81ns)   --->   "%neg_mul = sub i73 0, %mul" [./sift.h:525]   --->   Operation 886 'sub' 'neg_mul' <Predicate = (or_cond_206 & or_cond3 & tmp_1192)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_1193 = call i28 @_ssdm_op_PartSelect.i28.i73.i32.i32(i73 %neg_mul, i32 45, i32 72)" [./sift.h:525]   --->   Operation 887 'partselect' 'tmp_1193' <Predicate = (or_cond_206 & or_cond3 & tmp_1192)> <Delay = 0.00>
ST_77 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_233 = sext i28 %tmp_1193 to i36" [./sift.h:525]   --->   Operation 888 'sext' 'tmp_233' <Predicate = (or_cond_206 & or_cond3 & tmp_1192)> <Delay = 0.00>
ST_77 : Operation 889 [1/1] (0.00ns)   --->   "%tmp_1194 = call i28 @_ssdm_op_PartSelect.i28.i73.i32.i32(i73 %mul, i32 45, i32 72)" [./sift.h:525]   --->   Operation 889 'partselect' 'tmp_1194' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_77 : Operation 890 [1/1] (0.00ns)   --->   "%tmp_234 = sext i28 %tmp_1194 to i36" [./sift.h:525]   --->   Operation 890 'sext' 'tmp_234' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_77 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_235 = select i1 %tmp_1192, i36 %tmp_233, i36 %tmp_234" [./sift.h:525]   --->   Operation 891 'select' 'tmp_235' <Predicate = (or_cond_206 & or_cond3 & tmp_1192)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 892 [1/1] (1.49ns) (out node of the LUT)   --->   "%neg_ti = sub i36 0, %tmp_235" [./sift.h:525]   --->   Operation 892 'sub' 'neg_ti' <Predicate = (or_cond_206 & or_cond3 & tmp_1192)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 893 [1/1] (0.43ns)   --->   "%tmp_462 = select i1 %tmp_1192, i36 %neg_ti, i36 %tmp_234" [./sift.h:525]   --->   Operation 893 'select' 'tmp_462' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 894 [1/1] (0.00ns)   --->   "%tmp_1195 = trunc i36 %tmp_462 to i27" [./sift.h:526]   --->   Operation 894 'trunc' 'tmp_1195' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_77 : Operation 895 [1/1] (0.00ns)   --->   "%tmp_1196 = trunc i36 %tmp_462 to i28" [./sift.h:526]   --->   Operation 895 'trunc' 'tmp_1196' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_77 : Operation 896 [1/1] (0.00ns)   --->   "%tmp_1198 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %tmp_462, i32 19, i32 27)" [./sift.h:526]   --->   Operation 896 'partselect' 'tmp_1198' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>

State 78 <SV = 77> <Delay = 8.60>
ST_78 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_63)   --->   "%tmp_1197 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_462, i32 27)" [./sift.h:526]   --->   Operation 897 'bitselect' 'tmp_1197' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_78 : Operation 898 [1/1] (1.49ns)   --->   "%p_Val2_62 = add i28 524288, %tmp_1196" [./sift.h:526]   --->   Operation 898 'add' 'p_Val2_62' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 899 [1/1] (1.01ns)   --->   "%icmp32 = icmp slt i9 %tmp_1198, 1" [./sift.h:526]   --->   Operation 899 'icmp' 'icmp32' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 900 [1/1] (1.47ns)   --->   "%p_Val2_71_cast = add i27 -524288, %tmp_1195" [./sift.h:526]   --->   Operation 900 'add' 'p_Val2_71_cast' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.47> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_63)   --->   "%p_Val2_96_Val2_s = select i1 %icmp32, i27 %tmp_1195, i27 %p_Val2_71_cast" [./sift.h:526]   --->   Operation 901 'select' 'p_Val2_96_Val2_s' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_63)   --->   "%p_Val2_96_Val2_1 = zext i27 %p_Val2_96_Val2_s to i28" [./sift.h:526]   --->   Operation 902 'zext' 'p_Val2_96_Val2_1' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_78 : Operation 903 [1/1] (0.41ns) (out node of the LUT)   --->   "%p_Val2_63 = select i1 %tmp_1197, i28 %p_Val2_62, i28 %p_Val2_96_Val2_1" [./sift.h:534]   --->   Operation 903 'select' 'p_Val2_63' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 904 [1/1] (0.00ns)   --->   "%p_Val2_150_cast = sext i28 %p_Val2_63 to i32" [./sift.h:527]   --->   Operation 904 'sext' 'p_Val2_150_cast' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_78 : Operation 905 [1/1] (0.00ns)   --->   "%tmp_1205 = trunc i28 %p_Val2_63 to i16" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:70->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138->./sift.h:530]   --->   Operation 905 'trunc' 'tmp_1205' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_78 : Operation 906 [1/1] (1.25ns)   --->   "%tmp_i_i7 = icmp eq i16 %tmp_1205, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:70->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138->./sift.h:530]   --->   Operation 906 'icmp' 'tmp_i_i7' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 907 [1/1] (0.00ns)   --->   "%p_Result_40 = call i32 @llvm.part.set.i32.i16(i32 %p_Val2_150_cast, i16 0, i32 0, i32 15)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:70->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138->./sift.h:530]   --->   Operation 907 'partset' 'p_Result_40' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_78 : Operation 908 [1/1] (0.45ns)   --->   "%p_Val2_106 = select i1 %tmp_i_i7, i32 %p_Val2_150_cast, i32 %p_Result_40" [./sift.h:530]   --->   Operation 908 'select' 'p_Val2_106' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 909 [1/1] (0.00ns)   --->   "%ret_V_33 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_106, i32 16, i32 31)" [./sift.h:530]   --->   Operation 909 'partselect' 'ret_V_33' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_78 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node p_9)   --->   "%tmp_1206 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_106, i32 31)" [./sift.h:530]   --->   Operation 910 'bitselect' 'tmp_1206' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_78 : Operation 911 [1/1] (0.00ns)   --->   "%tmp_1207 = trunc i32 %p_Val2_106 to i16" [./sift.h:530]   --->   Operation 911 'trunc' 'tmp_1207' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_78 : Operation 912 [1/1] (1.25ns)   --->   "%tmp_465 = icmp eq i16 %tmp_1207, 0" [./sift.h:530]   --->   Operation 912 'icmp' 'tmp_465' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 913 [1/1] (1.24ns)   --->   "%ret_V_34 = add i16 1, %ret_V_33" [./sift.h:530]   --->   Operation 913 'add' 'ret_V_34' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node p_9)   --->   "%p_7 = select i1 %tmp_465, i16 %ret_V_33, i16 %ret_V_34" [./sift.h:530]   --->   Operation 914 'select' 'p_7' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 915 [1/1] (0.47ns) (out node of the LUT)   --->   "%p_9 = select i1 %tmp_1206, i16 %p_7, i16 %ret_V_33" [./sift.h:530]   --->   Operation 915 'select' 'p_9' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 916 [1/1] (0.00ns)   --->   "%o0_cast = sext i16 %p_9 to i17" [./sift.h:530]   --->   Operation 916 'sext' 'o0_cast' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_78 : Operation 917 [1/1] (1.24ns)   --->   "%tmp_466 = add i17 1, %o0_cast" [./sift.h:531]   --->   Operation 917 'add' 'tmp_466' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 918 [1/1] (0.00ns)   --->   "%tmp_1208 = trunc i16 %p_9 to i10" [./sift.h:531]   --->   Operation 918 'trunc' 'tmp_1208' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_78 : Operation 919 [1/1] (0.00ns)   --->   "%tmp_1209 = call i14 @_ssdm_op_PartSelect.i14.i17.i32.i32(i17 %tmp_466, i32 3, i32 16)" [./sift.h:531]   --->   Operation 919 'partselect' 'tmp_1209' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_78 : Operation 920 [1/1] (1.18ns)   --->   "%icmp35 = icmp slt i14 %tmp_1209, 1" [./sift.h:531]   --->   Operation 920 'icmp' 'icmp35' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 921 [1/1] (0.00ns)   --->   "%tmp_469 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %p_9, i16 0)" [./sift.h:534]   --->   Operation 921 'bitconcatenate' 'tmp_469' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_78 : Operation 922 [1/1] (1.57ns)   --->   "%p_Val2_68 = sub i32 %p_Val2_150_cast, %tmp_469" [./sift.h:534]   --->   Operation 922 'sub' 'p_Val2_68' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 923 [1/1] (0.00ns)   --->   "%tmp_1210 = trunc i16 %p_9 to i10" [./sift.h:544]   --->   Operation 923 'trunc' 'tmp_1210' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_78 : Operation 924 [1/1] (0.00ns)   --->   "%tmp_241_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_1213, i3 0)" [./sift.h:544]   --->   Operation 924 'bitconcatenate' 'tmp_241_cast' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_78 : Operation 925 [1/1] (1.27ns)   --->   "%tmp_242 = add i10 %tmp_1210, %tmp_241_cast" [./sift.h:544]   --->   Operation 925 'add' 'tmp_242' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 926 [1/1] (0.00ns)   --->   "%tmp_242_cast = zext i10 %tmp_242 to i64" [./sift.h:544]   --->   Operation 926 'zext' 'tmp_242_cast' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_78 : Operation 927 [1/1] (0.00ns)   --->   "%hist_V_addr_4 = getelementptr [288 x i32]* %hist_V, i64 0, i64 %tmp_242_cast" [./sift.h:544]   --->   Operation 927 'getelementptr' 'hist_V_addr_4' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_78 : Operation 928 [2/2] (1.99ns)   --->   "%p_Val2_142 = load i32* %hist_V_addr_4, align 4" [./sift.h:544]   --->   Operation 928 'load' 'p_Val2_142' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_78 : Operation 929 [1/1] (1.27ns)   --->   "%tmp_1214 = add i10 1, %tmp_1208" [./sift.h:545]   --->   Operation 929 'add' 'tmp_1214' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 930 [1/1] (0.48ns)   --->   "%tmp_1215 = select i1 %icmp35, i10 %tmp_1214, i10 0" [./sift.h:531]   --->   Operation 930 'select' 'tmp_1215' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 931 [1/1] (0.00ns)   --->   "%tmp_246_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_1218, i3 0)" [./sift.h:546]   --->   Operation 931 'bitconcatenate' 'tmp_246_cast' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_78 : Operation 932 [1/1] (1.27ns)   --->   "%tmp_247 = add i10 %tmp_1210, %tmp_246_cast" [./sift.h:546]   --->   Operation 932 'add' 'tmp_247' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 933 [1/1] (0.00ns)   --->   "%tmp_247_cast = zext i10 %tmp_247 to i64" [./sift.h:546]   --->   Operation 933 'zext' 'tmp_247_cast' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_78 : Operation 934 [1/1] (0.00ns)   --->   "%hist_V_addr_6 = getelementptr [288 x i32]* %hist_V, i64 0, i64 %tmp_247_cast" [./sift.h:546]   --->   Operation 934 'getelementptr' 'hist_V_addr_6' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_78 : Operation 935 [2/2] (1.99ns)   --->   "%p_Val2_144 = load i32* %hist_V_addr_6, align 4" [./sift.h:546]   --->   Operation 935 'load' 'p_Val2_144' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>

State 79 <SV = 78> <Delay = 6.59>
ST_79 : Operation 936 [1/1] (1.57ns)   --->   "%p_Val2_74 = sub i32 %p_Val2_70, %p_Val2_73" [./sift.h:538]   --->   Operation 936 'sub' 'p_Val2_74' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 937 [1/1] (0.00ns)   --->   "%OP1_V_5_cast = sext i32 %p_Val2_73 to i48" [./sift.h:540]   --->   Operation 937 'sext' 'OP1_V_5_cast' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_79 : Operation 938 [1/1] (0.00ns)   --->   "%OP2_V_22_cast = sext i32 %p_Val2_68 to i48" [./sift.h:540]   --->   Operation 938 'sext' 'OP2_V_22_cast' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_79 : Operation 939 [1/1] (5.02ns)   --->   "%p_Val2_78 = mul i48 %OP1_V_5_cast, %OP2_V_22_cast" [./sift.h:540]   --->   Operation 939 'mul' 'p_Val2_78' <Predicate = (or_cond_206 & or_cond3)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 940 [1/1] (0.00ns)   --->   "%p_Val2_79 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_78, i32 16, i32 47)" [./sift.h:540]   --->   Operation 940 'partselect' 'p_Val2_79' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_79 : Operation 941 [1/1] (0.00ns)   --->   "%OP1_V_6_cast = sext i32 %p_Val2_74 to i48" [./sift.h:541]   --->   Operation 941 'sext' 'OP1_V_6_cast' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_79 : Operation 942 [1/1] (5.02ns)   --->   "%p_Val2_81 = mul i48 %OP1_V_6_cast, %OP2_V_22_cast" [./sift.h:541]   --->   Operation 942 'mul' 'p_Val2_81' <Predicate = (or_cond_206 & or_cond3)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 943 [1/1] (0.00ns)   --->   "%p_Val2_82 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_81, i32 16, i32 47)" [./sift.h:541]   --->   Operation 943 'partselect' 'p_Val2_82' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_79 : Operation 944 [1/2] (1.99ns)   --->   "%p_Val2_142 = load i32* %hist_V_addr_4, align 4" [./sift.h:544]   --->   Operation 944 'load' 'p_Val2_142' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_79 : Operation 945 [1/1] (1.27ns)   --->   "%tmp_243 = add i10 %tmp_1215, %tmp_241_cast" [./sift.h:545]   --->   Operation 945 'add' 'tmp_243' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 946 [1/1] (0.00ns)   --->   "%tmp_243_cast = zext i10 %tmp_243 to i64" [./sift.h:545]   --->   Operation 946 'zext' 'tmp_243_cast' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_79 : Operation 947 [1/1] (0.00ns)   --->   "%hist_V_addr_5 = getelementptr [288 x i32]* %hist_V, i64 0, i64 %tmp_243_cast" [./sift.h:545]   --->   Operation 947 'getelementptr' 'hist_V_addr_5' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_79 : Operation 948 [1/1] (1.27ns)   --->   "%tmp_248 = add i10 %tmp_1215, %tmp_246_cast" [./sift.h:547]   --->   Operation 948 'add' 'tmp_248' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 949 [1/1] (0.00ns)   --->   "%tmp_248_cast = zext i10 %tmp_248 to i64" [./sift.h:547]   --->   Operation 949 'zext' 'tmp_248_cast' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_79 : Operation 950 [1/1] (0.00ns)   --->   "%hist_V_addr_7 = getelementptr [288 x i32]* %hist_V, i64 0, i64 %tmp_248_cast" [./sift.h:547]   --->   Operation 950 'getelementptr' 'hist_V_addr_7' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_79 : Operation 951 [1/2] (1.99ns)   --->   "%p_Val2_144 = load i32* %hist_V_addr_6, align 4" [./sift.h:546]   --->   Operation 951 'load' 'p_Val2_144' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_79 : Operation 952 [1/1] (0.00ns)   --->   "%tmp_254_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_1221, i3 0)" [./sift.h:548]   --->   Operation 952 'bitconcatenate' 'tmp_254_cast' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_79 : Operation 953 [1/1] (1.27ns)   --->   "%tmp_255 = add i10 %tmp_1210, %tmp_254_cast" [./sift.h:548]   --->   Operation 953 'add' 'tmp_255' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 954 [1/1] (0.00ns)   --->   "%tmp_255_cast = zext i10 %tmp_255 to i64" [./sift.h:548]   --->   Operation 954 'zext' 'tmp_255_cast' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_79 : Operation 955 [1/1] (0.00ns)   --->   "%hist_V_addr_8 = getelementptr [288 x i32]* %hist_V, i64 0, i64 %tmp_255_cast" [./sift.h:548]   --->   Operation 955 'getelementptr' 'hist_V_addr_8' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_79 : Operation 956 [1/1] (1.27ns)   --->   "%tmp_256 = add i10 %tmp_1215, %tmp_254_cast" [./sift.h:549]   --->   Operation 956 'add' 'tmp_256' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 957 [1/1] (0.00ns)   --->   "%tmp_256_cast = zext i10 %tmp_256 to i64" [./sift.h:549]   --->   Operation 957 'zext' 'tmp_256_cast' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_79 : Operation 958 [1/1] (0.00ns)   --->   "%hist_V_addr_9 = getelementptr [288 x i32]* %hist_V, i64 0, i64 %tmp_256_cast" [./sift.h:549]   --->   Operation 958 'getelementptr' 'hist_V_addr_9' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_79 : Operation 959 [1/1] (0.00ns)   --->   "%tmp_259_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_1224, i3 0)" [./sift.h:550]   --->   Operation 959 'bitconcatenate' 'tmp_259_cast' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_79 : Operation 960 [1/1] (1.27ns)   --->   "%tmp_260 = add i10 %tmp_1210, %tmp_259_cast" [./sift.h:550]   --->   Operation 960 'add' 'tmp_260' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 961 [1/1] (0.00ns)   --->   "%tmp_260_cast = zext i10 %tmp_260 to i64" [./sift.h:550]   --->   Operation 961 'zext' 'tmp_260_cast' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_79 : Operation 962 [1/1] (0.00ns)   --->   "%hist_V_addr_10 = getelementptr [288 x i32]* %hist_V, i64 0, i64 %tmp_260_cast" [./sift.h:550]   --->   Operation 962 'getelementptr' 'hist_V_addr_10' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_79 : Operation 963 [1/1] (1.27ns)   --->   "%tmp_261 = add i10 %tmp_1215, %tmp_259_cast" [./sift.h:551]   --->   Operation 963 'add' 'tmp_261' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 964 [1/1] (0.00ns)   --->   "%tmp_261_cast = zext i10 %tmp_261 to i64" [./sift.h:551]   --->   Operation 964 'zext' 'tmp_261_cast' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_79 : Operation 965 [1/1] (0.00ns)   --->   "%hist_V_addr_11 = getelementptr [288 x i32]* %hist_V, i64 0, i64 %tmp_261_cast" [./sift.h:551]   --->   Operation 965 'getelementptr' 'hist_V_addr_11' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_79 : Operation 966 [2/2] (1.99ns)   --->   "%p_Val2_146 = load i32* %hist_V_addr_8, align 4" [./sift.h:548]   --->   Operation 966 'load' 'p_Val2_146' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_79 : Operation 967 [2/2] (1.99ns)   --->   "%p_Val2_148 = load i32* %hist_V_addr_10, align 4" [./sift.h:550]   --->   Operation 967 'load' 'p_Val2_148' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>

State 80 <SV = 79> <Delay = 6.59>
ST_80 : Operation 968 [1/1] (1.57ns)   --->   "%p_Val2_77 = sub i32 %p_Val2_71, %p_Val2_76" [./sift.h:539]   --->   Operation 968 'sub' 'p_Val2_77' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 969 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_Val2_80 = sub i32 %p_Val2_73, %p_Val2_79" [./sift.h:540]   --->   Operation 969 'sub' 'p_Val2_80' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 970 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_Val2_83 = sub i32 %p_Val2_74, %p_Val2_82" [./sift.h:541]   --->   Operation 970 'sub' 'p_Val2_83' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 971 [1/1] (0.00ns)   --->   "%OP1_V_7_cast = sext i32 %p_Val2_76 to i48" [./sift.h:542]   --->   Operation 971 'sext' 'OP1_V_7_cast' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_80 : Operation 972 [1/1] (5.02ns)   --->   "%p_Val2_84 = mul i48 %OP1_V_7_cast, %OP2_V_22_cast" [./sift.h:542]   --->   Operation 972 'mul' 'p_Val2_84' <Predicate = (or_cond_206 & or_cond3)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 973 [1/1] (0.00ns)   --->   "%p_Val2_85 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_84, i32 16, i32 47)" [./sift.h:542]   --->   Operation 973 'partselect' 'p_Val2_85' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_80 : Operation 974 [1/1] (0.00ns)   --->   "%OP1_V_8_cast = sext i32 %p_Val2_77 to i48" [./sift.h:543]   --->   Operation 974 'sext' 'OP1_V_8_cast' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_80 : Operation 975 [1/1] (5.02ns)   --->   "%p_Val2_87 = mul i48 %OP1_V_8_cast, %OP2_V_22_cast" [./sift.h:543]   --->   Operation 975 'mul' 'p_Val2_87' <Predicate = (or_cond_206 & or_cond3)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 976 [1/1] (0.00ns)   --->   "%p_Val2_88 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_87, i32 16, i32 47)" [./sift.h:543]   --->   Operation 976 'partselect' 'p_Val2_88' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>
ST_80 : Operation 977 [1/2] (1.99ns)   --->   "%p_Val2_146 = load i32* %hist_V_addr_8, align 4" [./sift.h:548]   --->   Operation 977 'load' 'p_Val2_146' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_80 : Operation 978 [1/1] (2.11ns) (root node of TernaryAdder)   --->   "%p_Val2_94 = add i32 %p_Val2_83, %p_Val2_146" [./sift.h:548]   --->   Operation 978 'add' 'p_Val2_94' <Predicate = (or_cond_206 & or_cond3)> <Delay = 2.11> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 979 [1/1] (1.99ns)   --->   "store i32 %p_Val2_94, i32* %hist_V_addr_8, align 4" [./sift.h:548]   --->   Operation 979 'store' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_80 : Operation 980 [1/2] (1.99ns)   --->   "%p_Val2_148 = load i32* %hist_V_addr_10, align 4" [./sift.h:550]   --->   Operation 980 'load' 'p_Val2_148' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_80 : Operation 981 [1/1] (2.11ns) (root node of TernaryAdder)   --->   "%p_Val2_96 = add i32 %p_Val2_80, %p_Val2_148" [./sift.h:550]   --->   Operation 981 'add' 'p_Val2_96' <Predicate = (or_cond_206 & or_cond3)> <Delay = 2.11> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 982 [1/1] (1.99ns)   --->   "store i32 %p_Val2_96, i32* %hist_V_addr_10, align 4" [./sift.h:550]   --->   Operation 982 'store' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>

State 81 <SV = 80> <Delay = 4.10>
ST_81 : Operation 983 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_Val2_86 = sub i32 %p_Val2_76, %p_Val2_85" [./sift.h:542]   --->   Operation 983 'sub' 'p_Val2_86' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 984 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_Val2_89 = sub i32 %p_Val2_77, %p_Val2_88" [./sift.h:543]   --->   Operation 984 'sub' 'p_Val2_89' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 985 [1/1] (2.11ns) (root node of TernaryAdder)   --->   "%p_Val2_90 = add i32 %p_Val2_89, %p_Val2_142" [./sift.h:544]   --->   Operation 985 'add' 'p_Val2_90' <Predicate = (or_cond_206 & or_cond3)> <Delay = 2.11> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 986 [1/1] (1.99ns)   --->   "store i32 %p_Val2_90, i32* %hist_V_addr_4, align 4" [./sift.h:544]   --->   Operation 986 'store' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_81 : Operation 987 [1/1] (2.11ns) (root node of TernaryAdder)   --->   "%p_Val2_92 = add i32 %p_Val2_86, %p_Val2_144" [./sift.h:546]   --->   Operation 987 'add' 'p_Val2_92' <Predicate = (or_cond_206 & or_cond3)> <Delay = 2.11> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 988 [1/1] (1.99ns)   --->   "store i32 %p_Val2_92, i32* %hist_V_addr_6, align 4" [./sift.h:546]   --->   Operation 988 'store' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>

State 82 <SV = 81> <Delay = 1.99>
ST_82 : Operation 989 [2/2] (1.99ns)   --->   "%p_Val2_143 = load i32* %hist_V_addr_5, align 4" [./sift.h:545]   --->   Operation 989 'load' 'p_Val2_143' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_82 : Operation 990 [2/2] (1.99ns)   --->   "%p_Val2_145 = load i32* %hist_V_addr_7, align 4" [./sift.h:547]   --->   Operation 990 'load' 'p_Val2_145' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>

State 83 <SV = 82> <Delay = 1.99>
ST_83 : Operation 991 [1/2] (1.99ns)   --->   "%p_Val2_143 = load i32* %hist_V_addr_5, align 4" [./sift.h:545]   --->   Operation 991 'load' 'p_Val2_143' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_83 : Operation 992 [1/2] (1.99ns)   --->   "%p_Val2_145 = load i32* %hist_V_addr_7, align 4" [./sift.h:547]   --->   Operation 992 'load' 'p_Val2_145' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_83 : Operation 993 [2/2] (1.99ns)   --->   "%p_Val2_147 = load i32* %hist_V_addr_9, align 4" [./sift.h:549]   --->   Operation 993 'load' 'p_Val2_147' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_83 : Operation 994 [2/2] (1.99ns)   --->   "%p_Val2_149 = load i32* %hist_V_addr_11, align 4" [./sift.h:551]   --->   Operation 994 'load' 'p_Val2_149' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>

State 84 <SV = 83> <Delay = 3.57>
ST_84 : Operation 995 [1/1] (1.57ns)   --->   "%p_Val2_91 = add i32 %p_Val2_88, %p_Val2_143" [./sift.h:545]   --->   Operation 995 'add' 'p_Val2_91' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 996 [1/1] (1.99ns)   --->   "store i32 %p_Val2_91, i32* %hist_V_addr_5, align 4" [./sift.h:545]   --->   Operation 996 'store' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_84 : Operation 997 [1/1] (1.57ns)   --->   "%p_Val2_93 = add i32 %p_Val2_85, %p_Val2_145" [./sift.h:547]   --->   Operation 997 'add' 'p_Val2_93' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 998 [1/1] (1.99ns)   --->   "store i32 %p_Val2_93, i32* %hist_V_addr_7, align 4" [./sift.h:547]   --->   Operation 998 'store' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_84 : Operation 999 [1/2] (1.99ns)   --->   "%p_Val2_147 = load i32* %hist_V_addr_9, align 4" [./sift.h:549]   --->   Operation 999 'load' 'p_Val2_147' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_84 : Operation 1000 [1/2] (1.99ns)   --->   "%p_Val2_149 = load i32* %hist_V_addr_11, align 4" [./sift.h:551]   --->   Operation 1000 'load' 'p_Val2_149' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>

State 85 <SV = 84> <Delay = 3.57>
ST_85 : Operation 1001 [1/1] (1.57ns)   --->   "%p_Val2_95 = add i32 %p_Val2_82, %p_Val2_147" [./sift.h:549]   --->   Operation 1001 'add' 'p_Val2_95' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1002 [1/1] (1.99ns)   --->   "store i32 %p_Val2_95, i32* %hist_V_addr_9, align 4" [./sift.h:549]   --->   Operation 1002 'store' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_85 : Operation 1003 [1/1] (1.57ns)   --->   "%p_Val2_97 = add i32 %p_Val2_79, %p_Val2_149" [./sift.h:551]   --->   Operation 1003 'add' 'p_Val2_97' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1004 [1/1] (1.99ns)   --->   "store i32 %p_Val2_97, i32* %hist_V_addr_11, align 4" [./sift.h:551]   --->   Operation 1004 'store' <Predicate = (or_cond_206 & or_cond3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_85 : Operation 1005 [1/1] (0.00ns)   --->   "br label %._crit_edge" [./sift.h:552]   --->   Operation 1005 'br' <Predicate = (or_cond_206 & or_cond3)> <Delay = 0.00>

State 86 <SV = 28> <Delay = 1.57>
ST_86 : Operation 1006 [1/1] (1.57ns)   --->   "%i_7 = add nsw i32 %i_op_assign_4, 1" [./sift.h:504]   --->   Operation 1006 'add' 'i_7' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1007 [1/1] (0.00ns)   --->   "br label %1" [./sift.h:504]   --->   Operation 1007 'br' <Predicate = true> <Delay = 0.00>

State 87 <SV = 27> <Delay = 7.89>
ST_87 : Operation 1008 [1/1] (0.00ns)   --->   "%indvar_flatten2 = phi i8 [ %indvar_flatten_next3, %.loopexit.loopexit ], [ 0, %.preheader1180.preheader ]"   --->   Operation 1008 'phi' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1009 [1/1] (0.00ns)   --->   "%i9 = phi i3 [ %i9_mid2, %.loopexit.loopexit ], [ 0, %.preheader1180.preheader ]" [./sift.h:562]   --->   Operation 1009 'phi' 'i9' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1010 [1/1] (0.00ns)   --->   "%indvar_flatten3 = phi i7 [ %indvar_flatten_next2, %.loopexit.loopexit ], [ 0, %.preheader1180.preheader ]"   --->   Operation 1010 'phi' 'indvar_flatten3' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1011 [1/1] (0.00ns)   --->   "%j9 = phi i3 [ %j9_mid2, %.loopexit.loopexit ], [ 0, %.preheader1180.preheader ]" [./sift.h:560]   --->   Operation 1011 'phi' 'j9' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1012 [1/1] (0.00ns)   --->   "%k5 = phi i4 [ %k_5, %.loopexit.loopexit ], [ 0, %.preheader1180.preheader ]"   --->   Operation 1012 'phi' 'k5' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1013 [1/1] (0.00ns)   --->   "%tmp_1148 = trunc i3 %i9 to i2" [./sift.h:562]   --->   Operation 1013 'trunc' 'tmp_1148' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1014 [1/1] (0.00ns)   --->   "%tmp_400 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_1148, i2 0)" [./sift.h:562]   --->   Operation 1014 'bitconcatenate' 'tmp_400' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1015 [1/1] (0.00ns)   --->   "%tmp_504_cast = zext i3 %j9 to i4" [./sift.h:562]   --->   Operation 1015 'zext' 'tmp_504_cast' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1016 [1/1] (1.09ns)   --->   "%tmp_401 = add i4 %tmp_400, %tmp_504_cast" [./sift.h:562]   --->   Operation 1016 'add' 'tmp_401' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1017 [1/1] (0.94ns)   --->   "%j_4 = add i3 1, %j9" [./sift.h:562]   --->   Operation 1017 'add' 'j_4' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1018 [1/1] (0.98ns)   --->   "%exitcond_flatten3 = icmp eq i8 %indvar_flatten2, -128"   --->   Operation 1018 'icmp' 'exitcond_flatten3' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1019 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 1019 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1020 [1/1] (1.28ns)   --->   "%indvar_flatten_next3 = add i8 1, %indvar_flatten2"   --->   Operation 1020 'add' 'indvar_flatten_next3' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1021 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten3, label %.preheader.preheader, label %.loopexit.loopexit"   --->   Operation 1021 'br' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1022 [1/1] (0.94ns)   --->   "%exitcond_flatten2 = icmp eq i7 %indvar_flatten3, 32"   --->   Operation 1022 'icmp' 'exitcond_flatten2' <Predicate = (!exitcond_flatten3)> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1023 [1/1] (0.48ns)   --->   "%j9_mid = select i1 %exitcond_flatten2, i3 0, i3 %j9" [./sift.h:560]   --->   Operation 1023 'select' 'j9_mid' <Predicate = (!exitcond_flatten3)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 1024 [1/1] (0.94ns)   --->   "%i_6_mid1 = add i3 2, %i9" [./sift.h:562]   --->   Operation 1024 'add' 'i_6_mid1' <Predicate = (!exitcond_flatten3)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1025 [1/1] (0.94ns)   --->   "%i_s = add i3 1, %i9" [./sift.h:562]   --->   Operation 1025 'add' 'i_s' <Predicate = (!exitcond_flatten3)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1026 [1/1] (0.48ns)   --->   "%tmp_457_mid2_v = select i1 %exitcond_flatten2, i3 %i_6_mid1, i3 %i_s" [./sift.h:562]   --->   Operation 1026 'select' 'tmp_457_mid2_v' <Predicate = (!exitcond_flatten3)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 1027 [1/1] (0.00ns)   --->   "%tmp_218 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_457_mid2_v, i3 0)" [./sift.h:562]   --->   Operation 1027 'bitconcatenate' 'tmp_218' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_87 : Operation 1028 [1/1] (0.00ns)   --->   "%p_shl6_cast = zext i6 %tmp_218 to i7" [./sift.h:562]   --->   Operation 1028 'zext' 'p_shl6_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_87 : Operation 1029 [1/1] (0.00ns)   --->   "%tmp_219 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_457_mid2_v, i1 false)" [./sift.h:562]   --->   Operation 1029 'bitconcatenate' 'tmp_219' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_87 : Operation 1030 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i4 %tmp_219 to i7" [./sift.h:562]   --->   Operation 1030 'zext' 'p_shl7_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_87 : Operation 1031 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_220 = sub i7 %p_shl6_cast, %p_shl7_cast" [./sift.h:562]   --->   Operation 1031 'sub' 'tmp_220' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1032 [1/1] (0.00ns)   --->   "%tmp_1149 = trunc i3 %i_s to i2" [./sift.h:562]   --->   Operation 1032 'trunc' 'tmp_1149' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_87 : Operation 1033 [1/1] (0.00ns)   --->   "%tmp_458_mid1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_1149, i2 0)" [./sift.h:562]   --->   Operation 1033 'bitconcatenate' 'tmp_458_mid1' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_87 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node tmp_469_mid1)   --->   "%tmp_458_mid2 = select i1 %exitcond_flatten2, i4 %tmp_458_mid1, i4 %tmp_400" [./sift.h:562]   --->   Operation 1034 'select' 'tmp_458_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node tmp_471_mid2)   --->   "%tmp_471_mid = select i1 %exitcond_flatten2, i3 1, i3 %j_4" [./sift.h:562]   --->   Operation 1035 'select' 'tmp_471_mid' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node exitcond1_mid)   --->   "%not_exitcond_flatten_2 = xor i1 %exitcond_flatten2, true" [./sift.h:560]   --->   Operation 1036 'xor' 'not_exitcond_flatten_2' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1037 [1/1] (0.82ns)   --->   "%exitcond2 = icmp eq i4 %k5, -8" [./sift.h:560]   --->   Operation 1037 'icmp' 'exitcond2' <Predicate = (!exitcond_flatten3)> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1038 [1/1] (0.46ns) (out node of the LUT)   --->   "%exitcond1_mid = and i1 %exitcond2, %not_exitcond_flatten_2" [./sift.h:560]   --->   Operation 1038 'and' 'exitcond1_mid' <Predicate = (!exitcond_flatten3)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1039 [1/1] (0.48ns)   --->   "%i9_mid2 = select i1 %exitcond_flatten2, i3 %i_s, i3 %i9" [./sift.h:562]   --->   Operation 1039 'select' 'i9_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 1040 [1/1] (0.94ns)   --->   "%j_4_dup = add i3 1, %j9_mid" [./sift.h:562]   --->   Operation 1040 'add' 'j_4_dup' <Predicate = (!exitcond_flatten3)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node k5_mid2)   --->   "%tmp_222 = or i1 %exitcond1_mid, %exitcond_flatten2" [./sift.h:560]   --->   Operation 1041 'or' 'tmp_222' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1042 [1/1] (0.48ns) (out node of the LUT)   --->   "%k5_mid2 = select i1 %tmp_222, i4 0, i4 %k5" [./sift.h:560]   --->   Operation 1042 'select' 'k5_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node tmp_469_mid1)   --->   "%tmp_504_cast_mid1 = zext i3 %j_4_dup to i4" [./sift.h:562]   --->   Operation 1043 'zext' 'tmp_504_cast_mid1' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_87 : Operation 1044 [1/1] (1.09ns) (out node of the LUT)   --->   "%tmp_469_mid1 = add i4 %tmp_458_mid2, %tmp_504_cast_mid1" [./sift.h:562]   --->   Operation 1044 'add' 'tmp_469_mid1' <Predicate = (!exitcond_flatten3)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node tmp_404)   --->   "%tmp_223 = select i1 %exitcond_flatten2, i4 %tmp_458_mid1, i4 %tmp_401" [./sift.h:562]   --->   Operation 1045 'select' 'tmp_223' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node tmp_404)   --->   "%tmp_224 = select i1 %exitcond1_mid, i4 %tmp_469_mid1, i4 %tmp_223" [./sift.h:562]   --->   Operation 1046 'select' 'tmp_224' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node tmp_404)   --->   "%tmp_470_mid2 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_224, i3 0)" [./sift.h:562]   --->   Operation 1047 'bitconcatenate' 'tmp_470_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_87 : Operation 1048 [1/1] (0.94ns)   --->   "%j_4_mid1 = add i3 2, %j9_mid" [./sift.h:562]   --->   Operation 1048 'add' 'j_4_mid1' <Predicate = (!exitcond_flatten3)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1049 [1/1] (0.48ns) (out node of the LUT)   --->   "%tmp_471_mid2 = select i1 %exitcond1_mid, i3 %j_4_mid1, i3 %tmp_471_mid" [./sift.h:562]   --->   Operation 1049 'select' 'tmp_471_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 1050 [1/1] (0.00ns)   --->   "%tmp_471_mid2_cast = zext i3 %tmp_471_mid2 to i7" [./sift.h:562]   --->   Operation 1050 'zext' 'tmp_471_mid2_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_87 : Operation 1051 [1/1] (1.76ns) (root node of TernaryAdder)   --->   "%tmp_225 = add i7 %tmp_471_mid2_cast, %tmp_220" [./sift.h:562]   --->   Operation 1051 'add' 'tmp_225' <Predicate = (!exitcond_flatten3)> <Delay = 1.76> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1052 [1/1] (0.00ns)   --->   "%tmp_227_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_225, i3 0)" [./sift.h:562]   --->   Operation 1052 'bitconcatenate' 'tmp_227_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_87 : Operation 1053 [1/1] (0.48ns)   --->   "%j9_mid2 = select i1 %exitcond1_mid, i3 %j_4_dup, i3 %j9_mid" [./sift.h:560]   --->   Operation 1053 'select' 'j9_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node tmp_404)   --->   "%k5_cast = zext i4 %k5_mid2 to i7" [./sift.h:560]   --->   Operation 1054 'zext' 'k5_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_87 : Operation 1055 [1/1] (1.23ns) (out node of the LUT)   --->   "%tmp_404 = add i7 %tmp_470_mid2, %k5_cast" [./sift.h:562]   --->   Operation 1055 'add' 'tmp_404' <Predicate = (!exitcond_flatten3)> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1056 [1/1] (0.00ns)   --->   "%tmp_458_cast = zext i4 %k5_mid2 to i10" [./sift.h:562]   --->   Operation 1056 'zext' 'tmp_458_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_87 : Operation 1057 [1/1] (1.27ns)   --->   "%tmp_228 = add i10 %tmp_458_cast, %tmp_227_cast" [./sift.h:562]   --->   Operation 1057 'add' 'tmp_228' <Predicate = (!exitcond_flatten3)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1058 [1/1] (0.00ns)   --->   "%tmp_228_cast = zext i10 %tmp_228 to i64" [./sift.h:562]   --->   Operation 1058 'zext' 'tmp_228_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_87 : Operation 1059 [1/1] (0.00ns)   --->   "%hist_V_addr_3 = getelementptr [288 x i32]* %hist_V, i64 0, i64 %tmp_228_cast" [./sift.h:562]   --->   Operation 1059 'getelementptr' 'hist_V_addr_3' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_87 : Operation 1060 [2/2] (1.99ns)   --->   "%hist_V_load = load i32* %hist_V_addr_3, align 4" [./sift.h:562]   --->   Operation 1060 'load' 'hist_V_load' <Predicate = (!exitcond_flatten3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_87 : Operation 1061 [1/1] (1.09ns)   --->   "%k_5 = add i4 1, %k5_mid2" [./sift.h:560]   --->   Operation 1061 'add' 'k_5' <Predicate = (!exitcond_flatten3)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1062 [1/1] (1.23ns)   --->   "%indvar_flatten20_op = add i7 1, %indvar_flatten3"   --->   Operation 1062 'add' 'indvar_flatten20_op' <Predicate = (!exitcond_flatten3)> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1063 [1/1] (0.48ns)   --->   "%indvar_flatten_next2 = select i1 %exitcond_flatten2, i7 1, i7 %indvar_flatten20_op"   --->   Operation 1063 'select' 'indvar_flatten_next2' <Predicate = (!exitcond_flatten3)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 88 <SV = 28> <Delay = 3.99>
ST_88 : Operation 1064 [1/1] (0.00ns)   --->   "%tmp_403 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str37)" [./sift.h:560]   --->   Operation 1064 'specregionbegin' 'tmp_403' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_88 : Operation 1065 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./sift.h:561]   --->   Operation 1065 'specpipeline' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_88 : Operation 1066 [1/1] (0.00ns)   --->   "%tmp_405 = zext i7 %tmp_404 to i64" [./sift.h:562]   --->   Operation 1066 'zext' 'tmp_405' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_88 : Operation 1067 [1/2] (1.99ns)   --->   "%hist_V_load = load i32* %hist_V_addr_3, align 4" [./sift.h:562]   --->   Operation 1067 'load' 'hist_V_load' <Predicate = (!exitcond_flatten3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_88 : Operation 1068 [1/1] (0.00ns)   --->   "%desc_buf_val_V_addr_2 = getelementptr [128 x i32]* %desc_buf_val_V, i64 0, i64 %tmp_405" [./sift.h:562]   --->   Operation 1068 'getelementptr' 'desc_buf_val_V_addr_2' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_88 : Operation 1069 [1/1] (1.99ns)   --->   "store i32 %hist_V_load, i32* %desc_buf_val_V_addr_2, align 4" [./sift.h:562]   --->   Operation 1069 'store' <Predicate = (!exitcond_flatten3)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_88 : Operation 1070 [1/1] (0.00ns)   --->   "%empty_209 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str37, i32 %tmp_403)" [./sift.h:563]   --->   Operation 1070 'specregionend' 'empty_209' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_88 : Operation 1071 [1/1] (0.00ns)   --->   "br label %.preheader1180" [./sift.h:560]   --->   Operation 1071 'br' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>

State 89 <SV = 28> <Delay = 0.97>
ST_89 : Operation 1072 [1/1] (0.97ns)   --->   "br label %.preheader" [./sift.h:568]   --->   Operation 1072 'br' <Predicate = true> <Delay = 0.97>

State 90 <SV = 29> <Delay = 1.99>
ST_90 : Operation 1073 [1/1] (0.00ns)   --->   "%xf_V_1 = phi i32 [ %nrm, %_ifconv58 ], [ 0, %.preheader.preheader ]"   --->   Operation 1073 'phi' 'xf_V_1' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1074 [1/1] (0.00ns)   --->   "%i7 = phi i8 [ %i_8, %_ifconv58 ], [ 0, %.preheader.preheader ]"   --->   Operation 1074 'phi' 'i7' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1075 [1/1] (0.98ns)   --->   "%exitcond7 = icmp eq i8 %i7, -128" [./sift.h:568]   --->   Operation 1075 'icmp' 'exitcond7' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1076 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 1076 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1077 [1/1] (1.28ns)   --->   "%i_8 = add i8 %i7, 1" [./sift.h:568]   --->   Operation 1077 'add' 'i_8' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1078 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %ap_fixed_base.exit1232, label %_ifconv58" [./sift.h:568]   --->   Operation 1078 'br' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1079 [1/1] (0.00ns)   --->   "%tmp_414 = zext i8 %i7 to i64" [./sift.h:570]   --->   Operation 1079 'zext' 'tmp_414' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_90 : Operation 1080 [1/1] (0.00ns)   --->   "%desc_buf_val_V_addr = getelementptr [128 x i32]* %desc_buf_val_V, i64 0, i64 %tmp_414" [./sift.h:570]   --->   Operation 1080 'getelementptr' 'desc_buf_val_V_addr' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_90 : Operation 1081 [2/2] (1.99ns)   --->   "%desc_buf_val_V_load = load i32* %desc_buf_val_V_addr, align 4" [./sift.h:570]   --->   Operation 1081 'load' 'desc_buf_val_V_load' <Predicate = (!exitcond7)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>

State 91 <SV = 30> <Delay = 1.99>
ST_91 : Operation 1082 [1/2] (1.99ns)   --->   "%desc_buf_val_V_load = load i32* %desc_buf_val_V_addr, align 4" [./sift.h:570]   --->   Operation 1082 'load' 'desc_buf_val_V_load' <Predicate = (!exitcond7)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>

State 92 <SV = 31> <Delay = 8.17>
ST_92 : Operation 1083 [1/1] (0.00ns)   --->   "%tmp_413 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str38)" [./sift.h:568]   --->   Operation 1083 'specregionbegin' 'tmp_413' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_92 : Operation 1084 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./sift.h:569]   --->   Operation 1084 'specpipeline' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_92 : Operation 1085 [1/1] (0.00ns)   --->   "%OP1_V_12 = sext i32 %desc_buf_val_V_load to i64" [./sift.h:570]   --->   Operation 1085 'sext' 'OP1_V_12' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_92 : Operation 1086 [1/1] (5.02ns)   --->   "%r_V_7 = mul nsw i64 %OP1_V_12, %OP1_V_12" [./sift.h:570]   --->   Operation 1086 'mul' 'r_V_7' <Predicate = (!exitcond7)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1087 [1/1] (0.00ns)   --->   "%ret_V = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %r_V_7, i32 32, i32 63)" [./sift.h:570]   --->   Operation 1087 'partselect' 'ret_V' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_92 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node nrm)   --->   "%tmp_1150 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_7, i32 63)" [./sift.h:570]   --->   Operation 1088 'bitselect' 'tmp_1150' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_92 : Operation 1089 [1/1] (0.00ns)   --->   "%tmp_1151 = trunc i64 %r_V_7 to i32" [./sift.h:570]   --->   Operation 1089 'trunc' 'tmp_1151' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_92 : Operation 1090 [1/1] (1.31ns)   --->   "%tmp_415 = icmp eq i32 %tmp_1151, 0" [./sift.h:570]   --->   Operation 1090 'icmp' 'tmp_415' <Predicate = (!exitcond7)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1091 [1/1] (1.57ns)   --->   "%ret_V_6 = add nsw i32 1, %ret_V" [./sift.h:570]   --->   Operation 1091 'add' 'ret_V_6' <Predicate = (!exitcond7)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node nrm)   --->   "%p_4 = select i1 %tmp_415, i32 %ret_V, i32 %ret_V_6" [./sift.h:570]   --->   Operation 1092 'select' 'p_4' <Predicate = (!exitcond7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_92 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node nrm)   --->   "%p_0 = select i1 %tmp_1150, i32 %p_4, i32 %ret_V" [./sift.h:570]   --->   Operation 1093 'select' 'p_0' <Predicate = (!exitcond7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_92 : Operation 1094 [1/1] (1.57ns) (out node of the LUT)   --->   "%nrm = add nsw i32 %xf_V_1, %p_0" [./sift.h:570]   --->   Operation 1094 'add' 'nrm' <Predicate = (!exitcond7)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1095 [1/1] (0.00ns)   --->   "%empty_210 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str38, i32 %tmp_413)" [./sift.h:571]   --->   Operation 1095 'specregionend' 'empty_210' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_92 : Operation 1096 [1/1] (0.00ns)   --->   "br label %.preheader" [./sift.h:568]   --->   Operation 1096 'br' <Predicate = (!exitcond7)> <Delay = 0.00>

State 93 <SV = 30> <Delay = 4.91>
ST_93 : Operation 1097 [5/5] (4.91ns)   --->   "%p_Val2_i_i1 = call fastcc i16 @"sqrt_fixed<32, 32>"(i32 %xf_V_1) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./sift.h:572]   --->   Operation 1097 'call' 'p_Val2_i_i1' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 94 <SV = 31> <Delay = 8.75>
ST_94 : Operation 1098 [4/5] (8.75ns)   --->   "%p_Val2_i_i1 = call fastcc i16 @"sqrt_fixed<32, 32>"(i32 %xf_V_1) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./sift.h:572]   --->   Operation 1098 'call' 'p_Val2_i_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 95 <SV = 32> <Delay = 8.75>
ST_95 : Operation 1099 [3/5] (8.75ns)   --->   "%p_Val2_i_i1 = call fastcc i16 @"sqrt_fixed<32, 32>"(i32 %xf_V_1) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./sift.h:572]   --->   Operation 1099 'call' 'p_Val2_i_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 96 <SV = 33> <Delay = 8.75>
ST_96 : Operation 1100 [2/5] (8.75ns)   --->   "%p_Val2_i_i1 = call fastcc i16 @"sqrt_fixed<32, 32>"(i32 %xf_V_1) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./sift.h:572]   --->   Operation 1100 'call' 'p_Val2_i_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 97 <SV = 34> <Delay = 7.40>
ST_97 : Operation 1101 [1/5] (7.40ns)   --->   "%p_Val2_i_i1 = call fastcc i16 @"sqrt_fixed<32, 32>"(i32 %xf_V_1) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./sift.h:572]   --->   Operation 1101 'call' 'p_Val2_i_i1' <Predicate = true> <Delay = 7.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 98 <SV = 35> <Delay = 4.41>
ST_98 : Operation 1102 [1/1] (0.00ns)   --->   "%thresh_V_trunc_ext_c = zext i16 %p_Val2_i_i1 to i31" [./sift.h:572]   --->   Operation 1102 'zext' 'thresh_V_trunc_ext_c' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1103 [1/1] (4.41ns)   --->   "%thresh_V = mul i31 %thresh_V_trunc_ext_c, 13107" [./sift.h:572]   --->   Operation 1103 'mul' 'thresh_V' <Predicate = true> <Delay = 4.41> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 1104 [1/1] (0.00ns)   --->   "%thresh_V_cast3 = zext i31 %thresh_V to i32" [./sift.h:572]   --->   Operation 1104 'zext' 'thresh_V_cast3' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1105 [1/1] (0.97ns)   --->   "br label %6" [./sift.h:574]   --->   Operation 1105 'br' <Predicate = true> <Delay = 0.97>

State 99 <SV = 36> <Delay = 1.99>
ST_99 : Operation 1106 [1/1] (0.00ns)   --->   "%nrm_1 = phi i32 [ 0, %ap_fixed_base.exit1232 ], [ %nrm_2, %_ifconv60 ]"   --->   Operation 1106 'phi' 'nrm_1' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1107 [1/1] (0.00ns)   --->   "%i8 = phi i8 [ 0, %ap_fixed_base.exit1232 ], [ %i_9, %_ifconv60 ]"   --->   Operation 1107 'phi' 'i8' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1108 [1/1] (0.98ns)   --->   "%exitcond9 = icmp eq i8 %i8, -128" [./sift.h:574]   --->   Operation 1108 'icmp' 'exitcond9' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 1109 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1110 [1/1] (1.28ns)   --->   "%i_9 = add i8 %i8, 1" [./sift.h:574]   --->   Operation 1110 'add' 'i_9' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1111 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %7, label %_ifconv60" [./sift.h:574]   --->   Operation 1111 'br' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1112 [1/1] (0.00ns)   --->   "%tmp_474 = zext i8 %i8 to i64" [./sift.h:576]   --->   Operation 1112 'zext' 'tmp_474' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_99 : Operation 1113 [1/1] (0.00ns)   --->   "%desc_buf_val_V_addr_1 = getelementptr [128 x i32]* %desc_buf_val_V, i64 0, i64 %tmp_474" [./sift.h:576]   --->   Operation 1113 'getelementptr' 'desc_buf_val_V_addr_1' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_99 : Operation 1114 [2/2] (1.99ns)   --->   "%desc_buf_val_V_load_1 = load i32* %desc_buf_val_V_addr_1, align 4" [./sift.h:576]   --->   Operation 1114 'load' 'desc_buf_val_V_load_1' <Predicate = (!exitcond9)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>

State 100 <SV = 37> <Delay = 5.76>
ST_100 : Operation 1115 [1/2] (1.99ns)   --->   "%desc_buf_val_V_load_1 = load i32* %desc_buf_val_V_addr_1, align 4" [./sift.h:576]   --->   Operation 1115 'load' 'desc_buf_val_V_load_1' <Predicate = (!exitcond9)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_100 : Operation 1116 [1/1] (1.31ns)   --->   "%tmp_i5 = icmp slt i32 %desc_buf_val_V_load_1, %thresh_V_cast3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:243->./sift.h:576]   --->   Operation 1116 'icmp' 'tmp_i5' <Predicate = (!exitcond9)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1117 [1/1] (0.45ns)   --->   "%val_V = select i1 %tmp_i5, i32 %desc_buf_val_V_load_1, i32 %thresh_V_cast3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:243->./sift.h:576]   --->   Operation 1117 'select' 'val_V' <Predicate = (!exitcond9)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 1118 [1/1] (1.99ns)   --->   "store i32 %val_V, i32* %desc_buf_val_V_addr_1, align 4" [./sift.h:577]   --->   Operation 1118 'store' <Predicate = (!exitcond9)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>

State 101 <SV = 38> <Delay = 8.17>
ST_101 : Operation 1119 [1/1] (0.00ns)   --->   "%tmp_473 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str39)" [./sift.h:574]   --->   Operation 1119 'specregionbegin' 'tmp_473' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_101 : Operation 1120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./sift.h:575]   --->   Operation 1120 'specpipeline' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_101 : Operation 1121 [1/1] (0.00ns)   --->   "%OP1_V_13 = sext i32 %val_V to i64" [./sift.h:578]   --->   Operation 1121 'sext' 'OP1_V_13' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_101 : Operation 1122 [1/1] (5.02ns)   --->   "%r_V_8 = mul nsw i64 %OP1_V_13, %OP1_V_13" [./sift.h:578]   --->   Operation 1122 'mul' 'r_V_8' <Predicate = (!exitcond9)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1123 [1/1] (0.00ns)   --->   "%ret_V_7 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %r_V_8, i32 32, i32 63)" [./sift.h:578]   --->   Operation 1123 'partselect' 'ret_V_7' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_101 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node nrm_2)   --->   "%tmp_1225 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_8, i32 63)" [./sift.h:578]   --->   Operation 1124 'bitselect' 'tmp_1225' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_101 : Operation 1125 [1/1] (0.00ns)   --->   "%tmp_1226 = trunc i64 %r_V_8 to i32" [./sift.h:578]   --->   Operation 1125 'trunc' 'tmp_1226' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_101 : Operation 1126 [1/1] (1.31ns)   --->   "%tmp_475 = icmp eq i32 %tmp_1226, 0" [./sift.h:578]   --->   Operation 1126 'icmp' 'tmp_475' <Predicate = (!exitcond9)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1127 [1/1] (1.57ns)   --->   "%ret_V_8 = add nsw i32 1, %ret_V_7" [./sift.h:578]   --->   Operation 1127 'add' 'ret_V_8' <Predicate = (!exitcond9)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node nrm_2)   --->   "%p_6 = select i1 %tmp_475, i32 %ret_V_7, i32 %ret_V_8" [./sift.h:578]   --->   Operation 1128 'select' 'p_6' <Predicate = (!exitcond9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node nrm_2)   --->   "%p_5 = select i1 %tmp_1225, i32 %p_6, i32 %ret_V_7" [./sift.h:578]   --->   Operation 1129 'select' 'p_5' <Predicate = (!exitcond9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 1130 [1/1] (1.57ns) (out node of the LUT)   --->   "%nrm_2 = add nsw i32 %nrm_1, %p_5" [./sift.h:578]   --->   Operation 1130 'add' 'nrm_2' <Predicate = (!exitcond9)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1131 [1/1] (0.00ns)   --->   "%empty_211 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str39, i32 %tmp_473)" [./sift.h:579]   --->   Operation 1131 'specregionend' 'empty_211' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_101 : Operation 1132 [1/1] (0.00ns)   --->   "br label %6" [./sift.h:574]   --->   Operation 1132 'br' <Predicate = (!exitcond9)> <Delay = 0.00>

State 102 <SV = 37> <Delay = 8.28>
ST_102 : Operation 1133 [1/1] (1.31ns)   --->   "%tmp_472 = icmp sgt i32 %nrm_1, 0" [./sift.h:581]   --->   Operation 1133 'icmp' 'tmp_472' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1134 [1/1] (1.07ns)   --->   "br i1 %tmp_472, label %8, label %._crit_edge1191" [./sift.h:581]   --->   Operation 1134 'br' <Predicate = true> <Delay = 1.07>
ST_102 : Operation 1135 [2/2] (8.28ns)   --->   "%x_assign_69 = sitofp i32 %nrm_1 to float" [./sift.h:582]   --->   Operation 1135 'sitofp' 'x_assign_69' <Predicate = (tmp_472)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 103 <SV = 38> <Delay = 8.28>
ST_103 : Operation 1136 [1/2] (8.28ns)   --->   "%x_assign_69 = sitofp i32 %nrm_1 to float" [./sift.h:582]   --->   Operation 1136 'sitofp' 'x_assign_69' <Predicate = true> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 104 <SV = 39> <Delay = 7.74>
ST_104 : Operation 1137 [7/7] (7.74ns)   --->   "%tmp_i6 = call float @llvm.sqrt.f32(float %x_assign_69) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->./sift.h:582]   --->   Operation 1137 'fsqrt' 'tmp_i6' <Predicate = true> <Delay = 7.74> <Core = "FSqrt">   --->   Core 102 'FSqrt' <Latency = 6> <II = 1> <Delay = 7.74> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 105 <SV = 40> <Delay = 7.74>
ST_105 : Operation 1138 [6/7] (7.74ns)   --->   "%tmp_i6 = call float @llvm.sqrt.f32(float %x_assign_69) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->./sift.h:582]   --->   Operation 1138 'fsqrt' 'tmp_i6' <Predicate = true> <Delay = 7.74> <Core = "FSqrt">   --->   Core 102 'FSqrt' <Latency = 6> <II = 1> <Delay = 7.74> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 106 <SV = 41> <Delay = 7.74>
ST_106 : Operation 1139 [5/7] (7.74ns)   --->   "%tmp_i6 = call float @llvm.sqrt.f32(float %x_assign_69) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->./sift.h:582]   --->   Operation 1139 'fsqrt' 'tmp_i6' <Predicate = true> <Delay = 7.74> <Core = "FSqrt">   --->   Core 102 'FSqrt' <Latency = 6> <II = 1> <Delay = 7.74> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 107 <SV = 42> <Delay = 7.74>
ST_107 : Operation 1140 [4/7] (7.74ns)   --->   "%tmp_i6 = call float @llvm.sqrt.f32(float %x_assign_69) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->./sift.h:582]   --->   Operation 1140 'fsqrt' 'tmp_i6' <Predicate = true> <Delay = 7.74> <Core = "FSqrt">   --->   Core 102 'FSqrt' <Latency = 6> <II = 1> <Delay = 7.74> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 108 <SV = 43> <Delay = 7.74>
ST_108 : Operation 1141 [3/7] (7.74ns)   --->   "%tmp_i6 = call float @llvm.sqrt.f32(float %x_assign_69) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->./sift.h:582]   --->   Operation 1141 'fsqrt' 'tmp_i6' <Predicate = true> <Delay = 7.74> <Core = "FSqrt">   --->   Core 102 'FSqrt' <Latency = 6> <II = 1> <Delay = 7.74> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 109 <SV = 44> <Delay = 7.74>
ST_109 : Operation 1142 [2/7] (7.74ns)   --->   "%tmp_i6 = call float @llvm.sqrt.f32(float %x_assign_69) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->./sift.h:582]   --->   Operation 1142 'fsqrt' 'tmp_i6' <Predicate = true> <Delay = 7.74> <Core = "FSqrt">   --->   Core 102 'FSqrt' <Latency = 6> <II = 1> <Delay = 7.74> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 110 <SV = 45> <Delay = 7.74>
ST_110 : Operation 1143 [1/7] (7.74ns)   --->   "%tmp_i6 = call float @llvm.sqrt.f32(float %x_assign_69) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->./sift.h:582]   --->   Operation 1143 'fsqrt' 'tmp_i6' <Predicate = true> <Delay = 7.74> <Core = "FSqrt">   --->   Core 102 'FSqrt' <Latency = 6> <II = 1> <Delay = 7.74> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 111 <SV = 46> <Delay = 8.34>
ST_111 : Operation 1144 [7/7] (8.34ns)   --->   "%v_assign_4 = fdiv float 5.120000e+02, %tmp_i6" [./sift.h:582]   --->   Operation 1144 'fdiv' 'v_assign_4' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 47> <Delay = 8.34>
ST_112 : Operation 1145 [6/7] (8.34ns)   --->   "%v_assign_4 = fdiv float 5.120000e+02, %tmp_i6" [./sift.h:582]   --->   Operation 1145 'fdiv' 'v_assign_4' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 48> <Delay = 8.34>
ST_113 : Operation 1146 [5/7] (8.34ns)   --->   "%v_assign_4 = fdiv float 5.120000e+02, %tmp_i6" [./sift.h:582]   --->   Operation 1146 'fdiv' 'v_assign_4' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 49> <Delay = 8.34>
ST_114 : Operation 1147 [4/7] (8.34ns)   --->   "%v_assign_4 = fdiv float 5.120000e+02, %tmp_i6" [./sift.h:582]   --->   Operation 1147 'fdiv' 'v_assign_4' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 50> <Delay = 8.34>
ST_115 : Operation 1148 [3/7] (8.34ns)   --->   "%v_assign_4 = fdiv float 5.120000e+02, %tmp_i6" [./sift.h:582]   --->   Operation 1148 'fdiv' 'v_assign_4' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 51> <Delay = 8.34>
ST_116 : Operation 1149 [2/7] (8.34ns)   --->   "%v_assign_4 = fdiv float 5.120000e+02, %tmp_i6" [./sift.h:582]   --->   Operation 1149 'fdiv' 'v_assign_4' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 52> <Delay = 8.34>
ST_117 : Operation 1150 [1/7] (8.34ns)   --->   "%v_assign_4 = fdiv float 5.120000e+02, %tmp_i6" [./sift.h:582]   --->   Operation 1150 'fdiv' 'v_assign_4' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 53> <Delay = 7.91>
ST_118 : Operation 1151 [1/1] (2.65ns)   --->   "%d_assign_3 = fpext float %v_assign_4 to double" [./sift.h:582]   --->   Operation 1151 'fpext' 'd_assign_3' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_118 : Operation 1152 [1/1] (0.00ns)   --->   "%ireg_V_4 = bitcast double %d_assign_3 to i64" [./sift.h:582]   --->   Operation 1152 'bitcast' 'ireg_V_4' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1153 [1/1] (0.00ns)   --->   "%tmp_1227 = trunc i64 %ireg_V_4 to i63" [./sift.h:582]   --->   Operation 1153 'trunc' 'tmp_1227' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1154 [1/1] (0.00ns)   --->   "%isneg_4 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_4, i32 63)" [./sift.h:582]   --->   Operation 1154 'bitselect' 'isneg_4' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1155 [1/1] (0.00ns)   --->   "%exp_tmp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_4, i32 52, i32 62)" [./sift.h:582]   --->   Operation 1155 'partselect' 'exp_tmp_V_2' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1156 [1/1] (0.00ns)   --->   "%tmp_476 = zext i11 %exp_tmp_V_2 to i12" [./sift.h:582]   --->   Operation 1156 'zext' 'tmp_476' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1157 [1/1] (0.00ns)   --->   "%tmp_1229 = trunc i64 %ireg_V_4 to i52" [./sift.h:582]   --->   Operation 1157 'trunc' 'tmp_1229' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1158 [1/1] (0.00ns)   --->   "%tmp_477 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1229)" [./sift.h:582]   --->   Operation 1158 'bitconcatenate' 'tmp_477' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1159 [1/1] (0.00ns)   --->   "%p_Result_176 = zext i53 %tmp_477 to i54" [./sift.h:582]   --->   Operation 1159 'zext' 'p_Result_176' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1160 [1/1] (1.67ns)   --->   "%man_V_19 = sub i54 0, %p_Result_176" [./sift.h:582]   --->   Operation 1160 'sub' 'man_V_19' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1161 [1/1] (0.53ns)   --->   "%man_V_20 = select i1 %isneg_4, i54 %man_V_19, i54 %p_Result_176" [./sift.h:582]   --->   Operation 1161 'select' 'man_V_20' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_118 : Operation 1162 [1/1] (1.33ns)   --->   "%tmp_478 = icmp eq i63 %tmp_1227, 0" [./sift.h:582]   --->   Operation 1162 'icmp' 'tmp_478' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1163 [1/1] (1.07ns)   --->   "br i1 %tmp_478, label %._crit_edge1191, label %9" [./sift.h:582]   --->   Operation 1163 'br' <Predicate = true> <Delay = 1.07>
ST_118 : Operation 1164 [1/1] (1.26ns)   --->   "%F2_2 = sub i12 1075, %tmp_476" [./sift.h:582]   --->   Operation 1164 'sub' 'F2_2' <Predicate = (!tmp_478)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1165 [1/1] (1.11ns)   --->   "%tmp_479 = icmp sgt i12 %F2_2, 16" [./sift.h:582]   --->   Operation 1165 'icmp' 'tmp_479' <Predicate = (!tmp_478)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1166 [1/1] (1.26ns)   --->   "%tmp_480 = add i12 %F2_2, -16" [./sift.h:582]   --->   Operation 1166 'add' 'tmp_480' <Predicate = (!tmp_478)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1167 [1/1] (1.26ns)   --->   "%tmp_481 = sub i12 16, %F2_2" [./sift.h:582]   --->   Operation 1167 'sub' 'tmp_481' <Predicate = (!tmp_478)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1168 [1/1] (0.55ns)   --->   "%sh_amt_2 = select i1 %tmp_479, i12 %tmp_480, i12 %tmp_481" [./sift.h:582]   --->   Operation 1168 'select' 'sh_amt_2' <Predicate = (!tmp_478)> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_118 : Operation 1169 [1/1] (0.00ns)   --->   "%sh_amt_2_cast = sext i12 %sh_amt_2 to i32" [./sift.h:582]   --->   Operation 1169 'sext' 'sh_amt_2_cast' <Predicate = (!tmp_478)> <Delay = 0.00>
ST_118 : Operation 1170 [1/1] (1.11ns)   --->   "%tmp_482 = icmp eq i12 %F2_2, 16" [./sift.h:582]   --->   Operation 1170 'icmp' 'tmp_482' <Predicate = (!tmp_478)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1171 [1/1] (0.00ns)   --->   "br i1 %tmp_482, label %10, label %11" [./sift.h:582]   --->   Operation 1171 'br' <Predicate = (!tmp_478)> <Delay = 0.00>
ST_118 : Operation 1172 [1/1] (0.00ns)   --->   "br i1 %tmp_479, label %12, label %15" [./sift.h:582]   --->   Operation 1172 'br' <Predicate = (!tmp_478 & !tmp_482)> <Delay = 0.00>
ST_118 : Operation 1173 [1/1] (0.00ns)   --->   "%tmp_1231 = trunc i54 %man_V_20 to i32" [./sift.h:582]   --->   Operation 1173 'trunc' 'tmp_1231' <Predicate = (!tmp_478 & !tmp_482 & !tmp_479)> <Delay = 0.00>
ST_118 : Operation 1174 [1/1] (0.00ns)   --->   "%tmp_1232 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_2, i32 5, i32 11)" [./sift.h:582]   --->   Operation 1174 'partselect' 'tmp_1232' <Predicate = (!tmp_478 & !tmp_482 & !tmp_479)> <Delay = 0.00>
ST_118 : Operation 1175 [1/1] (0.94ns)   --->   "%icmp38 = icmp eq i7 %tmp_1232, 0" [./sift.h:582]   --->   Operation 1175 'icmp' 'icmp38' <Predicate = (!tmp_478 & !tmp_482 & !tmp_479)> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1176 [1/1] (1.07ns)   --->   "br i1 %icmp38, label %16, label %._crit_edge1191" [./sift.h:582]   --->   Operation 1176 'br' <Predicate = (!tmp_478 & !tmp_482 & !tmp_479)> <Delay = 1.07>
ST_118 : Operation 1177 [1/1] (1.79ns)   --->   "%tmp_486 = shl i32 %tmp_1231, %sh_amt_2_cast" [./sift.h:582]   --->   Operation 1177 'shl' 'tmp_486' <Predicate = (!tmp_478 & !tmp_482 & !tmp_479 & icmp38)> <Delay = 1.79> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1178 [1/1] (1.07ns)   --->   "br label %._crit_edge1191" [./sift.h:582]   --->   Operation 1178 'br' <Predicate = (!tmp_478 & !tmp_482 & !tmp_479 & icmp38)> <Delay = 1.07>
ST_118 : Operation 1179 [1/1] (1.11ns)   --->   "%tmp_483 = icmp ult i12 %sh_amt_2, 54" [./sift.h:582]   --->   Operation 1179 'icmp' 'tmp_483' <Predicate = (!tmp_478 & !tmp_482 & tmp_479)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1180 [1/1] (0.00ns)   --->   "br i1 %tmp_483, label %13, label %14" [./sift.h:582]   --->   Operation 1180 'br' <Predicate = (!tmp_478 & !tmp_482 & tmp_479)> <Delay = 0.00>
ST_118 : Operation 1181 [1/1] (0.47ns)   --->   "%p_0211_s = select i1 %isneg_4, i32 -1, i32 0" [./sift.h:582]   --->   Operation 1181 'select' 'p_0211_s' <Predicate = (!tmp_478 & !tmp_482 & tmp_479 & !tmp_483)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_118 : Operation 1182 [1/1] (1.07ns)   --->   "br label %._crit_edge1191"   --->   Operation 1182 'br' <Predicate = (!tmp_478 & !tmp_482 & tmp_479 & !tmp_483)> <Delay = 1.07>
ST_118 : Operation 1183 [1/1] (0.00ns)   --->   "%tmp_484 = zext i32 %sh_amt_2_cast to i54" [./sift.h:582]   --->   Operation 1183 'zext' 'tmp_484' <Predicate = (!tmp_478 & !tmp_482 & tmp_479 & tmp_483)> <Delay = 0.00>
ST_118 : Operation 1184 [1/1] (2.17ns)   --->   "%tmp_485 = ashr i54 %man_V_20, %tmp_484" [./sift.h:582]   --->   Operation 1184 'ashr' 'tmp_485' <Predicate = (!tmp_478 & !tmp_482 & tmp_479 & tmp_483)> <Delay = 2.17> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1185 [1/1] (0.00ns)   --->   "%tmp_1233 = trunc i54 %tmp_485 to i32" [./sift.h:582]   --->   Operation 1185 'trunc' 'tmp_1233' <Predicate = (!tmp_478 & !tmp_482 & tmp_479 & tmp_483)> <Delay = 0.00>
ST_118 : Operation 1186 [1/1] (0.00ns)   --->   "%tmp_1230 = trunc i54 %man_V_20 to i32" [./sift.h:582]   --->   Operation 1186 'trunc' 'tmp_1230' <Predicate = (!tmp_478 & tmp_482)> <Delay = 0.00>
ST_118 : Operation 1187 [1/1] (1.07ns)   --->   "br label %._crit_edge1191" [./sift.h:582]   --->   Operation 1187 'br' <Predicate = (!tmp_478 & tmp_482)> <Delay = 1.07>

State 119 <SV = 54> <Delay = 1.07>
ST_119 : Operation 1188 [1/1] (1.07ns)   --->   "br label %._crit_edge1191" [./sift.h:582]   --->   Operation 1188 'br' <Predicate = true> <Delay = 1.07>

State 120 <SV = 55> <Delay = 0.97>
ST_120 : Operation 1189 [1/1] (0.00ns)   --->   "%p_8 = phi i32 [ 0, %7 ], [ 0, %8 ], [ %tmp_1230, %10 ], [ %p_0211_s, %14 ], [ %tmp_1233, %13 ], [ %tmp_486, %16 ], [ 0, %15 ]" [./sift.h:582]   --->   Operation 1189 'phi' 'p_8' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1190 [1/1] (0.00ns)   --->   "%OP2_V_10 = sext i32 %p_8 to i64" [./sift.h:586]   --->   Operation 1190 'sext' 'OP2_V_10' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1191 [1/1] (0.97ns)   --->   "br label %17" [./sift.h:584]   --->   Operation 1191 'br' <Predicate = true> <Delay = 0.97>

State 121 <SV = 56> <Delay = 1.99>
ST_121 : Operation 1192 [1/1] (0.00ns)   --->   "%i10 = phi i8 [ 0, %._crit_edge1191 ], [ %i_1, %_ifconv62 ]"   --->   Operation 1192 'phi' 'i10' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1193 [1/1] (0.98ns)   --->   "%exitcond = icmp eq i8 %i10, -128" [./sift.h:584]   --->   Operation 1193 'icmp' 'exitcond' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 1194 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1195 [1/1] (1.28ns)   --->   "%i_1 = add i8 %i10, 1" [./sift.h:584]   --->   Operation 1195 'add' 'i_1' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1196 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %18, label %_ifconv62" [./sift.h:584]   --->   Operation 1196 'br' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1197 [1/1] (0.00ns)   --->   "%tmp_488 = zext i8 %i10 to i64" [./sift.h:586]   --->   Operation 1197 'zext' 'tmp_488' <Predicate = (!exitcond)> <Delay = 0.00>
ST_121 : Operation 1198 [1/1] (0.00ns)   --->   "%tmp_546_cast = zext i8 %i10 to i17" [./sift.h:586]   --->   Operation 1198 'zext' 'tmp_546_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_121 : Operation 1199 [1/1] (1.26ns)   --->   "%tmp_262 = add i17 %tmp_546_cast, %tmp_198_cast" [./sift.h:586]   --->   Operation 1199 'add' 'tmp_262' <Predicate = (!exitcond)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1200 [1/1] (0.00ns)   --->   "%desc_buf_val_V_addr_3 = getelementptr [128 x i32]* %desc_buf_val_V, i64 0, i64 %tmp_488" [./sift.h:586]   --->   Operation 1200 'getelementptr' 'desc_buf_val_V_addr_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_121 : Operation 1201 [2/2] (1.99ns)   --->   "%desc_buf_val_V_load_2 = load i32* %desc_buf_val_V_addr_3, align 4" [./sift.h:586]   --->   Operation 1201 'load' 'desc_buf_val_V_load_2' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>

State 122 <SV = 57> <Delay = 8.68>
ST_122 : Operation 1202 [1/2] (1.99ns)   --->   "%desc_buf_val_V_load_2 = load i32* %desc_buf_val_V_addr_3, align 4" [./sift.h:586]   --->   Operation 1202 'load' 'desc_buf_val_V_load_2' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_122 : Operation 1203 [1/1] (0.00ns)   --->   "%OP1_V = sext i32 %desc_buf_val_V_load_2 to i64" [./sift.h:586]   --->   Operation 1203 'sext' 'OP1_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_122 : Operation 1204 [1/1] (5.02ns)   --->   "%r_V_9 = mul nsw i64 %OP1_V, %OP2_V_10" [./sift.h:586]   --->   Operation 1204 'mul' 'r_V_9' <Predicate = (!exitcond)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node tmp_385)   --->   "%tmp_1234 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_9, i32 63)" [./sift.h:586]   --->   Operation 1205 'bitselect' 'tmp_1234' <Predicate = (!exitcond)> <Delay = 0.00>
ST_122 : Operation 1206 [1/1] (0.00ns)   --->   "%tmp_1235 = trunc i64 %r_V_9 to i32" [./sift.h:586]   --->   Operation 1206 'trunc' 'tmp_1235' <Predicate = (!exitcond)> <Delay = 0.00>
ST_122 : Operation 1207 [1/1] (1.31ns)   --->   "%tmp_489 = icmp eq i32 %tmp_1235, 0" [./sift.h:586]   --->   Operation 1207 'icmp' 'tmp_489' <Predicate = (!exitcond)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1208 [1/1] (0.00ns)   --->   "%tmp_381 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %r_V_9, i32 32, i32 39)" [./sift.h:586]   --->   Operation 1208 'partselect' 'tmp_381' <Predicate = (!exitcond)> <Delay = 0.00>
ST_122 : Operation 1209 [1/1] (1.28ns)   --->   "%tmp_382 = add i8 1, %tmp_381" [./sift.h:586]   --->   Operation 1209 'add' 'tmp_382' <Predicate = (!exitcond)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node tmp_385)   --->   "%tmp_383 = select i1 %tmp_489, i8 %tmp_381, i8 %tmp_382" [./sift.h:586]   --->   Operation 1210 'select' 'tmp_383' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_122 : Operation 1211 [1/1] (0.35ns) (out node of the LUT)   --->   "%tmp_385 = select i1 %tmp_1234, i8 %tmp_383, i8 %tmp_381" [./sift.h:586]   --->   Operation 1211 'select' 'tmp_385' <Predicate = (!exitcond)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 123 <SV = 58> <Delay = 1.99>
ST_123 : Operation 1212 [1/1] (0.00ns)   --->   "%tmp_487 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str40)" [./sift.h:584]   --->   Operation 1212 'specregionbegin' 'tmp_487' <Predicate = (!exitcond)> <Delay = 0.00>
ST_123 : Operation 1213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./sift.h:585]   --->   Operation 1213 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_123 : Operation 1214 [1/1] (0.00ns)   --->   "%tmp_262_cast = sext i17 %tmp_262 to i64" [./sift.h:586]   --->   Operation 1214 'sext' 'tmp_262_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_123 : Operation 1215 [1/1] (0.00ns)   --->   "%descriptor_val_addr = getelementptr [65408 x i8]* %descriptor_val, i64 0, i64 %tmp_262_cast" [./sift.h:586]   --->   Operation 1215 'getelementptr' 'descriptor_val_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_123 : Operation 1216 [1/1] (1.99ns)   --->   "store i8 %tmp_385, i8* %descriptor_val_addr, align 1" [./sift.h:586]   --->   Operation 1216 'store' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65408> <RAM>
ST_123 : Operation 1217 [1/1] (0.00ns)   --->   "%empty_212 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str40, i32 %tmp_487)" [./sift.h:587]   --->   Operation 1217 'specregionend' 'empty_212' <Predicate = (!exitcond)> <Delay = 0.00>
ST_123 : Operation 1218 [1/1] (0.00ns)   --->   "br label %17" [./sift.h:584]   --->   Operation 1218 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 124 <SV = 57> <Delay = 0.00>
ST_124 : Operation 1219 [1/1] (0.00ns)   --->   "ret void" [./sift.h:588]   --->   Operation 1219 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 5.45ns
The critical path consists of the following:
	wire read on port 'angle_V' [24]  (0 ns)
	'sub' operation ('tmp_359', ./sift.h:484) [105]  (1.58 ns)
	'select' operation ('__Val2__', ./sift.h:484) [106]  (0.457 ns)
	'cttz' operation ('num_zeros', ./sift.h:484) [108]  (1.63 ns)
	'shl' operation ('tmp32.V', ./sift.h:484) [109]  (1.79 ns)

 <State 2>: 8.29ns
The critical path consists of the following:
	'uitofp' operation ('f', ./sift.h:484) [110]  (8.29 ns)

 <State 3>: 8.29ns
The critical path consists of the following:
	'uitofp' operation ('f', ./sift.h:484) [110]  (8.29 ns)

 <State 4>: 2.8ns
The critical path consists of the following:
	'icmp' operation ('tmp_360', ./sift.h:484) [113]  (0.987 ns)
	'add' operation ('p_Repl2_51_trunc', ./sift.h:484) [117]  (1.82 ns)

 <State 5>: 7.31ns
The critical path consists of the following:
	'fmul' operation ('phitmp2', ./sift.h:484) [121]  (7.31 ns)

 <State 6>: 7.76ns
The critical path consists of the following:
	'fmul' operation ('phitmp2', ./sift.h:484) [121]  (7.31 ns)
	'select' operation ('p_03_i5', ./sift.h:484) [122]  (0.457 ns)

 <State 7>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('theta', ./sift.h:484) [123]  (8.35 ns)

 <State 8>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('theta', ./sift.h:484) [123]  (8.35 ns)

 <State 9>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('theta', ./sift.h:484) [123]  (8.35 ns)

 <State 10>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('theta', ./sift.h:484) [123]  (8.35 ns)

 <State 11>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('theta', ./sift.h:484) [123]  (8.35 ns)

 <State 12>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('theta', ./sift.h:484) [123]  (8.35 ns)

 <State 13>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('theta', ./sift.h:484) [123]  (8.35 ns)

 <State 14>: 7.31ns
The critical path consists of the following:
	'fmul' operation ('phitmp', ./sift.h:482) [52]  (7.31 ns)

 <State 15>: 7.76ns
The critical path consists of the following:
	'fmul' operation ('phitmp', ./sift.h:482) [52]  (7.31 ns)
	'select' operation ('hist_width', ./sift.h:482) [53]  (0.457 ns)

 <State 16>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('v', ./sift.h:485) [125]  (8.35 ns)

 <State 17>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('v', ./sift.h:485) [125]  (8.35 ns)

 <State 18>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('v', ./sift.h:485) [125]  (8.35 ns)

 <State 19>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('v', ./sift.h:485) [125]  (8.35 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	'call' operation ('p_Val2_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./sift.h:490) to 'sqrt_fixed<32, 32>' [217]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	'call' operation ('p_Val2_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./sift.h:490) to 'sqrt_fixed<32, 32>' [217]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	'call' operation ('p_Val2_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./sift.h:490) to 'sqrt_fixed<32, 32>' [217]  (8.75 ns)

 <State 23>: 7.4ns
The critical path consists of the following:
	'call' operation ('p_Val2_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./sift.h:490) to 'sqrt_fixed<32, 32>' [217]  (7.4 ns)

 <State 24>: 8.64ns
The critical path consists of the following:
	'sub' operation ('F2', ./sift.h:485) [138]  (1.27 ns)
	'add' operation ('tmp_368', ./sift.h:485) [140]  (1.27 ns)
	'select' operation ('sh_amt', ./sift.h:485) [142]  (0.557 ns)
	'icmp' operation ('tmp_371', ./sift.h:485) [146]  (1.12 ns)
	'xor' operation ('sel_tmp78', ./sift.h:485) [160]  (0 ns)
	'and' operation ('sel_tmp79', ./sift.h:485) [161]  (0 ns)
	'select' operation ('sel_tmp80', ./sift.h:485) [162]  (0.472 ns)
	'select' operation ('sel_tmp86', ./sift.h:485) [164]  (2.17 ns)
	'select' operation ('cos_t.V', ./sift.h:485) [168]  (1.79 ns)

 <State 25>: 7.89ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [225]  (0 ns)
	'icmp' operation ('exitcond_flatten') [234]  (0.946 ns)
	'select' operation ('j_mid', ./sift.h:498) [235]  (0.48 ns)
	'add' operation ('j_2', ./sift.h:495) [245]  (0.949 ns)
	'select' operation ('tmp_455_mid2', ./sift.h:498) [248]  (0.48 ns)
	'add' operation ('tmp_207', ./sift.h:498) [250]  (1.77 ns)
	'add' operation ('tmp_210', ./sift.h:498) [255]  (1.27 ns)
	'getelementptr' operation ('hist_V_addr', ./sift.h:498) [257]  (0 ns)
	'store' operation (./sift.h:498) of constant 0 on array 'hist.V', ./sift.h:491 [258]  (2 ns)

 <State 26>: 1.58ns
The critical path consists of the following:
	'sub' operation ('i', ./sift.h:504) [265]  (1.58 ns)

 <State 27>: 5.02ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./sift.h:504) [272]  (0 ns)
	'mul' operation ('p_Val2_s', ./sift.h:508) [276]  (5.02 ns)

 <State 28>: 6.6ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('i', ./sift.h:504) ('j', ./sift.h:505) [291]  (0 ns)
	'mul' operation ('p_Val2_41', ./sift.h:508) [297]  (5.02 ns)
	'sub' operation ('__Val2__', ./sift.h:508) [298]  (1.58 ns)

 <State 29>: 6.74ns
The critical path consists of the following:
	'mul' operation ('__Val2__', ./sift.h:523) [502]  (5.02 ns)
	'add' operation ('r.V', ./sift.h:523) [507]  (1.72 ns)

 <State 30>: 7.54ns
The critical path consists of the following:
	'mul' operation ('__Val2__', ./sift.h:523) [509]  (7.54 ns)

 <State 31>: 7.6ns
The critical path consists of the following:
	'sub' operation ('tmp_443', ./sift.h:523) [512]  (1.86 ns)
	'select' operation ('__Val2__', ./sift.h:523) [513]  (0.584 ns)
	'ctlz' operation ('tmp_444', ./sift.h:523) [517]  (2 ns)
	'add' operation ('NZeros', ./sift.h:523) [524]  (1.58 ns)
	'select' operation ('num_zeros', ./sift.h:523) [525]  (0 ns)
	'sub' operation ('msb_idx', ./sift.h:523) [526]  (1.58 ns)

 <State 32>: 8.29ns
The critical path consists of the following:
	'uitofp' operation ('f', ./sift.h:519) [440]  (8.29 ns)

 <State 33>: 8.55ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:518) to 'sqrt_fixed<32, 16>' [413]  (8.55 ns)

 <State 34>: 8.72ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:518) to 'sqrt_fixed<32, 16>' [413]  (8.72 ns)

 <State 35>: 8.72ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:518) to 'sqrt_fixed<32, 16>' [413]  (8.72 ns)

 <State 36>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i3', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519) to 'atan2_cordic<float>' [452]  (8.75 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i3', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519) to 'atan2_cordic<float>' [452]  (8.75 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i3', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519) to 'atan2_cordic<float>' [452]  (8.75 ns)

 <State 39>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i3', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519) to 'atan2_cordic<float>' [452]  (8.75 ns)

 <State 40>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i3', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519) to 'atan2_cordic<float>' [452]  (8.75 ns)

 <State 41>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i3', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519) to 'atan2_cordic<float>' [452]  (8.75 ns)

 <State 42>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i3', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519) to 'atan2_cordic<float>' [452]  (8.75 ns)

 <State 43>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i3', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519) to 'atan2_cordic<float>' [452]  (8.75 ns)

 <State 44>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i3', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519) to 'atan2_cordic<float>' [452]  (8.75 ns)

 <State 45>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i3', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519) to 'atan2_cordic<float>' [452]  (8.75 ns)

 <State 46>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i3', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519) to 'atan2_cordic<float>' [452]  (8.75 ns)

 <State 47>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i3', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519) to 'atan2_cordic<float>' [452]  (8.75 ns)

 <State 48>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i3', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519) to 'atan2_cordic<float>' [452]  (8.75 ns)

 <State 49>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i3', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519) to 'atan2_cordic<float>' [452]  (8.75 ns)

 <State 50>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i3', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519) to 'atan2_cordic<float>' [452]  (8.75 ns)

 <State 51>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i3', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519) to 'atan2_cordic<float>' [452]  (8.75 ns)

 <State 52>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i3', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519) to 'atan2_cordic<float>' [452]  (8.75 ns)

 <State 53>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i3', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519) to 'atan2_cordic<float>' [452]  (8.75 ns)

 <State 54>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i3', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519) to 'atan2_cordic<float>' [452]  (8.75 ns)

 <State 55>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i3', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519) to 'atan2_cordic<float>' [452]  (8.75 ns)

 <State 56>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i3', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519) to 'atan2_cordic<float>' [452]  (8.75 ns)

 <State 57>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i3', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519) to 'atan2_cordic<float>' [452]  (8.75 ns)

 <State 58>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i3', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519) to 'atan2_cordic<float>' [452]  (8.75 ns)

 <State 59>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i3', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519) to 'atan2_cordic<float>' [452]  (8.75 ns)

 <State 60>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i3', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519) to 'atan2_cordic<float>' [452]  (8.75 ns)

 <State 61>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i3', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519) to 'atan2_cordic<float>' [452]  (8.75 ns)

 <State 62>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i3', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519) to 'atan2_cordic<float>' [452]  (8.75 ns)

 <State 63>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i3', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519) to 'atan2_cordic<float>' [452]  (8.75 ns)

 <State 64>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i3', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519) to 'atan2_cordic<float>' [452]  (8.75 ns)

 <State 65>: 8.28ns
The critical path consists of the following:
	'call' operation ('tmp_i_i3', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10->./sift.h:519) to 'atan2_cordic<float>' [452]  (0.978 ns)
	'fmul' operation ('tmp_428', ./sift.h:519) [453]  (7.31 ns)

 <State 66>: 7.31ns
The critical path consists of the following:
	'fmul' operation ('tmp_428', ./sift.h:519) [453]  (7.31 ns)

 <State 67>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('v', ./sift.h:519) [454]  (8.35 ns)

 <State 68>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('v', ./sift.h:519) [454]  (8.35 ns)

 <State 69>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('v', ./sift.h:519) [454]  (8.35 ns)

 <State 70>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('v', ./sift.h:519) [454]  (8.35 ns)

 <State 71>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('v', ./sift.h:519) [454]  (8.35 ns)

 <State 72>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('v', ./sift.h:519) [454]  (8.35 ns)

 <State 73>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('v', ./sift.h:519) [454]  (8.35 ns)

 <State 74>: 6.69ns
The critical path consists of the following:
	'fpext' operation ('d', ./sift.h:519) [455]  (2.66 ns)
	'sub' operation ('F2', ./sift.h:519) [467]  (1.27 ns)
	'add' operation ('tmp_433', ./sift.h:519) [469]  (1.27 ns)
	'select' operation ('sh_amt', ./sift.h:519) [471]  (0.557 ns)
	'icmp' operation ('icmp15', ./sift.h:519) [477]  (0.946 ns)

 <State 75>: 8.71ns
The critical path consists of the following:
	'icmp' operation ('tmp_436', ./sift.h:519) [475]  (1.12 ns)
	'xor' operation ('sel_tmp8', ./sift.h:519) [489]  (0 ns)
	'and' operation ('sel_tmp9', ./sift.h:519) [490]  (0 ns)
	'select' operation ('sel_tmp10', ./sift.h:519) [491]  (0.472 ns)
	'select' operation ('sel_tmp16', ./sift.h:519) [493]  (2.17 ns)
	'select' operation ('__Val2__', ./sift.h:519) [497]  (1.79 ns)
	'add' operation ('Ang.V', ./sift.h:521) [499]  (1.58 ns)
	'select' operation ('__Val2__', ./sift.h:520) [500]  (0 ns)
	'sub' operation ('r.V', ./sift.h:525) [606]  (1.58 ns)

 <State 76>: 0ns
The critical path consists of the following:

 <State 77>: 8.67ns
The critical path consists of the following:
	'mul' operation ('mul', ./sift.h:525) [609]  (4.93 ns)
	'sub' operation ('neg_mul', ./sift.h:525) [610]  (1.81 ns)
	'select' operation ('tmp_235', ./sift.h:525) [616]  (0 ns)
	'sub' operation ('neg_ti', ./sift.h:525) [617]  (1.5 ns)
	'select' operation ('tmp_462', ./sift.h:525) [618]  (0.434 ns)

 <State 78>: 8.61ns
The critical path consists of the following:
	'add' operation ('p_Val2_62', ./sift.h:526) [622]  (1.5 ns)
	'select' operation ('__Val2__', ./sift.h:534) [628]  (0.411 ns)
	'icmp' operation ('tmp_i_i7', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:70->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138->./sift.h:530) [659]  (1.25 ns)
	'select' operation ('__Val2__', ./sift.h:530) [661]  (0.457 ns)
	'icmp' operation ('tmp_465', ./sift.h:530) [665]  (1.25 ns)
	'select' operation ('p_7', ./sift.h:530) [667]  (0 ns)
	'select' operation ('p_9', ./sift.h:530) [668]  (0.473 ns)
	'add' operation ('tmp_242', ./sift.h:544) [721]  (1.27 ns)
	'getelementptr' operation ('hist_V_addr_4', ./sift.h:544) [723]  (0 ns)
	'load' operation ('__Val2__', ./sift.h:544) on array 'hist.V', ./sift.h:491 [724]  (2 ns)

 <State 79>: 6.6ns
The critical path consists of the following:
	'sub' operation ('__Val2__', ./sift.h:538) [689]  (1.58 ns)
	'mul' operation ('__Val2__', ./sift.h:541) [700]  (5.02 ns)

 <State 80>: 6.6ns
The critical path consists of the following:
	'sub' operation ('__Val2__', ./sift.h:539) [693]  (1.58 ns)
	'mul' operation ('__Val2__', ./sift.h:543) [708]  (5.02 ns)

 <State 81>: 4.11ns
The critical path consists of the following:
	'sub' operation ('__Val2__', ./sift.h:542) [706]  (0 ns)
	'add' operation ('p_Val2_92', ./sift.h:546) [747]  (2.11 ns)
	'store' operation (./sift.h:546) of variable 'p_Val2_92', ./sift.h:546 on array 'hist.V', ./sift.h:491 [748]  (2 ns)

 <State 82>: 2ns
The critical path consists of the following:
	'load' operation ('__Val2__', ./sift.h:545) on array 'hist.V', ./sift.h:491 [732]  (2 ns)

 <State 83>: 2ns
The critical path consists of the following:
	'load' operation ('__Val2__', ./sift.h:545) on array 'hist.V', ./sift.h:491 [732]  (2 ns)

 <State 84>: 3.58ns
The critical path consists of the following:
	'add' operation ('p_Val2_91', ./sift.h:545) [733]  (1.58 ns)
	'store' operation (./sift.h:545) of variable 'p_Val2_91', ./sift.h:545 on array 'hist.V', ./sift.h:491 [734]  (2 ns)

 <State 85>: 3.58ns
The critical path consists of the following:
	'add' operation ('p_Val2_95', ./sift.h:549) [782]  (1.58 ns)
	'store' operation (./sift.h:549) of variable 'p_Val2_95', ./sift.h:549 on array 'hist.V', ./sift.h:491 [783]  (2 ns)

 <State 86>: 1.58ns
The critical path consists of the following:
	'add' operation ('i', ./sift.h:504) [796]  (1.58 ns)

 <State 87>: 7.89ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten3') with incoming values : ('indvar_flatten_next2') [803]  (0 ns)
	'icmp' operation ('exitcond_flatten2') [816]  (0.946 ns)
	'select' operation ('j9_mid', ./sift.h:560) [817]  (0.48 ns)
	'add' operation ('j_4_mid1', ./sift.h:562) [842]  (0.949 ns)
	'select' operation ('tmp_471_mid2', ./sift.h:562) [843]  (0.48 ns)
	'add' operation ('tmp_225', ./sift.h:562) [845]  (1.77 ns)
	'add' operation ('tmp_228', ./sift.h:562) [854]  (1.27 ns)
	'getelementptr' operation ('hist_V_addr_3', ./sift.h:562) [856]  (0 ns)
	'load' operation ('hist_V_load', ./sift.h:562) on array 'hist.V', ./sift.h:491 [857]  (2 ns)

 <State 88>: 4ns
The critical path consists of the following:
	'load' operation ('hist_V_load', ./sift.h:562) on array 'hist.V', ./sift.h:491 [857]  (2 ns)
	'store' operation (./sift.h:562) of variable 'hist_V_load', ./sift.h:562 on array 'desc_buf.val.V', ./sift.h:557 [859]  (2 ns)

 <State 89>: 0.978ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('nrm') with incoming values : ('nrm', ./sift.h:570) [868]  (0.978 ns)

 <State 90>: 2ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./sift.h:568) [869]  (0 ns)
	'getelementptr' operation ('desc_buf_val_V_addr', ./sift.h:570) [878]  (0 ns)
	'load' operation ('desc_buf_val_V_load', ./sift.h:570) on array 'desc_buf.val.V', ./sift.h:557 [879]  (2 ns)

 <State 91>: 2ns
The critical path consists of the following:
	'load' operation ('desc_buf_val_V_load', ./sift.h:570) on array 'desc_buf.val.V', ./sift.h:557 [879]  (2 ns)

 <State 92>: 8.18ns
The critical path consists of the following:
	'mul' operation ('r.V', ./sift.h:570) [881]  (5.02 ns)
	'add' operation ('ret.V', ./sift.h:570) [886]  (1.58 ns)
	'select' operation ('p_4', ./sift.h:570) [887]  (0 ns)
	'select' operation ('p_0', ./sift.h:570) [888]  (0 ns)
	'add' operation ('nrm', ./sift.h:570) [889]  (1.58 ns)

 <State 93>: 4.91ns
The critical path consists of the following:
	'call' operation ('p_Val2_i_i1', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./sift.h:572) to 'sqrt_fixed<32, 32>' [893]  (4.91 ns)

 <State 94>: 8.75ns
The critical path consists of the following:
	'call' operation ('p_Val2_i_i1', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./sift.h:572) to 'sqrt_fixed<32, 32>' [893]  (8.75 ns)

 <State 95>: 8.75ns
The critical path consists of the following:
	'call' operation ('p_Val2_i_i1', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./sift.h:572) to 'sqrt_fixed<32, 32>' [893]  (8.75 ns)

 <State 96>: 8.75ns
The critical path consists of the following:
	'call' operation ('p_Val2_i_i1', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./sift.h:572) to 'sqrt_fixed<32, 32>' [893]  (8.75 ns)

 <State 97>: 7.4ns
The critical path consists of the following:
	'call' operation ('p_Val2_i_i1', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./sift.h:572) to 'sqrt_fixed<32, 32>' [893]  (7.4 ns)

 <State 98>: 4.41ns
The critical path consists of the following:
	'mul' operation ('thresh.V', ./sift.h:572) [895]  (4.41 ns)

 <State 99>: 2ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./sift.h:574) [900]  (0 ns)
	'getelementptr' operation ('desc_buf_val_V_addr_1', ./sift.h:576) [909]  (0 ns)
	'load' operation ('desc_buf_val_V_load_1', ./sift.h:576) on array 'desc_buf.val.V', ./sift.h:557 [910]  (2 ns)

 <State 100>: 5.76ns
The critical path consists of the following:
	'load' operation ('desc_buf_val_V_load_1', ./sift.h:576) on array 'desc_buf.val.V', ./sift.h:557 [910]  (2 ns)
	'icmp' operation ('tmp_i5', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:243->./sift.h:576) [911]  (1.31 ns)
	'select' operation ('val.V', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:243->./sift.h:576) [912]  (0.457 ns)
	'store' operation (./sift.h:577) of variable 'val.V', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:243->./sift.h:576 on array 'desc_buf.val.V', ./sift.h:557 [913]  (2 ns)

 <State 101>: 8.18ns
The critical path consists of the following:
	'mul' operation ('r.V', ./sift.h:578) [915]  (5.02 ns)
	'add' operation ('ret.V', ./sift.h:578) [920]  (1.58 ns)
	'select' operation ('p_6', ./sift.h:578) [921]  (0 ns)
	'select' operation ('p_5', ./sift.h:578) [922]  (0 ns)
	'add' operation ('nrm', ./sift.h:578) [923]  (1.58 ns)

 <State 102>: 8.29ns
The critical path consists of the following:
	'sitofp' operation ('x', ./sift.h:582) [930]  (8.29 ns)

 <State 103>: 8.29ns
The critical path consists of the following:
	'sitofp' operation ('x', ./sift.h:582) [930]  (8.29 ns)

 <State 104>: 7.75ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_i6', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->./sift.h:582) [931]  (7.75 ns)

 <State 105>: 7.75ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_i6', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->./sift.h:582) [931]  (7.75 ns)

 <State 106>: 7.75ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_i6', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->./sift.h:582) [931]  (7.75 ns)

 <State 107>: 7.75ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_i6', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->./sift.h:582) [931]  (7.75 ns)

 <State 108>: 7.75ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_i6', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->./sift.h:582) [931]  (7.75 ns)

 <State 109>: 7.75ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_i6', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->./sift.h:582) [931]  (7.75 ns)

 <State 110>: 7.75ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_i6', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->./sift.h:582) [931]  (7.75 ns)

 <State 111>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('v', ./sift.h:582) [932]  (8.35 ns)

 <State 112>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('v', ./sift.h:582) [932]  (8.35 ns)

 <State 113>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('v', ./sift.h:582) [932]  (8.35 ns)

 <State 114>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('v', ./sift.h:582) [932]  (8.35 ns)

 <State 115>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('v', ./sift.h:582) [932]  (8.35 ns)

 <State 116>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('v', ./sift.h:582) [932]  (8.35 ns)

 <State 117>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('v', ./sift.h:582) [932]  (8.35 ns)

 <State 118>: 7.92ns
The critical path consists of the following:
	'fpext' operation ('d', ./sift.h:582) [933]  (2.66 ns)
	'sub' operation ('F2', ./sift.h:582) [947]  (1.27 ns)
	'sub' operation ('tmp_481', ./sift.h:582) [950]  (1.27 ns)
	'select' operation ('sh_amt', ./sift.h:582) [951]  (0.557 ns)
	'ashr' operation ('tmp_485', ./sift.h:582) [973]  (2.17 ns)

 <State 119>: 1.07ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p_8', ./sift.h:582) with incoming values : ('tmp_486', ./sift.h:582) ('p_0211_s', ./sift.h:582) ('tmp_1233', ./sift.h:582) ('tmp_1230', ./sift.h:582) [980]  (1.07 ns)

 <State 120>: 0.978ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ./sift.h:584) [984]  (0.978 ns)

 <State 121>: 2ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./sift.h:584) [984]  (0 ns)
	'getelementptr' operation ('desc_buf_val_V_addr_3', ./sift.h:586) [997]  (0 ns)
	'load' operation ('desc_buf_val_V_load_2', ./sift.h:586) on array 'desc_buf.val.V', ./sift.h:557 [998]  (2 ns)

 <State 122>: 8.68ns
The critical path consists of the following:
	'load' operation ('desc_buf_val_V_load_2', ./sift.h:586) on array 'desc_buf.val.V', ./sift.h:557 [998]  (2 ns)
	'mul' operation ('r.V', ./sift.h:586) [1000]  (5.02 ns)
	'icmp' operation ('tmp_489', ./sift.h:586) [1003]  (1.31 ns)
	'select' operation ('tmp_383', ./sift.h:586) [1006]  (0 ns)
	'select' operation ('tmp_385', ./sift.h:586) [1007]  (0.355 ns)

 <State 123>: 2ns
The critical path consists of the following:
	'getelementptr' operation ('descriptor_val_addr', ./sift.h:586) [996]  (0 ns)
	'store' operation (./sift.h:586) of variable 'tmp_385', ./sift.h:586 on array 'descriptor_val' [1008]  (2 ns)

 <State 124>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
