{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1526349360160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526349360160 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 14 22:56:00 2018 " "Processing started: Mon May 14 22:56:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526349360160 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1526349360160 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SimpleNiosII -c SimpleNiosII " "Command: quartus_map --read_settings_files=on --write_settings_files=off SimpleNiosII -c SimpleNiosII" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1526349360160 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1526349361335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/hostsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/hostsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem " "Found entity 1: HostSystem" {  } { { "HostSystem/synthesis/HostSystem.v" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/HostSystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349361403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526349361403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_irq_mapper " "Found entity 1: HostSystem_irq_mapper" {  } { { "HostSystem/synthesis/submodules/HostSystem_irq_mapper.sv" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349361406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526349361406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349361409 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349361409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526349361409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_rsp_xbar_mux " "Found entity 1: HostSystem_rsp_xbar_mux" {  } { { "HostSystem/synthesis/submodules/HostSystem_rsp_xbar_mux.sv" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349361414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526349361414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_cmd_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_cmd_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_cmd_xbar_mux_001 " "Found entity 1: HostSystem_cmd_xbar_mux_001" {  } { { "HostSystem/synthesis/submodules/HostSystem_cmd_xbar_mux_001.sv" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cmd_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349361417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526349361417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_cmd_xbar_demux_001 " "Found entity 1: HostSystem_cmd_xbar_demux_001" {  } { { "HostSystem/synthesis/submodules/HostSystem_cmd_xbar_demux_001.sv" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349361420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526349361420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_cmd_xbar_demux " "Found entity 1: HostSystem_cmd_xbar_demux" {  } { { "HostSystem/synthesis/submodules/HostSystem_cmd_xbar_demux.sv" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349361423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526349361423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "HostSystem/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349361426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526349361426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "HostSystem/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349361429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526349361429 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HostSystem_id_router_001.sv(48) " "Verilog HDL Declaration information at HostSystem_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router_001.sv" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526349361433 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HostSystem_id_router_001.sv(49) " "Verilog HDL Declaration information at HostSystem_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router_001.sv" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526349361433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/hostsystem_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_id_router_001_default_decode " "Found entity 1: HostSystem_id_router_001_default_decode" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router_001.sv" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349361434 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_id_router_001 " "Found entity 2: HostSystem_id_router_001" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router_001.sv" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349361434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526349361434 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HostSystem_id_router.sv(48) " "Verilog HDL Declaration information at HostSystem_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router.sv" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526349361437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HostSystem_id_router.sv(49) " "Verilog HDL Declaration information at HostSystem_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router.sv" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526349361437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/hostsystem_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_id_router_default_decode " "Found entity 1: HostSystem_id_router_default_decode" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router.sv" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349361437 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_id_router " "Found entity 2: HostSystem_id_router" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router.sv" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349361437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526349361437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HostSystem_addr_router_001.sv(48) " "Verilog HDL Declaration information at HostSystem_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_addr_router_001.sv" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526349361440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HostSystem_addr_router_001.sv(49) " "Verilog HDL Declaration information at HostSystem_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_addr_router_001.sv" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526349361440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/hostsystem_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_addr_router_001_default_decode " "Found entity 1: HostSystem_addr_router_001_default_decode" {  } { { "HostSystem/synthesis/submodules/HostSystem_addr_router_001.sv" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349361441 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_addr_router_001 " "Found entity 2: HostSystem_addr_router_001" {  } { { "HostSystem/synthesis/submodules/HostSystem_addr_router_001.sv" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349361441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526349361441 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HostSystem_addr_router.sv(48) " "Verilog HDL Declaration information at HostSystem_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_addr_router.sv" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526349361444 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HostSystem_addr_router.sv(49) " "Verilog HDL Declaration information at HostSystem_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_addr_router.sv" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526349361444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/hostsystem_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_addr_router_default_decode " "Found entity 1: HostSystem_addr_router_default_decode" {  } { { "HostSystem/synthesis/submodules/HostSystem_addr_router.sv" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349361444 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_addr_router " "Found entity 2: HostSystem_addr_router" {  } { { "HostSystem/synthesis/submodules/HostSystem_addr_router.sv" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349361444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526349361444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "HostSystem/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349361449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526349361449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349361453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526349361453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "HostSystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349361457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526349361457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "HostSystem/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349361463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526349361463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "HostSystem/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349361468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526349361468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "HostSystem/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349361473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526349361473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file hostsystem/synthesis/submodules/hostsystem_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_uart_tx " "Found entity 1: HostSystem_uart_tx" {  } { { "HostSystem/synthesis/submodules/HostSystem_uart.v" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349361480 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_uart_rx_stimulus_source " "Found entity 2: HostSystem_uart_rx_stimulus_source" {  } { { "HostSystem/synthesis/submodules/HostSystem_uart.v" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_uart.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349361480 ""} { "Info" "ISGN_ENTITY_NAME" "3 HostSystem_uart_rx " "Found entity 3: HostSystem_uart_rx" {  } { { "HostSystem/synthesis/submodules/HostSystem_uart.v" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_uart.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349361480 ""} { "Info" "ISGN_ENTITY_NAME" "4 HostSystem_uart_regs " "Found entity 4: HostSystem_uart_regs" {  } { { "HostSystem/synthesis/submodules/HostSystem_uart.v" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_uart.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349361480 ""} { "Info" "ISGN_ENTITY_NAME" "5 HostSystem_uart " "Found entity 5: HostSystem_uart" {  } { { "HostSystem/synthesis/submodules/HostSystem_uart.v" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_uart.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349361480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526349361480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_cpu.v 3 3 " "Found 3 design units, including 3 entities, in source file hostsystem/synthesis/submodules/hostsystem_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_cpu_register_bank_a_module " "Found entity 1: HostSystem_cpu_register_bank_a_module" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349361488 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_cpu_register_bank_b_module " "Found entity 2: HostSystem_cpu_register_bank_b_module" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cpu.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349361488 ""} { "Info" "ISGN_ENTITY_NAME" "3 HostSystem_cpu " "Found entity 3: HostSystem_cpu" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cpu.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349361488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526349361488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_cpu_test_bench " "Found entity 1: HostSystem_cpu_test_bench" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_test_bench.v" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349361493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526349361493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_memory " "Found entity 1: HostSystem_memory" {  } { { "HostSystem/synthesis/submodules/HostSystem_memory.v" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349361496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526349361496 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HostSystem " "Elaborating entity \"HostSystem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1526349361561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_memory HostSystem_memory:memory " "Elaborating entity \"HostSystem_memory\" for hierarchy \"HostSystem_memory:memory\"" {  } { { "HostSystem/synthesis/HostSystem.v" "memory" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/HostSystem.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349361735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HostSystem_memory:memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HostSystem_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_memory.v" "the_altsyncram" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_memory.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349361800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HostSystem_memory:memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"HostSystem_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_memory.v" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_memory.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526349361832 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HostSystem_memory:memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"HostSystem_memory:memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349361833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file HostSystem_memory.hex " "Parameter \"init_file\" = \"HostSystem_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349361833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349361833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349361833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349361833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349361833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349361833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349361833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349361833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349361833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349361833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349361833 ""}  } { { "HostSystem/synthesis/submodules/HostSystem_memory.v" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_memory.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526349361833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vcc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vcc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vcc1 " "Found entity 1: altsyncram_vcc1" {  } { { "db/altsyncram_vcc1.tdf" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/db/altsyncram_vcc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349361898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526349361898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vcc1 HostSystem_memory:memory\|altsyncram:the_altsyncram\|altsyncram_vcc1:auto_generated " "Elaborating entity \"altsyncram_vcc1\" for hierarchy \"HostSystem_memory:memory\|altsyncram:the_altsyncram\|altsyncram_vcc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349361900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu HostSystem_cpu:cpu " "Elaborating entity \"HostSystem_cpu\" for hierarchy \"HostSystem_cpu:cpu\"" {  } { { "HostSystem/synthesis/HostSystem.v" "cpu" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/HostSystem.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_test_bench HostSystem_cpu:cpu\|HostSystem_cpu_test_bench:the_HostSystem_cpu_test_bench " "Elaborating entity \"HostSystem_cpu_test_bench\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_test_bench:the_HostSystem_cpu_test_bench\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "the_HostSystem_cpu_test_bench" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cpu.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_register_bank_a_module HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a " "Elaborating entity \"HostSystem_cpu_register_bank_a_module\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "HostSystem_cpu_register_bank_a" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cpu.v" 1241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "the_altsyncram" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cpu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cpu.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526349362343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file HostSystem_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"HostSystem_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362343 ""}  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cpu.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526349362343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_icg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_icg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_icg1 " "Found entity 1: altsyncram_icg1" {  } { { "db/altsyncram_icg1.tdf" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/db/altsyncram_icg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349362409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526349362409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_icg1 HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_icg1:auto_generated " "Elaborating entity \"altsyncram_icg1\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_icg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_register_bank_b_module HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b " "Elaborating entity \"HostSystem_cpu_register_bank_b_module\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "HostSystem_cpu_register_bank_b" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cpu.v" 1262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "the_altsyncram" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cpu.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362514 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cpu.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526349362537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file HostSystem_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"HostSystem_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362537 ""}  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cpu.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526349362537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jcg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jcg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jcg1 " "Found entity 1: altsyncram_jcg1" {  } { { "db/altsyncram_jcg1.tdf" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/db/altsyncram_jcg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349362602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526349362602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jcg1 HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_jcg1:auto_generated " "Elaborating entity \"altsyncram_jcg1\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_jcg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_uart HostSystem_uart:uart " "Elaborating entity \"HostSystem_uart\" for hierarchy \"HostSystem_uart:uart\"" {  } { { "HostSystem/synthesis/HostSystem.v" "uart" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/HostSystem.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_uart_tx HostSystem_uart:uart\|HostSystem_uart_tx:the_HostSystem_uart_tx " "Elaborating entity \"HostSystem_uart_tx\" for hierarchy \"HostSystem_uart:uart\|HostSystem_uart_tx:the_HostSystem_uart_tx\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_uart.v" "the_HostSystem_uart_tx" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_uart.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_uart_rx HostSystem_uart:uart\|HostSystem_uart_rx:the_HostSystem_uart_rx " "Elaborating entity \"HostSystem_uart_rx\" for hierarchy \"HostSystem_uart:uart\|HostSystem_uart_rx:the_HostSystem_uart_rx\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_uart.v" "the_HostSystem_uart_rx" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_uart.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_uart_rx_stimulus_source HostSystem_uart:uart\|HostSystem_uart_rx:the_HostSystem_uart_rx\|HostSystem_uart_rx_stimulus_source:the_HostSystem_uart_rx_stimulus_source " "Elaborating entity \"HostSystem_uart_rx_stimulus_source\" for hierarchy \"HostSystem_uart:uart\|HostSystem_uart_rx:the_HostSystem_uart_rx\|HostSystem_uart_rx_stimulus_source:the_HostSystem_uart_rx_stimulus_source\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_uart.v" "the_HostSystem_uart_rx_stimulus_source" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_uart.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer HostSystem_uart:uart\|HostSystem_uart_rx:the_HostSystem_uart_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"HostSystem_uart:uart\|HostSystem_uart_rx:the_HostSystem_uart_rx\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_uart.v" "the_altera_std_synchronizer" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_uart.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HostSystem_uart:uart\|HostSystem_uart_rx:the_HostSystem_uart_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"HostSystem_uart:uart\|HostSystem_uart_rx:the_HostSystem_uart_rx\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_uart.v" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_uart.v" 371 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526349362785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HostSystem_uart:uart\|HostSystem_uart_rx:the_HostSystem_uart_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"HostSystem_uart:uart\|HostSystem_uart_rx:the_HostSystem_uart_rx\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362785 ""}  } { { "HostSystem/synthesis/submodules/HostSystem_uart.v" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_uart.v" 371 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526349362785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_uart_regs HostSystem_uart:uart\|HostSystem_uart_regs:the_HostSystem_uart_regs " "Elaborating entity \"HostSystem_uart_regs\" for hierarchy \"HostSystem_uart:uart\|HostSystem_uart_regs:the_HostSystem_uart_regs\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_uart.v" "the_HostSystem_uart_regs" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_uart.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "HostSystem/synthesis/HostSystem.v" "cpu_data_master_translator" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/HostSystem.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "HostSystem/synthesis/HostSystem.v" "cpu_instruction_master_translator" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/HostSystem.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "HostSystem/synthesis/HostSystem.v" "uart_s1_translator" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/HostSystem.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:memory_s1_translator\"" {  } { { "HostSystem/synthesis/HostSystem.v" "memory_s1_translator" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/HostSystem.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "HostSystem/synthesis/HostSystem.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/HostSystem.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "HostSystem/synthesis/HostSystem.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/HostSystem.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "HostSystem/synthesis/HostSystem.v" "uart_s1_translator_avalon_universal_slave_0_agent" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/HostSystem.v" 745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349362990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "HostSystem/synthesis/HostSystem.v" "uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/HostSystem.v" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349363014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_addr_router HostSystem_addr_router:addr_router " "Elaborating entity \"HostSystem_addr_router\" for hierarchy \"HostSystem_addr_router:addr_router\"" {  } { { "HostSystem/synthesis/HostSystem.v" "addr_router" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/HostSystem.v" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349363059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_addr_router_default_decode HostSystem_addr_router:addr_router\|HostSystem_addr_router_default_decode:the_default_decode " "Elaborating entity \"HostSystem_addr_router_default_decode\" for hierarchy \"HostSystem_addr_router:addr_router\|HostSystem_addr_router_default_decode:the_default_decode\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_addr_router.sv" "the_default_decode" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349363093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_addr_router_001 HostSystem_addr_router_001:addr_router_001 " "Elaborating entity \"HostSystem_addr_router_001\" for hierarchy \"HostSystem_addr_router_001:addr_router_001\"" {  } { { "HostSystem/synthesis/HostSystem.v" "addr_router_001" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/HostSystem.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349363108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_addr_router_001_default_decode HostSystem_addr_router_001:addr_router_001\|HostSystem_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"HostSystem_addr_router_001_default_decode\" for hierarchy \"HostSystem_addr_router_001:addr_router_001\|HostSystem_addr_router_001_default_decode:the_default_decode\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_addr_router_001.sv" "the_default_decode" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_addr_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349363133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_id_router HostSystem_id_router:id_router " "Elaborating entity \"HostSystem_id_router\" for hierarchy \"HostSystem_id_router:id_router\"" {  } { { "HostSystem/synthesis/HostSystem.v" "id_router" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/HostSystem.v" 956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349363146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_id_router_default_decode HostSystem_id_router:id_router\|HostSystem_id_router_default_decode:the_default_decode " "Elaborating entity \"HostSystem_id_router_default_decode\" for hierarchy \"HostSystem_id_router:id_router\|HostSystem_id_router_default_decode:the_default_decode\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router.sv" "the_default_decode" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349363163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_id_router_001 HostSystem_id_router_001:id_router_001 " "Elaborating entity \"HostSystem_id_router_001\" for hierarchy \"HostSystem_id_router_001:id_router_001\"" {  } { { "HostSystem/synthesis/HostSystem.v" "id_router_001" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/HostSystem.v" 972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349363176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_id_router_001_default_decode HostSystem_id_router_001:id_router_001\|HostSystem_id_router_001_default_decode:the_default_decode " "Elaborating entity \"HostSystem_id_router_001_default_decode\" for hierarchy \"HostSystem_id_router_001:id_router_001\|HostSystem_id_router_001_default_decode:the_default_decode\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_id_router_001.sv" "the_default_decode" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_id_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349363198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "HostSystem/synthesis/HostSystem.v" "rst_controller" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/HostSystem.v" 997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349363218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "HostSystem/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349363242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cmd_xbar_demux HostSystem_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"HostSystem_cmd_xbar_demux\" for hierarchy \"HostSystem_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "HostSystem/synthesis/HostSystem.v" "cmd_xbar_demux" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/HostSystem.v" 1020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349363261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cmd_xbar_demux_001 HostSystem_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"HostSystem_cmd_xbar_demux_001\" for hierarchy \"HostSystem_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "HostSystem/synthesis/HostSystem.v" "cmd_xbar_demux_001" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/HostSystem.v" 1037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349363279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cmd_xbar_mux_001 HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001 " "Elaborating entity \"HostSystem_cmd_xbar_mux_001\" for hierarchy \"HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001\"" {  } { { "HostSystem/synthesis/HostSystem.v" "cmd_xbar_mux_001" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/HostSystem.v" 1060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349363295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cmd_xbar_mux_001.sv" "arb" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cmd_xbar_mux_001.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349363332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349363351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_rsp_xbar_mux HostSystem_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"HostSystem_rsp_xbar_mux\" for hierarchy \"HostSystem_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "HostSystem/synthesis/HostSystem.v" "rsp_xbar_mux" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/HostSystem.v" 1123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349363368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator HostSystem_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"HostSystem_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_rsp_xbar_mux.sv" "arb" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349363392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_irq_mapper HostSystem_irq_mapper:irq_mapper " "Elaborating entity \"HostSystem_irq_mapper\" for hierarchy \"HostSystem_irq_mapper:irq_mapper\"" {  } { { "HostSystem/synthesis/HostSystem.v" "irq_mapper" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/HostSystem.v" 1129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526349363409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kp14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kp14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kp14 " "Found entity 1: altsyncram_kp14" {  } { { "db/altsyncram_kp14.tdf" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/db/altsyncram_kp14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349365108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526349365108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sdq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sdq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sdq1 " "Found entity 1: altsyncram_sdq1" {  } { { "db/altsyncram_sdq1.tdf" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/db/altsyncram_sdq1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349365190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526349365190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ppa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ppa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ppa " "Found entity 1: decode_ppa" {  } { { "db/decode_ppa.tdf" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/db/decode_ppa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349365318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526349365318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4kb " "Found entity 1: mux_4kb" {  } { { "db/mux_4kb.tdf" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/db/mux_4kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349365410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526349365410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349365583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526349365583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349365703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526349365703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7ai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7ai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7ai " "Found entity 1: cntr_7ai" {  } { { "db/cntr_7ai.tdf" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/db/cntr_7ai.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349365848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526349365848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6cc " "Found entity 1: cmpr_6cc" {  } { { "db/cmpr_6cc.tdf" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/db/cmpr_6cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349365948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526349365948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u6j " "Found entity 1: cntr_u6j" {  } { { "db/cntr_u6j.tdf" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/db/cntr_u6j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349366079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526349366079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ubi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ubi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ubi " "Found entity 1: cntr_ubi" {  } { { "db/cntr_ubi.tdf" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/db/cntr_ubi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349366239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526349366239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_acc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_acc " "Found entity 1: cmpr_acc" {  } { { "db/cmpr_acc.tdf" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/db/cmpr_acc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349366316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526349366316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349366423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526349366423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526349366509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526349366509 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526349366663 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "HostSystem/synthesis/submodules/HostSystem_uart.v" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_uart.v" 44 -1 0 } } { "HostSystem/synthesis/submodules/HostSystem_uart.v" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_uart.v" 60 -1 0 } } { "HostSystem/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "HostSystem/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "HostSystem/synthesis/submodules/HostSystem_uart.v" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_uart.v" 42 -1 0 } } { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cpu.v" 175 -1 0 } } { "HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cpu.v" 1117 -1 0 } } { "HostSystem/synthesis/submodules/HostSystem_uart.v" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_uart.v" 43 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1526349368540 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1526349368540 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1526349369486 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1526349369533 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1526349369533 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526349369596 "|HostSystem|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1526349369596 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/output_files/SimpleNiosII.map.smsg " "Generated suppressed messages file D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/output_files/SimpleNiosII.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1526349369876 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 7 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 7 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1526349370376 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1526349370424 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526349370424 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1845 " "Implemented 1845 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1526349370775 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1526349370775 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1692 " "Implemented 1692 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1526349370775 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1526349370775 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1526349370775 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "639 " "Peak virtual memory: 639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526349370846 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 14 22:56:10 2018 " "Processing ended: Mon May 14 22:56:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526349370846 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526349370846 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526349370846 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1526349370846 ""}
