 
****************************************
Report : qor
Design : rms_norm_sf
Version: V-2023.12-SP5
Date   : Fri Dec  6 23:19:23 2024
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:              26.00
  Critical Path Length:         43.72
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              85419
  Buf/Inv Cell Count:            9153
  Buf Cell Count:                  31
  Inv Cell Count:                9122
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     75403
  Sequential Cell Count:        10016
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   200660.410707
  Noncombinational Area: 70197.623961
  Buf/Inv Area:          11668.259377
  Total Buffer Area:            70.65
  Total Inverter Area:       11597.61
  Macro/Black Box Area:      0.000000
  Net Area:             131419.667422
  -----------------------------------
  Cell Area:            270858.034669
  Design Area:          402277.702091


  Design Rules
  -----------------------------------
  Total Number of Nets:        102130
  Nets With Violations:          2936
  Max Trans Violations:          2936
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ggbl2517p34.engin.umich.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:               56.81
  Overall Compile Wall Clock Time:    16.35

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
