Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Apr  3 13:12:26 2018
| Host         : r103pc04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_reactionTimer_timing_summary_routed.rpt -rpx TOP_reactionTimer_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_reactionTimer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.654        0.000                      0                 2394        0.041        0.000                      0                 2394        4.500        0.000                       0                  1140  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
CLK100MHZ  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ           0.654        0.000                      0                 2394        0.041        0.000                      0                 2394        4.500        0.000                       0                  1140  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :            0  Failing Endpoints,  Worst Slack        0.654ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.910ns  (logic 6.320ns (70.934%)  route 2.590ns (29.066%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns = ( 15.206 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        1.821     5.424    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y48         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/Q
                         net (fo=35, routed)          0.688     6.630    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg_n_0_[1]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.754 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_22/O
                         net (fo=6, routed)           0.593     7.347    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_4
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    11.383 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.385    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.903 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[0]
                         net (fo=1, routed)           0.761    13.665    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_105
    SLICE_X11Y45         LUT5 (Prop_lut5_I2_O)        0.124    13.789 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_15/O
                         net (fo=2, routed)           0.545    14.333    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_15_n_0
    DSP48_X0Y19          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        1.784    15.206    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.267    15.473    
                         clock uncertainty           -0.035    15.438    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450    14.988    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.828ns  (logic 6.320ns (71.592%)  route 2.508ns (28.408%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns = ( 15.206 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        1.821     5.424    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y48         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/Q
                         net (fo=35, routed)          0.688     6.630    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg_n_0_[1]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.754 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_22/O
                         net (fo=6, routed)           0.593     7.347    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_4
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    11.383 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.385    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.903 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[3]
                         net (fo=1, routed)           0.685    13.588    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_102
    SLICE_X11Y45         LUT5 (Prop_lut5_I2_O)        0.124    13.712 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_12/O
                         net (fo=2, routed)           0.539    14.251    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_12_n_0
    DSP48_X0Y19          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        1.784    15.206    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.267    15.473    
                         clock uncertainty           -0.035    15.438    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.450    14.988    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -14.251    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.750ns  (logic 6.320ns (72.229%)  route 2.430ns (27.771%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns = ( 15.206 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        1.821     5.424    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y48         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/Q
                         net (fo=35, routed)          0.688     6.630    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg_n_0_[1]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.754 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_22/O
                         net (fo=6, routed)           0.593     7.347    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_4
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    11.383 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.385    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.903 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[1]
                         net (fo=1, routed)           0.757    13.661    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_104
    SLICE_X11Y45         LUT5 (Prop_lut5_I2_O)        0.124    13.785 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_14/O
                         net (fo=2, routed)           0.389    14.174    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_14_n_0
    DSP48_X0Y19          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        1.784    15.206    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.267    15.473    
                         clock uncertainty           -0.035    15.438    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450    14.988    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -14.174    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.739ns  (logic 6.320ns (72.315%)  route 2.419ns (27.685%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns = ( 15.206 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        1.821     5.424    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y48         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/Q
                         net (fo=35, routed)          0.688     6.630    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg_n_0_[1]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.754 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_22/O
                         net (fo=6, routed)           0.593     7.347    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_4
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    11.383 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.385    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    12.903 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[14]
                         net (fo=1, routed)           0.758    13.662    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_91
    SLICE_X11Y48         LUT5 (Prop_lut5_I2_O)        0.124    13.786 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_1/O
                         net (fo=2, routed)           0.378    14.163    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_1_n_0
    DSP48_X0Y19          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        1.784    15.206    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.267    15.473    
                         clock uncertainty           -0.035    15.438    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.450    14.988    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -14.163    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.659ns  (logic 6.320ns (72.992%)  route 2.339ns (27.008%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns = ( 15.206 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        1.821     5.424    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y48         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/Q
                         net (fo=35, routed)          0.688     6.630    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg_n_0_[1]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.754 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_22/O
                         net (fo=6, routed)           0.593     7.347    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_4
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    11.383 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.385    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    12.903 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[8]
                         net (fo=1, routed)           0.669    13.572    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_97
    SLICE_X11Y47         LUT5 (Prop_lut5_I2_O)        0.124    13.696 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_7/O
                         net (fo=2, routed)           0.386    14.082    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_7_n_0
    DSP48_X0Y19          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        1.784    15.206    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.267    15.473    
                         clock uncertainty           -0.035    15.438    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.450    14.988    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -14.082    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.654ns  (logic 6.320ns (73.026%)  route 2.334ns (26.974%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns = ( 15.206 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        1.821     5.424    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y48         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/Q
                         net (fo=35, routed)          0.688     6.630    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg_n_0_[1]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.754 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_22/O
                         net (fo=6, routed)           0.593     7.347    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_4
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    11.383 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.385    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    12.903 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[10]
                         net (fo=1, routed)           0.636    13.540    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_95
    SLICE_X12Y47         LUT5 (Prop_lut5_I2_O)        0.124    13.664 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_5/O
                         net (fo=2, routed)           0.414    14.078    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_5_n_0
    DSP48_X0Y19          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        1.784    15.206    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.267    15.473    
                         clock uncertainty           -0.035    15.438    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    14.988    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -14.078    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.654ns  (logic 6.320ns (73.030%)  route 2.334ns (26.970%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns = ( 15.206 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        1.821     5.424    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y48         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/Q
                         net (fo=35, routed)          0.688     6.630    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg_n_0_[1]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.754 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_22/O
                         net (fo=6, routed)           0.593     7.347    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_4
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    11.383 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.385    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    12.903 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[13]
                         net (fo=1, routed)           0.637    13.540    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_92
    SLICE_X12Y48         LUT5 (Prop_lut5_I2_O)        0.124    13.664 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_2/O
                         net (fo=2, routed)           0.413    14.078    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_2_n_0
    DSP48_X0Y19          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        1.784    15.206    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.267    15.473    
                         clock uncertainty           -0.035    15.438    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    14.988    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -14.078    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.625ns  (logic 6.320ns (73.279%)  route 2.305ns (26.721%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns = ( 15.206 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        1.821     5.424    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y48         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/Q
                         net (fo=35, routed)          0.688     6.630    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg_n_0_[1]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.754 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_22/O
                         net (fo=6, routed)           0.593     7.347    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_4
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    11.383 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.385    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    12.903 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[2]
                         net (fo=1, routed)           0.645    13.549    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_103
    SLICE_X11Y45         LUT5 (Prop_lut5_I2_O)        0.124    13.673 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_13/O
                         net (fo=2, routed)           0.376    14.048    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_13_n_0
    DSP48_X0Y19          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        1.784    15.206    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.267    15.473    
                         clock uncertainty           -0.035    15.438    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450    14.988    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -14.048    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 6.320ns (73.377%)  route 2.293ns (26.623%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns = ( 15.206 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        1.821     5.424    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y48         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/Q
                         net (fo=35, routed)          0.688     6.630    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg_n_0_[1]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.754 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_22/O
                         net (fo=6, routed)           0.593     7.347    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_4
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    11.383 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.385    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    12.903 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[6]
                         net (fo=1, routed)           0.476    13.380    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_99
    SLICE_X11Y46         LUT5 (Prop_lut5_I2_O)        0.124    13.504 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_9/O
                         net (fo=2, routed)           0.533    14.037    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_9_n_0
    DSP48_X0Y19          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        1.784    15.206    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.267    15.473    
                         clock uncertainty           -0.035    15.438    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    14.988    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -14.037    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 6.320ns (73.459%)  route 2.283ns (26.541%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns = ( 15.206 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        1.821     5.424    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y48         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/Q
                         net (fo=35, routed)          0.688     6.630    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg_n_0_[1]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.754 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_22/O
                         net (fo=6, routed)           0.593     7.347    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_4
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    11.383 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.385    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    12.903 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[12]
                         net (fo=1, routed)           0.610    13.514    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_93
    SLICE_X10Y48         LUT5 (Prop_lut5_I2_O)        0.124    13.638 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_3/O
                         net (fo=2, routed)           0.389    14.027    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_3_n_0
    DSP48_X0Y19          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        1.784    15.206    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.267    15.473    
                         clock uncertainty           -0.035    15.438    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    14.988    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -14.027    
  -------------------------------------------------------------------
                         slack                                  0.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/state_reg__0/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/out_busy_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.651%)  route 0.174ns (48.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        0.670     1.590    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X7Y48          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/state_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     1.731 f  reactionTimerProcessor/statePrepareProcessor/state_reg__0/Q
                         net (fo=6, routed)           0.174     1.905    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/state_reg__0_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I3_O)        0.045     1.950 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_busy_i_1/O
                         net (fo=1, routed)           0.000     1.950    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_12
    SLICE_X6Y50          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        0.875     2.040    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X6Y50          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_busy_reg/C
                         clock pessimism             -0.250     1.789    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.120     1.909    reactionTimerProcessor/statePrepareProcessor/out_busy_reg
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        0.597     1.516    reactionTimerProcessor/stateResultProcessor/testResultSeperator/in_100MHzClock_IBUF_BUFG
    SLICE_X3Y81          FDSE                                         r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDSE (Prop_fdse_C_Q)         0.141     1.657 r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[21]/Q
                         net (fo=1, routed)           0.052     1.709    reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd[21]
    SLICE_X2Y81          LUT6 (Prop_lut6_I0_O)        0.045     1.754 r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_ssdNumberDisplay[21]_i_1/O
                         net (fo=1, routed)           0.000     1.754    reactionTimerProcessor/stateResultProcessor/testResultSeperator_n_9
    SLICE_X2Y81          FDSE                                         r  reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        0.868     2.033    reactionTimerProcessor/stateResultProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X2Y81          FDSE                                         r  reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[21]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X2Y81          FDSE (Hold_fdse_C_D)         0.121     1.650    reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        0.640     1.560    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/in_100MHzClock_IBUF_BUFG
    SLICE_X13Y42         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1_reg[8]/Q
                         net (fo=2, routed)           0.068     1.769    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1_reg_n_0_[8]
    SLICE_X12Y42         LUT6 (Prop_lut6_I1_O)        0.045     1.814 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1[9]_i_1/O
                         net (fo=1, routed)           0.000     1.814    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1[9]_i_1_n_0
    SLICE_X12Y42         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        0.915     2.080    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y42         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1_reg[9]/C
                         clock pessimism             -0.507     1.573    
    SLICE_X12Y42         FDRE (Hold_fdre_C_D)         0.120     1.693    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 startButtonDebouncer/pipeline_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startButtonDebouncer/pipeline_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        0.603     1.522    startButtonDebouncer/in_100MHzClock_IBUF_BUFG
    SLICE_X3Y90          FDSE                                         r  startButtonDebouncer/pipeline_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDSE (Prop_fdse_C_Q)         0.141     1.663 r  startButtonDebouncer/pipeline_reg[0]/Q
                         net (fo=2, routed)           0.056     1.719    startButtonDebouncer/pipeline[0]
    SLICE_X3Y90          FDSE                                         r  startButtonDebouncer/pipeline_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        0.876     2.041    startButtonDebouncer/in_100MHzClock_IBUF_BUFG
    SLICE_X3Y90          FDSE                                         r  startButtonDebouncer/pipeline_reg[1]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y90          FDSE (Hold_fdse_C_D)         0.075     1.597    startButtonDebouncer/pipeline_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateTestProcessor/out_result_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.190ns (68.075%)  route 0.089ns (31.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        0.568     1.487    reactionTimerProcessor/stateTestProcessor/tickCounterDivider/in_100MHzClock_IBUF_BUFG
    SLICE_X9Y81          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result_reg[23]/Q
                         net (fo=1, routed)           0.089     1.717    reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result_reg_n_0_[23]
    SLICE_X8Y81          LUT3 (Prop_lut3_I2_O)        0.049     1.766 r  reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result[23]_i_1/O
                         net (fo=1, routed)           0.000     1.766    reactionTimerProcessor/stateTestProcessor/tickCounterDivider_n_7
    SLICE_X8Y81          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/out_result_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        0.837     2.002    reactionTimerProcessor/stateTestProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X8Y81          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/out_result_reg[23]/C
                         clock pessimism             -0.501     1.500    
    SLICE_X8Y81          FDRE (Hold_fdre_C_D)         0.131     1.631    reactionTimerProcessor/stateTestProcessor/out_result_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateTestProcessor/out_result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.190ns (68.075%)  route 0.089ns (31.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        0.565     1.484    reactionTimerProcessor/stateTestProcessor/tickCounterDivider/in_100MHzClock_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result_reg[9]/Q
                         net (fo=1, routed)           0.089     1.714    reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result_reg_n_0_[9]
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.049     1.763 r  reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result[9]_i_1/O
                         net (fo=1, routed)           0.000     1.763    reactionTimerProcessor/stateTestProcessor/tickCounterDivider_n_21
    SLICE_X8Y77          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/out_result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        0.833     1.998    reactionTimerProcessor/stateTestProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/out_result_reg[9]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X8Y77          FDRE (Hold_fdre_C_D)         0.131     1.628    reactionTimerProcessor/stateTestProcessor/out_result_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/out_delay_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        0.669     1.589    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/in_100MHzClock_IBUF_BUFG
    SLICE_X7Y46          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141     1.730 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[19]/Q
                         net (fo=1, routed)           0.091     1.821    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/randMtOut[19]
    SLICE_X6Y46          LUT3 (Prop_lut3_I0_O)        0.048     1.869 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[20]_i_1/O
                         net (fo=1, routed)           0.000     1.869    reactionTimerProcessor/statePrepareProcessor/out_delay0_in[20]
    SLICE_X6Y46          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        0.946     2.111    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[20]/C
                         clock pessimism             -0.509     1.602    
    SLICE_X6Y46          FDRE (Hold_fdre_C_D)         0.131     1.733    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        0.599     1.518    reactionTimerProcessor/stateResultProcessor/testResultSeperator/in_100MHzClock_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[30]/Q
                         net (fo=1, routed)           0.057     1.717    reactionTimerProcessor/stateResultProcessor/idleCounter/Q[3]
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.045     1.762 r  reactionTimerProcessor/stateResultProcessor/idleCounter/out_ssdNumberDisplay[30]_i_1/O
                         net (fo=1, routed)           0.000     1.762    reactionTimerProcessor/stateResultProcessor/idleCounter_n_1
    SLICE_X4Y84          FDRE                                         r  reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        0.868     2.033    reactionTimerProcessor/stateResultProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[30]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X4Y84          FDRE (Hold_fdre_C_D)         0.092     1.623    reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        0.596     1.515    reactionTimerProcessor/stateResultProcessor/testResultSeperator/in_100MHzClock_IBUF_BUFG
    SLICE_X3Y80          FDSE                                         r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDSE (Prop_fdse_C_Q)         0.141     1.656 r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[11]/Q
                         net (fo=1, routed)           0.087     1.743    reactionTimerProcessor/stateResultProcessor/clock1Hz/Q[8]
    SLICE_X2Y80          LUT6 (Prop_lut6_I5_O)        0.045     1.788 r  reactionTimerProcessor/stateResultProcessor/clock1Hz/out_ssdNumberDisplay[11]_i_1/O
                         net (fo=1, routed)           0.000     1.788    reactionTimerProcessor/stateResultProcessor/clock1Hz_n_12
    SLICE_X2Y80          FDSE                                         r  reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        0.867     2.032    reactionTimerProcessor/stateResultProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X2Y80          FDSE                                         r  reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[11]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X2Y80          FDSE (Hold_fdse_C_D)         0.120     1.648    reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/out_delay_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.682%)  route 0.058ns (29.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        0.669     1.589    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X5Y45          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     1.730 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[14]/Q
                         net (fo=1, routed)           0.058     1.788    reactionTimerProcessor/stateTestProcessor/signalDelayer/out_delay_reg[29][13]
    SLICE_X4Y45          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1141, routed)        0.946     2.111    reactionTimerProcessor/stateTestProcessor/signalDelayer/in_100MHzClock_IBUF_BUFG
    SLICE_X4Y45          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[14]/C
                         clock pessimism             -0.509     1.602    
    SLICE_X4Y45          FDRE (Hold_fdre_C_D)         0.046     1.648    reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { in_100MHzClock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9     reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8     reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9     reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8     reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_2/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  in_100MHzClock_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X2Y85     clearBestButtonDebouncer/pipeline_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X2Y85     clearBestButtonDebouncer/pipeline_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X2Y85     clearBestButtonDebouncer/pipeline_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X2Y85     clearBestButtonDebouncer/pipeline_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X2Y85     clearBestButtonDebouncer/pipeline_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y73     reactionTimerProcessor/stateTestProcessor/endAudio_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y91    reactionTimerProcessor/stateTestProcessor/testAudioOut/audioHintPwmModem/slowerCounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y91    reactionTimerProcessor/stateTestProcessor/testAudioOut/audioHintPwmModem/slowerCounter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y91    reactionTimerProcessor/stateTestProcessor/testAudioOut/audioHintPwmModem/slowerCounter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y91    reactionTimerProcessor/stateTestProcessor/testAudioOut/audioHintPwmModem/slowerCounter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y91    reactionTimerProcessor/stateTestProcessor/testAudioOut/audioHintPwmModem/slowerCounter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y73     reactionTimerProcessor/stateTestProcessor/testAudioOut/pwmModemEnable_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y73     reactionTimerProcessor/stateTestProcessor/testAudioOut/state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y73     reactionTimerProcessor/stateTestProcessor/testTimeout_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y73     reactionTimerProcessor/stateTestProcessor/tickCounter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y41    globalTimer/out_time_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y42    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y42    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y42    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y42    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y42    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y42    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y41    globalTimer/out_time_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y42     reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y45     reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[12]/C



