{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701799432264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701799432279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 05 13:03:52 2023 " "Processing started: Tue Dec 05 13:03:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701799432279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799432279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM_proj -c FSM_proj " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM_proj -c FSM_proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799432279 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701799433463 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701799433463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game logic/streakcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file game logic/streakcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 StreakCounter " "Found entity 1: StreakCounter" {  } { { "Game Logic/StreakCounter.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Game Logic/StreakCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799442587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799442587 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ScoreUpdater.v(15) " "Verilog HDL information at ScoreUpdater.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "Game Logic/ScoreUpdater.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Game Logic/ScoreUpdater.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701799442597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game logic/scoreupdater.v 1 1 " "Found 1 design units, including 1 entities, in source file game logic/scoreupdater.v" { { "Info" "ISGN_ENTITY_NAME" "1 ScoreUpdater " "Found entity 1: ScoreUpdater" {  } { { "Game Logic/ScoreUpdater.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Game Logic/ScoreUpdater.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799442597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799442597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game logic/scorecounter.v 1 1 " "Found 1 design units, including 1 entities, in source file game logic/scorecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ScoreCounter " "Found entity 1: ScoreCounter" {  } { { "Game Logic/ScoreCounter.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Game Logic/ScoreCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799442613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799442613 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "128 RandomNumber.v(7) " "Verilog HDL Expression warning at RandomNumber.v(7): truncated literal to match 128 bits" {  } { { "Game Logic/RandomNumber.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Game Logic/RandomNumber.v" 7 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701799442629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game logic/randomnumber.v 1 1 " "Found 1 design units, including 1 entities, in source file game logic/randomnumber.v" { { "Info" "ISGN_ENTITY_NAME" "1 RandomNumber " "Found entity 1: RandomNumber" {  } { { "Game Logic/RandomNumber.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Game Logic/RandomNumber.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799442629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799442629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game logic/combinedwrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file game logic/combinedwrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 CombinedWrapper " "Found entity 1: CombinedWrapper" {  } { { "Game Logic/CombinedWrapper.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Game Logic/CombinedWrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799442645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799442645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "VGA/Adapter/vga_pll.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/Adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799442664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799442664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA/Adapter/vga_controller.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/Adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799442676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799442676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "VGA/Adapter/vga_address_translator.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/Adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799442692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799442692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "VGA/Adapter/vga_adapter.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/Adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799442708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799442708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/topvga.v 3 3 " "Found 3 design units, including 3 entities, in source file vga/topvga.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopVGA " "Found entity 1: TopVGA" {  } { { "VGA/TopVGA.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/TopVGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799442724 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "VGA/TopVGA.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/TopVGA.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799442724 ""} { "Info" "ISGN_ENTITY_NAME" "3 datapath " "Found entity 3: datapath" {  } { { "VGA/TopVGA.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/TopVGA.v" 145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799442724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799442724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio output/internals/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audio output/internals/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "Audio Output/Internals/I2C_Controller.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/I2C_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799442739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799442739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio output/internals/avconf.v 1 1 " "Found 1 design units, including 1 entities, in source file audio output/internals/avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "Audio Output/Internals/avconf.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799442764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799442764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio output/internals/audio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audio output/internals/audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "Audio Output/Internals/Audio_Controller.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799442771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799442771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio output/internals/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file audio output/internals/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "Audio Output/Internals/Audio_Clock.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799442787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799442787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio output/internals/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audio output/internals/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "Audio Output/Internals/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799442803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799442803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio output/internals/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file audio output/internals/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "Audio Output/Internals/Altera_UP_Clock_Edge.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799442818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799442818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio output/internals/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio output/internals/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "Audio Output/Internals/Altera_UP_Audio_Out_Serializer.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799442834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799442834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio output/internals/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio output/internals/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "Audio Output/Internals/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799442850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799442850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio output/internals/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file audio output/internals/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "Audio Output/Internals/Altera_UP_Audio_Bit_Counter.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799442866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799442866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio output/song_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file audio output/song_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 Song_FSM " "Found entity 1: Song_FSM" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799442897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799442897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio output/ratedivider.v 0 0 " "Found 0 design units, including 0 entities, in source file audio output/ratedivider.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799442897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio output/music_player_top.v 1 1 " "Found 1 design units, including 1 entities, in source file audio output/music_player_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Music_Player_Top " "Found entity 1: Music_Player_Top" {  } { { "Audio Output/Music_Player_Top.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799442913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799442913 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Music_Player.v(85) " "Verilog HDL information at Music_Player.v(85): always construct contains both blocking and non-blocking assignments" {  } { { "Audio Output/Music_Player.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 85 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701799442929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio output/music_player.v 3 3 " "Found 3 design units, including 3 entities, in source file audio output/music_player.v" { { "Info" "ISGN_ENTITY_NAME" "1 Music_Player " "Found entity 1: Music_Player" {  } { { "Audio Output/Music_Player.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799442944 ""} { "Info" "ISGN_ENTITY_NAME" "2 RateDividerDemo " "Found entity 2: RateDividerDemo" {  } { { "Audio Output/Music_Player.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799442944 ""} { "Info" "ISGN_ENTITY_NAME" "3 DisplayCounterDemo " "Found entity 3: DisplayCounterDemo" {  } { { "Audio Output/Music_Player.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799442944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799442944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio output/de1_soc_audio_example.v 1 1 " "Found 1 design units, including 1 entities, in source file audio output/de1_soc_audio_example.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_Audio_Example " "Found entity 1: DE1_SoC_Audio_Example" {  } { { "Audio Output/DE1_SoC_Audio_Example.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/DE1_SoC_Audio_Example.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799442964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799442964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsegenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file pulsegenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 PulseGenerator " "Found entity 1: PulseGenerator" {  } { { "PulseGenerator.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/PulseGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799442976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799442976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard input/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard input/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "Keyboard Input/PS2_Controller.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Keyboard Input/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799442992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799442992 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "shift SHIFT KeyboardInput.v(80) " "Verilog HDL Declaration information at KeyboardInput.v(80): object \"shift\" differs only in case from object \"SHIFT\" in the same scope" {  } { { "Keyboard Input/KeyboardInput.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Keyboard Input/KeyboardInput.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701799443008 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "KeyboardInput KeyboardInput.v(15) " "Verilog Module Declaration warning at KeyboardInput.v(15): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"KeyboardInput\"" {  } { { "Keyboard Input/KeyboardInput.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Keyboard Input/KeyboardInput.v" 15 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799443008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard input/keyboardinput.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard input/keyboardinput.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyboardInput " "Found entity 1: KeyboardInput" {  } { { "Keyboard Input/KeyboardInput.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Keyboard Input/KeyboardInput.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799443008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799443008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard input/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard input/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Keyboard Input/Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Keyboard Input/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799443024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799443024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard input/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard input/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Keyboard Input/Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Keyboard Input/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799443040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799443040 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SongSelector.v(34) " "Verilog HDL information at SongSelector.v(34): always construct contains both blocking and non-blocking assignments" {  } { { "SongSelector.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/SongSelector.v" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701799443055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "songselector.v 1 1 " "Found 1 design units, including 1 entities, in source file songselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 SongSelector " "Found entity 1: SongSelector" {  } { { "SongSelector.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/SongSelector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799443064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799443064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fss_top_level.v 2 2 " "Found 2 design units, including 2 entities, in source file fss_top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSS_top_level " "Found entity 1: FSS_top_level" {  } { { "FSS_top_level.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799443087 ""} { "Info" "ISGN_ENTITY_NAME" "2 hex_decoder " "Found entity 2: hex_decoder" {  } { { "FSS_top_level.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799443087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799443087 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FiniteStateSample.v(134) " "Verilog HDL information at FiniteStateSample.v(134): always construct contains both blocking and non-blocking assignments" {  } { { "FiniteStateSample.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FiniteStateSample.v" 134 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701799443103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finitestatesample.v 1 1 " "Found 1 design units, including 1 entities, in source file finitestatesample.v" { { "Info" "ISGN_ENTITY_NAME" "1 FiniteStateSample " "Found entity 1: FiniteStateSample" {  } { { "FiniteStateSample.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FiniteStateSample.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799443103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799443103 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DifficultySelector.v(25) " "Verilog HDL information at DifficultySelector.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "DifficultySelector.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/DifficultySelector.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701799443119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "difficultyselector.v 1 1 " "Found 1 design units, including 1 entities, in source file difficultyselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 DifficultySelector " "Found entity 1: DifficultySelector" {  } { { "DifficultySelector.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/DifficultySelector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799443119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799443119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsechecker.v 1 1 " "Found 1 design units, including 1 entities, in source file pulsechecker.v" { { "Info" "ISGN_ENTITY_NAME" "1 PulseChecker " "Found entity 1: PulseChecker" {  } { { "PulseChecker.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/PulseChecker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799443135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799443135 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "GameplayState.v(146) " "Verilog HDL information at GameplayState.v(146): always construct contains both blocking and non-blocking assignments" {  } { { "GameplayState.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/GameplayState.v" 146 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701799443150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameplaystate.v 1 1 " "Found 1 design units, including 1 entities, in source file gameplaystate.v" { { "Info" "ISGN_ENTITY_NAME" "1 GameplayState " "Found entity 1: GameplayState" {  } { { "GameplayState.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/GameplayState.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799443150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799443150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainmenu.v 1 1 " "Found 1 design units, including 1 entities, in source file mainmenu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainMenu " "Found entity 1: mainMenu" {  } { { "mainMenu.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/mainMenu.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799443166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799443166 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fsmReset TopVGA.v(72) " "Verilog HDL Implicit Net warning at TopVGA.v(72): created implicit net for \"fsmReset\"" {  } { { "VGA/TopVGA.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/TopVGA.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799443166 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "game_over FiniteStateSample.v(110) " "Verilog HDL Implicit Net warning at FiniteStateSample.v(110): created implicit net for \"game_over\"" {  } { { "FiniteStateSample.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FiniteStateSample.v" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799443166 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSS_top_level " "Elaborating entity \"FSS_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701799443613 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSS_top_level.v(136) " "Verilog HDL assignment warning at FSS_top_level.v(136): truncated value with size 32 to match size of target (4)" {  } { { "FSS_top_level.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799443621 "|FSS_top_level"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSS_top_level.v(137) " "Verilog HDL assignment warning at FSS_top_level.v(137): truncated value with size 32 to match size of target (4)" {  } { { "FSS_top_level.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799443621 "|FSS_top_level"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSS_top_level.v(138) " "Verilog HDL assignment warning at FSS_top_level.v(138): truncated value with size 32 to match size of target (4)" {  } { { "FSS_top_level.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799443621 "|FSS_top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PulseGenerator PulseGenerator:key0_pulse_gen " "Elaborating entity \"PulseGenerator\" for hierarchy \"PulseGenerator:key0_pulse_gen\"" {  } { { "FSS_top_level.v" "key0_pulse_gen" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799443621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyboardInput KeyboardInput:kirby " "Elaborating entity \"KeyboardInput\" for hierarchy \"KeyboardInput:kirby\"" {  } { { "FSS_top_level.v" "kirby" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799443638 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wait12 KeyboardInput.v(80) " "Verilog HDL or VHDL warning at KeyboardInput.v(80): object \"wait12\" assigned a value but never read" {  } { { "Keyboard Input/KeyboardInput.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Keyboard Input/KeyboardInput.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701799443646 "|FSS_top_level|KeyboardInput:kirby"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clean KeyboardInput.v(80) " "Verilog HDL or VHDL warning at KeyboardInput.v(80): object \"clean\" assigned a value but never read" {  } { { "Keyboard Input/KeyboardInput.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Keyboard Input/KeyboardInput.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701799443646 "|FSS_top_level|KeyboardInput:kirby"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller KeyboardInput:kirby\|PS2_Controller:PS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"KeyboardInput:kirby\|PS2_Controller:PS2\"" {  } { { "Keyboard Input/KeyboardInput.v" "PS2" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Keyboard Input/KeyboardInput.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799443646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In KeyboardInput:kirby\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"KeyboardInput:kirby\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "Keyboard Input/PS2_Controller.v" "PS2_Data_In" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Keyboard Input/PS2_Controller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799443646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out KeyboardInput:kirby\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"KeyboardInput:kirby\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "Keyboard Input/PS2_Controller.v" "PS2_Command_Out" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Keyboard Input/PS2_Controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799443664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FiniteStateSample FiniteStateSample:fsm_inst " "Elaborating entity \"FiniteStateSample\" for hierarchy \"FiniteStateSample:fsm_inst\"" {  } { { "FSS_top_level.v" "fsm_inst" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799443678 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "FiniteStateSample.v(147) " "Verilog HDL warning at FiniteStateSample.v(147): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "FiniteStateSample.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FiniteStateSample.v" 147 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1701799443693 "|FSS_top_level|FiniteStateSample:fsm_inst"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "FiniteStateSample.v(148) " "Verilog HDL warning at FiniteStateSample.v(148): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "FiniteStateSample.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FiniteStateSample.v" 148 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1701799443693 "|FSS_top_level|FiniteStateSample:fsm_inst"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "FiniteStateSample.v(149) " "Verilog HDL warning at FiniteStateSample.v(149): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "FiniteStateSample.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FiniteStateSample.v" 149 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1701799443693 "|FSS_top_level|FiniteStateSample:fsm_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state FiniteStateSample.v(134) " "Verilog HDL Always Construct warning at FiniteStateSample.v(134): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "FiniteStateSample.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FiniteStateSample.v" 134 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701799443693 "|FSS_top_level|FiniteStateSample:fsm_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] FiniteStateSample.v(134) " "Inferred latch for \"next_state\[0\]\" at FiniteStateSample.v(134)" {  } { { "FiniteStateSample.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FiniteStateSample.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799443693 "|FSS_top_level|FiniteStateSample:fsm_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] FiniteStateSample.v(134) " "Inferred latch for \"next_state\[1\]\" at FiniteStateSample.v(134)" {  } { { "FiniteStateSample.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FiniteStateSample.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799443693 "|FSS_top_level|FiniteStateSample:fsm_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TopVGA FiniteStateSample:fsm_inst\|TopVGA:topy " "Elaborating entity \"TopVGA\" for hierarchy \"FiniteStateSample:fsm_inst\|TopVGA:topy\"" {  } { { "FiniteStateSample.v" "topy" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FiniteStateSample.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799443693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA\"" {  } { { "VGA/TopVGA.v" "VGA" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/TopVGA.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799443693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "VGA/Adapter/vga_adapter.v" "user_input_translator" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/Adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799443693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "VGA/Adapter/vga_adapter.v" "VideoMemory" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/Adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799443804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "VGA/Adapter/vga_adapter.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/Adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799443819 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799443819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799443819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799443819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799443819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799443819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799443819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799443819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799443819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799443819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799443819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799443819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799443819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799443819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799443819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ImperialMarch.mif " "Parameter \"INIT_FILE\" = \"ImperialMarch.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799443819 ""}  } { { "VGA/Adapter/vga_adapter.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/Adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701799443819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n1n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n1n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n1n1 " "Found entity 1: altsyncram_n1n1" {  } { { "db/altsyncram_n1n1.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/altsyncram_n1n1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799443882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799443882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n1n1 FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_n1n1:auto_generated " "Elaborating entity \"altsyncram_n1n1\" for hierarchy \"FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_n1n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799443882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799443961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799443961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_n1n1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_n1n1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_n1n1.tdf" "decode2" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/altsyncram_n1n1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799443965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799444024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799444024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_n1n1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_n1n1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_n1n1.tdf" "rden_decode_b" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/altsyncram_n1n1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799444024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/mux_ifb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799444088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799444088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_n1n1:auto_generated\|mux_ifb:mux3 " "Elaborating entity \"mux_ifb\" for hierarchy \"FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_n1n1:auto_generated\|mux_ifb:mux3\"" {  } { { "db/altsyncram_n1n1.tdf" "mux3" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/altsyncram_n1n1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799444103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "VGA/Adapter/vga_adapter.v" "mypll" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/Adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799444119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "VGA/Adapter/vga_pll.v" "altpll_component" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/Adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799444197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "VGA/Adapter/vga_pll.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/Adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799444197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799444197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799444197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799444197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799444197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799444197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799444197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799444197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799444197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799444197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799444197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799444197 ""}  } { { "VGA/Adapter/vga_pll.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/Adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701799444197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799444244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799444244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799444260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA\|vga_controller:controller\"" {  } { { "VGA/Adapter/vga_adapter.v" "controller" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/Adapter/vga_adapter.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799444276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control FiniteStateSample:fsm_inst\|TopVGA:topy\|control:C0 " "Elaborating entity \"control\" for hierarchy \"FiniteStateSample:fsm_inst\|TopVGA:topy\|control:C0\"" {  } { { "VGA/TopVGA.v" "C0" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/TopVGA.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799444276 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "TopVGA.v(119) " "Verilog HDL Case Statement warning at TopVGA.v(119): incomplete case statement has no default case item" {  } { { "VGA/TopVGA.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/TopVGA.v" 119 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701799444276 "|FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|control:C0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "TopVGA.v(119) " "Verilog HDL Case Statement information at TopVGA.v(119): all case item expressions in this case statement are onehot" {  } { { "VGA/TopVGA.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/TopVGA.v" 119 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701799444276 "|FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|control:C0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath FiniteStateSample:fsm_inst\|TopVGA:topy\|datapath:D0 " "Elaborating entity \"datapath\" for hierarchy \"FiniteStateSample:fsm_inst\|TopVGA:topy\|datapath:D0\"" {  } { { "VGA/TopVGA.v" "D0" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/TopVGA.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799444291 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 TopVGA.v(181) " "Verilog HDL assignment warning at TopVGA.v(181): truncated value with size 32 to match size of target (7)" {  } { { "VGA/TopVGA.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/TopVGA.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444291 "|FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TopVGA.v(183) " "Verilog HDL assignment warning at TopVGA.v(183): truncated value with size 32 to match size of target (8)" {  } { { "VGA/TopVGA.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/TopVGA.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444291 "|FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 TopVGA.v(187) " "Verilog HDL assignment warning at TopVGA.v(187): truncated value with size 32 to match size of target (15)" {  } { { "VGA/TopVGA.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/TopVGA.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444291 "|FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|datapath:D0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainMenu FiniteStateSample:fsm_inst\|TopVGA:topy\|datapath:D0\|mainMenu:m0 " "Elaborating entity \"mainMenu\" for hierarchy \"FiniteStateSample:fsm_inst\|TopVGA:topy\|datapath:D0\|mainMenu:m0\"" {  } { { "VGA/TopVGA.v" "m0" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/TopVGA.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799444291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FiniteStateSample:fsm_inst\|TopVGA:topy\|datapath:D0\|mainMenu:m0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FiniteStateSample:fsm_inst\|TopVGA:topy\|datapath:D0\|mainMenu:m0\|altsyncram:altsyncram_component\"" {  } { { "mainMenu.v" "altsyncram_component" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/mainMenu.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799444323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FiniteStateSample:fsm_inst\|TopVGA:topy\|datapath:D0\|mainMenu:m0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"FiniteStateSample:fsm_inst\|TopVGA:topy\|datapath:D0\|mainMenu:m0\|altsyncram:altsyncram_component\"" {  } { { "mainMenu.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/mainMenu.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799444323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FiniteStateSample:fsm_inst\|TopVGA:topy\|datapath:D0\|mainMenu:m0\|altsyncram:altsyncram_component " "Instantiated megafunction \"FiniteStateSample:fsm_inst\|TopVGA:topy\|datapath:D0\|mainMenu:m0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799444323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799444323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799444323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./VGA/MainMenu.mif " "Parameter \"init_file\" = \"./VGA/MainMenu.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799444323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799444323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799444323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799444323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799444323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799444323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799444323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799444323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799444323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799444323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799444323 ""}  } { { "mainMenu.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/mainMenu.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701799444323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s7g1 " "Found entity 1: altsyncram_s7g1" {  } { { "db/altsyncram_s7g1.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/altsyncram_s7g1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799444386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799444386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s7g1 FiniteStateSample:fsm_inst\|TopVGA:topy\|datapath:D0\|mainMenu:m0\|altsyncram:altsyncram_component\|altsyncram_s7g1:auto_generated " "Elaborating entity \"altsyncram_s7g1\" for hierarchy \"FiniteStateSample:fsm_inst\|TopVGA:topy\|datapath:D0\|mainMenu:m0\|altsyncram:altsyncram_component\|altsyncram_s7g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799444386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DifficultySelector FiniteStateSample:fsm_inst\|DifficultySelector:difficultySelector_inst " "Elaborating entity \"DifficultySelector\" for hierarchy \"FiniteStateSample:fsm_inst\|DifficultySelector:difficultySelector_inst\"" {  } { { "FiniteStateSample.v" "difficultySelector_inst" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FiniteStateSample.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799444464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SongSelector FiniteStateSample:fsm_inst\|SongSelector:songSelector_inst " "Elaborating entity \"SongSelector\" for hierarchy \"FiniteStateSample:fsm_inst\|SongSelector:songSelector_inst\"" {  } { { "FiniteStateSample.v" "songSelector_inst" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FiniteStateSample.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799444467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameplayState FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst " "Elaborating entity \"GameplayState\" for hierarchy \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\"" {  } { { "FiniteStateSample.v" "gameplayState_inst" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FiniteStateSample.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799444480 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "litCounter GameplayState.v(108) " "Verilog HDL or VHDL warning at GameplayState.v(108): object \"litCounter\" assigned a value but never read" {  } { { "GameplayState.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/GameplayState.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701799444480 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "GameplayState.v(147) " "Verilog HDL warning at GameplayState.v(147): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "GameplayState.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/GameplayState.v" 147 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1701799444480 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "GameplayState.v(148) " "Verilog HDL warning at GameplayState.v(148): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "GameplayState.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/GameplayState.v" 148 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1701799444480 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "GameplayState.v(149) " "Verilog HDL warning at GameplayState.v(149): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "GameplayState.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/GameplayState.v" 149 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1701799444480 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "GameplayState.v(150) " "Verilog HDL warning at GameplayState.v(150): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "GameplayState.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/GameplayState.v" 150 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1701799444480 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "GameplayState.v(151) " "Verilog HDL warning at GameplayState.v(151): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "GameplayState.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/GameplayState.v" 151 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1701799444480 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[4\] GameplayState.v(15) " "Output port \"LEDR\[4\]\" at GameplayState.v(15) has no driver" {  } { { "GameplayState.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/GameplayState.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701799444480 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Music_Player FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop " "Elaborating entity \"Music_Player\" for hierarchy \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\"" {  } { { "GameplayState.v" "mop" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/GameplayState.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799444480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Song_FSM FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|Song_FSM:singsong " "Elaborating entity \"Song_FSM\" for hierarchy \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|Song_FSM:singsong\"" {  } { { "Audio Output/Music_Player.v" "singsong" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(98) " "Verilog HDL assignment warning at Song_FSM.v(98): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(100) " "Verilog HDL assignment warning at Song_FSM.v(100): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(102) " "Verilog HDL assignment warning at Song_FSM.v(102): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(104) " "Verilog HDL assignment warning at Song_FSM.v(104): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(106) " "Verilog HDL assignment warning at Song_FSM.v(106): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(108) " "Verilog HDL assignment warning at Song_FSM.v(108): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(110) " "Verilog HDL assignment warning at Song_FSM.v(110): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(112) " "Verilog HDL assignment warning at Song_FSM.v(112): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(114) " "Verilog HDL assignment warning at Song_FSM.v(114): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(116) " "Verilog HDL assignment warning at Song_FSM.v(116): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(118) " "Verilog HDL assignment warning at Song_FSM.v(118): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(120) " "Verilog HDL assignment warning at Song_FSM.v(120): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(122) " "Verilog HDL assignment warning at Song_FSM.v(122): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(124) " "Verilog HDL assignment warning at Song_FSM.v(124): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(126) " "Verilog HDL assignment warning at Song_FSM.v(126): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(128) " "Verilog HDL assignment warning at Song_FSM.v(128): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(130) " "Verilog HDL assignment warning at Song_FSM.v(130): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(132) " "Verilog HDL assignment warning at Song_FSM.v(132): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(134) " "Verilog HDL assignment warning at Song_FSM.v(134): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(136) " "Verilog HDL assignment warning at Song_FSM.v(136): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(138) " "Verilog HDL assignment warning at Song_FSM.v(138): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(140) " "Verilog HDL assignment warning at Song_FSM.v(140): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(142) " "Verilog HDL assignment warning at Song_FSM.v(142): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(144) " "Verilog HDL assignment warning at Song_FSM.v(144): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(146) " "Verilog HDL assignment warning at Song_FSM.v(146): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Song_FSM.v(96) " "Verilog HDL Case Statement warning at Song_FSM.v(96): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 96 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(162) " "Verilog HDL assignment warning at Song_FSM.v(162): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(163) " "Verilog HDL assignment warning at Song_FSM.v(163): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(164) " "Verilog HDL assignment warning at Song_FSM.v(164): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(166) " "Verilog HDL assignment warning at Song_FSM.v(166): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(167) " "Verilog HDL assignment warning at Song_FSM.v(167): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(168) " "Verilog HDL assignment warning at Song_FSM.v(168): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(170) " "Verilog HDL assignment warning at Song_FSM.v(170): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(171) " "Verilog HDL assignment warning at Song_FSM.v(171): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(172) " "Verilog HDL assignment warning at Song_FSM.v(172): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(174) " "Verilog HDL assignment warning at Song_FSM.v(174): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(175) " "Verilog HDL assignment warning at Song_FSM.v(175): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(176) " "Verilog HDL assignment warning at Song_FSM.v(176): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(177) " "Verilog HDL assignment warning at Song_FSM.v(177): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(179) " "Verilog HDL assignment warning at Song_FSM.v(179): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(180) " "Verilog HDL assignment warning at Song_FSM.v(180): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(181) " "Verilog HDL assignment warning at Song_FSM.v(181): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(182) " "Verilog HDL assignment warning at Song_FSM.v(182): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(183) " "Verilog HDL assignment warning at Song_FSM.v(183): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(184) " "Verilog HDL assignment warning at Song_FSM.v(184): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(185) " "Verilog HDL assignment warning at Song_FSM.v(185): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(186) " "Verilog HDL assignment warning at Song_FSM.v(186): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(187) " "Verilog HDL assignment warning at Song_FSM.v(187): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(188) " "Verilog HDL assignment warning at Song_FSM.v(188): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(189) " "Verilog HDL assignment warning at Song_FSM.v(189): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(190) " "Verilog HDL assignment warning at Song_FSM.v(190): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(191) " "Verilog HDL assignment warning at Song_FSM.v(191): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(192) " "Verilog HDL assignment warning at Song_FSM.v(192): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(193) " "Verilog HDL assignment warning at Song_FSM.v(193): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(194) " "Verilog HDL assignment warning at Song_FSM.v(194): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(196) " "Verilog HDL assignment warning at Song_FSM.v(196): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(197) " "Verilog HDL assignment warning at Song_FSM.v(197): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(198) " "Verilog HDL assignment warning at Song_FSM.v(198): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(200) " "Verilog HDL assignment warning at Song_FSM.v(200): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(201) " "Verilog HDL assignment warning at Song_FSM.v(201): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(202) " "Verilog HDL assignment warning at Song_FSM.v(202): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(204) " "Verilog HDL assignment warning at Song_FSM.v(204): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(205) " "Verilog HDL assignment warning at Song_FSM.v(205): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(206) " "Verilog HDL assignment warning at Song_FSM.v(206): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(207) " "Verilog HDL assignment warning at Song_FSM.v(207): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(208) " "Verilog HDL assignment warning at Song_FSM.v(208): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(209) " "Verilog HDL assignment warning at Song_FSM.v(209): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(210) " "Verilog HDL assignment warning at Song_FSM.v(210): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(211) " "Verilog HDL assignment warning at Song_FSM.v(211): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(213) " "Verilog HDL assignment warning at Song_FSM.v(213): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(214) " "Verilog HDL assignment warning at Song_FSM.v(214): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(215) " "Verilog HDL assignment warning at Song_FSM.v(215): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(216) " "Verilog HDL assignment warning at Song_FSM.v(216): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(217) " "Verilog HDL assignment warning at Song_FSM.v(217): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(218) " "Verilog HDL assignment warning at Song_FSM.v(218): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(219) " "Verilog HDL assignment warning at Song_FSM.v(219): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(220) " "Verilog HDL assignment warning at Song_FSM.v(220): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(221) " "Verilog HDL assignment warning at Song_FSM.v(221): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(222) " "Verilog HDL assignment warning at Song_FSM.v(222): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(223) " "Verilog HDL assignment warning at Song_FSM.v(223): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(224) " "Verilog HDL assignment warning at Song_FSM.v(224): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(225) " "Verilog HDL assignment warning at Song_FSM.v(225): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(226) " "Verilog HDL assignment warning at Song_FSM.v(226): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(227) " "Verilog HDL assignment warning at Song_FSM.v(227): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(228) " "Verilog HDL assignment warning at Song_FSM.v(228): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(230) " "Verilog HDL assignment warning at Song_FSM.v(230): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(231) " "Verilog HDL assignment warning at Song_FSM.v(231): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(232) " "Verilog HDL assignment warning at Song_FSM.v(232): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(233) " "Verilog HDL assignment warning at Song_FSM.v(233): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(234) " "Verilog HDL assignment warning at Song_FSM.v(234): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(235) " "Verilog HDL assignment warning at Song_FSM.v(235): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(237) " "Verilog HDL assignment warning at Song_FSM.v(237): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(238) " "Verilog HDL assignment warning at Song_FSM.v(238): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(239) " "Verilog HDL assignment warning at Song_FSM.v(239): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(240) " "Verilog HDL assignment warning at Song_FSM.v(240): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(241) " "Verilog HDL assignment warning at Song_FSM.v(241): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(242) " "Verilog HDL assignment warning at Song_FSM.v(242): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(243) " "Verilog HDL assignment warning at Song_FSM.v(243): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(244) " "Verilog HDL assignment warning at Song_FSM.v(244): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(245) " "Verilog HDL assignment warning at Song_FSM.v(245): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(247) " "Verilog HDL assignment warning at Song_FSM.v(247): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(248) " "Verilog HDL assignment warning at Song_FSM.v(248): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(249) " "Verilog HDL assignment warning at Song_FSM.v(249): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(250) " "Verilog HDL assignment warning at Song_FSM.v(250): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(253) " "Verilog HDL assignment warning at Song_FSM.v(253): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(254) " "Verilog HDL assignment warning at Song_FSM.v(254): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(255) " "Verilog HDL assignment warning at Song_FSM.v(255): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(256) " "Verilog HDL assignment warning at Song_FSM.v(256): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(257) " "Verilog HDL assignment warning at Song_FSM.v(257): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(258) " "Verilog HDL assignment warning at Song_FSM.v(258): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(259) " "Verilog HDL assignment warning at Song_FSM.v(259): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(260) " "Verilog HDL assignment warning at Song_FSM.v(260): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(261) " "Verilog HDL assignment warning at Song_FSM.v(261): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(262) " "Verilog HDL assignment warning at Song_FSM.v(262): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(264) " "Verilog HDL assignment warning at Song_FSM.v(264): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(265) " "Verilog HDL assignment warning at Song_FSM.v(265): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(266) " "Verilog HDL assignment warning at Song_FSM.v(266): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(267) " "Verilog HDL assignment warning at Song_FSM.v(267): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(270) " "Verilog HDL assignment warning at Song_FSM.v(270): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(271) " "Verilog HDL assignment warning at Song_FSM.v(271): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(272) " "Verilog HDL assignment warning at Song_FSM.v(272): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(273) " "Verilog HDL assignment warning at Song_FSM.v(273): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(274) " "Verilog HDL assignment warning at Song_FSM.v(274): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(275) " "Verilog HDL assignment warning at Song_FSM.v(275): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(276) " "Verilog HDL assignment warning at Song_FSM.v(276): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(277) " "Verilog HDL assignment warning at Song_FSM.v(277): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(278) " "Verilog HDL assignment warning at Song_FSM.v(278): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(279) " "Verilog HDL assignment warning at Song_FSM.v(279): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(281) " "Verilog HDL assignment warning at Song_FSM.v(281): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(282) " "Verilog HDL assignment warning at Song_FSM.v(282): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(283) " "Verilog HDL assignment warning at Song_FSM.v(283): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(284) " "Verilog HDL assignment warning at Song_FSM.v(284): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(285) " "Verilog HDL assignment warning at Song_FSM.v(285): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(286) " "Verilog HDL assignment warning at Song_FSM.v(286): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(287) " "Verilog HDL assignment warning at Song_FSM.v(287): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(288) " "Verilog HDL assignment warning at Song_FSM.v(288): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(289) " "Verilog HDL assignment warning at Song_FSM.v(289): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(290) " "Verilog HDL assignment warning at Song_FSM.v(290): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(291) " "Verilog HDL assignment warning at Song_FSM.v(291): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(292) " "Verilog HDL assignment warning at Song_FSM.v(292): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(293) " "Verilog HDL assignment warning at Song_FSM.v(293): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(294) " "Verilog HDL assignment warning at Song_FSM.v(294): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(295) " "Verilog HDL assignment warning at Song_FSM.v(295): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(296) " "Verilog HDL assignment warning at Song_FSM.v(296): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(300) " "Verilog HDL assignment warning at Song_FSM.v(300): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(301) " "Verilog HDL assignment warning at Song_FSM.v(301): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(302) " "Verilog HDL assignment warning at Song_FSM.v(302): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(303) " "Verilog HDL assignment warning at Song_FSM.v(303): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(304) " "Verilog HDL assignment warning at Song_FSM.v(304): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(305) " "Verilog HDL assignment warning at Song_FSM.v(305): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(307) " "Verilog HDL assignment warning at Song_FSM.v(307): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(308) " "Verilog HDL assignment warning at Song_FSM.v(308): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(309) " "Verilog HDL assignment warning at Song_FSM.v(309): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(310) " "Verilog HDL assignment warning at Song_FSM.v(310): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(311) " "Verilog HDL assignment warning at Song_FSM.v(311): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(312) " "Verilog HDL assignment warning at Song_FSM.v(312): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(313) " "Verilog HDL assignment warning at Song_FSM.v(313): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(314) " "Verilog HDL assignment warning at Song_FSM.v(314): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(315) " "Verilog HDL assignment warning at Song_FSM.v(315): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(317) " "Verilog HDL assignment warning at Song_FSM.v(317): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(318) " "Verilog HDL assignment warning at Song_FSM.v(318): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(319) " "Verilog HDL assignment warning at Song_FSM.v(319): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(320) " "Verilog HDL assignment warning at Song_FSM.v(320): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(323) " "Verilog HDL assignment warning at Song_FSM.v(323): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(324) " "Verilog HDL assignment warning at Song_FSM.v(324): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(325) " "Verilog HDL assignment warning at Song_FSM.v(325): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(326) " "Verilog HDL assignment warning at Song_FSM.v(326): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(327) " "Verilog HDL assignment warning at Song_FSM.v(327): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(328) " "Verilog HDL assignment warning at Song_FSM.v(328): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(329) " "Verilog HDL assignment warning at Song_FSM.v(329): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(330) " "Verilog HDL assignment warning at Song_FSM.v(330): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(331) " "Verilog HDL assignment warning at Song_FSM.v(331): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(332) " "Verilog HDL assignment warning at Song_FSM.v(332): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444496 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(334) " "Verilog HDL assignment warning at Song_FSM.v(334): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(335) " "Verilog HDL assignment warning at Song_FSM.v(335): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(336) " "Verilog HDL assignment warning at Song_FSM.v(336): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(337) " "Verilog HDL assignment warning at Song_FSM.v(337): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(340) " "Verilog HDL assignment warning at Song_FSM.v(340): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(341) " "Verilog HDL assignment warning at Song_FSM.v(341): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(342) " "Verilog HDL assignment warning at Song_FSM.v(342): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(343) " "Verilog HDL assignment warning at Song_FSM.v(343): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(344) " "Verilog HDL assignment warning at Song_FSM.v(344): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(345) " "Verilog HDL assignment warning at Song_FSM.v(345): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(346) " "Verilog HDL assignment warning at Song_FSM.v(346): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(347) " "Verilog HDL assignment warning at Song_FSM.v(347): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(348) " "Verilog HDL assignment warning at Song_FSM.v(348): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(349) " "Verilog HDL assignment warning at Song_FSM.v(349): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(353) " "Verilog HDL assignment warning at Song_FSM.v(353): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(354) " "Verilog HDL assignment warning at Song_FSM.v(354): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(355) " "Verilog HDL assignment warning at Song_FSM.v(355): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(356) " "Verilog HDL assignment warning at Song_FSM.v(356): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(357) " "Verilog HDL assignment warning at Song_FSM.v(357): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(358) " "Verilog HDL assignment warning at Song_FSM.v(358): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(359) " "Verilog HDL assignment warning at Song_FSM.v(359): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(360) " "Verilog HDL assignment warning at Song_FSM.v(360): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(361) " "Verilog HDL assignment warning at Song_FSM.v(361): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(362) " "Verilog HDL assignment warning at Song_FSM.v(362): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(363) " "Verilog HDL assignment warning at Song_FSM.v(363): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(364) " "Verilog HDL assignment warning at Song_FSM.v(364): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Song_FSM.v(160) " "Verilog HDL Case Statement warning at Song_FSM.v(160): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 160 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(477) " "Verilog HDL assignment warning at Song_FSM.v(477): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(478) " "Verilog HDL assignment warning at Song_FSM.v(478): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(479) " "Verilog HDL assignment warning at Song_FSM.v(479): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(480) " "Verilog HDL assignment warning at Song_FSM.v(480): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(481) " "Verilog HDL assignment warning at Song_FSM.v(481): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(482) " "Verilog HDL assignment warning at Song_FSM.v(482): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(484) " "Verilog HDL assignment warning at Song_FSM.v(484): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(485) " "Verilog HDL assignment warning at Song_FSM.v(485): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(486) " "Verilog HDL assignment warning at Song_FSM.v(486): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(487) " "Verilog HDL assignment warning at Song_FSM.v(487): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(488) " "Verilog HDL assignment warning at Song_FSM.v(488): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(489) " "Verilog HDL assignment warning at Song_FSM.v(489): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(490) " "Verilog HDL assignment warning at Song_FSM.v(490): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(491) " "Verilog HDL assignment warning at Song_FSM.v(491): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(492) " "Verilog HDL assignment warning at Song_FSM.v(492): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(493) " "Verilog HDL assignment warning at Song_FSM.v(493): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(494) " "Verilog HDL assignment warning at Song_FSM.v(494): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(495) " "Verilog HDL assignment warning at Song_FSM.v(495): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(496) " "Verilog HDL assignment warning at Song_FSM.v(496): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(497) " "Verilog HDL assignment warning at Song_FSM.v(497): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(498) " "Verilog HDL assignment warning at Song_FSM.v(498): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(500) " "Verilog HDL assignment warning at Song_FSM.v(500): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(501) " "Verilog HDL assignment warning at Song_FSM.v(501): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(502) " "Verilog HDL assignment warning at Song_FSM.v(502): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(503) " "Verilog HDL assignment warning at Song_FSM.v(503): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(504) " "Verilog HDL assignment warning at Song_FSM.v(504): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(505) " "Verilog HDL assignment warning at Song_FSM.v(505): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(506) " "Verilog HDL assignment warning at Song_FSM.v(506): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(507) " "Verilog HDL assignment warning at Song_FSM.v(507): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(510) " "Verilog HDL assignment warning at Song_FSM.v(510): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(511) " "Verilog HDL assignment warning at Song_FSM.v(511): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(512) " "Verilog HDL assignment warning at Song_FSM.v(512): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(513) " "Verilog HDL assignment warning at Song_FSM.v(513): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(514) " "Verilog HDL assignment warning at Song_FSM.v(514): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(515) " "Verilog HDL assignment warning at Song_FSM.v(515): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(516) " "Verilog HDL assignment warning at Song_FSM.v(516): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(518) " "Verilog HDL assignment warning at Song_FSM.v(518): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(519) " "Verilog HDL assignment warning at Song_FSM.v(519): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(520) " "Verilog HDL assignment warning at Song_FSM.v(520): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(522) " "Verilog HDL assignment warning at Song_FSM.v(522): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(523) " "Verilog HDL assignment warning at Song_FSM.v(523): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(524) " "Verilog HDL assignment warning at Song_FSM.v(524): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(526) " "Verilog HDL assignment warning at Song_FSM.v(526): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(527) " "Verilog HDL assignment warning at Song_FSM.v(527): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(528) " "Verilog HDL assignment warning at Song_FSM.v(528): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(530) " "Verilog HDL assignment warning at Song_FSM.v(530): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(531) " "Verilog HDL assignment warning at Song_FSM.v(531): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(532) " "Verilog HDL assignment warning at Song_FSM.v(532): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(535) " "Verilog HDL assignment warning at Song_FSM.v(535): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(536) " "Verilog HDL assignment warning at Song_FSM.v(536): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(537) " "Verilog HDL assignment warning at Song_FSM.v(537): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(538) " "Verilog HDL assignment warning at Song_FSM.v(538): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(539) " "Verilog HDL assignment warning at Song_FSM.v(539): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(540) " "Verilog HDL assignment warning at Song_FSM.v(540): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(541) " "Verilog HDL assignment warning at Song_FSM.v(541): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(542) " "Verilog HDL assignment warning at Song_FSM.v(542): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(543) " "Verilog HDL assignment warning at Song_FSM.v(543): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(544) " "Verilog HDL assignment warning at Song_FSM.v(544): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(545) " "Verilog HDL assignment warning at Song_FSM.v(545): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(546) " "Verilog HDL assignment warning at Song_FSM.v(546): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(547) " "Verilog HDL assignment warning at Song_FSM.v(547): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(548) " "Verilog HDL assignment warning at Song_FSM.v(548): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(549) " "Verilog HDL assignment warning at Song_FSM.v(549): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(550) " "Verilog HDL assignment warning at Song_FSM.v(550): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(552) " "Verilog HDL assignment warning at Song_FSM.v(552): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(553) " "Verilog HDL assignment warning at Song_FSM.v(553): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(554) " "Verilog HDL assignment warning at Song_FSM.v(554): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(555) " "Verilog HDL assignment warning at Song_FSM.v(555): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(556) " "Verilog HDL assignment warning at Song_FSM.v(556): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(557) " "Verilog HDL assignment warning at Song_FSM.v(557): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(558) " "Verilog HDL assignment warning at Song_FSM.v(558): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(559) " "Verilog HDL assignment warning at Song_FSM.v(559): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(560) " "Verilog HDL assignment warning at Song_FSM.v(560): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(561) " "Verilog HDL assignment warning at Song_FSM.v(561): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(562) " "Verilog HDL assignment warning at Song_FSM.v(562): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(563) " "Verilog HDL assignment warning at Song_FSM.v(563): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(564) " "Verilog HDL assignment warning at Song_FSM.v(564): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(565) " "Verilog HDL assignment warning at Song_FSM.v(565): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(566) " "Verilog HDL assignment warning at Song_FSM.v(566): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(567) " "Verilog HDL assignment warning at Song_FSM.v(567): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(569) " "Verilog HDL assignment warning at Song_FSM.v(569): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(570) " "Verilog HDL assignment warning at Song_FSM.v(570): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(571) " "Verilog HDL assignment warning at Song_FSM.v(571): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(572) " "Verilog HDL assignment warning at Song_FSM.v(572): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(573) " "Verilog HDL assignment warning at Song_FSM.v(573): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(574) " "Verilog HDL assignment warning at Song_FSM.v(574): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(575) " "Verilog HDL assignment warning at Song_FSM.v(575): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(576) " "Verilog HDL assignment warning at Song_FSM.v(576): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(577) " "Verilog HDL assignment warning at Song_FSM.v(577): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(578) " "Verilog HDL assignment warning at Song_FSM.v(578): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(579) " "Verilog HDL assignment warning at Song_FSM.v(579): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(580) " "Verilog HDL assignment warning at Song_FSM.v(580): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(581) " "Verilog HDL assignment warning at Song_FSM.v(581): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(582) " "Verilog HDL assignment warning at Song_FSM.v(582): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(583) " "Verilog HDL assignment warning at Song_FSM.v(583): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(584) " "Verilog HDL assignment warning at Song_FSM.v(584): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(586) " "Verilog HDL assignment warning at Song_FSM.v(586): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(587) " "Verilog HDL assignment warning at Song_FSM.v(587): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(588) " "Verilog HDL assignment warning at Song_FSM.v(588): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(589) " "Verilog HDL assignment warning at Song_FSM.v(589): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(590) " "Verilog HDL assignment warning at Song_FSM.v(590): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(591) " "Verilog HDL assignment warning at Song_FSM.v(591): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(592) " "Verilog HDL assignment warning at Song_FSM.v(592): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(593) " "Verilog HDL assignment warning at Song_FSM.v(593): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(594) " "Verilog HDL assignment warning at Song_FSM.v(594): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(595) " "Verilog HDL assignment warning at Song_FSM.v(595): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(596) " "Verilog HDL assignment warning at Song_FSM.v(596): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(597) " "Verilog HDL assignment warning at Song_FSM.v(597): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(598) " "Verilog HDL assignment warning at Song_FSM.v(598): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(599) " "Verilog HDL assignment warning at Song_FSM.v(599): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(600) " "Verilog HDL assignment warning at Song_FSM.v(600): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(601) " "Verilog HDL assignment warning at Song_FSM.v(601): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(605) " "Verilog HDL assignment warning at Song_FSM.v(605): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(606) " "Verilog HDL assignment warning at Song_FSM.v(606): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(607) " "Verilog HDL assignment warning at Song_FSM.v(607): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(608) " "Verilog HDL assignment warning at Song_FSM.v(608): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(609) " "Verilog HDL assignment warning at Song_FSM.v(609): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(610) " "Verilog HDL assignment warning at Song_FSM.v(610): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(611) " "Verilog HDL assignment warning at Song_FSM.v(611): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(612) " "Verilog HDL assignment warning at Song_FSM.v(612): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(615) " "Verilog HDL assignment warning at Song_FSM.v(615): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(616) " "Verilog HDL assignment warning at Song_FSM.v(616): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(617) " "Verilog HDL assignment warning at Song_FSM.v(617): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(618) " "Verilog HDL assignment warning at Song_FSM.v(618): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(619) " "Verilog HDL assignment warning at Song_FSM.v(619): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(620) " "Verilog HDL assignment warning at Song_FSM.v(620): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(622) " "Verilog HDL assignment warning at Song_FSM.v(622): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(623) " "Verilog HDL assignment warning at Song_FSM.v(623): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(624) " "Verilog HDL assignment warning at Song_FSM.v(624): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(625) " "Verilog HDL assignment warning at Song_FSM.v(625): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(626) " "Verilog HDL assignment warning at Song_FSM.v(626): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(627) " "Verilog HDL assignment warning at Song_FSM.v(627): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(628) " "Verilog HDL assignment warning at Song_FSM.v(628): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(629) " "Verilog HDL assignment warning at Song_FSM.v(629): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(630) " "Verilog HDL assignment warning at Song_FSM.v(630): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(631) " "Verilog HDL assignment warning at Song_FSM.v(631): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(632) " "Verilog HDL assignment warning at Song_FSM.v(632): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(633) " "Verilog HDL assignment warning at Song_FSM.v(633): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(634) " "Verilog HDL assignment warning at Song_FSM.v(634): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(635) " "Verilog HDL assignment warning at Song_FSM.v(635): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(636) " "Verilog HDL assignment warning at Song_FSM.v(636): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(637) " "Verilog HDL assignment warning at Song_FSM.v(637): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(641) " "Verilog HDL assignment warning at Song_FSM.v(641): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(642) " "Verilog HDL assignment warning at Song_FSM.v(642): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(643) " "Verilog HDL assignment warning at Song_FSM.v(643): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(644) " "Verilog HDL assignment warning at Song_FSM.v(644): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(645) " "Verilog HDL assignment warning at Song_FSM.v(645): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(646) " "Verilog HDL assignment warning at Song_FSM.v(646): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(647) " "Verilog HDL assignment warning at Song_FSM.v(647): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(648) " "Verilog HDL assignment warning at Song_FSM.v(648): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(651) " "Verilog HDL assignment warning at Song_FSM.v(651): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(652) " "Verilog HDL assignment warning at Song_FSM.v(652): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(653) " "Verilog HDL assignment warning at Song_FSM.v(653): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(654) " "Verilog HDL assignment warning at Song_FSM.v(654): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(655) " "Verilog HDL assignment warning at Song_FSM.v(655): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(656) " "Verilog HDL assignment warning at Song_FSM.v(656): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(658) " "Verilog HDL assignment warning at Song_FSM.v(658): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(659) " "Verilog HDL assignment warning at Song_FSM.v(659): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(660) " "Verilog HDL assignment warning at Song_FSM.v(660): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(662) " "Verilog HDL assignment warning at Song_FSM.v(662): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(663) " "Verilog HDL assignment warning at Song_FSM.v(663): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(664) " "Verilog HDL assignment warning at Song_FSM.v(664): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(666) " "Verilog HDL assignment warning at Song_FSM.v(666): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(667) " "Verilog HDL assignment warning at Song_FSM.v(667): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(668) " "Verilog HDL assignment warning at Song_FSM.v(668): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(670) " "Verilog HDL assignment warning at Song_FSM.v(670): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(671) " "Verilog HDL assignment warning at Song_FSM.v(671): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(672) " "Verilog HDL assignment warning at Song_FSM.v(672): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(675) " "Verilog HDL assignment warning at Song_FSM.v(675): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(676) " "Verilog HDL assignment warning at Song_FSM.v(676): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(677) " "Verilog HDL assignment warning at Song_FSM.v(677): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444511 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(678) " "Verilog HDL assignment warning at Song_FSM.v(678): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(679) " "Verilog HDL assignment warning at Song_FSM.v(679): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(680) " "Verilog HDL assignment warning at Song_FSM.v(680): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(681) " "Verilog HDL assignment warning at Song_FSM.v(681): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(682) " "Verilog HDL assignment warning at Song_FSM.v(682): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(683) " "Verilog HDL assignment warning at Song_FSM.v(683): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(684) " "Verilog HDL assignment warning at Song_FSM.v(684): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(685) " "Verilog HDL assignment warning at Song_FSM.v(685): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(686) " "Verilog HDL assignment warning at Song_FSM.v(686): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(687) " "Verilog HDL assignment warning at Song_FSM.v(687): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(688) " "Verilog HDL assignment warning at Song_FSM.v(688): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(689) " "Verilog HDL assignment warning at Song_FSM.v(689): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(690) " "Verilog HDL assignment warning at Song_FSM.v(690): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(692) " "Verilog HDL assignment warning at Song_FSM.v(692): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(693) " "Verilog HDL assignment warning at Song_FSM.v(693): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(694) " "Verilog HDL assignment warning at Song_FSM.v(694): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(695) " "Verilog HDL assignment warning at Song_FSM.v(695): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(696) " "Verilog HDL assignment warning at Song_FSM.v(696): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(697) " "Verilog HDL assignment warning at Song_FSM.v(697): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(698) " "Verilog HDL assignment warning at Song_FSM.v(698): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(699) " "Verilog HDL assignment warning at Song_FSM.v(699): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(700) " "Verilog HDL assignment warning at Song_FSM.v(700): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(701) " "Verilog HDL assignment warning at Song_FSM.v(701): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(702) " "Verilog HDL assignment warning at Song_FSM.v(702): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(703) " "Verilog HDL assignment warning at Song_FSM.v(703): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(704) " "Verilog HDL assignment warning at Song_FSM.v(704): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(705) " "Verilog HDL assignment warning at Song_FSM.v(705): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(706) " "Verilog HDL assignment warning at Song_FSM.v(706): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(707) " "Verilog HDL assignment warning at Song_FSM.v(707): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(709) " "Verilog HDL assignment warning at Song_FSM.v(709): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(710) " "Verilog HDL assignment warning at Song_FSM.v(710): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(711) " "Verilog HDL assignment warning at Song_FSM.v(711): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(712) " "Verilog HDL assignment warning at Song_FSM.v(712): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(713) " "Verilog HDL assignment warning at Song_FSM.v(713): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(714) " "Verilog HDL assignment warning at Song_FSM.v(714): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(715) " "Verilog HDL assignment warning at Song_FSM.v(715): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(716) " "Verilog HDL assignment warning at Song_FSM.v(716): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(717) " "Verilog HDL assignment warning at Song_FSM.v(717): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(718) " "Verilog HDL assignment warning at Song_FSM.v(718): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(719) " "Verilog HDL assignment warning at Song_FSM.v(719): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(721) " "Verilog HDL assignment warning at Song_FSM.v(721): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(722) " "Verilog HDL assignment warning at Song_FSM.v(722): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(723) " "Verilog HDL assignment warning at Song_FSM.v(723): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(724) " "Verilog HDL assignment warning at Song_FSM.v(724): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(726) " "Verilog HDL assignment warning at Song_FSM.v(726): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(727) " "Verilog HDL assignment warning at Song_FSM.v(727): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(728) " "Verilog HDL assignment warning at Song_FSM.v(728): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(729) " "Verilog HDL assignment warning at Song_FSM.v(729): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(730) " "Verilog HDL assignment warning at Song_FSM.v(730): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(731) " "Verilog HDL assignment warning at Song_FSM.v(731): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(732) " "Verilog HDL assignment warning at Song_FSM.v(732): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(733) " "Verilog HDL assignment warning at Song_FSM.v(733): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(734) " "Verilog HDL assignment warning at Song_FSM.v(734): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(735) " "Verilog HDL assignment warning at Song_FSM.v(735): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(736) " "Verilog HDL assignment warning at Song_FSM.v(736): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(737) " "Verilog HDL assignment warning at Song_FSM.v(737): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(738) " "Verilog HDL assignment warning at Song_FSM.v(738): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(739) " "Verilog HDL assignment warning at Song_FSM.v(739): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(740) " "Verilog HDL assignment warning at Song_FSM.v(740): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(741) " "Verilog HDL assignment warning at Song_FSM.v(741): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(743) " "Verilog HDL assignment warning at Song_FSM.v(743): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(744) " "Verilog HDL assignment warning at Song_FSM.v(744): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(745) " "Verilog HDL assignment warning at Song_FSM.v(745): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(746) " "Verilog HDL assignment warning at Song_FSM.v(746): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(747) " "Verilog HDL assignment warning at Song_FSM.v(747): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(748) " "Verilog HDL assignment warning at Song_FSM.v(748): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(749) " "Verilog HDL assignment warning at Song_FSM.v(749): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(750) " "Verilog HDL assignment warning at Song_FSM.v(750): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(753) " "Verilog HDL assignment warning at Song_FSM.v(753): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(754) " "Verilog HDL assignment warning at Song_FSM.v(754): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(755) " "Verilog HDL assignment warning at Song_FSM.v(755): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(756) " "Verilog HDL assignment warning at Song_FSM.v(756): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(757) " "Verilog HDL assignment warning at Song_FSM.v(757): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(758) " "Verilog HDL assignment warning at Song_FSM.v(758): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(760) " "Verilog HDL assignment warning at Song_FSM.v(760): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(761) " "Verilog HDL assignment warning at Song_FSM.v(761): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(762) " "Verilog HDL assignment warning at Song_FSM.v(762): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(763) " "Verilog HDL assignment warning at Song_FSM.v(763): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(764) " "Verilog HDL assignment warning at Song_FSM.v(764): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(765) " "Verilog HDL assignment warning at Song_FSM.v(765): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(766) " "Verilog HDL assignment warning at Song_FSM.v(766): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(767) " "Verilog HDL assignment warning at Song_FSM.v(767): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(768) " "Verilog HDL assignment warning at Song_FSM.v(768): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(769) " "Verilog HDL assignment warning at Song_FSM.v(769): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(770) " "Verilog HDL assignment warning at Song_FSM.v(770): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(771) " "Verilog HDL assignment warning at Song_FSM.v(771): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(772) " "Verilog HDL assignment warning at Song_FSM.v(772): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(773) " "Verilog HDL assignment warning at Song_FSM.v(773): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(774) " "Verilog HDL assignment warning at Song_FSM.v(774): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(775) " "Verilog HDL assignment warning at Song_FSM.v(775): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(777) " "Verilog HDL assignment warning at Song_FSM.v(777): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(778) " "Verilog HDL assignment warning at Song_FSM.v(778): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(779) " "Verilog HDL assignment warning at Song_FSM.v(779): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(780) " "Verilog HDL assignment warning at Song_FSM.v(780): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(781) " "Verilog HDL assignment warning at Song_FSM.v(781): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(782) " "Verilog HDL assignment warning at Song_FSM.v(782): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(783) " "Verilog HDL assignment warning at Song_FSM.v(783): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(784) " "Verilog HDL assignment warning at Song_FSM.v(784): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(786) " "Verilog HDL assignment warning at Song_FSM.v(786): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(787) " "Verilog HDL assignment warning at Song_FSM.v(787): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(788) " "Verilog HDL assignment warning at Song_FSM.v(788): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(789) " "Verilog HDL assignment warning at Song_FSM.v(789): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(790) " "Verilog HDL assignment warning at Song_FSM.v(790): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(791) " "Verilog HDL assignment warning at Song_FSM.v(791): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(792) " "Verilog HDL assignment warning at Song_FSM.v(792): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(794) " "Verilog HDL assignment warning at Song_FSM.v(794): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(795) " "Verilog HDL assignment warning at Song_FSM.v(795): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(796) " "Verilog HDL assignment warning at Song_FSM.v(796): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(797) " "Verilog HDL assignment warning at Song_FSM.v(797): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(798) " "Verilog HDL assignment warning at Song_FSM.v(798): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(799) " "Verilog HDL assignment warning at Song_FSM.v(799): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(800) " "Verilog HDL assignment warning at Song_FSM.v(800): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(801) " "Verilog HDL assignment warning at Song_FSM.v(801): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(802) " "Verilog HDL assignment warning at Song_FSM.v(802): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(803) " "Verilog HDL assignment warning at Song_FSM.v(803): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(804) " "Verilog HDL assignment warning at Song_FSM.v(804): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(805) " "Verilog HDL assignment warning at Song_FSM.v(805): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(806) " "Verilog HDL assignment warning at Song_FSM.v(806): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(807) " "Verilog HDL assignment warning at Song_FSM.v(807): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(808) " "Verilog HDL assignment warning at Song_FSM.v(808): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(809) " "Verilog HDL assignment warning at Song_FSM.v(809): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(812) " "Verilog HDL assignment warning at Song_FSM.v(812): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(813) " "Verilog HDL assignment warning at Song_FSM.v(813): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(814) " "Verilog HDL assignment warning at Song_FSM.v(814): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(815) " "Verilog HDL assignment warning at Song_FSM.v(815): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(816) " "Verilog HDL assignment warning at Song_FSM.v(816): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(817) " "Verilog HDL assignment warning at Song_FSM.v(817): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(818) " "Verilog HDL assignment warning at Song_FSM.v(818): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(820) " "Verilog HDL assignment warning at Song_FSM.v(820): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(821) " "Verilog HDL assignment warning at Song_FSM.v(821): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(822) " "Verilog HDL assignment warning at Song_FSM.v(822): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(823) " "Verilog HDL assignment warning at Song_FSM.v(823): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(824) " "Verilog HDL assignment warning at Song_FSM.v(824): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(825) " "Verilog HDL assignment warning at Song_FSM.v(825): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(826) " "Verilog HDL assignment warning at Song_FSM.v(826): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(828) " "Verilog HDL assignment warning at Song_FSM.v(828): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(829) " "Verilog HDL assignment warning at Song_FSM.v(829): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(830) " "Verilog HDL assignment warning at Song_FSM.v(830): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(831) " "Verilog HDL assignment warning at Song_FSM.v(831): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(832) " "Verilog HDL assignment warning at Song_FSM.v(832): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(833) " "Verilog HDL assignment warning at Song_FSM.v(833): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(834) " "Verilog HDL assignment warning at Song_FSM.v(834): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(835) " "Verilog HDL assignment warning at Song_FSM.v(835): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(836) " "Verilog HDL assignment warning at Song_FSM.v(836): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(837) " "Verilog HDL assignment warning at Song_FSM.v(837): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(838) " "Verilog HDL assignment warning at Song_FSM.v(838): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(839) " "Verilog HDL assignment warning at Song_FSM.v(839): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(840) " "Verilog HDL assignment warning at Song_FSM.v(840): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(841) " "Verilog HDL assignment warning at Song_FSM.v(841): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(842) " "Verilog HDL assignment warning at Song_FSM.v(842): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Song_FSM.v(843) " "Verilog HDL assignment warning at Song_FSM.v(843): truncated value with size 20 to match size of target (19)" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Song_FSM.v(466) " "Verilog HDL Case Statement warning at Song_FSM.v(466): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Audio Output/Song_FSM.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v" 466 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1701799444527 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RateDividerDemo FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|RateDividerDemo:rat1 " "Elaborating entity \"RateDividerDemo\" for hierarchy \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|RateDividerDemo:rat1\"" {  } { { "Audio Output/Music_Player.v" "rat1" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799444652 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Music_Player.v(180) " "Verilog HDL assignment warning at Music_Player.v(180): truncated value with size 32 to match size of target (28)" {  } { { "Audio Output/Music_Player.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444652 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Music_Player.v(181) " "Verilog HDL assignment warning at Music_Player.v(181): truncated value with size 32 to match size of target (28)" {  } { { "Audio Output/Music_Player.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444652 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Music_Player.v(182) " "Verilog HDL assignment warning at Music_Player.v(182): truncated value with size 32 to match size of target (28)" {  } { { "Audio Output/Music_Player.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444652 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Music_Player.v(183) " "Verilog HDL assignment warning at Music_Player.v(183): truncated value with size 32 to match size of target (28)" {  } { { "Audio Output/Music_Player.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444652 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Music_Player.v(189) " "Verilog HDL assignment warning at Music_Player.v(189): truncated value with size 32 to match size of target (28)" {  } { { "Audio Output/Music_Player.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444652 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_Audio_Example FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example " "Elaborating entity \"DE1_SoC_Audio_Example\" for hierarchy \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\"" {  } { { "Audio Output/Music_Player.v" "DE1_SoC_Audio_Example" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799444667 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 DE1_SoC_Audio_Example.v(91) " "Verilog HDL assignment warning at DE1_SoC_Audio_Example.v(91): truncated value with size 32 to match size of target (19)" {  } { { "Audio Output/DE1_SoC_Audio_Example.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/DE1_SoC_Audio_Example.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799444667 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Controller FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller " "Elaborating entity \"Audio_Controller\" for hierarchy \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\"" {  } { { "Audio Output/DE1_SoC_Audio_Example.v" "Audio_Controller" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/DE1_SoC_Audio_Example.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799444667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "Audio Output/Internals/Audio_Controller.v" "Bit_Clock_Edges" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Audio_Controller.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799444667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "Audio Output/Internals/Audio_Controller.v" "Audio_In_Deserializer" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Audio_Controller.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799444683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "Audio Output/Internals/Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Altera_UP_Audio_In_Deserializer.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799444683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "Audio Output/Internals/Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799444699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Audio Output/Internals/Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799444871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Audio Output/Internals/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799444871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799444871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799444871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799444871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799444871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799444871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799444871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799444871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799444871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799444871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799444871 ""}  } { { "Audio Output/Internals/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701799444871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7ba1 " "Found entity 1: scfifo_7ba1" {  } { { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/scfifo_7ba1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799444934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799444934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7ba1 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated " "Elaborating entity \"scfifo_7ba1\" for hierarchy \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799444949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q2a1 " "Found entity 1: a_dpfifo_q2a1" {  } { { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/a_dpfifo_q2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799444982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799444982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q2a1 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo " "Elaborating entity \"a_dpfifo_q2a1\" for hierarchy \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\"" {  } { { "db/scfifo_7ba1.tdf" "dpfifo" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/scfifo_7ba1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799444982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n3i1 " "Found entity 1: altsyncram_n3i1" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/altsyncram_n3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799445045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799445045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n3i1 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram " "Elaborating entity \"altsyncram_n3i1\" for hierarchy \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\"" {  } { { "db/a_dpfifo_q2a1.tdf" "FIFOram" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/a_dpfifo_q2a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799445060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799445108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799445108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_q2a1.tdf" "almost_full_comparer" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/a_dpfifo_q2a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799445123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_q2a1.tdf" "three_comparison" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/a_dpfifo_q2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799445139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799445202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799445202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_q2a1.tdf" "rd_ptr_msb" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/a_dpfifo_q2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799445202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/cntr_u27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799445269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799445269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_q2a1.tdf" "usedw_counter" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/a_dpfifo_q2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799445281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799445328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799445328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_q2a1.tdf" "wr_ptr" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/a_dpfifo_q2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799445344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "Audio Output/Internals/Audio_Controller.v" "Audio_Out_Serializer" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Audio_Controller.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799445605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock " "Elaborating entity \"Audio_Clock\" for hierarchy \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\"" {  } { { "Audio Output/Internals/Audio_Controller.v" "Audio_Clock" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Audio_Controller.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799446071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "Audio Output/Internals/Audio_Clock.v" "altpll_component" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Audio_Clock.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799446103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborated megafunction instantiation \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "Audio Output/Internals/Audio_Clock.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Audio_Clock.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799446103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Instantiated megafunction \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Audio_Clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Audio_Clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799446103 ""}  } { { "Audio Output/Internals/Audio_Clock.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Audio_Clock.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701799446103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/audio_clock_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/audio_clock_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock_altpll " "Found entity 1: Audio_Clock_altpll" {  } { { "db/audio_clock_altpll.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/audio_clock_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799446171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799446171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock_altpll FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated " "Elaborating entity \"Audio_Clock_altpll\" for hierarchy \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799446181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avconf FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc " "Elaborating entity \"avconf\" for hierarchy \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\"" {  } { { "Audio Output/DE1_SoC_Audio_Example.v" "avc" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/DE1_SoC_Audio_Example.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799446197 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(68) " "Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16)" {  } { { "Audio Output/Internals/avconf.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/avconf.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799446197 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 avconf.v(119) " "Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6)" {  } { { "Audio Output/Internals/avconf.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/avconf.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799446197 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(137) " "Verilog HDL assignment warning at avconf.v(137): truncated value with size 32 to match size of target (16)" {  } { { "Audio Output/Internals/avconf.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/avconf.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799446197 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "avconf.v(131) " "Verilog HDL Case Statement warning at avconf.v(131): incomplete case statement has no default case item" {  } { { "Audio Output/Internals/avconf.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/avconf.v" 131 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701799446197 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|I2C_Controller:u0\"" {  } { { "Audio Output/Internals/avconf.v" "u0" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/avconf.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799446197 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(79) " "Verilog HDL assignment warning at I2C_Controller.v(79): truncated value with size 32 to match size of target (1)" {  } { { "Audio Output/Internals/I2C_Controller.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/I2C_Controller.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799446197 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "Audio Output/Internals/I2C_Controller.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799446197 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(91) " "Verilog HDL assignment warning at I2C_Controller.v(91): truncated value with size 32 to match size of target (6)" {  } { { "Audio Output/Internals/I2C_Controller.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/I2C_Controller.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799446197 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|hex_decoder:x4 " "Elaborating entity \"hex_decoder\" for hierarchy \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|hex_decoder:x4\"" {  } { { "GameplayState.v" "x4" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/GameplayState.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799446213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RandomNumber FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RandomNumber:randy " "Elaborating entity \"RandomNumber\" for hierarchy \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RandomNumber:randy\"" {  } { { "GameplayState.v" "randy" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/GameplayState.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799446213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RateDividerDemo FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RateDividerDemo:rat5 " "Elaborating entity \"RateDividerDemo\" for hierarchy \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RateDividerDemo:rat5\"" {  } { { "GameplayState.v" "rat5" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/GameplayState.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799446228 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Music_Player.v(180) " "Verilog HDL assignment warning at Music_Player.v(180): truncated value with size 32 to match size of target (28)" {  } { { "Audio Output/Music_Player.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799446228 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Music_Player.v(181) " "Verilog HDL assignment warning at Music_Player.v(181): truncated value with size 32 to match size of target (28)" {  } { { "Audio Output/Music_Player.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799446228 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Music_Player.v(182) " "Verilog HDL assignment warning at Music_Player.v(182): truncated value with size 32 to match size of target (28)" {  } { { "Audio Output/Music_Player.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799446228 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Music_Player.v(183) " "Verilog HDL assignment warning at Music_Player.v(183): truncated value with size 32 to match size of target (28)" {  } { { "Audio Output/Music_Player.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799446228 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Music_Player.v(189) " "Verilog HDL assignment warning at Music_Player.v(189): truncated value with size 32 to match size of target (28)" {  } { { "Audio Output/Music_Player.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701799446228 "|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CombinedWrapper FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|CombinedWrapper:comby " "Elaborating entity \"CombinedWrapper\" for hierarchy \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|CombinedWrapper:comby\"" {  } { { "GameplayState.v" "comby" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/GameplayState.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799446228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ScoreUpdater FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|CombinedWrapper:comby\|ScoreUpdater:ScoreUpdaterInstance " "Elaborating entity \"ScoreUpdater\" for hierarchy \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|CombinedWrapper:comby\|ScoreUpdater:ScoreUpdaterInstance\"" {  } { { "Game Logic/CombinedWrapper.v" "ScoreUpdaterInstance" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Game Logic/CombinedWrapper.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799446228 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|Ram0 " "RAM logic \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "Audio Output/Internals/avconf.v" "Ram0" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/avconf.v" 131 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1701799446859 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1701799446859 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RateDividerDemo:rat5\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RateDividerDemo:rat5\|Div4\"" {  } { { "Audio Output/Music_Player.v" "Div4" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 183 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701799461438 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RateDividerDemo:rat5\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RateDividerDemo:rat5\|Div0\"" {  } { { "Audio Output/Music_Player.v" "Div0" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 180 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701799461438 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RateDividerDemo:rat5\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RateDividerDemo:rat5\|Div1\"" {  } { { "Audio Output/Music_Player.v" "Div1" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 181 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701799461438 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RateDividerDemo:rat5\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RateDividerDemo:rat5\|Div2\"" {  } { { "Audio Output/Music_Player.v" "Div2" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 181 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701799461438 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RateDividerDemo:rat5\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RateDividerDemo:rat5\|Div5\"" {  } { { "Audio Output/Music_Player.v" "Div5" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 183 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701799461438 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RateDividerDemo:rat5\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RateDividerDemo:rat5\|Div3\"" {  } { { "Audio Output/Music_Player.v" "Div3" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 182 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701799461438 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|RateDividerDemo:rat1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|RateDividerDemo:rat1\|Div0\"" {  } { { "Audio Output/Music_Player.v" "Div0" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 180 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701799461438 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|RateDividerDemo:rat1\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|RateDividerDemo:rat1\|Div2\"" {  } { { "Audio Output/Music_Player.v" "Div2" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 181 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701799461438 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|RateDividerDemo:rat1\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|RateDividerDemo:rat1\|Div5\"" {  } { { "Audio Output/Music_Player.v" "Div5" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 183 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701799461438 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|RateDividerDemo:rat1\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|RateDividerDemo:rat1\|Div3\"" {  } { { "Audio Output/Music_Player.v" "Div3" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 182 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701799461438 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701799461438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RateDividerDemo:rat5\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RateDividerDemo:rat5\|lpm_divide:Div4\"" {  } { { "Audio Output/Music_Player.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 183 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799461532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RateDividerDemo:rat5\|lpm_divide:Div4 " "Instantiated megafunction \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RateDividerDemo:rat5\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799461532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799461532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799461532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799461532 ""}  } { { "Audio Output/Music_Player.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 183 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701799461532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mbm " "Found entity 1: lpm_divide_mbm" {  } { { "db/lpm_divide_mbm.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/lpm_divide_mbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799461611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799461611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799461658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799461658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/alt_u_div_uve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799461737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799461737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RateDividerDemo:rat5\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RateDividerDemo:rat5\|lpm_divide:Div0\"" {  } { { "Audio Output/Music_Player.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 180 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799461792 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RateDividerDemo:rat5\|lpm_divide:Div0 " "Instantiated megafunction \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RateDividerDemo:rat5\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 28 " "Parameter \"LPM_WIDTHN\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799461792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799461792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799461792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799461792 ""}  } { { "Audio Output/Music_Player.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 180 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701799461792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bdm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bdm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bdm " "Found entity 1: lpm_divide_bdm" {  } { { "db/lpm_divide_bdm.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/lpm_divide_bdm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799461863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799461863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hnh " "Found entity 1: sign_div_unsign_hnh" {  } { { "db/sign_div_unsign_hnh.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/sign_div_unsign_hnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799461917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799461917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_73f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_73f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_73f " "Found entity 1: alt_u_div_73f" {  } { { "db/alt_u_div_73f.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/alt_u_div_73f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799462012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799462012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RateDividerDemo:rat5\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RateDividerDemo:rat5\|lpm_divide:Div1\"" {  } { { "Audio Output/Music_Player.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 181 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799462074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RateDividerDemo:rat5\|lpm_divide:Div1 " "Instantiated megafunction \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RateDividerDemo:rat5\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 18 " "Parameter \"LPM_WIDTHN\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799462074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799462074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799462074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799462074 ""}  } { { "Audio Output/Music_Player.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 181 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701799462074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_obm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_obm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_obm " "Found entity 1: lpm_divide_obm" {  } { { "db/lpm_divide_obm.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/lpm_divide_obm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799462137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799462137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/sign_div_unsign_ulh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799462201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799462201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_20f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_20f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_20f " "Found entity 1: alt_u_div_20f" {  } { { "db/alt_u_div_20f.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/alt_u_div_20f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799462280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799462280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RateDividerDemo:rat5\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RateDividerDemo:rat5\|lpm_divide:Div2\"" {  } { { "Audio Output/Music_Player.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 181 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799462343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RateDividerDemo:rat5\|lpm_divide:Div2 " "Instantiated megafunction \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RateDividerDemo:rat5\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 29 " "Parameter \"LPM_WIDTHN\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799462343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 18 " "Parameter \"LPM_WIDTHD\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799462343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799462343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799462343 ""}  } { { "Audio Output/Music_Player.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 181 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701799462343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ddm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ddm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ddm " "Found entity 1: lpm_divide_ddm" {  } { { "db/lpm_divide_ddm.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/lpm_divide_ddm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799462406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799462406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_jnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_jnh " "Found entity 1: sign_div_unsign_jnh" {  } { { "db/sign_div_unsign_jnh.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/sign_div_unsign_jnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799462469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799462469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c3f " "Found entity 1: alt_u_div_c3f" {  } { { "db/alt_u_div_c3f.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/alt_u_div_c3f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799462532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799462532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RateDividerDemo:rat5\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RateDividerDemo:rat5\|lpm_divide:Div5\"" {  } { { "Audio Output/Music_Player.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 183 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799462580 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RateDividerDemo:rat5\|lpm_divide:Div5 " "Instantiated megafunction \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RateDividerDemo:rat5\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 27 " "Parameter \"LPM_WIDTHN\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799462580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799462580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799462580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799462580 ""}  } { { "Audio Output/Music_Player.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 183 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701799462580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cdm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cdm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cdm " "Found entity 1: lpm_divide_cdm" {  } { { "db/lpm_divide_cdm.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/lpm_divide_cdm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799462643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799462643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_inh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_inh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_inh " "Found entity 1: sign_div_unsign_inh" {  } { { "db/sign_div_unsign_inh.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/sign_div_unsign_inh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799462690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799462690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_83f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_83f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_83f " "Found entity 1: alt_u_div_83f" {  } { { "db/alt_u_div_83f.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/alt_u_div_83f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799462768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799462768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RateDividerDemo:rat5\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RateDividerDemo:rat5\|lpm_divide:Div3\"" {  } { { "Audio Output/Music_Player.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 182 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799462824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RateDividerDemo:rat5\|lpm_divide:Div3 " "Instantiated megafunction \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|RateDividerDemo:rat5\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 27 " "Parameter \"LPM_WIDTHN\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799462824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799462824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799462824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799462824 ""}  } { { "Audio Output/Music_Player.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 182 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701799462824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9dm " "Found entity 1: lpm_divide_9dm" {  } { { "db/lpm_divide_9dm.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/lpm_divide_9dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799462887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799462887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fnh " "Found entity 1: sign_div_unsign_fnh" {  } { { "db/sign_div_unsign_fnh.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/sign_div_unsign_fnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799462927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799462927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_43f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_43f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_43f " "Found entity 1: alt_u_div_43f" {  } { { "db/alt_u_div_43f.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/alt_u_div_43f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799463003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799463003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|RateDividerDemo:rat1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|RateDividerDemo:rat1\|lpm_divide:Div0\"" {  } { { "Audio Output/Music_Player.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 180 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799463038 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|RateDividerDemo:rat1\|lpm_divide:Div0 " "Instantiated megafunction \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|RateDividerDemo:rat1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799463038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799463038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799463038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799463038 ""}  } { { "Audio Output/Music_Player.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 180 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701799463038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7dm " "Found entity 1: lpm_divide_7dm" {  } { { "db/lpm_divide_7dm.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/lpm_divide_7dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799463116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799463116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799463163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799463163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_03f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_03f " "Found entity 1: alt_u_div_03f" {  } { { "db/alt_u_div_03f.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/alt_u_div_03f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799463242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799463242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|RateDividerDemo:rat1\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|RateDividerDemo:rat1\|lpm_divide:Div2\"" {  } { { "Audio Output/Music_Player.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 181 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799463289 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|RateDividerDemo:rat1\|lpm_divide:Div2 " "Instantiated megafunction \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|RateDividerDemo:rat1\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 26 " "Parameter \"LPM_WIDTHN\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799463289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 18 " "Parameter \"LPM_WIDTHD\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799463289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799463289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799463289 ""}  } { { "Audio Output/Music_Player.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 181 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701799463289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_adm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_adm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_adm " "Found entity 1: lpm_divide_adm" {  } { { "db/lpm_divide_adm.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/lpm_divide_adm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799463335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799463335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_gnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_gnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_gnh " "Found entity 1: sign_div_unsign_gnh" {  } { { "db/sign_div_unsign_gnh.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/sign_div_unsign_gnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799463383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799463383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_63f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_63f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_63f " "Found entity 1: alt_u_div_63f" {  } { { "db/alt_u_div_63f.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/alt_u_div_63f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799463461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799463461 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|RateDividerDemo:rat1\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|RateDividerDemo:rat1\|lpm_divide:Div5\"" {  } { { "Audio Output/Music_Player.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 183 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799463508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|RateDividerDemo:rat1\|lpm_divide:Div5 " "Instantiated megafunction \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|RateDividerDemo:rat1\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799463508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799463508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799463508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799463508 ""}  } { { "Audio Output/Music_Player.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 183 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701799463508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8dm " "Found entity 1: lpm_divide_8dm" {  } { { "db/lpm_divide_8dm.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/lpm_divide_8dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799463571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799463571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_enh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_enh " "Found entity 1: sign_div_unsign_enh" {  } { { "db/sign_div_unsign_enh.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/sign_div_unsign_enh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799463605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799463605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_13f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_13f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_13f " "Found entity 1: alt_u_div_13f" {  } { { "db/alt_u_div_13f.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/alt_u_div_13f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799463681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799463681 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|RateDividerDemo:rat1\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|RateDividerDemo:rat1\|lpm_divide:Div3\"" {  } { { "Audio Output/Music_Player.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 182 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799463729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|RateDividerDemo:rat1\|lpm_divide:Div3 " "Instantiated megafunction \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|RateDividerDemo:rat1\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799463729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799463729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799463729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701799463729 ""}  } { { "Audio Output/Music_Player.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v" 182 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701799463729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6dm " "Found entity 1: lpm_divide_6dm" {  } { { "db/lpm_divide_6dm.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/lpm_divide_6dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799463792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799463792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/sign_div_unsign_cnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799463838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799463838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u2f " "Found entity 1: alt_u_div_u2f" {  } { { "db/alt_u_div_u2f.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/alt_u_div_u2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701799463913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799463913 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701799464806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateSample:fsm_inst\|next_state\[1\] " "Latch FiniteStateSample:fsm_inst\|next_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PulseGenerator:key1_pulse_gen\|pulse " "Ports D and ENA on the latch are fed by the same signal PulseGenerator:key1_pulse_gen\|pulse" {  } { { "PulseGenerator.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/PulseGenerator.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701799464925 ""}  } { { "FiniteStateSample.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FiniteStateSample.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701799464925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateSample:fsm_inst\|next_state\[0\] " "Latch FiniteStateSample:fsm_inst\|next_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateSample:fsm_inst\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FiniteStateSample:fsm_inst\|state\[1\]" {  } { { "FiniteStateSample.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FiniteStateSample.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701799464925 ""}  } { { "FiniteStateSample.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FiniteStateSample.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701799464925 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "FSS_top_level.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701799487888 "|FSS_top_level|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "FSS_top_level.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701799487888 "|FSS_top_level|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "FSS_top_level.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701799487888 "|FSS_top_level|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "FSS_top_level.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701799487888 "|FSS_top_level|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "FSS_top_level.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701799487888 "|FSS_top_level|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701799487888 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701799488193 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "50 " "50 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701799491414 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/output_files/FSM_proj.map.smsg " "Generated suppressed messages file C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/output_files/FSM_proj.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799491666 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 2 0 0 " "Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701799492674 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701799492674 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1701799492910 ""}  } { { "db/audio_clock_altpll.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/audio_clock_altpll.v" 62 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1701799492910 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1701799492926 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1701799492926 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "FSS_top_level.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701799493283 "|FSS_top_level|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "FSS_top_level.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701799493283 "|FSS_top_level|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "FSS_top_level.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701799493283 "|FSS_top_level|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "FSS_top_level.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701799493283 "|FSS_top_level|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "FSS_top_level.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701799493283 "|FSS_top_level|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "FSS_top_level.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701799493283 "|FSS_top_level|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "FSS_top_level.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701799493283 "|FSS_top_level|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "FSS_top_level.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701799493283 "|FSS_top_level|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "FSS_top_level.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701799493283 "|FSS_top_level|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701799493283 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8070 " "Implemented 8070 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701799493304 ""} { "Info" "ICUT_CUT_TM_OPINS" "84 " "Implemented 84 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701799493304 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "6 " "Implemented 6 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1701799493304 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7816 " "Implemented 7816 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701799493304 ""} { "Info" "ICUT_CUT_TM_RAMS" "146 " "Implemented 146 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701799493304 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1701799493304 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701799493304 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 589 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 589 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5042 " "Peak virtual memory: 5042 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701799493360 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 05 13:04:53 2023 " "Processing ended: Tue Dec 05 13:04:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701799493360 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701799493360 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701799493360 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701799493360 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701799494952 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701799494968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 05 13:04:54 2023 " "Processing started: Tue Dec 05 13:04:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701799494968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701799494968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FSM_proj -c FSM_proj " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FSM_proj -c FSM_proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701799494968 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701799495321 ""}
{ "Info" "0" "" "Project  = FSM_proj" {  } {  } 0 0 "Project  = FSM_proj" 0 0 "Fitter" 0 0 1701799495321 ""}
{ "Info" "0" "" "Revision = FSM_proj" {  } {  } 0 0 "Revision = FSM_proj" 0 0 "Fitter" 0 0 1701799495321 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701799495574 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701799495574 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FSM_proj 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"FSM_proj\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701799495622 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701799495670 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701799495670 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1701799495748 ""}  } { { "db/audio_clock_altpll.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/audio_clock_altpll.v" 62 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1701799495748 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1701799495766 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1701799495795 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1701799495795 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1701799495811 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701799496222 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701799496255 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701799496823 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1701799496949 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1701799505185 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1701799505343 ""} { "Info" "ICCLK_PLL_NAME" "FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1701799505343 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1701799505343 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 1 global CLKCTRL_G1 " "FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 with 1 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1701799505476 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|clk\[0\]~CLKENA0 40 global CLKCTRL_G4 " "FiniteStateSample:fsm_inst\|TopVGA:topy\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|clk\[0\]~CLKENA0 with 40 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1701799505476 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1701799505476 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1018 global CLKCTRL_G0 " "CLOCK_50~inputCLKENA0 with 1018 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1701799505476 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1701799505476 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701799505476 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1701799506676 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FSM_proj.sdc " "Synopsys Design Constraints File file not found: 'FSM_proj.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701799506676 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701799506686 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701799506708 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fsm_inst\|gameplayState_inst\|mop\|DE1_SoC_Audio_Example\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fsm_inst\|gameplayState_inst\|mop\|DE1_SoC_Audio_Example\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701799506723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701799506723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701799506723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701799506723 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1701799506723 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701799506755 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1701799506755 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701799506755 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701799506886 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701799506886 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701799506896 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701799506896 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701799506896 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701799506896 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701799507338 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701799507354 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701799507354 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701799507559 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1701799507559 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701799507575 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701799511373 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1701799512340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:39 " "Fitter placement preparation operations ending: elapsed time is 00:00:39" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701799550826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701799602015 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701799609630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701799609630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701799611620 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X22_Y11 X32_Y22 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22" {  } { { "loc" "" { Generic "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22"} { { 12 { 0 ""} 22 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701799618630 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701799618630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701799630685 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701799630685 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:16 " "Fitter routing operations ending: elapsed time is 00:00:16" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701799630700 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.52 " "Total time spent on timing analysis during the Fitter is 9.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701799640732 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701799640810 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701799642570 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701799642570 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701799644278 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701799654561 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1701799654982 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "3 " "Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "FSS_top_level.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701799655013 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "FSS_top_level.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701799655013 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "FSS_top_level.v" "" { Text "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701799655013 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1701799655013 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/output_files/FSM_proj.fit.smsg " "Generated suppressed messages file C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/output_files/FSM_proj.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701799655390 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 165 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 165 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8001 " "Peak virtual memory: 8001 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701799657419 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 05 13:07:37 2023 " "Processing ended: Tue Dec 05 13:07:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701799657419 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:43 " "Elapsed time: 00:02:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701799657419 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:40 " "Total CPU time (on all processors): 00:05:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701799657419 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701799657419 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701799658743 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701799658743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 05 13:07:38 2023 " "Processing started: Tue Dec 05 13:07:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701799658743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701799658743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FSM_proj -c FSM_proj " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FSM_proj -c FSM_proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701799658743 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1701799660309 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701799667028 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4897 " "Peak virtual memory: 4897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701799667543 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 05 13:07:47 2023 " "Processing ended: Tue Dec 05 13:07:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701799667543 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701799667543 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701799667543 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701799667543 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701799668208 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701799669086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701799669086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 05 13:07:48 2023 " "Processing started: Tue Dec 05 13:07:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701799669086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701799669086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FSM_proj -c FSM_proj " "Command: quartus_sta FSM_proj -c FSM_proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701799669086 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1701799669386 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701799671167 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701799671167 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701799671198 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701799671198 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1701799671861 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FSM_proj.sdc " "Synopsys Design Constraints File file not found: 'FSM_proj.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701799672011 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701799672011 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1701799672042 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fsm_inst\|gameplayState_inst\|mop\|DE1_SoC_Audio_Example\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 24 -duty_cycle 50.00 -name \{fsm_inst\|gameplayState_inst\|mop\|DE1_SoC_Audio_Example\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{fsm_inst\|gameplayState_inst\|mop\|DE1_SoC_Audio_Example\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{fsm_inst\|gameplayState_inst\|mop\|DE1_SoC_Audio_Example\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 24 -duty_cycle 50.00 -name \{fsm_inst\|gameplayState_inst\|mop\|DE1_SoC_Audio_Example\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{fsm_inst\|gameplayState_inst\|mop\|DE1_SoC_Audio_Example\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1701799672042 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1701799672042 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1701799672042 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701799672042 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701799672042 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[9\] SW\[9\] " "create_clock -period 1.000 -name SW\[9\] SW\[9\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701799672042 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " "create_clock -period 1.000 -name FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701799672042 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701799672042 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fsm_inst\|gameplayState_inst\|mop\|DE1_SoC_Audio_Example\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fsm_inst\|gameplayState_inst\|mop\|DE1_SoC_Audio_Example\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701799672058 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701799672058 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701799672058 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701799672058 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701799672058 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701799672074 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701799672090 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701799672090 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701799672090 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701799672294 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701799672294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -57.541 " "Worst-case setup slack is -57.541" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799672294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799672294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -57.541           -2074.911 CLOCK_50  " "  -57.541           -2074.911 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799672294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.740            -268.291 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "   -5.740            -268.291 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799672294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.794              -7.374 SW\[9\]  " "   -3.794              -7.374 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799672294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.859               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   34.859               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799672294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701799672294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.312 " "Worst-case hold slack is -0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799672309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799672309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.312              -0.611 CLOCK_50  " "   -0.312              -0.611 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799672309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.319               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799672309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "    0.322               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799672309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.278               0.000 SW\[9\]  " "    1.278               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799672309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701799672309 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.787 " "Worst-case recovery slack is -5.787" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799672325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799672325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.787            -185.179 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "   -5.787            -185.179 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799672325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.565             -88.587 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -3.565             -88.587 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799672325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.951            -162.564 CLOCK_50  " "   -2.951            -162.564 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799672325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701799672325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.784 " "Worst-case removal slack is 0.784" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799672325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799672325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.784               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.784               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799672325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.788               0.000 CLOCK_50  " "    0.788               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799672325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.729               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "    3.729               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799672325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701799672325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799672325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799672325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -37.343 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "   -0.394             -37.343 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799672325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 SW\[9\]  " "    0.112               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799672325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799672325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.829               0.000 CLOCK_50  " "    8.829               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799672325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.773               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.773               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799672325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701799672325 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701799672356 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701799672356 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701799672356 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701799672356 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 32.625 ns " "Worst Case Available Settling Time: 32.625 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701799672356 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701799672356 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701799672356 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701799672356 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701799672404 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701799674915 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fsm_inst\|gameplayState_inst\|mop\|DE1_SoC_Audio_Example\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fsm_inst\|gameplayState_inst\|mop\|DE1_SoC_Audio_Example\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701799675238 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701799675238 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701799675238 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701799675238 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701799675238 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701799675253 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701799675317 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701799675317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -58.774 " "Worst-case setup slack is -58.774" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799675317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799675317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -58.774           -2057.352 CLOCK_50  " "  -58.774           -2057.352 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799675317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.699            -266.719 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "   -5.699            -266.719 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799675317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.008              -7.816 SW\[9\]  " "   -4.008              -7.816 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799675317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.942               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   34.942               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799675317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701799675317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.545 " "Worst-case hold slack is -0.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799675348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799675348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.545              -1.082 CLOCK_50  " "   -0.545              -1.082 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799675348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.299               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799675348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "    0.319               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799675348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.427               0.000 SW\[9\]  " "    1.427               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799675348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701799675348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.827 " "Worst-case recovery slack is -5.827" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799675348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799675348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.827            -187.121 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "   -5.827            -187.121 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799675348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.346             -83.086 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -3.346             -83.086 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799675348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.589            -142.657 CLOCK_50  " "   -2.589            -142.657 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799675348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701799675348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.390 " "Worst-case removal slack is 0.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799675364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799675364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 CLOCK_50  " "    0.390               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799675364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.533               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.533               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799675364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.819               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "    3.819               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799675364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701799675364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799675364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799675364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -37.021 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "   -0.394             -37.021 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799675364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 SW\[9\]  " "    0.094               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799675364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799675364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.781               0.000 CLOCK_50  " "    8.781               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799675364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.754               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.754               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799675364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701799675364 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701799675396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701799675396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701799675396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701799675396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 32.885 ns " "Worst Case Available Settling Time: 32.885 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701799675396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701799675396 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701799675396 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701799675396 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701799675570 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701799678001 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fsm_inst\|gameplayState_inst\|mop\|DE1_SoC_Audio_Example\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fsm_inst\|gameplayState_inst\|mop\|DE1_SoC_Audio_Example\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701799678349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701799678349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701799678349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701799678349 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701799678349 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701799678363 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701799678379 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701799678379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.697 " "Worst-case setup slack is -23.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.697            -853.266 CLOCK_50  " "  -23.697            -853.266 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.098            -139.463 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "   -3.098            -139.463 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.589              -3.090 SW\[9\]  " "   -1.589              -3.090 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.973               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   36.973               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701799678387 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.116 " "Worst-case hold slack is 0.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "    0.116               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 CLOCK_50  " "    0.129               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.189               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 SW\[9\]  " "    0.440               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701799678395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.207 " "Worst-case recovery slack is -3.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.207            -101.689 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "   -3.207            -101.689 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.394             -59.696 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -2.394             -59.696 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.187            -122.441 CLOCK_50  " "   -2.187            -122.441 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701799678411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.378 " "Worst-case removal slack is 0.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 CLOCK_50  " "    0.378               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.504               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.504               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.996               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "    1.996               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701799678411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.145 " "Worst-case minimum pulse width slack is -0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.145              -0.710 SW\[9\]  " "   -0.145              -0.710 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.019               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "    0.019               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.815               0.000 CLOCK_50  " "    8.815               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.891               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.891               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701799678411 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701799678443 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701799678443 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701799678443 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701799678443 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.956 ns " "Worst Case Available Settling Time: 34.956 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701799678443 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701799678443 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701799678443 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701799678458 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fsm_inst\|gameplayState_inst\|mop\|DE1_SoC_Audio_Example\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fsm_inst\|gameplayState_inst\|mop\|DE1_SoC_Audio_Example\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701799678789 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701799678789 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701799678789 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701799678789 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701799678789 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701799678804 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701799678835 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701799678835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.872 " "Worst-case setup slack is -20.872" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.872            -713.526 CLOCK_50  " "  -20.872            -713.526 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.925            -129.217 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "   -2.925            -129.217 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.545              -3.003 SW\[9\]  " "   -1.545              -3.003 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.245               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   37.245               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701799678835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.005 " "Worst-case hold slack is -0.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.005              -0.016 CLOCK_50  " "   -0.005              -0.016 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "    0.099               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.171               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499               0.000 SW\[9\]  " "    0.499               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701799678851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.043 " "Worst-case recovery slack is -3.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.043             -96.917 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "   -3.043             -96.917 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.177             -54.272 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -2.177             -54.272 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.820            -102.826 CLOCK_50  " "   -1.820            -102.826 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701799678867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.104 " "Worst-case removal slack is 0.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 CLOCK_50  " "    0.104               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.323               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.958               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "    1.958               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701799678867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.145 " "Worst-case minimum pulse width slack is -0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.145              -0.764 SW\[9\]  " "   -0.145              -0.764 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.047               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK  " "    0.047               0.000 FiniteStateSample:fsm_inst\|GameplayState:gameplayState_inst\|Music_Player:mop\|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.808               0.000 CLOCK_50  " "    8.808               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.888               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.888               0.000 fsm_inst\|topy\|VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701799678867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701799678867 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701799678899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701799678899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701799678899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701799678899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.472 ns " "Worst Case Available Settling Time: 35.472 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701799678899 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701799678899 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701799678899 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701799680654 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701799680654 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5453 " "Peak virtual memory: 5453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701799680749 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 05 13:08:00 2023 " "Processing ended: Tue Dec 05 13:08:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701799680749 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701799680749 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701799680749 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701799680749 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 762 s " "Quartus Prime Full Compilation was successful. 0 errors, 762 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701799681490 ""}
