Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4_sdx (win64) Build 1806307 Thu Mar  9 15:24:31 MST 2017
| Date         : Thu Aug 27 16:34:43 2020
| Host         : LAPTOP-7SLKK6BV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.166        0.000                      0                  257        0.144        0.000                      0                  257       -0.808       -3.370                       9                   194  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 3.367}        6.734           148.500         
  clk_out2_design_1_clk_wiz_0_0    {0.000 0.673}        1.347           742.500         
  clkfbout_design_1_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                           7.845        0.000                       0                     1  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0          2.166        0.000                      0                  257        0.144        0.000                      0                  257        2.867        0.000                       0                   179  
  clk_out2_design_1_clk_wiz_0_0                                                                                                                                                     -0.808       -3.370                       9                    10  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.166ns  (required time - arrival time)
  Source:                 design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 0.952ns (21.524%)  route 3.471ns (78.476%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 8.590 - 6.734 ) 
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         2.048     2.051    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X111Y119       FDRE                                         r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y119       FDRE (Prop_fdre_C_Q)         0.456     2.507 r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[1]/Q
                         net (fo=13, routed)          1.440     3.947    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg_n_0_[1]
    SLICE_X113Y119       LUT6 (Prop_lut6_I0_O)        0.124     4.071 r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[4]_i_7__0/O
                         net (fo=4, routed)           0.848     4.920    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[4]_i_7__0_n_0
    SLICE_X112Y118       LUT2 (Prop_lut2_I1_O)        0.124     5.044 r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[3]_i_4__1/O
                         net (fo=2, routed)           0.682     5.725    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[3]_i_4__1_n_0
    SLICE_X112Y118       LUT6 (Prop_lut6_I5_O)        0.124     5.849 r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[3]_i_5__0/O
                         net (fo=1, routed)           0.501     6.350    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[3]_i_5__0_n_0
    SLICE_X113Y118       LUT6 (Prop_lut6_I5_O)        0.124     6.474 r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[3]_i_1__1/O
                         net (fo=1, routed)           0.000     6.474    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t[3]
    SLICE_X113Y118       FDRE                                         r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     8.346    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         1.853     8.590    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X113Y118       FDRE                                         r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[3]/C
                         clock pessimism              0.172     8.762    
                         clock uncertainty           -0.153     8.609    
    SLICE_X113Y118       FDRE (Setup_fdre_C_D)        0.031     8.640    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.640    
                         arrival time                          -6.474    
  -------------------------------------------------------------------
                         slack                                  2.166    

Slack (MET) :             2.235ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TIMING_0/inst/ver_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/VGA_TIMING_0/inst/po_vga_g_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 1.873ns (42.551%)  route 2.529ns (57.449%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.851ns = ( 8.585 - 6.734 ) 
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         2.044     2.047    design_1_i/VGA_TIMING_0/inst/sclk
    SLICE_X106Y121       FDCE                                         r  design_1_i/VGA_TIMING_0/inst/ver_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDCE (Prop_fdce_C_Q)         0.456     2.503 f  design_1_i/VGA_TIMING_0/inst/ver_cnt_reg[1]/Q
                         net (fo=4, routed)           0.740     3.243    design_1_i/VGA_TIMING_0/inst/ver_cnt_reg[1]
    SLICE_X107Y119       LUT1 (Prop_lut1_I0_O)        0.124     3.367 r  design_1_i/VGA_TIMING_0/inst/v_act_num0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.367    design_1_i/VGA_TIMING_0/inst/v_act_num0_carry_i_4_n_0
    SLICE_X107Y119       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.899 r  design_1_i/VGA_TIMING_0/inst/v_act_num0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.899    design_1_i/VGA_TIMING_0/inst/v_act_num0_carry_n_0
    SLICE_X107Y120       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.233 f  design_1_i/VGA_TIMING_0/inst/v_act_num0_carry__0/O[1]
                         net (fo=3, routed)           0.834     5.067    design_1_i/VGA_TIMING_0/inst/v_act_num0_carry__0_n_6
    SLICE_X106Y120       LUT6 (Prop_lut6_I4_O)        0.303     5.370 r  design_1_i/VGA_TIMING_0/inst/po_vga_g[7]_i_2/O
                         net (fo=2, routed)           0.955     6.325    design_1_i/VGA_TIMING_0/inst/po_vga_g[7]_i_2_n_0
    SLICE_X108Y121       LUT5 (Prop_lut5_I0_O)        0.124     6.449 r  design_1_i/VGA_TIMING_0/inst/po_vga_g[7]_i_1/O
                         net (fo=1, routed)           0.000     6.449    design_1_i/VGA_TIMING_0/inst/po_vga_g[7]_i_1_n_0
    SLICE_X108Y121       FDCE                                         r  design_1_i/VGA_TIMING_0/inst/po_vga_g_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     8.346    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         1.848     8.585    design_1_i/VGA_TIMING_0/inst/sclk
    SLICE_X108Y121       FDCE                                         r  design_1_i/VGA_TIMING_0/inst/po_vga_g_reg[7]/C
                         clock pessimism              0.173     8.758    
                         clock uncertainty           -0.153     8.605    
    SLICE_X108Y121       FDCE (Setup_fdce_C_D)        0.079     8.684    design_1_i/VGA_TIMING_0/inst/po_vga_g_reg[7]
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -6.449    
  -------------------------------------------------------------------
                         slack                                  2.235    

Slack (MET) :             2.350ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TIMING_0/inst/ver_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/VGA_TIMING_0/inst/po_vga_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 2.123ns (50.097%)  route 2.115ns (49.903%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 8.586 - 6.734 ) 
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         2.044     2.047    design_1_i/VGA_TIMING_0/inst/sclk
    SLICE_X106Y121       FDCE                                         r  design_1_i/VGA_TIMING_0/inst/ver_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDCE (Prop_fdce_C_Q)         0.456     2.503 f  design_1_i/VGA_TIMING_0/inst/ver_cnt_reg[1]/Q
                         net (fo=4, routed)           0.740     3.243    design_1_i/VGA_TIMING_0/inst/ver_cnt_reg[1]
    SLICE_X107Y119       LUT1 (Prop_lut1_I0_O)        0.124     3.367 r  design_1_i/VGA_TIMING_0/inst/v_act_num0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.367    design_1_i/VGA_TIMING_0/inst/v_act_num0_carry_i_4_n_0
    SLICE_X107Y119       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.899 r  design_1_i/VGA_TIMING_0/inst/v_act_num0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.899    design_1_i/VGA_TIMING_0/inst/v_act_num0_carry_n_0
    SLICE_X107Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.013 r  design_1_i/VGA_TIMING_0/inst/v_act_num0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.013    design_1_i/VGA_TIMING_0/inst/v_act_num0_carry__0_n_0
    SLICE_X107Y121       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.235 f  design_1_i/VGA_TIMING_0/inst/v_act_num0_carry__1/O[0]
                         net (fo=3, routed)           0.807     5.042    design_1_i/VGA_TIMING_0/inst/v_act_num0_carry__1_n_7
    SLICE_X108Y121       LUT5 (Prop_lut5_I4_O)        0.327     5.369 r  design_1_i/VGA_TIMING_0/inst/po_vga_r[7]_i_5/O
                         net (fo=1, routed)           0.568     5.937    design_1_i/VGA_TIMING_0/inst/po_vga_r[7]_i_5_n_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I5_O)        0.348     6.285 r  design_1_i/VGA_TIMING_0/inst/po_vga_r[7]_i_1/O
                         net (fo=1, routed)           0.000     6.285    design_1_i/VGA_TIMING_0/inst/po_vga_r[7]_i_1_n_0
    SLICE_X106Y120       FDCE                                         r  design_1_i/VGA_TIMING_0/inst/po_vga_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     8.346    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         1.849     8.586    design_1_i/VGA_TIMING_0/inst/sclk
    SLICE_X106Y120       FDCE                                         r  design_1_i/VGA_TIMING_0/inst/po_vga_r_reg[7]/C
                         clock pessimism              0.173     8.759    
                         clock uncertainty           -0.153     8.606    
    SLICE_X106Y120       FDCE (Setup_fdce_C_D)        0.029     8.635    design_1_i/VGA_TIMING_0/inst/po_vga_r_reg[7]
  -------------------------------------------------------------------
                         required time                          8.635    
                         arrival time                          -6.285    
  -------------------------------------------------------------------
                         slack                                  2.350    

Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TIMING_0/inst/ver_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/VGA_TIMING_0/inst/po_vga_b_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 1.873ns (44.042%)  route 2.380ns (55.958%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.851ns = ( 8.585 - 6.734 ) 
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         2.044     2.047    design_1_i/VGA_TIMING_0/inst/sclk
    SLICE_X106Y121       FDCE                                         r  design_1_i/VGA_TIMING_0/inst/ver_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDCE (Prop_fdce_C_Q)         0.456     2.503 f  design_1_i/VGA_TIMING_0/inst/ver_cnt_reg[1]/Q
                         net (fo=4, routed)           0.740     3.243    design_1_i/VGA_TIMING_0/inst/ver_cnt_reg[1]
    SLICE_X107Y119       LUT1 (Prop_lut1_I0_O)        0.124     3.367 r  design_1_i/VGA_TIMING_0/inst/v_act_num0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.367    design_1_i/VGA_TIMING_0/inst/v_act_num0_carry_i_4_n_0
    SLICE_X107Y119       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.899 r  design_1_i/VGA_TIMING_0/inst/v_act_num0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.899    design_1_i/VGA_TIMING_0/inst/v_act_num0_carry_n_0
    SLICE_X107Y120       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.233 r  design_1_i/VGA_TIMING_0/inst/v_act_num0_carry__0/O[1]
                         net (fo=3, routed)           0.834     5.067    design_1_i/VGA_TIMING_0/inst/v_act_num0_carry__0_n_6
    SLICE_X106Y120       LUT6 (Prop_lut6_I4_O)        0.303     5.370 f  design_1_i/VGA_TIMING_0/inst/po_vga_g[7]_i_2/O
                         net (fo=2, routed)           0.806     6.176    design_1_i/VGA_TIMING_0/inst/po_vga_g[7]_i_2_n_0
    SLICE_X108Y121       LUT6 (Prop_lut6_I1_O)        0.124     6.300 r  design_1_i/VGA_TIMING_0/inst/po_vga_b[7]_i_1/O
                         net (fo=1, routed)           0.000     6.300    design_1_i/VGA_TIMING_0/inst/po_vga_b[7]_i_1_n_0
    SLICE_X108Y121       FDCE                                         r  design_1_i/VGA_TIMING_0/inst/po_vga_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     8.346    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         1.848     8.585    design_1_i/VGA_TIMING_0/inst/sclk
    SLICE_X108Y121       FDCE                                         r  design_1_i/VGA_TIMING_0/inst/po_vga_b_reg[7]/C
                         clock pessimism              0.173     8.758    
                         clock uncertainty           -0.153     8.605    
    SLICE_X108Y121       FDCE (Setup_fdce_C_D)        0.077     8.682    design_1_i/VGA_TIMING_0/inst/po_vga_b_reg[7]
  -------------------------------------------------------------------
                         required time                          8.682    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  2.382    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 1.251ns (29.970%)  route 2.923ns (70.030%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 8.586 - 6.734 ) 
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         2.042     2.045    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X112Y123       FDRE                                         r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.478     2.523 r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]/Q
                         net (fo=17, routed)          1.209     3.732    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg_n_0_[0]
    SLICE_X110Y122       LUT2 (Prop_lut2_I1_O)        0.323     4.055 r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[6]_i_2__0/O
                         net (fo=2, routed)           0.595     4.650    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[6]_i_2__0_n_0
    SLICE_X110Y123       LUT6 (Prop_lut6_I5_O)        0.326     4.976 r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[3]_i_4__0/O
                         net (fo=6, routed)           1.119     6.095    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[3]_i_4__0_n_0
    SLICE_X111Y122       LUT6 (Prop_lut6_I1_O)        0.124     6.219 r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[1]_i_1__0/O
                         net (fo=1, routed)           0.000     6.219    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[1]_i_1__0_n_0
    SLICE_X111Y122       FDRE                                         r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     8.346    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         1.849     8.586    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X111Y122       FDRE                                         r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1]/C
                         clock pessimism              0.172     8.758    
                         clock uncertainty           -0.153     8.605    
    SLICE_X111Y122       FDRE (Setup_fdre_C_D)        0.029     8.634    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1]
  -------------------------------------------------------------------
                         required time                          8.634    
                         arrival time                          -6.219    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.567ns  (required time - arrival time)
  Source:                 design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 0.828ns (20.336%)  route 3.244ns (79.664%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 8.590 - 6.734 ) 
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         2.048     2.051    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X111Y119       FDRE                                         r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y119       FDRE (Prop_fdre_C_Q)         0.456     2.507 r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[1]/Q
                         net (fo=13, routed)          1.440     3.947    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg_n_0_[1]
    SLICE_X113Y119       LUT6 (Prop_lut6_I0_O)        0.124     4.071 r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[4]_i_7__0/O
                         net (fo=4, routed)           1.236     5.307    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[4]_i_7__0_n_0
    SLICE_X112Y118       LUT6 (Prop_lut6_I4_O)        0.124     5.431 r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[4]_i_6__1/O
                         net (fo=1, routed)           0.567     5.999    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[4]_i_6__1_n_0
    SLICE_X112Y118       LUT6 (Prop_lut6_I5_O)        0.124     6.123 r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[4]_i_1__1/O
                         net (fo=1, routed)           0.000     6.123    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t[4]
    SLICE_X112Y118       FDRE                                         r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     8.346    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         1.853     8.590    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X112Y118       FDRE                                         r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[4]/C
                         clock pessimism              0.172     8.762    
                         clock uncertainty           -0.153     8.609    
    SLICE_X112Y118       FDRE (Setup_fdre_C_D)        0.081     8.690    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.690    
                         arrival time                          -6.123    
  -------------------------------------------------------------------
                         slack                                  2.567    

Slack (MET) :             2.571ns  (required time - arrival time)
  Source:                 design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 1.251ns (30.612%)  route 2.836ns (69.388%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.851ns = ( 8.585 - 6.734 ) 
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         2.042     2.045    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X112Y123       FDRE                                         r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.478     2.523 r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]/Q
                         net (fo=17, routed)          1.209     3.732    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg_n_0_[0]
    SLICE_X110Y122       LUT2 (Prop_lut2_I1_O)        0.323     4.055 r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[6]_i_2__0/O
                         net (fo=2, routed)           0.595     4.650    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[6]_i_2__0_n_0
    SLICE_X110Y123       LUT6 (Prop_lut6_I5_O)        0.326     4.976 f  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[3]_i_4__0/O
                         net (fo=6, routed)           1.032     6.008    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[3]_i_4__0_n_0
    SLICE_X112Y123       LUT6 (Prop_lut6_I4_O)        0.124     6.132 r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[3]_i_1__0/O
                         net (fo=1, routed)           0.000     6.132    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[3]_i_1__0_n_0
    SLICE_X112Y123       FDRE                                         r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     8.346    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         1.848     8.585    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X112Y123       FDRE                                         r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[3]/C
                         clock pessimism              0.194     8.779    
                         clock uncertainty           -0.153     8.626    
    SLICE_X112Y123       FDRE (Setup_fdre_C_D)        0.077     8.703    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[3]
  -------------------------------------------------------------------
                         required time                          8.703    
                         arrival time                          -6.132    
  -------------------------------------------------------------------
                         slack                                  2.571    

Slack (MET) :             2.581ns  (required time - arrival time)
  Source:                 design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 1.251ns (30.842%)  route 2.805ns (69.158%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 8.586 - 6.734 ) 
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         2.042     2.045    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X112Y123       FDRE                                         r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.478     2.523 r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]/Q
                         net (fo=17, routed)          1.209     3.732    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg_n_0_[0]
    SLICE_X110Y122       LUT2 (Prop_lut2_I1_O)        0.323     4.055 r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[6]_i_2__0/O
                         net (fo=2, routed)           0.595     4.650    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[6]_i_2__0_n_0
    SLICE_X110Y123       LUT6 (Prop_lut6_I5_O)        0.326     4.976 r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[3]_i_4__0/O
                         net (fo=6, routed)           1.001     5.977    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[3]_i_4__0_n_0
    SLICE_X112Y122       LUT6 (Prop_lut6_I4_O)        0.124     6.101 r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[2]_i_1/O
                         net (fo=1, routed)           0.000     6.101    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[2]_i_1_n_0
    SLICE_X112Y122       FDRE                                         r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     8.346    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         1.849     8.586    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X112Y122       FDRE                                         r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2]/C
                         clock pessimism              0.172     8.758    
                         clock uncertainty           -0.153     8.605    
    SLICE_X112Y122       FDRE (Setup_fdre_C_D)        0.077     8.682    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2]
  -------------------------------------------------------------------
                         required time                          8.682    
                         arrival time                          -6.101    
  -------------------------------------------------------------------
                         slack                                  2.581    

Slack (MET) :             2.595ns  (required time - arrival time)
  Source:                 design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 1.120ns (28.002%)  route 2.880ns (71.998%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.851ns = ( 8.585 - 6.734 ) 
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         2.043     2.046    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X112Y122       FDRE                                         r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.518     2.564 r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[2]/Q
                         net (fo=7, routed)           1.034     3.598    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg_n_0_[2]
    SLICE_X112Y125       LUT4 (Prop_lut4_I3_O)        0.150     3.748 r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[3]_i_7/O
                         net (fo=4, routed)           1.166     4.914    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[3]_i_7_n_0
    SLICE_X112Y126       LUT6 (Prop_lut6_I0_O)        0.328     5.242 r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[3]_i_6__0/O
                         net (fo=1, routed)           0.680     5.922    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[3]_i_6__0_n_0
    SLICE_X112Y126       LUT6 (Prop_lut6_I5_O)        0.124     6.046 r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[3]_i_1__0/O
                         net (fo=1, routed)           0.000     6.046    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t[3]
    SLICE_X112Y126       FDRE                                         r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     8.346    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         1.848     8.585    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X112Y126       FDRE                                         r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[3]/C
                         clock pessimism              0.132     8.717    
                         clock uncertainty           -0.153     8.564    
    SLICE_X112Y126       FDRE (Setup_fdre_C_D)        0.077     8.641    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  2.595    

Slack (MET) :             2.648ns  (required time - arrival time)
  Source:                 design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 1.375ns (34.881%)  route 2.567ns (65.119%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.851ns = ( 8.585 - 6.734 ) 
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         2.042     2.045    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X112Y123       FDRE                                         r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.478     2.523 r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]/Q
                         net (fo=17, routed)          1.209     3.732    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg_n_0_[0]
    SLICE_X110Y122       LUT2 (Prop_lut2_I1_O)        0.323     4.055 r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[6]_i_2__0/O
                         net (fo=2, routed)           0.595     4.650    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[6]_i_2__0_n_0
    SLICE_X110Y123       LUT6 (Prop_lut6_I5_O)        0.326     4.976 r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[3]_i_4__0/O
                         net (fo=6, routed)           0.356     5.332    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[3]_i_4__0_n_0
    SLICE_X111Y123       LUT6 (Prop_lut6_I5_O)        0.124     5.456 f  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m[3]_i_2__0/O
                         net (fo=1, routed)           0.407     5.863    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m[3]_i_2__0_n_0
    SLICE_X111Y123       LUT6 (Prop_lut6_I0_O)        0.124     5.987 r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m[3]_i_1__0/O
                         net (fo=1, routed)           0.000     5.987    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m[3]_i_1__0_n_0
    SLICE_X111Y123       FDRE                                         r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     8.346    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         1.848     8.585    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X111Y123       FDRE                                         r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[3]/C
                         clock pessimism              0.172     8.757    
                         clock uncertainty           -0.153     8.604    
    SLICE_X111Y123       FDRE (Setup_fdre_C_D)        0.031     8.635    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[3]
  -------------------------------------------------------------------
                         required time                          8.635    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                  2.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.680%)  route 0.063ns (25.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.708ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         0.706     0.708    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X106Y124       FDRE                                         r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y124       FDRE (Prop_fdre_C_Q)         0.141     0.849 r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[0]/Q
                         net (fo=3, routed)           0.063     0.912    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[0]
    SLICE_X107Y124       LUT6 (Prop_lut6_I3_O)        0.045     0.957 r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d[1]_i_1/O
                         net (fo=1, routed)           0.000     0.957    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d[1]_i_1_n_0
    SLICE_X107Y124       FDRE                                         r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         0.977     0.979    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X107Y124       FDRE                                         r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[1]/C
                         clock pessimism             -0.258     0.721    
    SLICE_X107Y124       FDRE (Hold_fdre_C_D)         0.092     0.813    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.948%)  route 0.092ns (33.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         0.708     0.710    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X111Y123       FDRE                                         r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141     0.851 r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[5]/Q
                         net (fo=6, routed)           0.092     0.943    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/p_0_in6_in
    SLICE_X110Y123       LUT6 (Prop_lut6_I5_O)        0.045     0.988 r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[6]_i_1__1/O
                         net (fo=1, routed)           0.000     0.988    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[6]_i_1__1_n_0
    SLICE_X110Y123       FDRE                                         r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         0.981     0.983    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X110Y123       FDRE                                         r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[6]/C
                         clock pessimism             -0.260     0.723    
    SLICE_X110Y123       FDRE (Hold_fdre_C_D)         0.092     0.815    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (73.999%)  route 0.073ns (26.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         0.708     0.710    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X112Y123       FDRE                                         r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDRE (Prop_fdre_C_Q)         0.164     0.874 r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1]/Q
                         net (fo=8, routed)           0.073     0.948    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg_n_0_[1]
    SLICE_X113Y123       LUT6 (Prop_lut6_I5_O)        0.045     0.993 r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.993    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[1]_i_1__1_n_0
    SLICE_X113Y123       FDRE                                         r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         0.981     0.983    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X113Y123       FDRE                                         r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[1]/C
                         clock pessimism             -0.260     0.723    
    SLICE_X113Y123       FDRE (Hold_fdre_C_D)         0.092     0.815    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TIMING_0/inst/hor_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/VGA_TIMING_0/inst/h_sync_end_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.762%)  route 0.074ns (26.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         0.682     0.684    design_1_i/VGA_TIMING_0/inst/sclk
    SLICE_X104Y121       FDCE                                         r  design_1_i/VGA_TIMING_0/inst/hor_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y121       FDCE (Prop_fdce_C_Q)         0.164     0.848 f  design_1_i/VGA_TIMING_0/inst/hor_cnt_reg[6]/Q
                         net (fo=4, routed)           0.074     0.922    design_1_i/VGA_TIMING_0/inst/hor_cnt_reg[6]
    SLICE_X105Y121       LUT6 (Prop_lut6_I4_O)        0.045     0.967 r  design_1_i/VGA_TIMING_0/inst/h_sync_end_flag_i_1/O
                         net (fo=1, routed)           0.000     0.967    design_1_i/VGA_TIMING_0/inst/h_sync_end_flag
    SLICE_X105Y121       FDCE                                         r  design_1_i/VGA_TIMING_0/inst/h_sync_end_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         0.955     0.957    design_1_i/VGA_TIMING_0/inst/sclk
    SLICE_X105Y121       FDCE                                         r  design_1_i/VGA_TIMING_0/inst/h_sync_end_flag_reg/C
                         clock pessimism             -0.260     0.697    
    SLICE_X105Y121       FDCE (Hold_fdce_C_D)         0.091     0.788    design_1_i/VGA_TIMING_0/inst/h_sync_end_flag_reg
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.204%)  route 0.134ns (41.796%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         0.707     0.709    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X113Y125       FDRE                                         r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.141     0.850 r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[2]/Q
                         net (fo=1, routed)           0.134     0.984    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg_n_0_[2]
    SLICE_X113Y124       LUT5 (Prop_lut5_I3_O)        0.045     1.029 r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.029    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d[2]_i_1__0_n_0
    SLICE_X113Y124       FDSE                                         r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         0.980     0.982    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X113Y124       FDSE                                         r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]/C
                         clock pessimism             -0.238     0.744    
    SLICE_X113Y124       FDSE (Hold_fdse_C_D)         0.092     0.836    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TIMING_0/inst/po_vga_b_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.403%)  route 0.143ns (46.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         0.709     0.711    design_1_i/VGA_TIMING_0/inst/sclk
    SLICE_X108Y121       FDCE                                         r  design_1_i/VGA_TIMING_0/inst/po_vga_b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y121       FDCE (Prop_fdce_C_Q)         0.164     0.875 r  design_1_i/VGA_TIMING_0/inst/po_vga_b_reg[7]/Q
                         net (fo=14, routed)          0.143     1.018    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/VGA_B[7]
    SLICE_X110Y120       FDRE                                         r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         0.985     0.987    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X110Y120       FDRE                                         r  design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[7]/C
                         clock pessimism             -0.238     0.749    
    SLICE_X110Y120       FDRE (Hold_fdre_C_D)         0.070     0.819    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TIMING_0/inst/hor_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/VGA_TIMING_0/inst/hor_end_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.626%)  route 0.096ns (31.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         0.683     0.685    design_1_i/VGA_TIMING_0/inst/sclk
    SLICE_X104Y120       FDCE                                         r  design_1_i/VGA_TIMING_0/inst/hor_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y120       FDCE (Prop_fdce_C_Q)         0.164     0.849 r  design_1_i/VGA_TIMING_0/inst/hor_cnt_reg[2]/Q
                         net (fo=6, routed)           0.096     0.945    design_1_i/VGA_TIMING_0/inst/hor_cnt_reg[2]
    SLICE_X105Y120       LUT6 (Prop_lut6_I3_O)        0.045     0.990 r  design_1_i/VGA_TIMING_0/inst/hor_end_i_1/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/VGA_TIMING_0/inst/hor_end
    SLICE_X105Y120       FDCE                                         r  design_1_i/VGA_TIMING_0/inst/hor_end_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         0.956     0.958    design_1_i/VGA_TIMING_0/inst/sclk
    SLICE_X105Y120       FDCE                                         r  design_1_i/VGA_TIMING_0/inst/hor_end_reg/C
                         clock pessimism             -0.260     0.698    
    SLICE_X105Y120       FDCE (Hold_fdce_C_D)         0.092     0.790    design_1_i/VGA_TIMING_0/inst/hor_end_reg
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TIMING_0/inst/hor_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/VGA_TIMING_0/inst/hor_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.250ns (71.932%)  route 0.098ns (28.068%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         0.683     0.685    design_1_i/VGA_TIMING_0/inst/sclk
    SLICE_X105Y120       FDCE                                         r  design_1_i/VGA_TIMING_0/inst/hor_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y120       FDCE (Prop_fdce_C_Q)         0.141     0.826 f  design_1_i/VGA_TIMING_0/inst/hor_end_reg/Q
                         net (fo=17, routed)          0.098     0.924    design_1_i/VGA_TIMING_0/inst/hor_end_reg_n_0
    SLICE_X104Y120       LUT2 (Prop_lut2_I1_O)        0.045     0.969 r  design_1_i/VGA_TIMING_0/inst/hor_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     0.969    design_1_i/VGA_TIMING_0/inst/hor_cnt[0]_i_3_n_0
    SLICE_X104Y120       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.033 r  design_1_i/VGA_TIMING_0/inst/hor_cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.033    design_1_i/VGA_TIMING_0/inst/hor_cnt_reg[0]_i_1_n_4
    SLICE_X104Y120       FDCE                                         r  design_1_i/VGA_TIMING_0/inst/hor_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         0.956     0.958    design_1_i/VGA_TIMING_0/inst/sclk
    SLICE_X104Y120       FDCE                                         r  design_1_i/VGA_TIMING_0/inst/hor_cnt_reg[3]/C
                         clock pessimism             -0.260     0.698    
    SLICE_X104Y120       FDCE (Hold_fdce_C_D)         0.134     0.832    design_1_i/VGA_TIMING_0/inst/hor_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TIMING_0/inst/hor_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/VGA_TIMING_0/inst/h_sync_start_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.209ns (68.401%)  route 0.097ns (31.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         0.683     0.685    design_1_i/VGA_TIMING_0/inst/sclk
    SLICE_X104Y120       FDCE                                         r  design_1_i/VGA_TIMING_0/inst/hor_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y120       FDCE (Prop_fdce_C_Q)         0.164     0.849 f  design_1_i/VGA_TIMING_0/inst/hor_cnt_reg[2]/Q
                         net (fo=6, routed)           0.097     0.946    design_1_i/VGA_TIMING_0/inst/hor_cnt_reg[2]
    SLICE_X105Y120       LUT6 (Prop_lut6_I2_O)        0.045     0.991 r  design_1_i/VGA_TIMING_0/inst/h_sync_start_flag_i_1/O
                         net (fo=1, routed)           0.000     0.991    design_1_i/VGA_TIMING_0/inst/h_sync_start_flag
    SLICE_X105Y120       FDCE                                         r  design_1_i/VGA_TIMING_0/inst/h_sync_start_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         0.956     0.958    design_1_i/VGA_TIMING_0/inst/sclk
    SLICE_X105Y120       FDCE                                         r  design_1_i/VGA_TIMING_0/inst/h_sync_start_flag_reg/C
                         clock pessimism             -0.260     0.698    
    SLICE_X105Y120       FDCE (Hold_fdce_C_D)         0.091     0.789    design_1_i/VGA_TIMING_0/inst/h_sync_start_flag_reg
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TIMING_0/inst/hor_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/VGA_TIMING_0/inst/hor_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.251ns (71.602%)  route 0.100ns (28.398%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         0.683     0.685    design_1_i/VGA_TIMING_0/inst/sclk
    SLICE_X105Y120       FDCE                                         r  design_1_i/VGA_TIMING_0/inst/hor_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y120       FDCE (Prop_fdce_C_Q)         0.141     0.826 f  design_1_i/VGA_TIMING_0/inst/hor_end_reg/Q
                         net (fo=17, routed)          0.100     0.926    design_1_i/VGA_TIMING_0/inst/hor_end_reg_n_0
    SLICE_X104Y120       LUT2 (Prop_lut2_I1_O)        0.045     0.971 r  design_1_i/VGA_TIMING_0/inst/hor_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     0.971    design_1_i/VGA_TIMING_0/inst/hor_cnt[0]_i_4_n_0
    SLICE_X104Y120       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.036 r  design_1_i/VGA_TIMING_0/inst/hor_cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.036    design_1_i/VGA_TIMING_0/inst/hor_cnt_reg[0]_i_1_n_5
    SLICE_X104Y120       FDCE                                         r  design_1_i/VGA_TIMING_0/inst/hor_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=177, routed)         0.956     0.958    design_1_i/VGA_TIMING_0/inst/sclk
    SLICE_X104Y120       FDCE                                         r  design_1_i/VGA_TIMING_0/inst/hor_cnt_reg[2]/C
                         clock pessimism             -0.260     0.698    
    SLICE_X104Y120       FDCE (Hold_fdce_C_D)         0.134     0.832    design_1_i/VGA_TIMING_0/inst/hor_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y126    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y125    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y120    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y119    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y122    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y121    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y124    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y123    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_slave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X105Y121   design_1_i/VGA_TIMING_0/inst/h_sync_end_flag_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X105Y120   design_1_i/VGA_TIMING_0/inst/h_sync_start_flag_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X104Y120   design_1_i/VGA_TIMING_0/inst/hor_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X107Y119   design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X107Y119   design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X111Y118   design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y118   design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y117   design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y118   design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X108Y125   design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X107Y122   design_1_i/VGA_TIMING_0/inst/v_sync_end_flag_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X108Y122   design_1_i/VGA_TIMING_0/inst/ver_end_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X113Y116   design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.int_rst_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X107Y122   design_1_i/VGA_TIMING_0/inst/v_sync_start_flag_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X106Y127   design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X106Y127   design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X107Y127   design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X107Y127   design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X108Y127   design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X108Y127   design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.808ns,  Total Violation       -3.370ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.347
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.347       -0.808     BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y126    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y125    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y120    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y119    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y122    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y121    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y124    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y123    design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.347       0.098      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.347       212.013    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



