<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="X7Seg_Top.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Adder4bLogic.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="X7Seg.vhi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="X7Seg_Top_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="X7Seg_Top_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="X7Seg_Top_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="X7Seg_Top_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="X7Seg_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="X7Seg_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="X7Seg_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="X7Seg_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="X7Seg_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="X7Seg_top.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="X7Seg_top.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="X7Seg_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="X7Seg_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="X7Seg_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="X7Seg_top_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="X7Seg_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="X7Seg_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="X7Seg_top_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="X7Seg_top_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="X7Seg_top_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="X7Seg_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1684986059" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1684986059">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1684986117" xil_pn:in_ck="6312682882834152138" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1684986117">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Adder1b.vhd"/>
      <outfile xil_pn:name="Adder4bLogic.vhd"/>
      <outfile xil_pn:name="X7Seg.vhd"/>
      <outfile xil_pn:name="X7Seg_Top_tb.vhd"/>
      <outfile xil_pn:name="X7Seg_top.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1684986121" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1195374791277438987" xil_pn:start_ts="1684986121">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1684986121" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4884123726837974323" xil_pn:start_ts="1684986121">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1684986059" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6223747249414657073" xil_pn:start_ts="1684986059">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1684986121" xil_pn:in_ck="6312682882834152138" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1684986121">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Adder1b.vhd"/>
      <outfile xil_pn:name="Adder4bLogic.vhd"/>
      <outfile xil_pn:name="X7Seg.vhd"/>
      <outfile xil_pn:name="X7Seg_Top_tb.vhd"/>
      <outfile xil_pn:name="X7Seg_top.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1684986125" xil_pn:in_ck="6312682882834152138" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6221927938818298152" xil_pn:start_ts="1684986121">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="X7Seg_Top_tb_beh.prj"/>
      <outfile xil_pn:name="X7Seg_Top_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1684988869" xil_pn:in_ck="315450090577340516" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4737041166150243717" xil_pn:start_ts="1684988869">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="X7Seg_Top_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1656006897" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1656006897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656006897" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4511371635445828859" xil_pn:start_ts="1656006897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656006897" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6223747249414657073" xil_pn:start_ts="1656006897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656006897" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1656006897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656006897" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="916889866868799491" xil_pn:start_ts="1656006897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656006897" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1656006897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656006897" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2536009933007936615" xil_pn:start_ts="1656006897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656006911" xil_pn:in_ck="-2476743180973075771" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="4264106251623955980" xil_pn:start_ts="1656006897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="X7Seg_top.lso"/>
      <outfile xil_pn:name="X7Seg_top.ngc"/>
      <outfile xil_pn:name="X7Seg_top.ngr"/>
      <outfile xil_pn:name="X7Seg_top.prj"/>
      <outfile xil_pn:name="X7Seg_top.stx"/>
      <outfile xil_pn:name="X7Seg_top.syr"/>
      <outfile xil_pn:name="X7Seg_top.xst"/>
      <outfile xil_pn:name="X7Seg_top_vhdl.prj"/>
      <outfile xil_pn:name="X7Seg_top_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1655932222" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3209999176752391464" xil_pn:start_ts="1655932222">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1655933074" xil_pn:in_ck="2112098263271459302" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4235238898021587396" xil_pn:start_ts="1655933066">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="X7Seg_top.bld"/>
      <outfile xil_pn:name="X7Seg_top.ngd"/>
      <outfile xil_pn:name="X7Seg_top_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1655933198" xil_pn:in_ck="2112098263271459303" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="3236488012892527759" xil_pn:start_ts="1655933195">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="X7Seg_top_map.map"/>
      <outfile xil_pn:name="X7Seg_top_map.mrp"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
