

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Sun Jun  2 15:38:27 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       W_Col_puf
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.760|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  484001|  484001|  484001|  484001|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                  |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter2_Loop  |  484000|  484000|       250|          -|          -|  1936|    no    |
        | + W_Row_Loop_W_Col_Loop          |     242|     242|        75|         72|          1|     3|    yes   |
        +----------------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      4|       -|      -|    -|
|Expression       |        -|      -|       0|    697|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     421|    962|    -|
|Memory           |        6|      -|      32|      8|    -|
|Multiplexer      |        -|      -|       -|    979|    -|
|Register         |        -|      -|    1723|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        6|      9|    2176|   2646|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      4|       2|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_fadd_32ns_32bkb_U1  |conv_fadd_32ns_32bkb  |        0|      2|  227|  403|    0|
    |conv_fcmp_32ns_32dEe_U3  |conv_fcmp_32ns_32dEe  |        0|      0|   66|  239|    0|
    |conv_fmul_32ns_32cud_U2  |conv_fmul_32ns_32cud  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  421|  962|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |conv_mac_muladd_4eOg_U4  |conv_mac_muladd_4eOg  | i0 + i1 * i2 |
    |conv_mac_muladd_4eOg_U5  |conv_mac_muladd_4eOg  | i0 + i1 * i2 |
    |conv_mac_muladd_4eOg_U6  |conv_mac_muladd_4eOg  | i0 + i1 * i2 |
    |conv_mac_muladd_4eOg_U7  |conv_mac_muladd_4eOg  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_bias_U       |conv_conv_bias       |        0|  32|   8|    0|    16|   32|     1|          512|
    |conv_weights_0_U  |conv_conv_weights_0  |        1|   0|   0|    0|   144|   32|     1|         4608|
    |conv_weights_1_U  |conv_conv_weights_1  |        1|   0|   0|    0|   144|   32|     1|         4608|
    |conv_weights_2_U  |conv_conv_weights_2  |        1|   0|   0|    0|   144|   32|     1|         4608|
    |conv_weights_3_U  |conv_conv_weights_3  |        1|   0|   0|    0|   144|   32|     1|         4608|
    |conv_weights_4_U  |conv_conv_weights_4  |        1|   0|   0|    0|   144|   32|     1|         4608|
    |conv_weights_5_U  |conv_conv_weights_5  |        1|   0|   0|    0|   144|   32|     1|         4608|
    +------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                     |        6|  32|   8|    0|   880|  224|     7|        28160|
    +------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_1_fu_1343_p2     |     +    |      0|  0|  15|           1|           9|
    |add_ln18_fu_1318_p2       |     +    |      0|  0|  10|           2|           1|
    |add_ln26_10_fu_995_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln26_11_fu_1040_p2    |     +    |      0|  0|   8|           9|           9|
    |add_ln26_13_fu_1198_p2    |     +    |      0|  0|  13|          11|           2|
    |add_ln26_14_fu_1208_p2    |     +    |      0|  0|  13|          11|           2|
    |add_ln26_15_fu_1218_p2    |     +    |      0|  0|  13|          11|           3|
    |add_ln26_16_fu_1228_p2    |     +    |      0|  0|  13|          11|           3|
    |add_ln26_17_fu_1120_p2    |     +    |      0|  0|   8|           5|           5|
    |add_ln26_18_fu_1134_p2    |     +    |      0|  0|  15|           9|           9|
    |add_ln26_1_fu_884_p2      |     +    |      0|  0|  13|           4|           4|
    |add_ln26_20_fu_1278_p2    |     +    |      0|  0|  13|          11|           2|
    |add_ln26_21_fu_1288_p2    |     +    |      0|  0|  13|          11|           2|
    |add_ln26_22_fu_1298_p2    |     +    |      0|  0|  13|          11|           3|
    |add_ln26_23_fu_1308_p2    |     +    |      0|  0|  13|          11|           3|
    |add_ln26_2_fu_1149_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln26_3_fu_855_p2      |     +    |      0|  0|   8|           5|           5|
    |add_ln26_4_fu_869_p2      |     +    |      0|  0|  15|           9|           9|
    |add_ln26_6_fu_965_p2      |     +    |      0|  0|  13|          11|           2|
    |add_ln26_7_fu_975_p2      |     +    |      0|  0|  13|          11|           2|
    |add_ln26_8_fu_1055_p2     |     +    |      0|  0|  13|          11|           3|
    |add_ln26_9_fu_1065_p2     |     +    |      0|  0|  13|          11|           3|
    |add_ln26_fu_838_p2        |     +    |      0|  0|  13|           4|           4|
    |add_ln35_1_fu_801_p2      |     +    |      0|  0|  12|          12|          12|
    |add_ln8_fu_694_p2         |     +    |      0|  0|  13|          11|           1|
    |c_fu_750_p2               |     +    |      0|  0|  13|           4|           1|
    |f_fu_1338_p2              |     +    |      0|  0|  15|           1|           5|
    |r_fu_700_p2               |     +    |      0|  0|  13|           4|           1|
    |wr_fu_985_p2              |     +    |      0|  0|  10|           2|           1|
    |sub_ln26_1_fu_911_p2      |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_2_fu_1097_p2     |     -    |      0|  0|   8|           5|           5|
    |sub_ln26_3_fu_1034_p2     |     -    |      0|  0|   8|           9|           9|
    |sub_ln26_4_fu_1176_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_5_fu_1256_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_fu_832_p2        |     -    |      0|  0|   8|           5|           5|
    |and_ln34_fu_1392_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln35_fu_744_p2        |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2162         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_667          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_684          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_706_p2       |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln14_fu_738_p2       |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln18_fu_945_p2       |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln21_fu_939_p2       |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln34_1_fu_1380_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_1374_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_688_p2        |   icmp   |      0|  0|  13|          11|           8|
    |or_ln21_fu_933_p2         |    or    |      0|  0|   2|           2|           1|
    |or_ln26_1_fu_1187_p2      |    or    |      0|  0|  11|          11|           1|
    |or_ln26_2_fu_1267_p2      |    or    |      0|  0|  11|          11|           1|
    |or_ln26_fu_922_p2         |    or    |      0|  0|  11|          11|           1|
    |or_ln34_fu_1386_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln35_fu_756_p2         |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0               |  select  |      0|  0|  32|           1|          32|
    |select_ln11_fu_1349_p3    |  select  |      0|  0|   9|           1|           1|
    |select_ln18_1_fu_1004_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln18_2_fu_1331_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln18_3_fu_1106_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln18_4_fu_1324_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln18_fu_1075_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln21_fu_957_p3     |  select  |      0|  0|   3|           1|           3|
    |select_ln35_1_fu_720_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln35_2_fu_762_p3   |  select  |      0|  0|   5|           1|           1|
    |select_ln35_3_fu_770_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln35_fu_712_p3     |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln21_fu_951_p2        |    xor   |      0|  0|   3|           2|           3|
    |xor_ln35_fu_732_p2        |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 697|         392|         330|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                |  357|         81|    1|         81|
    |ap_enable_reg_pp0_iter1                  |    9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_544_p4  |    9|          2|    2|          4|
    |ap_phi_mux_wc_0_0_phi_fu_568_p4          |    9|          2|    2|          4|
    |ap_phi_mux_wr_0_phi_fu_556_p4            |    9|          2|    2|          4|
    |c_0_reg_518                              |    9|          2|    4|          8|
    |conv_weights_0_address0                  |   21|          4|    8|         32|
    |conv_weights_1_address0                  |   21|          4|    8|         32|
    |conv_weights_2_address0                  |   21|          4|    8|         32|
    |conv_weights_3_address0                  |   21|          4|    8|         32|
    |conv_weights_4_address0                  |   21|          4|    8|         32|
    |conv_weights_5_address0                  |   21|          4|    8|         32|
    |f_0_reg_529                              |    9|          2|    5|         10|
    |grp_fu_599_p0                            |   33|          6|   32|        192|
    |grp_fu_599_p1                            |   65|         16|   32|        512|
    |grp_fu_606_p0                            |   89|         18|   32|        576|
    |grp_fu_606_p1                            |   53|         12|   32|        384|
    |indvar_flatten19_reg_506                 |    9|          2|    9|         18|
    |indvar_flatten33_reg_484                 |    9|          2|   11|         22|
    |indvar_flatten_reg_540                   |    9|          2|    2|          4|
    |input_r_address0                         |   47|         10|   10|        100|
    |input_r_address1                         |   47|         10|   10|        100|
    |r_0_reg_495                              |    9|          2|    4|          8|
    |reg_633                                  |    9|          2|   32|         64|
    |reg_644                                  |    9|          2|   32|         64|
    |reg_655                                  |    9|          2|   32|         64|
    |reg_666                                  |    9|          2|   32|         64|
    |w_sum_0_reg_587                          |    9|          2|   32|         64|
    |w_sum_1_0_reg_575                        |    9|          2|   32|         64|
    |wc_0_0_reg_564                           |    9|          2|    2|          4|
    |wr_0_reg_552                             |    9|          2|    2|          4|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  979|        213|  435|       2613|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln18_reg_1900                 |   2|   0|    2|          0|
    |add_ln26_12_reg_1642              |   8|   0|    8|          0|
    |add_ln26_19_reg_1718              |   8|   0|    8|          0|
    |add_ln26_reg_1496                 |   4|   0|    4|          0|
    |add_ln8_reg_1445                  |  11|   0|   11|          0|
    |ap_CS_fsm                         |  80|   0|   80|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |c_0_reg_518                       |   4|   0|    4|          0|
    |conv_out_addr_reg_1491            |  11|   0|   11|          0|
    |conv_weights_0_load_1_reg_1742    |  32|   0|   32|          0|
    |conv_weights_1_load_2_reg_1663    |  32|   0|   32|          0|
    |conv_weights_2_load_1_reg_1747    |  32|   0|   32|          0|
    |conv_weights_2_load_2_reg_1668    |  32|   0|   32|          0|
    |conv_weights_2_load_reg_1582      |  32|   0|   32|          0|
    |conv_weights_3_load_1_reg_1752    |  32|   0|   32|          0|
    |conv_weights_3_load_2_reg_1673    |  32|   0|   32|          0|
    |conv_weights_3_load_reg_1587      |  32|   0|   32|          0|
    |conv_weights_4_load_1_reg_1757    |  32|   0|   32|          0|
    |conv_weights_4_load_2_reg_1678    |  32|   0|   32|          0|
    |conv_weights_4_load_reg_1592      |  32|   0|   32|          0|
    |conv_weights_5_load_1_reg_1762    |  32|   0|   32|          0|
    |conv_weights_5_load_2_reg_1683    |  32|   0|   32|          0|
    |conv_weights_5_load_reg_1597      |  32|   0|   32|          0|
    |f_0_reg_529                       |   5|   0|    5|          0|
    |f_reg_1925                        |   5|   0|    5|          0|
    |icmp_ln11_reg_1450                |   1|   0|    1|          0|
    |icmp_ln18_reg_1563                |   1|   0|    1|          0|
    |icmp_ln18_reg_1563_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln21_reg_1554                |   1|   0|    1|          0|
    |indvar_flatten19_reg_506          |   9|   0|    9|          0|
    |indvar_flatten33_reg_484          |  11|   0|   11|          0|
    |indvar_flatten_reg_540            |   2|   0|    2|          0|
    |input_load_11_reg_1860            |  32|   0|   32|          0|
    |input_load_15_reg_1787            |  32|   0|   32|          0|
    |input_load_17_reg_1792            |  32|   0|   32|          0|
    |input_load_7_reg_1830             |  32|   0|   32|          0|
    |input_load_9_reg_1850             |  32|   0|   32|          0|
    |or_ln21_reg_1549                  |   1|   0|    2|          1|
    |r_0_reg_495                       |   4|   0|    4|          0|
    |reg_618                           |  32|   0|   32|          0|
    |reg_623                           |  32|   0|   32|          0|
    |reg_628                           |  32|   0|   32|          0|
    |reg_633                           |  32|   0|   32|          0|
    |reg_639                           |  32|   0|   32|          0|
    |reg_644                           |  32|   0|   32|          0|
    |reg_650                           |  32|   0|   32|          0|
    |reg_655                           |  32|   0|   32|          0|
    |reg_661                           |  32|   0|   32|          0|
    |reg_666                           |  32|   0|   32|          0|
    |reg_672                           |  32|   0|   32|          0|
    |reg_677                           |  32|   0|   32|          0|
    |reg_683                           |  32|   0|   32|          0|
    |select_ln11_reg_1930              |   9|   0|    9|          0|
    |select_ln18_1_reg_1607            |   4|   0|    4|          0|
    |select_ln18_2_reg_1910            |  32|   0|   32|          0|
    |select_ln18_4_reg_1905            |  32|   0|   32|          0|
    |select_ln18_reg_1658              |   2|   0|    2|          0|
    |select_ln21_reg_1567              |   2|   0|    2|          0|
    |select_ln35_1_reg_1455            |   4|   0|    4|          0|
    |select_ln35_2_reg_1462            |   5|   0|    5|          0|
    |select_ln35_3_reg_1467            |   4|   0|    4|          0|
    |sub_ln26_1_reg_1531               |  10|   0|   11|          1|
    |sub_ln26_4_reg_1724               |  10|   0|   11|          1|
    |sub_ln26_5_reg_1797               |  10|   0|   11|          1|
    |tmp_1_0_1_mid1_reg_1855           |  32|   0|   32|          0|
    |tmp_1_0_3_mid1_reg_1865           |  32|   0|   32|          0|
    |tmp_1_0_4_mid1_reg_1870           |  32|   0|   32|          0|
    |tmp_1_0_5_mid1_reg_1875           |  32|   0|   32|          0|
    |tmp_1_0_5_reg_1815                |  32|   0|   32|          0|
    |tmp_1_1_1_reg_1880                |  32|   0|   32|          0|
    |tmp_1_1_2_reg_1885                |  32|   0|   32|          0|
    |tmp_1_1_3_reg_1890                |  32|   0|   32|          0|
    |tmp_1_1_5_reg_1895                |  32|   0|   32|          0|
    |tmp_mid1_reg_1835                 |  32|   0|   32|          0|
    |w_sum_0_reg_587                   |  32|   0|   32|          0|
    |w_sum_1_0_reg_575                 |  32|   0|   32|          0|
    |wc_0_0_reg_564                    |   2|   0|    2|          0|
    |wr_0_reg_552                      |   2|   0|    2|          0|
    |wr_reg_1602                       |   2|   0|    2|          0|
    |zext_ln26_reg_1479                |   5|   0|   64|         59|
    |zext_ln35_1_reg_1474              |   4|   0|    8|          4|
    |zext_ln35_2_reg_1484              |   5|   0|    9|          4|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1723|   0| 1794|         71|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_done            | out |    1| ap_ctrl_hs |     conv     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     conv     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     conv     | return value |
|input_r_address0   | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|input_r_address1   | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce1        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q1         |  in |   32|  ap_memory |    input_r   |     array    |
|conv_out_address0  | out |   11|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

