C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/test.v {1 {vlog -work work -stats=none C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/test.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module build_column
-- Compiling module compute
-- Compiling module signed_mult
-- Compiling module M10K_256_32
-- Compiling module testbench

Top level modules:
	testbench

} {} {}} C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/compute.v {1 {vlog -work work -stats=none C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/compute.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module compute
-- Compiling module signed_mult
-- Compiling module M10K_256_32

Top level modules:
	compute
	M10K_256_32

} {} {}} C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v {1 {vlog -work work -stats=none C:/Users/ns756/Documents/GitHub/ece5760finalproject/Verilog/ModelSimTests/column.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module build_column

Top level modules:
	build_column

} {} {}}
