{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1482666807331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1482666807332 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 25 19:53:27 2016 " "Processing started: Sun Dec 25 19:53:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1482666807332 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1482666807332 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LuXupipelinecpuio -c LuXupipelinecpuio " "Command: quartus_map --read_settings_files=on --write_settings_files=off LuXupipelinecpuio -c LuXupipelinecpuio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1482666807332 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1482666807820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_create.v 1 1 " "Found 1 design units, including 1 entities, in source file time_create.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_create " "Found entity 1: time_create" {  } { { "time_create.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/time_create.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482666807883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482666807883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482666807883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482666807883 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "SwToNum SwToNum.v(1) " "Verilog Module Declaration warning at SwToNum.v(1): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"SwToNum\"" {  } { { "SwToNum.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/SwToNum.v" 1 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482666807883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "swtonum.v 1 1 " "Found 1 design units, including 1 entities, in source file swtonum.v" { { "Info" "ISGN_ENTITY_NAME" "1 SwToNum " "Found entity 1: SwToNum" {  } { { "SwToNum.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/SwToNum.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482666807883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482666807883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/sevenseg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482666807883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482666807883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482666807898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482666807898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipepc.v 1 1 " "Found 1 design units, including 1 entities, in source file pipepc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipepc " "Found entity 1: pipepc" {  } { { "pipepc.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipepc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482666807898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482666807898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipemwreg.v 1 1 " "Found 1 design units, including 1 entities, in source file pipemwreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipemwreg " "Found entity 1: pipemwreg" {  } { { "pipemwreg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipemwreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482666807898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482666807898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipemem.v 1 1 " "Found 1 design units, including 1 entities, in source file pipemem.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipemem " "Found entity 1: pipemem" {  } { { "pipemem.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipemem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482666807898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482666807898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelined_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined_computer " "Found entity 1: pipelined_computer" {  } { { "pipelined_computer.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipelined_computer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482666807916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482666807916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeir.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeir.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeir " "Found entity 1: pipeir" {  } { { "pipeir.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipeir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482666807920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482666807920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeif.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeif.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeif " "Found entity 1: pipeif" {  } { { "pipeif.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipeif.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482666807921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482666807921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeid.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeid.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeid " "Found entity 1: pipeid" {  } { { "pipeid.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipeid.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482666807921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482666807921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeexe.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeexe.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeexe " "Found entity 1: pipeexe" {  } { { "pipeexe.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipeexe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482666807921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482666807921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeemreg.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeemreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeemreg " "Found entity 1: pipeemreg" {  } { { "pipeemreg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipeemreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482666807921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482666807921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipedereg.v 1 1 " "Found 1 design units, including 1 entities, in source file pipedereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipedereg " "Found entity 1: pipedereg" {  } { { "pipedereg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipedereg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482666807936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482666807936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numtohex.v 1 1 " "Found 1 design units, including 1 entities, in source file numtohex.v" { { "Info" "ISGN_ENTITY_NAME" "1 NumToHex " "Found entity 1: NumToHex" {  } { { "NumToHex.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/NumToHex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482666807936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482666807936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32 " "Found entity 1: mux4x32" {  } { { "mux4x32.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/mux4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482666807936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482666807936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "mux2x32.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/mux2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482666807936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482666807936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "mux2x5.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/mux2x5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482666807936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482666807936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom_irom.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_rom_irom.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom_irom " "Found entity 1: lpm_rom_irom" {  } { { "lpm_rom_irom.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/lpm_rom_irom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482666807952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482666807952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_dq_dram.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_ram_dq_dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq_dram " "Found entity 1: lpm_ram_dq_dram" {  } { { "lpm_ram_dq_dram.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/lpm_ram_dq_dram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482666807952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482666807952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_output_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file io_output_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_output_reg " "Found entity 1: io_output_reg" {  } { { "io_output_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_output_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482666807952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482666807952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_input_reg.v 2 2 " "Found 2 design units, including 2 entities, in source file io_input_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_input_reg " "Found entity 1: io_input_reg" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482666807952 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_input_mux " "Found entity 2: io_input_mux" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482666807952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482666807952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idcontrolunit.v 1 1 " "Found 1 design units, including 1 entities, in source file idcontrolunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 IDControlUnit " "Found entity 1: IDControlUnit" {  } { { "IDControlUnit.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/IDControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482666807968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482666807968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe32.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe32 " "Found entity 1: dffe32" {  } { { "dffe32.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/dffe32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482666807968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482666807968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla32.v 1 1 " "Found 1 design units, including 1 entities, in source file cla32.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla32 " "Found entity 1: cla32" {  } { { "cla32.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/cla32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482666807968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482666807968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482666807968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482666807968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinecpuio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipelinecpuio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipelinecpuio " "Found entity 1: pipelinecpuio" {  } { { "pipelinecpuio.bdf" "" { Schematic "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipelinecpuio.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482666807968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482666807968 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rsrtequ pipeid.v(30) " "Verilog HDL Implicit Net warning at pipeid.v(30): created implicit net for \"rsrtequ\"" {  } { { "pipeid.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipeid.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482666807968 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ledsegments packed sevenseg.v(5) " "Verilog HDL Port Declaration warning at sevenseg.v(5): data type declaration for \"ledsegments\" declares packed dimensions but the port declaration declaration does not" {  } { { "sevenseg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/sevenseg.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1482666807983 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ledsegments sevenseg.v(4) " "HDL info at sevenseg.v(4): see declaration for object \"ledsegments\"" {  } { { "sevenseg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/sevenseg.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482666807983 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipelinecpuio " "Elaborating entity \"pipelinecpuio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1482666808052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NumToHex NumToHex:inst1 " "Elaborating entity \"NumToHex\" for hierarchy \"NumToHex:inst1\"" {  } { { "pipelinecpuio.bdf" "inst1" { Schematic "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipelinecpuio.bdf" { { 184 816 1000 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808068 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 NumToHex.v(16) " "Verilog HDL assignment warning at NumToHex.v(16): truncated value with size 32 to match size of target (4)" {  } { { "NumToHex.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/NumToHex.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482666808068 "|LuXupipelinecpuio|NumToHex:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 NumToHex.v(17) " "Verilog HDL assignment warning at NumToHex.v(17): truncated value with size 32 to match size of target (4)" {  } { { "NumToHex.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/NumToHex.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482666808068 "|LuXupipelinecpuio|NumToHex:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 NumToHex.v(18) " "Verilog HDL assignment warning at NumToHex.v(18): truncated value with size 32 to match size of target (4)" {  } { { "NumToHex.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/NumToHex.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482666808068 "|LuXupipelinecpuio|NumToHex:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 NumToHex.v(19) " "Verilog HDL assignment warning at NumToHex.v(19): truncated value with size 32 to match size of target (4)" {  } { { "NumToHex.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/NumToHex.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482666808068 "|LuXupipelinecpuio|NumToHex:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 NumToHex.v(20) " "Verilog HDL assignment warning at NumToHex.v(20): truncated value with size 32 to match size of target (4)" {  } { { "NumToHex.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/NumToHex.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482666808068 "|LuXupipelinecpuio|NumToHex:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 NumToHex.v(21) " "Verilog HDL assignment warning at NumToHex.v(21): truncated value with size 32 to match size of target (4)" {  } { { "NumToHex.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/NumToHex.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482666808068 "|LuXupipelinecpuio|NumToHex:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg NumToHex:inst1\|sevenseg:display_dt_5 " "Elaborating entity \"sevenseg\" for hierarchy \"NumToHex:inst1\|sevenseg:display_dt_5\"" {  } { { "NumToHex.v" "display_dt_5" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/NumToHex.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipelined_computer pipelined_computer:inst " "Elaborating entity \"pipelined_computer\" for hierarchy \"pipelined_computer:inst\"" {  } { { "pipelinecpuio.bdf" "inst" { Schematic "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipelinecpuio.bdf" { { 88 552 792 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipepc pipelined_computer:inst\|pipepc:prog_cnt " "Elaborating entity \"pipepc\" for hierarchy \"pipelined_computer:inst\|pipepc:prog_cnt\"" {  } { { "pipelined_computer.v" "prog_cnt" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipelined_computer.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe32 pipelined_computer:inst\|pipepc:prog_cnt\|dffe32:next_pc " "Elaborating entity \"dffe32\" for hierarchy \"pipelined_computer:inst\|pipepc:prog_cnt\|dffe32:next_pc\"" {  } { { "pipepc.v" "next_pc" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipepc.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeif pipelined_computer:inst\|pipeif:if_stage " "Elaborating entity \"pipeif\" for hierarchy \"pipelined_computer:inst\|pipeif:if_stage\"" {  } { { "pipelined_computer.v" "if_stage" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipelined_computer.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x32 pipelined_computer:inst\|pipeif:if_stage\|mux4x32:selectnpc " "Elaborating entity \"mux4x32\" for hierarchy \"pipelined_computer:inst\|pipeif:if_stage\|mux4x32:selectnpc\"" {  } { { "pipeif.v" "selectnpc" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipeif.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla32 pipelined_computer:inst\|pipeif:if_stage\|cla32:pcplus4 " "Elaborating entity \"cla32\" for hierarchy \"pipelined_computer:inst\|pipeif:if_stage\|cla32:pcplus4\"" {  } { { "pipeif.v" "pcplus4" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipeif.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom_irom pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom " "Elaborating entity \"lpm_rom_irom\" for hierarchy \"pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\"" {  } { { "pipeif.v" "irom" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipeif.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom_irom.v" "altsyncram_component" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/lpm_rom_irom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom_irom.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/lpm_rom_irom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482666808153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Instantiated megafunction \"pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file E:/altera/13.1/mydesign/LuXupipelinecpuio/sc_instmem_IO_addpipe.mif " "Parameter \"init_file\" = \"E:/altera/13.1/mydesign/LuXupipelinecpuio/sc_instmem_IO_addpipe.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808153 ""}  } { { "lpm_rom_irom.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/lpm_rom_irom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1482666808153 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_i0n1.tdf" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/db/altsyncram_i0n1.tdf" 682 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1482666808237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0n1 " "Found entity 1: altsyncram_i0n1" {  } { { "db/altsyncram_i0n1.tdf" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/db/altsyncram_i0n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482666808237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482666808237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i0n1 pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_i0n1:auto_generated " "Elaborating entity \"altsyncram_i0n1\" for hierarchy \"pipelined_computer:inst\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_i0n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeir pipelined_computer:inst\|pipeir:inst_reg " "Elaborating entity \"pipeir\" for hierarchy \"pipelined_computer:inst\|pipeir:inst_reg\"" {  } { { "pipelined_computer.v" "inst_reg" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipelined_computer.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeid pipelined_computer:inst\|pipeid:id_stage " "Elaborating entity \"pipeid\" for hierarchy \"pipelined_computer:inst\|pipeid:id_stage\"" {  } { { "pipelined_computer.v" "id_stage" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipelined_computer.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDControlUnit pipelined_computer:inst\|pipeid:id_stage\|IDControlUnit:controlunit " "Elaborating entity \"IDControlUnit\" for hierarchy \"pipelined_computer:inst\|pipeid:id_stage\|IDControlUnit:controlunit\"" {  } { { "pipeid.v" "controlunit" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipeid.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile pipelined_computer:inst\|pipeid:id_stage\|regfile:reg_file " "Elaborating entity \"regfile\" for hierarchy \"pipelined_computer:inst\|pipeid:id_stage\|regfile:reg_file\"" {  } { { "pipeid.v" "reg_file" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipeid.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808253 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(49) " "Verilog HDL Always Construct warning at regfile.v(49): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "regfile.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/regfile.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1482666808269 "|LuXupipelinecpuio|pipelined_computer:inst|pipeid:id_stage|regfile:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 pipelined_computer:inst\|pipeid:id_stage\|mux2x5:decidedesreg " "Elaborating entity \"mux2x5\" for hierarchy \"pipelined_computer:inst\|pipeid:id_stage\|mux2x5:decidedesreg\"" {  } { { "pipeid.v" "decidedesreg" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipeid.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipedereg pipelined_computer:inst\|pipedereg:de_reg " "Elaborating entity \"pipedereg\" for hierarchy \"pipelined_computer:inst\|pipedereg:de_reg\"" {  } { { "pipelined_computer.v" "de_reg" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipelined_computer.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeexe pipelined_computer:inst\|pipeexe:exe_stage " "Elaborating entity \"pipeexe\" for hierarchy \"pipelined_computer:inst\|pipeexe:exe_stage\"" {  } { { "pipelined_computer.v" "exe_stage" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipelined_computer.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 pipelined_computer:inst\|pipeexe:exe_stage\|mux2x32:alu_ina " "Elaborating entity \"mux2x32\" for hierarchy \"pipelined_computer:inst\|pipeexe:exe_stage\|mux2x32:alu_ina\"" {  } { { "pipeexe.v" "alu_ina" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipeexe.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu pipelined_computer:inst\|pipeexe:exe_stage\|alu:exealu " "Elaborating entity \"alu\" for hierarchy \"pipelined_computer:inst\|pipeexe:exe_stage\|alu:exealu\"" {  } { { "pipeexe.v" "exealu" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipeexe.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeemreg pipelined_computer:inst\|pipeemreg:em_reg " "Elaborating entity \"pipeemreg\" for hierarchy \"pipelined_computer:inst\|pipeemreg:em_reg\"" {  } { { "pipelined_computer.v" "em_reg" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipelined_computer.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipemem pipelined_computer:inst\|pipemem:mem_stage " "Elaborating entity \"pipemem\" for hierarchy \"pipelined_computer:inst\|pipemem:mem_stage\"" {  } { { "pipelined_computer.v" "mem_stage" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipelined_computer.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq_dram pipelined_computer:inst\|pipemem:mem_stage\|lpm_ram_dq_dram:dram " "Elaborating entity \"lpm_ram_dq_dram\" for hierarchy \"pipelined_computer:inst\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\"" {  } { { "pipemem.v" "dram" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipemem.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipelined_computer:inst\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pipelined_computer:inst\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq_dram.v" "altsyncram_component" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808318 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipelined_computer:inst\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pipelined_computer:inst\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq_dram.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482666808321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipelined_computer:inst\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Instantiated megafunction \"pipelined_computer:inst\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file E:/altera/13.1/mydesign/LuXupipelinecpuio/sc_datamem.mif " "Parameter \"init_file\" = \"E:/altera/13.1/mydesign/LuXupipelinecpuio/sc_datamem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808321 ""}  } { { "lpm_ram_dq_dram.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1482666808321 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_ibp1.tdf" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/db/altsyncram_ibp1.tdf" 845 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1482666808400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ibp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ibp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ibp1 " "Found entity 1: altsyncram_ibp1" {  } { { "db/altsyncram_ibp1.tdf" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/db/altsyncram_ibp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482666808400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482666808400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ibp1 pipelined_computer:inst\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_ibp1:auto_generated " "Elaborating entity \"altsyncram_ibp1\" for hierarchy \"pipelined_computer:inst\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_ibp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_output_reg pipelined_computer:inst\|pipemem:mem_stage\|io_output_reg:io_output_regx2 " "Elaborating entity \"io_output_reg\" for hierarchy \"pipelined_computer:inst\|pipemem:mem_stage\|io_output_reg:io_output_regx2\"" {  } { { "pipemem.v" "io_output_regx2" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipemem.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_reg pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2 " "Elaborating entity \"io_input_reg\" for hierarchy \"pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2\"" {  } { { "pipemem.v" "io_input_regx2" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipemem.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_mux pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32 " "Elaborating entity \"io_input_mux\" for hierarchy \"pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\"" {  } { { "io_input_reg.v" "io_imput_mux2x32" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808422 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "io_input_reg.v(23) " "Verilog HDL Case Statement warning at io_input_reg.v(23): incomplete case statement has no default case item" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1482666808422 "|LuXupipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y io_input_reg.v(23) " "Verilog HDL Always Construct warning at io_input_reg.v(23): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1482666808422 "|LuXupipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] io_input_reg.v(23) " "Inferred latch for \"y\[0\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482666808422 "|LuXupipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] io_input_reg.v(23) " "Inferred latch for \"y\[1\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482666808422 "|LuXupipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] io_input_reg.v(23) " "Inferred latch for \"y\[2\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482666808422 "|LuXupipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] io_input_reg.v(23) " "Inferred latch for \"y\[3\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482666808422 "|LuXupipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] io_input_reg.v(23) " "Inferred latch for \"y\[4\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482666808422 "|LuXupipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] io_input_reg.v(23) " "Inferred latch for \"y\[5\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482666808422 "|LuXupipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] io_input_reg.v(23) " "Inferred latch for \"y\[6\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482666808422 "|LuXupipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] io_input_reg.v(23) " "Inferred latch for \"y\[7\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482666808422 "|LuXupipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] io_input_reg.v(23) " "Inferred latch for \"y\[8\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482666808422 "|LuXupipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] io_input_reg.v(23) " "Inferred latch for \"y\[9\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482666808422 "|LuXupipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] io_input_reg.v(23) " "Inferred latch for \"y\[10\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482666808422 "|LuXupipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] io_input_reg.v(23) " "Inferred latch for \"y\[11\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482666808422 "|LuXupipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] io_input_reg.v(23) " "Inferred latch for \"y\[12\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482666808422 "|LuXupipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] io_input_reg.v(23) " "Inferred latch for \"y\[13\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482666808422 "|LuXupipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] io_input_reg.v(23) " "Inferred latch for \"y\[14\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482666808422 "|LuXupipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] io_input_reg.v(23) " "Inferred latch for \"y\[15\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482666808422 "|LuXupipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[16\] io_input_reg.v(23) " "Inferred latch for \"y\[16\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482666808422 "|LuXupipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[17\] io_input_reg.v(23) " "Inferred latch for \"y\[17\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482666808422 "|LuXupipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[18\] io_input_reg.v(23) " "Inferred latch for \"y\[18\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482666808422 "|LuXupipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[19\] io_input_reg.v(23) " "Inferred latch for \"y\[19\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482666808422 "|LuXupipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[20\] io_input_reg.v(23) " "Inferred latch for \"y\[20\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482666808422 "|LuXupipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[21\] io_input_reg.v(23) " "Inferred latch for \"y\[21\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482666808422 "|LuXupipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[22\] io_input_reg.v(23) " "Inferred latch for \"y\[22\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482666808422 "|LuXupipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[23\] io_input_reg.v(23) " "Inferred latch for \"y\[23\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482666808422 "|LuXupipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[24\] io_input_reg.v(23) " "Inferred latch for \"y\[24\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482666808422 "|LuXupipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[25\] io_input_reg.v(23) " "Inferred latch for \"y\[25\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482666808422 "|LuXupipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[26\] io_input_reg.v(23) " "Inferred latch for \"y\[26\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482666808422 "|LuXupipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[27\] io_input_reg.v(23) " "Inferred latch for \"y\[27\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482666808422 "|LuXupipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[28\] io_input_reg.v(23) " "Inferred latch for \"y\[28\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482666808422 "|LuXupipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[29\] io_input_reg.v(23) " "Inferred latch for \"y\[29\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482666808422 "|LuXupipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[30\] io_input_reg.v(23) " "Inferred latch for \"y\[30\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482666808422 "|LuXupipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[31\] io_input_reg.v(23) " "Inferred latch for \"y\[31\]\" at io_input_reg.v(23)" {  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482666808422 "|LuXupipelinecpuio|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipemwreg pipelined_computer:inst\|pipemwreg:mw_reg " "Elaborating entity \"pipemwreg\" for hierarchy \"pipelined_computer:inst\|pipemwreg:mw_reg\"" {  } { { "pipelined_computer.v" "mw_reg" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipelined_computer.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_create time_create:inst2 " "Elaborating entity \"time_create\" for hierarchy \"time_create:inst2\"" {  } { { "pipelinecpuio.bdf" "inst2" { Schematic "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipelinecpuio.bdf" { { 104 112 248 184 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SwToNum SwToNum:inst5 " "Elaborating entity \"SwToNum\" for hierarchy \"SwToNum:inst5\"" {  } { { "pipelinecpuio.bdf" "inst5" { Schematic "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipelinecpuio.bdf" { { 152 -200 -40 296 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666808422 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "outdt\[31..5\] SwToNum.v(3) " "Output port \"outdt\[31..5\]\" at SwToNum.v(3) has no driver" {  } { { "SwToNum.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/SwToNum.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482666808422 "|LuXupipelinecpuio|SwToNum:inst5"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "NumToHex:inst1\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"NumToHex:inst1\|Mod5\"" {  } { { "NumToHex.v" "Mod5" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/NumToHex.v" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482666810343 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "NumToHex:inst1\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"NumToHex:inst1\|Div4\"" {  } { { "NumToHex.v" "Div4" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/NumToHex.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482666810343 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "NumToHex:inst1\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"NumToHex:inst1\|Mod4\"" {  } { { "NumToHex.v" "Mod4" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/NumToHex.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482666810343 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "NumToHex:inst4\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"NumToHex:inst4\|Mod5\"" {  } { { "NumToHex.v" "Mod5" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/NumToHex.v" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482666810343 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "NumToHex:inst4\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"NumToHex:inst4\|Div4\"" {  } { { "NumToHex.v" "Div4" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/NumToHex.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482666810343 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "NumToHex:inst4\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"NumToHex:inst4\|Mod4\"" {  } { { "NumToHex.v" "Mod4" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/NumToHex.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482666810343 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "NumToHex:inst6\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"NumToHex:inst6\|Mod5\"" {  } { { "NumToHex.v" "Mod5" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/NumToHex.v" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482666810343 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "NumToHex:inst6\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"NumToHex:inst6\|Div4\"" {  } { { "NumToHex.v" "Div4" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/NumToHex.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482666810343 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "NumToHex:inst6\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"NumToHex:inst6\|Mod4\"" {  } { { "NumToHex.v" "Mod4" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/NumToHex.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482666810343 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1482666810343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NumToHex:inst1\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"NumToHex:inst1\|lpm_divide:Mod5\"" {  } { { "NumToHex.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/NumToHex.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482666810389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NumToHex:inst1\|lpm_divide:Mod5 " "Instantiated megafunction \"NumToHex:inst1\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666810389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666810389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666810389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666810389 ""}  } { { "NumToHex.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/NumToHex.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1482666810389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/db/lpm_divide_l3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482666810474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482666810474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482666810490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482666810490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482666810543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482666810543 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NumToHex:inst1\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"NumToHex:inst1\|lpm_divide:Div4\"" {  } { { "NumToHex.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/NumToHex.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482666810559 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NumToHex:inst1\|lpm_divide:Div4 " "Instantiated megafunction \"NumToHex:inst1\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666810559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666810559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666810559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666810559 ""}  } { { "NumToHex.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/NumToHex.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1482666810559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482666810628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482666810628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NumToHex:inst4\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"NumToHex:inst4\|lpm_divide:Mod5\"" {  } { { "NumToHex.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/NumToHex.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482666810659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NumToHex:inst4\|lpm_divide:Mod5 " "Instantiated megafunction \"NumToHex:inst4\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666810659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666810659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666810659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666810659 ""}  } { { "NumToHex.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/NumToHex.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1482666810659 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NumToHex:inst4\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"NumToHex:inst4\|lpm_divide:Div4\"" {  } { { "NumToHex.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/NumToHex.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482666810675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NumToHex:inst4\|lpm_divide:Div4 " "Instantiated megafunction \"NumToHex:inst4\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666810675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666810675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666810675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482666810675 ""}  } { { "NumToHex.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/NumToHex.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1482666810675 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1482666811677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[0\] " "Latch pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeemreg:em_reg\|malu\[7\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeemreg:em_reg\|malu\[7\]" {  } { { "pipeemreg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipeemreg.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1482666811746 ""}  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1482666811746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[4\] " "Latch pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeemreg:em_reg\|malu\[7\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeemreg:em_reg\|malu\[7\]" {  } { { "pipeemreg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipeemreg.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1482666811746 ""}  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1482666811746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[1\] " "Latch pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeemreg:em_reg\|malu\[7\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeemreg:em_reg\|malu\[7\]" {  } { { "pipeemreg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipeemreg.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1482666811746 ""}  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1482666811746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[2\] " "Latch pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeemreg:em_reg\|malu\[7\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeemreg:em_reg\|malu\[7\]" {  } { { "pipeemreg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipeemreg.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1482666811746 ""}  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1482666811746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[3\] " "Latch pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeemreg:em_reg\|malu\[7\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeemreg:em_reg\|malu\[7\]" {  } { { "pipeemreg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipeemreg.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1482666811746 ""}  } { { "io_input_reg.v" "" { Text "E:/altera/13.1/mydesign/LuXupipelinecpuio/io_input_reg.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1482666811746 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1482666818575 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1482666820001 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482666820001 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY1 " "No output dependent on input pin \"KEY1\"" {  } { { "pipelinecpuio.bdf" "" { Schematic "E:/altera/13.1/mydesign/LuXupipelinecpuio/pipelinecpuio.bdf" { { 160 344 512 176 "KEY1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482666820502 "|pipelinecpuio|KEY1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1482666820502 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4435 " "Implemented 4435 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1482666820502 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1482666820502 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4316 " "Implemented 4316 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1482666820502 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1482666820502 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1482666820502 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "606 " "Peak virtual memory: 606 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1482666820565 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 25 19:53:40 2016 " "Processing ended: Sun Dec 25 19:53:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1482666820565 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1482666820565 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1482666820565 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1482666820565 ""}
