<stg><name>finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_2</name>


<trans_list>

<trans id="96" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %p = alloca i32 1

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:1 %ext_mem_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ext_mem

]]></Node>
<StgValue><ssdm name="ext_mem_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %conv3_i_i_i45_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv3_i_i_i45

]]></Node>
<StgValue><ssdm name="conv3_i_i_i45_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:3 %zext_ln25_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %zext_ln25

]]></Node>
<StgValue><ssdm name="zext_ln25_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="34" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %conv3_i_i_i45_cast = zext i32 %conv3_i_i_i45_read

]]></Node>
<StgValue><ssdm name="conv3_i_i_i45_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="31" op_0_bw="30">
<![CDATA[
newFuncRoot:5 %zext_ln25_cast = zext i30 %zext_ln25_read

]]></Node>
<StgValue><ssdm name="zext_ln25_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
newFuncRoot:6 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %out_stream_V_data_V, i1 0, i1 0, i1 0, i1 0, i1 0, i1 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_stream_V_data_V, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_8, void @empty, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:9 %store_ln26 = store i16 0, i16 %p

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %VITIS_LOOP_38_3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_38_3:0 %p_1 = load i16 %p

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
VITIS_LOOP_38_3:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="31" op_0_bw="16">
<![CDATA[
VITIS_LOOP_38_3:2 %sext_ln33 = sext i16 %p_1

]]></Node>
<StgValue><ssdm name="sext_ln33"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_38_3:3 %icmp_ln33 = icmp_ugt  i31 %zext_ln25_cast, i31 %sext_ln33

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_38_3:4 %p_2 = add i16 %p_1, i16 1

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_38_3:5 %br_ln33 = br i1 %icmp_ln33, void %for.inc18.loopexit.exitStub, void %VITIS_LOOP_38_3.split

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="34" op_0_bw="16">
<![CDATA[
VITIS_LOOP_38_3.split:2 %sext_ln35 = sext i16 %p_1

]]></Node>
<StgValue><ssdm name="sext_ln35"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_38_3.split:3 %add_ln35 = add i34 %conv3_i_i_i45_cast, i34 %sext_ln35

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="36" op_0_bw="36" op_1_bw="34" op_2_bw="2">
<![CDATA[
VITIS_LOOP_38_3.split:4 %shl_ln = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i34.i2, i34 %add_ln35, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="36">
<![CDATA[
VITIS_LOOP_38_3.split:5 %sext_ln35_1 = sext i36 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln35_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_38_3.split:6 %add_ln35_1 = add i64 %sext_ln35_1, i64 %ext_mem_read

]]></Node>
<StgValue><ssdm name="add_ln35_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_38_3.split:7 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln35_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_38_3.split:8 %sext_ln35_2 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln35_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_38_3.split:9 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln35_2

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_38_3.split:20 %store_ln26 = store i16 %p_2, i16 %p

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="43" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_38_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="44" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_38_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="45" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_38_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="46" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_38_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="47" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_38_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="48" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_38_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="49" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_38_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="50" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_38_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="51" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_38_3.split:11 %word = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="word"/></StgValue>
</operation>

<operation id="52" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_38_3.split:12 %pixel_data = trunc i32 %word

]]></Node>
<StgValue><ssdm name="pixel_data"/></StgValue>
</operation>

<operation id="53" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_38_3.split:14 %pixel_data_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %word, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="pixel_data_1"/></StgValue>
</operation>

<operation id="54" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_38_3.split:16 %pixel_data_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %word, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="pixel_data_2"/></StgValue>
</operation>

<operation id="55" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_38_3.split:18 %pixel_data_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %word, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="pixel_data_3"/></StgValue>
</operation>

<operation id="63" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0">
<![CDATA[
for.inc18.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="56" st_id="11" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_38_3.split:13 %write_ln40 = write void @_ssdm_op_Write.axis.volatile.i8P0A, i8 %out_stream_V_data_V, i8 %pixel_data

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="57" st_id="12" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_38_3.split:15 %write_ln40 = write void @_ssdm_op_Write.axis.volatile.i8P0A, i8 %out_stream_V_data_V, i8 %pixel_data_1

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="58" st_id="13" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_38_3.split:17 %write_ln40 = write void @_ssdm_op_Write.axis.volatile.i8P0A, i8 %out_stream_V_data_V, i8 %pixel_data_2

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="59" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_38_3.split:0 %specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln34"/></StgValue>
</operation>

<operation id="60" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_38_3.split:1 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="61" st_id="14" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_38_3.split:19 %write_ln40 = write void @_ssdm_op_Write.axis.volatile.i8P0A, i8 %out_stream_V_data_V, i8 %pixel_data_3

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="62" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_38_3.split:21 %br_ln33 = br void %VITIS_LOOP_38_3

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="97" name="gmem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="98" name="zext_ln25" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln25"/></StgValue>
</port>
<port id="99" name="conv3_i_i_i45" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="conv3_i_i_i45"/></StgValue>
</port>
<port id="100" name="ext_mem" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="ext_mem"/></StgValue>
</port>
<port id="101" name="out_stream_V_data_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_stream_V_data_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="103" from="StgValue_102" to="p" fromId="102" toId="17">
</dataflow>
<dataflow id="105" from="_ssdm_op_Read.ap_auto.i64" to="ext_mem_read" fromId="104" toId="18">
</dataflow>
<dataflow id="106" from="ext_mem" to="ext_mem_read" fromId="100" toId="18">
</dataflow>
<dataflow id="108" from="_ssdm_op_Read.ap_auto.i32" to="conv3_i_i_i45_read" fromId="107" toId="19">
</dataflow>
<dataflow id="109" from="conv3_i_i_i45" to="conv3_i_i_i45_read" fromId="99" toId="19">
</dataflow>
<dataflow id="111" from="_ssdm_op_Read.ap_auto.i30" to="zext_ln25_read" fromId="110" toId="20">
</dataflow>
<dataflow id="112" from="zext_ln25" to="zext_ln25_read" fromId="98" toId="20">
</dataflow>
<dataflow id="113" from="conv3_i_i_i45_read" to="conv3_i_i_i45_cast" fromId="19" toId="21">
</dataflow>
<dataflow id="114" from="zext_ln25_read" to="zext_ln25_cast" fromId="20" toId="22">
</dataflow>
<dataflow id="116" from="_ssdm_op_SpecAXISSideChannel" to="specaxissidechannel_ln0" fromId="115" toId="23">
</dataflow>
<dataflow id="117" from="out_stream_V_data_V" to="specaxissidechannel_ln0" fromId="101" toId="23">
</dataflow>
<dataflow id="119" from="StgValue_118" to="specaxissidechannel_ln0" fromId="118" toId="23">
</dataflow>
<dataflow id="120" from="StgValue_118" to="specaxissidechannel_ln0" fromId="118" toId="23">
</dataflow>
<dataflow id="121" from="StgValue_118" to="specaxissidechannel_ln0" fromId="118" toId="23">
</dataflow>
<dataflow id="122" from="StgValue_118" to="specaxissidechannel_ln0" fromId="118" toId="23">
</dataflow>
<dataflow id="123" from="StgValue_118" to="specaxissidechannel_ln0" fromId="118" toId="23">
</dataflow>
<dataflow id="124" from="StgValue_118" to="specaxissidechannel_ln0" fromId="118" toId="23">
</dataflow>
<dataflow id="126" from="empty_12" to="specaxissidechannel_ln0" fromId="125" toId="23">
</dataflow>
<dataflow id="128" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="127" toId="24">
</dataflow>
<dataflow id="129" from="out_stream_V_data_V" to="specinterface_ln0" fromId="101" toId="24">
</dataflow>
<dataflow id="131" from="empty_0" to="specinterface_ln0" fromId="130" toId="24">
</dataflow>
<dataflow id="133" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="24">
</dataflow>
<dataflow id="134" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="24">
</dataflow>
<dataflow id="136" from="empty_1" to="specinterface_ln0" fromId="135" toId="24">
</dataflow>
<dataflow id="137" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="24">
</dataflow>
<dataflow id="138" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="24">
</dataflow>
<dataflow id="140" from="empty_7" to="specinterface_ln0" fromId="139" toId="24">
</dataflow>
<dataflow id="141" from="empty_7" to="specinterface_ln0" fromId="139" toId="24">
</dataflow>
<dataflow id="142" from="empty_7" to="specinterface_ln0" fromId="139" toId="24">
</dataflow>
<dataflow id="143" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="24">
</dataflow>
<dataflow id="144" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="24">
</dataflow>
<dataflow id="145" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="24">
</dataflow>
<dataflow id="146" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="24">
</dataflow>
<dataflow id="147" from="empty_7" to="specinterface_ln0" fromId="139" toId="24">
</dataflow>
<dataflow id="148" from="empty_7" to="specinterface_ln0" fromId="139" toId="24">
</dataflow>
<dataflow id="150" from="StgValue_149" to="specinterface_ln0" fromId="149" toId="24">
</dataflow>
<dataflow id="151" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="24">
</dataflow>
<dataflow id="152" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="127" toId="25">
</dataflow>
<dataflow id="153" from="gmem" to="specinterface_ln0" fromId="97" toId="25">
</dataflow>
<dataflow id="155" from="empty_6" to="specinterface_ln0" fromId="154" toId="25">
</dataflow>
<dataflow id="156" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="25">
</dataflow>
<dataflow id="157" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="25">
</dataflow>
<dataflow id="158" from="empty_7" to="specinterface_ln0" fromId="139" toId="25">
</dataflow>
<dataflow id="159" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="25">
</dataflow>
<dataflow id="160" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="25">
</dataflow>
<dataflow id="162" from="empty_8" to="specinterface_ln0" fromId="161" toId="25">
</dataflow>
<dataflow id="164" from="empty" to="specinterface_ln0" fromId="163" toId="25">
</dataflow>
<dataflow id="165" from="empty_7" to="specinterface_ln0" fromId="139" toId="25">
</dataflow>
<dataflow id="167" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="25">
</dataflow>
<dataflow id="168" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="25">
</dataflow>
<dataflow id="169" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="25">
</dataflow>
<dataflow id="170" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="25">
</dataflow>
<dataflow id="171" from="empty_7" to="specinterface_ln0" fromId="139" toId="25">
</dataflow>
<dataflow id="172" from="empty_7" to="specinterface_ln0" fromId="139" toId="25">
</dataflow>
<dataflow id="173" from="StgValue_149" to="specinterface_ln0" fromId="149" toId="25">
</dataflow>
<dataflow id="174" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="25">
</dataflow>
<dataflow id="176" from="StgValue_175" to="store_ln26" fromId="175" toId="26">
</dataflow>
<dataflow id="177" from="p" to="store_ln26" fromId="17" toId="26">
</dataflow>
<dataflow id="178" from="p" to="p_1" fromId="17" toId="28">
</dataflow>
<dataflow id="180" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="179" toId="29">
</dataflow>
<dataflow id="181" from="gmem" to="specbitsmap_ln0" fromId="97" toId="29">
</dataflow>
<dataflow id="182" from="p_1" to="sext_ln33" fromId="28" toId="30">
</dataflow>
<dataflow id="183" from="zext_ln25_cast" to="icmp_ln33" fromId="22" toId="31">
</dataflow>
<dataflow id="184" from="sext_ln33" to="icmp_ln33" fromId="30" toId="31">
</dataflow>
<dataflow id="185" from="p_1" to="p_2" fromId="28" toId="32">
</dataflow>
<dataflow id="187" from="StgValue_186" to="p_2" fromId="186" toId="32">
</dataflow>
<dataflow id="188" from="icmp_ln33" to="br_ln33" fromId="31" toId="33">
</dataflow>
<dataflow id="189" from="p_1" to="sext_ln35" fromId="28" toId="34">
</dataflow>
<dataflow id="190" from="conv3_i_i_i45_cast" to="add_ln35" fromId="21" toId="35">
</dataflow>
<dataflow id="191" from="sext_ln35" to="add_ln35" fromId="34" toId="35">
</dataflow>
<dataflow id="193" from="_ssdm_op_BitConcatenate.i36.i34.i2" to="shl_ln" fromId="192" toId="36">
</dataflow>
<dataflow id="194" from="add_ln35" to="shl_ln" fromId="35" toId="36">
</dataflow>
<dataflow id="196" from="StgValue_195" to="shl_ln" fromId="195" toId="36">
</dataflow>
<dataflow id="197" from="shl_ln" to="sext_ln35_1" fromId="36" toId="37">
</dataflow>
<dataflow id="198" from="sext_ln35_1" to="add_ln35_1" fromId="37" toId="38">
</dataflow>
<dataflow id="199" from="ext_mem_read" to="add_ln35_1" fromId="18" toId="38">
</dataflow>
<dataflow id="201" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln" fromId="200" toId="39">
</dataflow>
<dataflow id="202" from="add_ln35_1" to="trunc_ln" fromId="38" toId="39">
</dataflow>
<dataflow id="204" from="StgValue_203" to="trunc_ln" fromId="203" toId="39">
</dataflow>
<dataflow id="206" from="StgValue_205" to="trunc_ln" fromId="205" toId="39">
</dataflow>
<dataflow id="207" from="trunc_ln" to="sext_ln35_2" fromId="39" toId="40">
</dataflow>
<dataflow id="208" from="gmem" to="gmem_addr" fromId="97" toId="41">
</dataflow>
<dataflow id="209" from="sext_ln35_2" to="gmem_addr" fromId="40" toId="41">
</dataflow>
<dataflow id="210" from="p_2" to="store_ln26" fromId="32" toId="42">
</dataflow>
<dataflow id="211" from="p" to="store_ln26" fromId="17" toId="42">
</dataflow>
<dataflow id="213" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="212" toId="43">
</dataflow>
<dataflow id="214" from="gmem_addr" to="word_req" fromId="41" toId="43">
</dataflow>
<dataflow id="215" from="StgValue_102" to="word_req" fromId="102" toId="43">
</dataflow>
<dataflow id="216" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="212" toId="44">
</dataflow>
<dataflow id="217" from="gmem_addr" to="word_req" fromId="41" toId="44">
</dataflow>
<dataflow id="218" from="StgValue_102" to="word_req" fromId="102" toId="44">
</dataflow>
<dataflow id="219" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="212" toId="45">
</dataflow>
<dataflow id="220" from="gmem_addr" to="word_req" fromId="41" toId="45">
</dataflow>
<dataflow id="221" from="StgValue_102" to="word_req" fromId="102" toId="45">
</dataflow>
<dataflow id="222" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="212" toId="46">
</dataflow>
<dataflow id="223" from="gmem_addr" to="word_req" fromId="41" toId="46">
</dataflow>
<dataflow id="224" from="StgValue_102" to="word_req" fromId="102" toId="46">
</dataflow>
<dataflow id="225" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="212" toId="47">
</dataflow>
<dataflow id="226" from="gmem_addr" to="word_req" fromId="41" toId="47">
</dataflow>
<dataflow id="227" from="StgValue_102" to="word_req" fromId="102" toId="47">
</dataflow>
<dataflow id="228" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="212" toId="48">
</dataflow>
<dataflow id="229" from="gmem_addr" to="word_req" fromId="41" toId="48">
</dataflow>
<dataflow id="230" from="StgValue_102" to="word_req" fromId="102" toId="48">
</dataflow>
<dataflow id="231" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="212" toId="49">
</dataflow>
<dataflow id="232" from="gmem_addr" to="word_req" fromId="41" toId="49">
</dataflow>
<dataflow id="233" from="StgValue_102" to="word_req" fromId="102" toId="49">
</dataflow>
<dataflow id="234" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="212" toId="50">
</dataflow>
<dataflow id="235" from="gmem_addr" to="word_req" fromId="41" toId="50">
</dataflow>
<dataflow id="236" from="StgValue_102" to="word_req" fromId="102" toId="50">
</dataflow>
<dataflow id="238" from="_ssdm_op_Read.m_axi.volatile.i32P1A" to="word" fromId="237" toId="51">
</dataflow>
<dataflow id="239" from="gmem_addr" to="word" fromId="41" toId="51">
</dataflow>
<dataflow id="240" from="word" to="pixel_data" fromId="51" toId="52">
</dataflow>
<dataflow id="242" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="pixel_data_1" fromId="241" toId="53">
</dataflow>
<dataflow id="243" from="word" to="pixel_data_1" fromId="51" toId="53">
</dataflow>
<dataflow id="245" from="StgValue_244" to="pixel_data_1" fromId="244" toId="53">
</dataflow>
<dataflow id="247" from="StgValue_246" to="pixel_data_1" fromId="246" toId="53">
</dataflow>
<dataflow id="248" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="pixel_data_2" fromId="241" toId="54">
</dataflow>
<dataflow id="249" from="word" to="pixel_data_2" fromId="51" toId="54">
</dataflow>
<dataflow id="250" from="StgValue_166" to="pixel_data_2" fromId="166" toId="54">
</dataflow>
<dataflow id="252" from="StgValue_251" to="pixel_data_2" fromId="251" toId="54">
</dataflow>
<dataflow id="253" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="pixel_data_3" fromId="241" toId="55">
</dataflow>
<dataflow id="254" from="word" to="pixel_data_3" fromId="51" toId="55">
</dataflow>
<dataflow id="256" from="StgValue_255" to="pixel_data_3" fromId="255" toId="55">
</dataflow>
<dataflow id="258" from="StgValue_257" to="pixel_data_3" fromId="257" toId="55">
</dataflow>
<dataflow id="260" from="_ssdm_op_Write.axis.volatile.i8P0A" to="write_ln40" fromId="259" toId="56">
</dataflow>
<dataflow id="261" from="out_stream_V_data_V" to="write_ln40" fromId="101" toId="56">
</dataflow>
<dataflow id="262" from="pixel_data" to="write_ln40" fromId="52" toId="56">
</dataflow>
<dataflow id="263" from="_ssdm_op_Write.axis.volatile.i8P0A" to="write_ln40" fromId="259" toId="57">
</dataflow>
<dataflow id="264" from="out_stream_V_data_V" to="write_ln40" fromId="101" toId="57">
</dataflow>
<dataflow id="265" from="pixel_data_1" to="write_ln40" fromId="53" toId="57">
</dataflow>
<dataflow id="266" from="_ssdm_op_Write.axis.volatile.i8P0A" to="write_ln40" fromId="259" toId="58">
</dataflow>
<dataflow id="267" from="out_stream_V_data_V" to="write_ln40" fromId="101" toId="58">
</dataflow>
<dataflow id="268" from="pixel_data_2" to="write_ln40" fromId="54" toId="58">
</dataflow>
<dataflow id="270" from="_ssdm_op_SpecPipeline" to="specpipeline_ln34" fromId="269" toId="59">
</dataflow>
<dataflow id="272" from="StgValue_271" to="specpipeline_ln34" fromId="271" toId="59">
</dataflow>
<dataflow id="273" from="StgValue_132" to="specpipeline_ln34" fromId="132" toId="59">
</dataflow>
<dataflow id="274" from="StgValue_132" to="specpipeline_ln34" fromId="132" toId="59">
</dataflow>
<dataflow id="275" from="StgValue_132" to="specpipeline_ln34" fromId="132" toId="59">
</dataflow>
<dataflow id="276" from="empty_7" to="specpipeline_ln34" fromId="139" toId="59">
</dataflow>
<dataflow id="278" from="_ssdm_op_SpecLoopName" to="specloopname_ln33" fromId="277" toId="60">
</dataflow>
<dataflow id="280" from="empty_13" to="specloopname_ln33" fromId="279" toId="60">
</dataflow>
<dataflow id="281" from="_ssdm_op_Write.axis.volatile.i8P0A" to="write_ln40" fromId="259" toId="61">
</dataflow>
<dataflow id="282" from="out_stream_V_data_V" to="write_ln40" fromId="101" toId="61">
</dataflow>
<dataflow id="283" from="pixel_data_3" to="write_ln40" fromId="55" toId="61">
</dataflow>
<dataflow id="284" from="icmp_ln33" to="StgValue_2" fromId="31" toId="2">
</dataflow>
<dataflow id="285" from="icmp_ln33" to="StgValue_3" fromId="31" toId="3">
</dataflow>
<dataflow id="286" from="icmp_ln33" to="StgValue_4" fromId="31" toId="4">
</dataflow>
<dataflow id="287" from="icmp_ln33" to="StgValue_5" fromId="31" toId="5">
</dataflow>
<dataflow id="288" from="icmp_ln33" to="StgValue_11" fromId="31" toId="11">
</dataflow>
</dataflows>


</stg>
