Analysis & Synthesis report for pbl3
Thu Nov 27 14:39:53 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |MEF_dispenser|state
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Parameter Settings for User Entity Instance: Top-level Entity: |MEF_dispenser
 12. Post-Synthesis Netlist Statistics for Top Partition
 13. Elapsed Time Per Partition
 14. Analysis & Synthesis Messages
 15. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 27 14:39:53 2025       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; pbl3                                        ;
; Top-level Entity Name              ; MEF_dispenser                               ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 5                                           ;
;     Total combinational functions  ; 5                                           ;
;     Dedicated logic registers      ; 4                                           ;
; Total registers                    ; 4                                           ;
; Total pins                         ; 6                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; MEF_dispenser      ; pbl3               ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                  ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                    ; Library ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------+---------+
; MEF_dispenser.v                  ; yes             ; User Verilog HDL File  ; E:/PBL 3 CD/PBL CD - PROBLEMA 3/MEF_dispenser.v ;         ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------+---------+


+----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                          ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Estimated Total logic elements              ; 5                      ;
;                                             ;                        ;
; Total combinational functions               ; 5                      ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 3                      ;
;     -- 3 input functions                    ; 1                      ;
;     -- <=2 input functions                  ; 1                      ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 5                      ;
;     -- arithmetic mode                      ; 0                      ;
;                                             ;                        ;
; Total registers                             ; 4                      ;
;     -- Dedicated logic registers            ; 4                      ;
;     -- I/O registers                        ; 0                      ;
;                                             ;                        ;
; I/O pins                                    ; 6                      ;
;                                             ;                        ;
; Embedded Multiplier 9-bit elements          ; 0                      ;
;                                             ;                        ;
; Maximum fan-out node                        ; switch_add_rolha~input ;
; Maximum fan-out                             ; 4                      ;
; Total fan-out                               ; 37                     ;
; Average fan-out                             ; 1.76                   ;
+---------------------------------------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                  ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+---------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name ; Entity Name   ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+---------------+--------------+
; |MEF_dispenser             ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 6    ; 0            ; 0          ; |MEF_dispenser      ; MEF_dispenser ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+---------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------+
; State Machine - |MEF_dispenser|state                         ;
+------------+------------+------------+------------+----------+
; Name       ; state.ADD2 ; state.ADD1 ; state.DISP ; state.E0 ;
+------------+------------+------------+------------+----------+
; state.E0   ; 0          ; 0          ; 0          ; 0        ;
; state.DISP ; 0          ; 0          ; 1          ; 1        ;
; state.ADD1 ; 0          ; 1          ; 0          ; 1        ;
; state.ADD2 ; 1          ; 0          ; 0          ; 1        ;
+------------+------------+------------+------------+----------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; state~4                               ; Lost fanout        ;
; state~5                               ; Lost fanout        ;
; Total Number of Removed Registers = 2 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 4     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MEF_dispenser ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; E0             ; 00    ; Unsigned Binary                                      ;
; DISP           ; 01    ; Unsigned Binary                                      ;
; ADD1           ; 10    ; Unsigned Binary                                      ;
; ADD2           ; 11    ; Unsigned Binary                                      ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 6                           ;
; cycloneiii_ff         ; 4                           ;
;     CLR               ; 4                           ;
; cycloneiii_lcell_comb ; 5                           ;
;     normal            ; 5                           ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 3                           ;
;                       ;                             ;
; Max LUT depth         ; 2.00                        ;
; Average LUT depth     ; 1.31                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Nov 27 14:39:34 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pbl3 -c pbl3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file main.v
    Info (12023): Found entity 1: main File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/main.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file mef_contador_duzias.v
    Info (12023): Found entity 1: MEF_contador_duzias File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/MEF_contador_duzias.v Line: 1
    Info (12023): Found entity 2: saida_contador_duzias File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/MEF_contador_duzias.v Line: 64
Info (12021): Found 2 design units, including 2 entities, in source file mef_vedacao.v
    Info (12023): Found entity 1: MEF_vedacao File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/MEF_vedacao.v Line: 1
    Info (12023): Found entity 2: saida_vedacao File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/MEF_vedacao.v Line: 63
Info (12021): Found 3 design units, including 3 entities, in source file teste.v
    Info (12023): Found entity 1: teste1 File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/teste.v Line: 1
    Info (12023): Found entity 2: teste2 File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/teste.v Line: 77
    Info (12023): Found entity 3: teste File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/teste.v Line: 143
Info (12021): Found 1 design units, including 1 entities, in source file d_flipflop.v
    Info (12023): Found entity 1: d_flipflop File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/d_flipflop.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file eh_igual5.v
    Info (12023): Found entity 1: eh_igual5 File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/eh_igual5.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file eh_igual12.v
    Info (12023): Found entity 1: eh_igual12 File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/eh_igual12.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file double_dabble.v
    Info (12023): Found entity 1: eh_maior5 File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/double_dabble.v Line: 1
    Info (12023): Found entity 2: double_dabble File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/double_dabble.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file decoder_decimal.v
    Info (12023): Found entity 1: decoder_decimal File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/decoder_decimal.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display_decimal.v
    Info (12023): Found entity 1: display_decimal File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/display_decimal.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file mux2x1.v
    Info (12023): Found entity 1: mux2x1 File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/mux2x1.v Line: 1
    Info (12023): Found entity 2: muxdisp File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/mux2x1.v Line: 14
    Info (12023): Found entity 3: mux_8 File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/mux2x1.v Line: 52
Info (12021): Found 2 design units, including 2 entities, in source file sum4bit.v
    Info (12023): Found entity 1: sum4bit File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/sum4bit.v Line: 1
    Info (12023): Found entity 2: sum File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/sum4bit.v Line: 15
Info (12021): Found 2 design units, including 2 entities, in source file divisor_frequencia.v
    Info (12023): Found entity 1: dividir File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/divisor_frequencia.v Line: 1
    Info (12023): Found entity 2: divisor_frequencia File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/divisor_frequencia.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: register_8bit File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/register.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file sub8bit.v
    Info (12023): Found entity 1: sub8bit File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/sub8bit.v Line: 1
    Info (12023): Found entity 2: sub File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/sub8bit.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file sum8bit.v
    Info (12023): Found entity 1: sum8bit File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/sum8bit.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file contador.v
    Info (12023): Found entity 1: contador File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/contador.v Line: 1
    Info (12023): Found entity 2: contador_disp File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/contador.v Line: 17
    Info (12023): Found entity 3: contador2 File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/contador.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file comparador_8bit.v
    Info (12023): Found entity 1: comparador_8bit File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/comparador_8bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file eh_maior15.v
    Info (12023): Found entity 1: ehmaior_15 File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/eh_maior15.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file level_to_pulse.v
    Info (12023): Found entity 1: level_to_pulse File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/level_to_pulse.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file mef_dispenser.v
    Info (12023): Found entity 1: MEF_dispenser File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/MEF_dispenser.v Line: 1
    Info (12023): Found entity 2: saidas_dispenser File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/MEF_dispenser.v Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file mef_main.v
    Info (12023): Found entity 1: MEF_main File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/MEF_main.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file estoque.v
    Info (12023): Found entity 1: estoque File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/estoque.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at main.v(20): created implicit net for "clk" File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/main.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at main.v(59): created implicit net for "reset" File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/main.v Line: 59
Warning (10236): Verilog HDL Implicit Net warning at teste.v(116): created implicit net for "descarte" File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/teste.v Line: 116
Warning (10236): Verilog HDL Implicit Net warning at teste.v(125): created implicit net for "reset" File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/teste.v Line: 125
Critical Warning (10846): Verilog HDL Instantiation warning at main.v(21): instance has no name File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/main.v Line: 21
Critical Warning (10846): Verilog HDL Instantiation warning at main.v(48): instance has no name File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/main.v Line: 48
Critical Warning (10846): Verilog HDL Instantiation warning at main.v(56): instance has no name File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/main.v Line: 56
Critical Warning (10846): Verilog HDL Instantiation warning at main.v(77): instance has no name File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/main.v Line: 77
Critical Warning (10846): Verilog HDL Instantiation warning at main.v(92): instance has no name File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/main.v Line: 92
Critical Warning (10846): Verilog HDL Instantiation warning at main.v(100): instance has no name File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/main.v Line: 100
Critical Warning (10846): Verilog HDL Instantiation warning at main.v(109): instance has no name File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/main.v Line: 109
Critical Warning (10846): Verilog HDL Instantiation warning at main.v(117): instance has no name File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/main.v Line: 117
Critical Warning (10846): Verilog HDL Instantiation warning at main.v(129): instance has no name File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/main.v Line: 129
Critical Warning (10846): Verilog HDL Instantiation warning at double_dabble.v(19): instance has no name File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/double_dabble.v Line: 19
Critical Warning (10846): Verilog HDL Instantiation warning at double_dabble.v(21): instance has no name File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/double_dabble.v Line: 21
Critical Warning (10846): Verilog HDL Instantiation warning at double_dabble.v(23): instance has no name File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/double_dabble.v Line: 23
Critical Warning (10846): Verilog HDL Instantiation warning at double_dabble.v(24): instance has no name File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/double_dabble.v Line: 24
Critical Warning (10846): Verilog HDL Instantiation warning at double_dabble.v(25): instance has no name File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/double_dabble.v Line: 25
Critical Warning (10846): Verilog HDL Instantiation warning at double_dabble.v(26): instance has no name File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/double_dabble.v Line: 26
Critical Warning (10846): Verilog HDL Instantiation warning at display_decimal.v(34): instance has no name File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/display_decimal.v Line: 34
Critical Warning (10846): Verilog HDL Instantiation warning at display_decimal.v(35): instance has no name File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/display_decimal.v Line: 35
Critical Warning (10846): Verilog HDL Instantiation warning at teste.v(22): instance has no name File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/teste.v Line: 22
Critical Warning (10846): Verilog HDL Instantiation warning at teste.v(23): instance has no name File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/teste.v Line: 23
Critical Warning (10846): Verilog HDL Instantiation warning at teste.v(26): instance has no name File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/teste.v Line: 26
Critical Warning (10846): Verilog HDL Instantiation warning at teste.v(27): instance has no name File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/teste.v Line: 27
Critical Warning (10846): Verilog HDL Instantiation warning at teste.v(43): instance has no name File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/teste.v Line: 43
Critical Warning (10846): Verilog HDL Instantiation warning at teste.v(60): instance has no name File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/teste.v Line: 60
Critical Warning (10846): Verilog HDL Instantiation warning at teste.v(70): instance has no name File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/teste.v Line: 70
Critical Warning (10846): Verilog HDL Instantiation warning at teste.v(85): instance has no name File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/teste.v Line: 85
Critical Warning (10846): Verilog HDL Instantiation warning at teste.v(97): instance has no name File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/teste.v Line: 97
Critical Warning (10846): Verilog HDL Instantiation warning at teste.v(99): instance has no name File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/teste.v Line: 99
Critical Warning (10846): Verilog HDL Instantiation warning at teste.v(100): instance has no name File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/teste.v Line: 100
Critical Warning (10846): Verilog HDL Instantiation warning at teste.v(127): instance has no name File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/teste.v Line: 127
Critical Warning (10846): Verilog HDL Instantiation warning at teste.v(138): instance has no name File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/teste.v Line: 138
Critical Warning (10846): Verilog HDL Instantiation warning at teste.v(151): instance has no name File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/teste.v Line: 151
Info (12127): Elaborating entity "MEF_dispenser" for the top level hierarchy
Warning (10240): Verilog HDL Always Construct warning at MEF_dispenser.v(22): inferring latch(es) for variable "nextstate", which holds its previous value in one or more paths through the always construct File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/MEF_dispenser.v Line: 22
Info (10041): Inferred latch for "nextstate.ADD2" at MEF_dispenser.v(22) File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/MEF_dispenser.v Line: 22
Info (10041): Inferred latch for "nextstate.ADD1" at MEF_dispenser.v(22) File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/MEF_dispenser.v Line: 22
Info (10041): Inferred latch for "nextstate.DISP" at MEF_dispenser.v(22) File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/MEF_dispenser.v Line: 22
Info (10041): Inferred latch for "nextstate.E0" at MEF_dispenser.v(22) File: E:/PBL 3 CD/PBL CD - PROBLEMA 3/MEF_dispenser.v Line: 22
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/PBL 3 CD/PBL CD - PROBLEMA 3/output_files/pbl3.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 11 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 5 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 4762 megabytes
    Info: Processing ended: Thu Nov 27 14:39:54 2025
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/PBL 3 CD/PBL CD - PROBLEMA 3/output_files/pbl3.map.smsg.


