INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chess/OneDrive/Documents/Stanford/Winter 2022/EE108 CA Materials/Labs/lab3/lab3_starter_files/brute_force_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brute_force_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chess/OneDrive/Documents/Stanford/Winter 2022/EE108 CA Materials/Labs/lab3/lab3_starter_files/button_press_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button_press_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chess/OneDrive/Documents/Stanford/Winter 2022/EE108 CA Materials/Labs/lab3/lab3_starter_files/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chess/OneDrive/Documents/Stanford/Winter 2022/EE108 CA Materials/Labs/lab3/lab3_starter_files/ff_lib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module dffr
INFO: [VRFC 10-311] analyzing module dffre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chess/OneDrive/Documents/Stanford/Winter 2022/EE108 CA Materials/Labs/lab3/lab3_starter_files/one_pulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_pulse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chess/OneDrive/Documents/Stanford/EE272C/CGRA_IO_TEST/CGRA_IO_TEST.srcs/sources_1/new/cgra_loader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cgra_loader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chess/OneDrive/Documents/Stanford/EE272C/CGRA_IO_TEST/CGRA_IO_TEST.ip_user_files/bd/cgra_test_design/ip/cgra_test_design_processing_system7_0_0/sim/cgra_test_design_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cgra_test_design_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chess/OneDrive/Documents/Stanford/EE272C/CGRA_IO_TEST/CGRA_IO_TEST.ip_user_files/bd/cgra_test_design/ip/cgra_test_design_clk_wiz_0_0/cgra_test_design_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cgra_test_design_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chess/OneDrive/Documents/Stanford/EE272C/CGRA_IO_TEST/CGRA_IO_TEST.ip_user_files/bd/cgra_test_design/ip/cgra_test_design_clk_wiz_0_0/cgra_test_design_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cgra_test_design_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chess/OneDrive/Documents/Stanford/EE272C/CGRA_IO_TEST/CGRA_IO_TEST.ip_user_files/bd/cgra_test_design/ip/cgra_test_design_xbar_0/sim/cgra_test_design_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cgra_test_design_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chess/OneDrive/Documents/Stanford/EE272C/CGRA_IO_TEST/CGRA_IO_TEST.ip_user_files/bd/cgra_test_design/sim/cgra_test_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cgra_test_design
INFO: [VRFC 10-311] analyzing module cgra_test_design_ps7_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_GPBN3P
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1OTCY02
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_D6FYDF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chess/OneDrive/Documents/Stanford/EE272C/CGRA_IO_TEST/CGRA_IO_TEST.ip_user_files/bd/cgra_test_design/ip/cgra_test_design_cgra_loader_0_0/sim/cgra_test_design_cgra_loader_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cgra_test_design_cgra_loader_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chess/OneDrive/Documents/Stanford/EE272C/CGRA_IO_TEST/CGRA_IO_TEST.ip_user_files/bd/cgra_test_design/ip/cgra_test_design_auto_pc_0/sim/cgra_test_design_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cgra_test_design_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chess/OneDrive/Documents/Stanford/EE272C/CGRA_IO_TEST/CGRA_IO_TEST.srcs/sim_1/new/cgra_loader_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cgra_loader_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chess/OneDrive/Documents/Stanford/EE272C/CGRA_IO_TEST/CGRA_IO_TEST.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
