// Seed: 260898885
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [7:0] id_10;
  assign id_2[1] = 1'b0;
  assign id_5 = id_4;
  assign id_10[1 : 1] = 1'b0;
  wire id_11;
  module_0(
      id_1, id_3, id_7, id_11
  );
  assign id_6 = id_9;
  wire id_12;
endmodule
