
synthesis -f "MMU_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jun 11 16:59:52 2025


Command Line:  synthesis -f MMU_impl1_lattice.synproj -gui -msgset C:/dev/Apple_IIe_MMU_3V3/firmware/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-256HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-256HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = MMU.
Target frequency = 2.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.12/ispfpga/xo2c00/data (searchpath added)
-p C:/dev/Apple_IIe_MMU_3V3/firmware/impl1 (searchpath added)
-p C:/dev/Apple_IIe_MMU_3V3/firmware (searchpath added)
VHDL library = work
VHDL design file = C:/dev/Apple_IIe_MMU_3V3/firmware/CUSTOM/MMU.vhdl
VHDL design file = C:/dev/Apple_IIe_MMU_3V3/firmware/sources/COMMON/COMMON_INTERNALS.vhdl
VHDL design file = C:/dev/Apple_IIe_MMU_3V3/firmware/sources/COMMON/RA_MUX.vhdl
VHDL design file = C:/dev/Apple_IIe_MMU_3V3/firmware/sources/COMMON/SOFT_SWITCHES_C00X.vhdl
VHDL design file = C:/dev/Apple_IIe_MMU_3V3/firmware/sources/COMMON/SOFT_SWITCHES_C05X.vhdl
VHDL design file = C:/dev/Apple_IIe_MMU_3V3/firmware/sources/CUSTOM/DELAY_OSCILLATOR/VENDOR/LATTICE/MACHXO2/DELAY_OSCILLATOR.vhdl
VHDL design file = C:/dev/Apple_IIe_MMU_3V3/firmware/sources/CUSTOM/DRAM_HOLD_TIME/DELAY_CLK/DRAM_HOLD_TIME.vhdl
VHDL design file = C:/dev/Apple_IIe_MMU_3V3/firmware/sources/CUSTOM/MMU_HOLD_TIME/DELAY_CLK/MMU_HOLD_TIME.vhdl
VHDL design file = C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/DEV_DECODER.vhdl
VHDL design file = C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_ADDR_DECODER.vhdl
VHDL design file = C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_CASEN.vhdl
VHDL design file = C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_CXXXOUT.vhdl
VHDL design file = C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_EN80.vhdl
VHDL design file = C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_INTERNALS.vhdl
VHDL design file = C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_KBD.vhdl
VHDL design file = C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_MD7.vhdl
VHDL design file = C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_MPON.vhdl
VHDL design file = C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_RA.vhdl
VHDL design file = C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_ROMEN.vhdl
VHDL design file = C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_RW245.vhdl
VHDL design file = C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_SELMB.vhdl
VHDL design file = C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_SOFT_SWITCHES_C08X.vhdl
VHDL design file = C:/dev/Apple_IIe_MMU_3V3/firmware/sources/TTL/LATCH_9334.vhdl
VHDL design file = C:/dev/Apple_IIe_MMU_3V3/firmware/sources/TTL/LS138.vhdl
NGD file = MMU_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
    <postMsg mid="35921504" type="Info"    dynamic="2" navigation="0" arg0="" arg1="C:/dev/Apple_IIe_MMU_3V3/firmware/impl1"  />
Analyzing VHDL file c:/dev/apple_iie_mmu_3v3/firmware/custom/mmu.vhdl. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/custom/mmu.vhdl(17): " arg1="mmu" arg2="c:/dev/apple_iie_mmu_3v3/firmware/custom/mmu.vhdl" arg3="17"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/custom/mmu.vhdl(42): " arg1="rtl" arg2="c:/dev/apple_iie_mmu_3v3/firmware/custom/mmu.vhdl" arg3="42"  />
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/dev/apple_iie_mmu_3v3/firmware/sources/common/common_internals.vhdl. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/common/common_internals.vhdl(17): " arg1="common_internals" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/common/common_internals.vhdl" arg3="17"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/common/common_internals.vhdl(32): " arg1="rtl" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/common/common_internals.vhdl" arg3="32"  />
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/dev/apple_iie_mmu_3v3/firmware/sources/common/ra_mux.vhdl. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/common/ra_mux.vhdl(16): " arg1="ra_mux" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/common/ra_mux.vhdl" arg3="16"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/common/ra_mux.vhdl(34): " arg1="rtl" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/common/ra_mux.vhdl" arg3="34"  />
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/dev/apple_iie_mmu_3v3/firmware/sources/common/soft_switches_c00x.vhdl. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/common/soft_switches_c00x.vhdl(18): " arg1="soft_switches_c00x" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/common/soft_switches_c00x.vhdl" arg3="18"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/common/soft_switches_c00x.vhdl(39): " arg1="rtl" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/common/soft_switches_c00x.vhdl" arg3="39"  />
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/dev/apple_iie_mmu_3v3/firmware/sources/common/soft_switches_c05x.vhdl. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/common/soft_switches_c05x.vhdl(16): " arg1="soft_switches_c05x" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/common/soft_switches_c05x.vhdl" arg3="16"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/common/soft_switches_c05x.vhdl(34): " arg1="rtl" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/common/soft_switches_c05x.vhdl" arg3="34"  />
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/dev/apple_iie_mmu_3v3/firmware/sources/custom/delay_oscillator/vendor/lattice/machxo2/delay_oscillator.vhdl. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/custom/delay_oscillator/vendor/lattice/machxo2/delay_oscillator.vhdl(20): " arg1="delay_oscillator" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/custom/delay_oscillator/vendor/lattice/machxo2/delay_oscillator.vhdl" arg3="20"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/custom/delay_oscillator/vendor/lattice/machxo2/delay_oscillator.vhdl(26): " arg1="rtl" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/custom/delay_oscillator/vendor/lattice/machxo2/delay_oscillator.vhdl" arg3="26"  />
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/dev/apple_iie_mmu_3v3/firmware/sources/custom/dram_hold_time/delay_clk/dram_hold_time.vhdl. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/custom/dram_hold_time/delay_clk/dram_hold_time.vhdl(20): " arg1="dram_hold_time" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/custom/dram_hold_time/delay_clk/dram_hold_time.vhdl" arg3="20"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/custom/dram_hold_time/delay_clk/dram_hold_time.vhdl(31): " arg1="rtl" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/custom/dram_hold_time/delay_clk/dram_hold_time.vhdl" arg3="31"  />
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/dev/apple_iie_mmu_3v3/firmware/sources/custom/mmu_hold_time/delay_clk/mmu_hold_time.vhdl. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/custom/mmu_hold_time/delay_clk/mmu_hold_time.vhdl(20): " arg1="mmu_hold_time" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/custom/mmu_hold_time/delay_clk/mmu_hold_time.vhdl" arg3="20"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/custom/mmu_hold_time/delay_clk/mmu_hold_time.vhdl(29): " arg1="rtl" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/custom/mmu_hold_time/delay_clk/mmu_hold_time.vhdl" arg3="29"  />
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/dev_decoder.vhdl. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/dev_decoder.vhdl(16): " arg1="dev_decoder" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/dev_decoder.vhdl" arg3="16"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/dev_decoder.vhdl(30): " arg1="rtl" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/dev_decoder.vhdl" arg3="30"  />
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_addr_decoder.vhdl. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_addr_decoder.vhdl(16): " arg1="mmu_addr_decoder" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_addr_decoder.vhdl" arg3="16"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_addr_decoder.vhdl(53): " arg1="rtl" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_addr_decoder.vhdl" arg3="53"  />
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_casen.vhdl. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_casen.vhdl(18): " arg1="mmu_casen" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_casen.vhdl" arg3="18"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_casen.vhdl(36): " arg1="rtl" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_casen.vhdl" arg3="36"  />
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_cxxxout.vhdl. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_cxxxout.vhdl(17): " arg1="mmu_cxxxout" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_cxxxout.vhdl" arg3="17"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_cxxxout.vhdl(28): " arg1="rtl" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_cxxxout.vhdl" arg3="28"  />
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_en80.vhdl. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_en80.vhdl(17): " arg1="mmu_en80" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_en80.vhdl" arg3="17"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_en80.vhdl(29): " arg1="rtl" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_en80.vhdl" arg3="29"  />
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_internals.vhdl. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_internals.vhdl(17): " arg1="mmu_internals" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_internals.vhdl" arg3="17"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_internals.vhdl(38): " arg1="rtl" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_internals.vhdl" arg3="38"  />
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_kbd.vhdl. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_kbd.vhdl(17): " arg1="mmu_kbd" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_kbd.vhdl" arg3="17"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_kbd.vhdl(27): " arg1="rtl" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_kbd.vhdl" arg3="27"  />
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_md7.vhdl. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_md7.vhdl(16): " arg1="mmu_md7" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_md7.vhdl" arg3="16"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_md7.vhdl(37): " arg1="rtl" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_md7.vhdl" arg3="37"  />
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_mpon.vhdl. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_mpon.vhdl(17): " arg1="mmu_mpon" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_mpon.vhdl" arg3="17"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_mpon.vhdl(28): " arg1="rtl" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_mpon.vhdl" arg3="28"  />
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_ra.vhdl. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_ra.vhdl(17): " arg1="mmu_ra" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_ra.vhdl" arg3="17"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_ra.vhdl(32): " arg1="rtl" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_ra.vhdl" arg3="32"  />
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_romen.vhdl. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_romen.vhdl(17): " arg1="mmu_romen" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_romen.vhdl" arg3="17"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_romen.vhdl(35): " arg1="rtl" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_romen.vhdl" arg3="35"  />
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_rw245.vhdl. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_rw245.vhdl(17): " arg1="mmu_rw245" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_rw245.vhdl" arg3="17"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_rw245.vhdl(30): " arg1="rtl" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_rw245.vhdl" arg3="30"  />
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_selmb.vhdl. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_selmb.vhdl(17): " arg1="mmu_selmb" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_selmb.vhdl" arg3="17"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_selmb.vhdl(35): " arg1="rtl" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_selmb.vhdl" arg3="35"  />
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_soft_switches_c08x.vhdl. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_soft_switches_c08x.vhdl(17): " arg1="mmu_soft_switches_c08x" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_soft_switches_c08x.vhdl" arg3="17"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_soft_switches_c08x.vhdl(33): " arg1="rtl" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/mmu/mmu_soft_switches_c08x.vhdl" arg3="33"  />
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/dev/apple_iie_mmu_3v3/firmware/sources/ttl/latch_9334.vhdl. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/ttl/latch_9334.vhdl(17): " arg1="latch_9334" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/ttl/latch_9334.vhdl" arg3="17"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/ttl/latch_9334.vhdl(30): " arg1="rtl" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/ttl/latch_9334.vhdl" arg3="30"  />
unit MMU is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/dev/apple_iie_mmu_3v3/firmware/sources/ttl/ls138.vhdl. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/ttl/ls138.vhdl(18): " arg1="ls138" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/ttl/ls138.vhdl" arg3="18"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/sources/ttl/ls138.vhdl(27): " arg1="rtl" arg2="c:/dev/apple_iie_mmu_3v3/firmware/sources/ttl/ls138.vhdl" arg3="27"  />
unit MMU is not yet analyzed. VHDL-1485
unit MMU is not yet analyzed. VHDL-1485
c:/dev/apple_iie_mmu_3v3/firmware/custom/mmu.vhdl(17): executing MMU(RTL)

    <postMsg mid="35921205" type="Warning" dynamic="3" navigation="2" arg0="c:/dev/apple_iie_mmu_3v3/firmware/custom/mmu.vhdl(40): " arg1="MMU" arg2="RTL" arg3="c:/dev/apple_iie_mmu_3v3/firmware/custom/mmu.vhdl" arg4="40"  />
Top module name (VHDL): MMU
Last elaborated design is MMU(RTL)
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c256.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.41.
Top-level module name = MMU.



GSR instance connected to net MPON_N.
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\UMMU_INTERNALS/INTC8EN_I_0_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U_MMU_RA/MMU_RA_MUX/RA_ENABLE_N_I_0_reset"  />
Applying 2.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in MMU_drc.log.
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
    195 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file MMU_impl1.ngd.

################### Begin Area Report (MMU)######################
Number of register bits => 40 of 424 (9 % )
FD1S1A => 4
FD1S1B => 2
FD1S1D => 2
FD1S1I => 5
FD1S3AX => 23
FD1S3AY => 3
FD1S3IX => 1
GSR => 1
IB => 22
L6MUX21 => 1
LUT4 => 107
OB => 9
OBZ => 9
OSCH => 1
PFUMX => 2
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 14
  Net : U_DELAY_OSCILLATOR/DELAY_CLK, loads : 17
  Net : PHI_0_c, loads : 13
  Net : U_MMU_SOFT_SWITCHES_C08X/DEV0_N, loads : 7
  Net : UMMU_INTERNALS/INTC3ACC_N_N_197_derived_1, loads : 3
  Net : U_MMU_RA/MMU_RA_MUX/PRAS_N_c_derived_1, loads : 3
  Net : U_MMU_SOFT_SWITCHES_C08X/Q3_N_104, loads : 1
  Net : U_MMU_SOFT_SWITCHES_C08X/Q2_N_101, loads : 1
  Net : U_MMU_RA/MMU_RA_MUX/WAITING_FOR_PRAS_N_246, loads : 1
  Net : U_SOFT_SWITCHES_C05X/Q4_N_107, loads : 1
  Net : U_SOFT_SWITCHES_C05X/Q0_N_91, loads : 1
  Net : U_SOFT_SWITCHES_C05X/HIRES_N_134, loads : 1
  Net : U_SOFT_SWITCHES_C05X/Q1_N_98, loads : 1
  Net : U_SOFT_SWITCHES_C05X/PG2_N_129, loads : 1
  Net : U_SOFT_SWITCHES_C05X/Q5_N_110, loads : 1
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : A_c_1, loads : 23
  Net : A_c_3, loads : 20
  Net : A_c_2, loads : 19
  Net : A_c_0, loads : 17
  Net : PRAS_N_c, loads : 13
  Net : A_c_13, loads : 11
  Net : R_W_N_c, loads : 11
  Net : A_c_15, loads : 10
  Net : A_c_14, loads : 10
  Net : A_c_12, loads : 8
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 500.000000 -name   |             |             |
clk6 [get_nets                          |             |             |
\U_SOFT_SWITCHES_C05X/PG2_N_129]        |            -|            -|     0  
                                        |             |             |
create_clock -period 500.000000 -name   |             |             |
clk5 [get_nets                          |             |             |
\U_SOFT_SWITCHES_C05X/HIRES_N_134]      |            -|            -|     0  
                                        |             |             |
create_clock -period 500.000000 -name   |             |             |
clk4 [get_nets Q2_N_101]                |            -|            -|     0  
                                        |             |             |
create_clock -period 500.000000 -name   |             |             |
clk3 [get_nets PHI_0_c]                 |    2.000 MHz|  110.717 MHz|     6  
                                        |             |             |
create_clock -period 500.000000 -name   |             |             |
clk2 [get_nets                          |             |             |
\U_MMU_SOFT_SWITCHES_C08X/DEV0_N]       |    2.000 MHz|  309.023 MHz|     2  
                                        |             |             |
create_clock -period 500.000000 -name   |             |             |
clk1 [get_nets Q3_N_104]                |            -|            -|     0  
                                        |             |             |
create_clock -period 500.000000 -name   |             |             |
clk0 [get_nets DELAY_CLK]               |    2.000 MHz|  281.452 MHz|     2  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 71.020  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.500  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-256HC -t CSBGA132 -s 4 -oc Commercial   "MMU_impl1.ngd" -o "MMU_impl1_map.ncd" -pr "MMU_impl1.prf" -mp "MMU_impl1.mrp" -lpf "C:/dev/Apple_IIe_MMU_3V3/firmware/impl1/MMU_impl1.lpf" -lpf "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU.lpf"  -c 0           
map:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: MMU_impl1.ngd
   Picdevice="LCMXO2-256HC"

   Pictype="CSBGA132"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-256HCCSBGA132, Performance used: 4.

Loading device for application map from file 'xo2c256.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.41.

Running general design DRC...

Removing unused logic...

Optimizing...

    <postMsg mid="52101259" type="Warning" dynamic="1" navigation="0" arg0="U_MMU_RA/MMU_RA_MUX/RA_ENABLE_N_I_0_set"  />
    <postMsg mid="52101259" type="Warning" dynamic="1" navigation="0" arg0="UMMU_INTERNALS/INTC8EN_I_0_set"  />



Design Summary:
   Number of registers:     40 out of   424 (9%)
      PFU registers:           40 out of   256 (16%)
      PIO registers:            0 out of   168 (0%)
   Number of SLICEs:        57 out of   128 (45%)
      SLICEs as Logic/ROM:     57 out of   128 (45%)
      SLICEs as RAM:            0 out of    96 (0%)
      SLICEs as Carry:          0 out of   128 (0%)
   Number of LUT4s:        105 out of   256 (41%)
      Number used as logic LUTs:        105
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 40 + 4(JTAG) out of 56 (79%)
   Number of block RAMs:  0 out of 0
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  14
     Net PHI_0_c: 2 loads, 2 rising, 0 falling (Driver: PIO PHI_0 )
     Net DELAY_CLK: 9 loads, 9 rising, 0 falling (Driver: U_DELAY_OSCILLATOR/U_OSCH )
     Net DEV0_N: 6 loads, 6 rising, 0 falling (Driver: U_MMU_SOFT_SWITCHES_C08X/i1245_3_lut )
     Net U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q2_N_101: 1 loads, 1 rising, 0 falling (Driver: U_MMU_SOFT_SWITCHES_C08X/i2_2_lut_3_lut_4_lut_4_lut )
     Net U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q3_N_104: 1 loads, 1 rising, 0 falling (Driver: U_MMU_SOFT_SWITCHES_C08X/i1_2_lut_3_lut_4_lut_4_lut_adj_56 )
     Net U_MMU_RA/MMU_RA_MUX/PRAS_N_c_derived_1: 1 loads, 1 rising, 0 falling (Driver: U_MMU_RA/MMU_RA_MUX/i1268_2_lut_rep_23 )
     Net U_MMU_RA/MMU_RA_MUX/WAITING_FOR_PRAS_N_246: 1 loads, 1 rising, 0 falling (Driver: U_MMU_RA/MMU_RA_MUX/RA_ENABLE_N_N_234_I_0_2_lut_3_lut_3_lut )
     Net U_SOFT_SWITCHES_C05X/HIRES_N_134: 1 loads, 1 rising, 0 falling (Driver: U_SOFT_SWITCHES_C05X/i1_2_lut )
     Net U_SOFT_SWITCHES_C05X/PG2_N_129: 1 loads, 1 rising, 0 falling (Driver: U_SOFT_SWITCHES_C05X/i1_2_lut_adj_54 )
     Net Q1_N_98: 1 loads, 1 rising, 0 falling (Driver: U_SOFT_SWITCHES_C05X/i1_2_lut_3_lut_4_lut )
     Net Q5_N_110: 1 loads, 1 rising, 0 falling (Driver: U_SOFT_SWITCHES_C05X/i1_2_lut_3_lut_4_lut_adj_53 )
     Net Q4_N_107: 1 loads, 1 rising, 0 falling (Driver: U_SOFT_SWITCHES_C05X/i1262_2_lut_2_lut_3_lut_4_lut )
     Net Q0_N_91: 1 loads, 1 rising, 0 falling (Driver: U_SOFT_SWITCHES_C05X/i1257_2_lut_2_lut_3_lut_4_lut )
     Net UMMU_INTERNALS/INTC3ACC_N_N_197_derived_1: 1 loads, 1 rising, 0 falling (Driver: UMMU_INTERNALS/i683_2_lut_rep_12 )
   Number of Clock Enables:  0
   Number of LSRs:  7
     Net PHI_0_c: 1 loads, 1 LSLICEs
     Net R_W_N_c: 1 loads, 1 LSLICEs
     Net A_c_0: 4 loads, 4 LSLICEs
     Net U_MMU_RA/MMU_RA_MUX/PRAS_N_c_derived_1: 1 loads, 1 LSLICEs
     Net U_MMU_RA/MMU_RA_MUX/n1589: 1 loads, 1 LSLICEs
     Net UMMU_INTERNALS/INTC3ACC_N_N_197_derived_1: 1 loads, 1 LSLICEs
     Net UMMU_INTERNALS/INTC8EN_N_174: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net A_c_1: 23 loads
     Net A_c_0: 20 loads
     Net A_c_3: 20 loads
     Net A_c_2: 19 loads
     Net PRAS_N_c: 13 loads
     Net A_c_13: 11 loads
     Net R_W_N_c: 11 loads
     Net A_c_14: 10 loads
     Net A_c_15: 10 loads
     Net ORA_OE_N_c: 9 loads
 

   Number of warnings:  2
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 33 MB

Dumping design to file MMU_impl1_map.ncd.

ncd2vdb "MMU_impl1_map.ncd" ".vdbs/MMU_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c256.nph' in environment: C:/lscc/diamond/3.12/ispfpga.

trce -f "MMU_impl1.mt" -o "MMU_impl1.tw1" "MMU_impl1_map.ncd" "MMU_impl1.prf"
trce:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file mmu_impl1_map.ncd.
Design name: MMU
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-256HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c256.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.41.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Wed Jun 11 16:59:53 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o MMU_impl1.tw1 -gui -msgset C:/dev/Apple_IIe_MMU_3V3/firmware/promote.xml MMU_impl1_map.ncd MMU_impl1.prf 
Design file:     mmu_impl1_map.ncd
Preference file: mmu_impl1.prf
Device,speed:    LCMXO2-256HC,4
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

1 potential circuit loop found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 14 paths, 1 nets, and 42 connections (9.31% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Wed Jun 11 16:59:53 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o MMU_impl1.tw1 -gui -msgset C:/dev/Apple_IIe_MMU_3V3/firmware/promote.xml MMU_impl1_map.ncd MMU_impl1.prf 
Design file:     mmu_impl1_map.ncd
Preference file: mmu_impl1.prf
Device,speed:    LCMXO2-256HC,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

1 potential circuit loop found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 14 paths, 1 nets, and 42 connections (9.31% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 36 MB


mpartrce -p "MMU_impl1.p2t" -f "MMU_impl1.p3t" -tf "MMU_impl1.pt" "MMU_impl1_map.ncd" "MMU_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "MMU_impl1_map.ncd"
Wed Jun 11 16:59:53 2025

PAR: Place And Route Diamond (64-bit) 3.12.1.454.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/dev/Apple_IIe_MMU_3V3/firmware/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF:parASE=1 MMU_impl1_map.ncd MMU_impl1.dir/5_1.ncd MMU_impl1.prf
Preference file: MMU_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file MMU_impl1_map.ncd.
Design name: MMU
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-256HC
Package:     CSBGA132
Performance: 4
Loading device for application par from file 'xo2c256.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.41.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   40+4(JTAG)/56      79% used
                  40+4(JTAG)/56      79% bonded

   SLICE             57/128          44% used

   GSR                1/1           100% used
   OSC                1/1           100% used


1 potential circuit loop found in timing analysis.
Number of Signals: 167
Number of Connections: 451

Pin Constraint Summary:
   40 out of 40 pins locked (100% locked).

No signal is selected as primary clock.


The following 2 signals are selected to use the secondary clock routing resources:
    DELAY_CLK (driver: U_DELAY_OSCILLATOR/U_OSCH, clk load #: 9, sr load #: 0, ce load #: 0)
    DEV0_N (driver: SLICE_50, clk load #: 6, sr load #: 0, ce load #: 0)

Signal MPON_N is selected as Global Set/Reset.
Starting Placer Phase 0.

Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
....................
Placer score = 22817.
Finished Placer Phase 1.  REAL time: 2 secs 

Starting Placer Phase 2.
.
Placer score =  22757
Finished Placer Phase 2.  REAL time: 2 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  SECONDARY "DELAY_CLK" from OSC on comp "U_DELAY_OSCILLATOR/U_OSCH" on site "OSC", clk load = 9, ce load = 0, sr load = 0
  SECONDARY "DEV0_N" from F1 on comp "SLICE_50" on site "R2C6D", clk load = 6, ce load = 0, sr load = 0

  PRIMARY  : 0 out of 8 (0%)
  SECONDARY: 2 out of 8 (25%)

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   40 + 4(JTAG) out of 56 (78.6%) PIO sites used.
   40 + 4(JTAG) out of 56 (78.6%) bonded PIO sites used.
   Number of PIO comps: 40; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 4 / 14 ( 28%)  | 3.3V       | -         |
| 1        | 13 / 14 ( 92%) | 3.3V       | -         |
| 2        | 9 / 14 ( 64%)  | 3.3V       | -         |
| 3        | 14 / 14 (100%) | 3.3V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 2 secs 

Dumping design to file MMU_impl1.dir/5_1.ncd.

1 potential circuit loop found in timing analysis.
0 connections routed; 451 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=PHI_0_c loads=12 clock_loads=2&#xA;   Signal=U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q2_N_101 loads=1 clock_loads=1&#xA;   Signal=U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q3_N_104 loads=1 clock_loads=1&#xA;   Signal=U_MMU_RA/MMU_RA_MUX/PRAS_N_c_derived_1 loads=3 clock_loads=1&#xA;   Signal=U_MMU_RA/MMU_RA_MUX/WAITING_FOR_PRAS_N   ....   ck_loads=1&#xA;   Signal=Q4_N_107 loads=1 clock_loads=1&#xA;   Signal=Q0_N_91 loads=1 clock_loads=1&#xA;   Signal=UMMU_INTERNALS/INTC3ACC_N_N_197_derived_1 loads=3 clock_loads=1"  />

Completed router resource preassignment. Real time: 3 secs 

Start NBR router at 16:59:56 06/11/25

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

1 potential circuit loop found in timing analysis.
Start NBR special constraint process at 16:59:56 06/11/25

Start NBR section for initial routing at 16:59:56 06/11/25
Level 1, iteration 1
0(0.00%) conflict; 360(79.82%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.819ns/0.000ns; real time: 3 secs 
Level 2, iteration 1
0(0.00%) conflict; 360(79.82%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.819ns/0.000ns; real time: 3 secs 
Level 3, iteration 1
0(0.00%) conflict; 360(79.82%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.819ns/0.000ns; real time: 3 secs 
Level 4, iteration 1
22(0.10%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.735ns/0.000ns; real time: 3 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 16:59:56 06/11/25
Level 4, iteration 1
18(0.08%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.735ns/0.000ns; real time: 3 secs 
Level 4, iteration 2
16(0.07%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.735ns/0.000ns; real time: 3 secs 
Level 4, iteration 3
16(0.07%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.735ns/0.000ns; real time: 3 secs 
Level 4, iteration 4
16(0.07%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.735ns/0.000ns; real time: 3 secs 
Level 4, iteration 5
16(0.07%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.735ns/0.000ns; real time: 3 secs 
Level 4, iteration 6
12(0.06%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.735ns/0.000ns; real time: 3 secs 
Level 4, iteration 7
12(0.06%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.735ns/0.000ns; real time: 3 secs 
Level 4, iteration 8
9(0.04%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.735ns/0.000ns; real time: 3 secs 
Level 4, iteration 9
9(0.04%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.735ns/0.000ns; real time: 3 secs 
Level 4, iteration 10
6(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.735ns/0.000ns; real time: 3 secs 
Level 4, iteration 11
5(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.735ns/0.000ns; real time: 3 secs 
Level 4, iteration 12
3(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.735ns/0.000ns; real time: 3 secs 
Level 4, iteration 13
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.735ns/0.000ns; real time: 3 secs 
Level 4, iteration 14
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.735ns/0.000ns; real time: 3 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 16:59:56 06/11/25
1 potential circuit loop found in timing analysis.
1 potential circuit loop found in timing analysis.

Start NBR section for re-routing at 16:59:56 06/11/25
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.735ns/0.000ns; real time: 3 secs 

Start NBR section for post-routing at 16:59:56 06/11/25
1 potential circuit loop found in timing analysis.

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 5.735ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=PHI_0_c loads=12 clock_loads=2&#xA;   Signal=U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q2_N_101 loads=1 clock_loads=1&#xA;   Signal=U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q3_N_104 loads=1 clock_loads=1&#xA;   Signal=U_MMU_RA/MMU_RA_MUX/PRAS_N_c_derived_1 loads=3 clock_loads=1&#xA;   Signal=U_MMU_RA/MMU_RA_MUX/WAITING_FOR_PRAS_N   ....   ck_loads=1&#xA;   Signal=Q4_N_107 loads=1 clock_loads=1&#xA;   Signal=Q0_N_91 loads=1 clock_loads=1&#xA;   Signal=UMMU_INTERNALS/INTC3ACC_N_N_197_derived_1 loads=3 clock_loads=1"  />

1 potential circuit loop found in timing analysis.
1 potential circuit loop found in timing analysis.
1 potential circuit loop found in timing analysis.
Total CPU time 3 secs 
Total REAL time: 3 secs 
Completely routed.
End of route.  451 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file MMU_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 5.735
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.304
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 3 secs 
Total REAL time to completion: 3 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "MMU_impl1.pt" -o "MMU_impl1.twr" "MMU_impl1.ncd" "MMU_impl1.prf"
trce:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file mmu_impl1.ncd.
Design name: MMU
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-256HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c256.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.41.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Wed Jun 11 16:59:56 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o MMU_impl1.twr -gui -msgset C:/dev/Apple_IIe_MMU_3V3/firmware/promote.xml MMU_impl1.ncd MMU_impl1.prf 
Design file:     mmu_impl1.ncd
Preference file: mmu_impl1.prf
Device,speed:    LCMXO2-256HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

1 potential circuit loop found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 14 paths, 1 nets, and 44 connections (9.76% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Wed Jun 11 16:59:56 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o MMU_impl1.twr -gui -msgset C:/dev/Apple_IIe_MMU_3V3/firmware/promote.xml MMU_impl1.ncd MMU_impl1.prf 
Design file:     mmu_impl1.ncd
Preference file: mmu_impl1.prf
Device,speed:    LCMXO2-256HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

1 potential circuit loop found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 14 paths, 1 nets, and 44 connections (9.76% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 36 MB


tmcheck -par "MMU_impl1.par" 

bitgen -f "MMU_impl1.t2b" -w "MMU_impl1.ncd"  -jedec "MMU_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.12.1.454
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file MMU_impl1.ncd.
Design name: MMU
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-256HC
Package:     CSBGA132
Performance: 4
Loading device for application Bitgen from file 'xo2c256.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.41.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from MMU_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "MMU_impl1.jed".
Total CPU Time: 1 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 240 MB
