
SoulSense2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000095d0  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  080097a8  080097a8  000197a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080097f8  080097f8  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  080097f8  080097f8  000197f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009800  08009800  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009800  08009800  00019800  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009804  08009804  00019804  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08009808  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000648  2000005c  08009864  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006a4  08009864  000206a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00023c4e  00000000  00000000  000200cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000440d  00000000  00000000  00043d1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001ab0  00000000  00000000  00048130  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000014b5  00000000  00000000  00049be0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002c01a  00000000  00000000  0004b095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00022229  00000000  00000000  000770af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0011bcf5  00000000  00000000  000992d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007478  00000000  00000000  001b4fd0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  001bc448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000005c 	.word	0x2000005c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08009790 	.word	0x08009790

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000060 	.word	0x20000060
 8000214:	08009790 	.word	0x08009790

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000228:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800022c:	f000 b970 	b.w	8000510 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9e08      	ldr	r6, [sp, #32]
 800024e:	460d      	mov	r5, r1
 8000250:	4604      	mov	r4, r0
 8000252:	460f      	mov	r7, r1
 8000254:	2b00      	cmp	r3, #0
 8000256:	d14a      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000258:	428a      	cmp	r2, r1
 800025a:	4694      	mov	ip, r2
 800025c:	d965      	bls.n	800032a <__udivmoddi4+0xe2>
 800025e:	fab2 f382 	clz	r3, r2
 8000262:	b143      	cbz	r3, 8000276 <__udivmoddi4+0x2e>
 8000264:	fa02 fc03 	lsl.w	ip, r2, r3
 8000268:	f1c3 0220 	rsb	r2, r3, #32
 800026c:	409f      	lsls	r7, r3
 800026e:	fa20 f202 	lsr.w	r2, r0, r2
 8000272:	4317      	orrs	r7, r2
 8000274:	409c      	lsls	r4, r3
 8000276:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800027a:	fa1f f58c 	uxth.w	r5, ip
 800027e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000282:	0c22      	lsrs	r2, r4, #16
 8000284:	fb0e 7711 	mls	r7, lr, r1, r7
 8000288:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800028c:	fb01 f005 	mul.w	r0, r1, r5
 8000290:	4290      	cmp	r0, r2
 8000292:	d90a      	bls.n	80002aa <__udivmoddi4+0x62>
 8000294:	eb1c 0202 	adds.w	r2, ip, r2
 8000298:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 800029c:	f080 811c 	bcs.w	80004d8 <__udivmoddi4+0x290>
 80002a0:	4290      	cmp	r0, r2
 80002a2:	f240 8119 	bls.w	80004d8 <__udivmoddi4+0x290>
 80002a6:	3902      	subs	r1, #2
 80002a8:	4462      	add	r2, ip
 80002aa:	1a12      	subs	r2, r2, r0
 80002ac:	b2a4      	uxth	r4, r4
 80002ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80002b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002ba:	fb00 f505 	mul.w	r5, r0, r5
 80002be:	42a5      	cmp	r5, r4
 80002c0:	d90a      	bls.n	80002d8 <__udivmoddi4+0x90>
 80002c2:	eb1c 0404 	adds.w	r4, ip, r4
 80002c6:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80002ca:	f080 8107 	bcs.w	80004dc <__udivmoddi4+0x294>
 80002ce:	42a5      	cmp	r5, r4
 80002d0:	f240 8104 	bls.w	80004dc <__udivmoddi4+0x294>
 80002d4:	4464      	add	r4, ip
 80002d6:	3802      	subs	r0, #2
 80002d8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002dc:	1b64      	subs	r4, r4, r5
 80002de:	2100      	movs	r1, #0
 80002e0:	b11e      	cbz	r6, 80002ea <__udivmoddi4+0xa2>
 80002e2:	40dc      	lsrs	r4, r3
 80002e4:	2300      	movs	r3, #0
 80002e6:	e9c6 4300 	strd	r4, r3, [r6]
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d908      	bls.n	8000304 <__udivmoddi4+0xbc>
 80002f2:	2e00      	cmp	r6, #0
 80002f4:	f000 80ed 	beq.w	80004d2 <__udivmoddi4+0x28a>
 80002f8:	2100      	movs	r1, #0
 80002fa:	e9c6 0500 	strd	r0, r5, [r6]
 80002fe:	4608      	mov	r0, r1
 8000300:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000304:	fab3 f183 	clz	r1, r3
 8000308:	2900      	cmp	r1, #0
 800030a:	d149      	bne.n	80003a0 <__udivmoddi4+0x158>
 800030c:	42ab      	cmp	r3, r5
 800030e:	d302      	bcc.n	8000316 <__udivmoddi4+0xce>
 8000310:	4282      	cmp	r2, r0
 8000312:	f200 80f8 	bhi.w	8000506 <__udivmoddi4+0x2be>
 8000316:	1a84      	subs	r4, r0, r2
 8000318:	eb65 0203 	sbc.w	r2, r5, r3
 800031c:	2001      	movs	r0, #1
 800031e:	4617      	mov	r7, r2
 8000320:	2e00      	cmp	r6, #0
 8000322:	d0e2      	beq.n	80002ea <__udivmoddi4+0xa2>
 8000324:	e9c6 4700 	strd	r4, r7, [r6]
 8000328:	e7df      	b.n	80002ea <__udivmoddi4+0xa2>
 800032a:	b902      	cbnz	r2, 800032e <__udivmoddi4+0xe6>
 800032c:	deff      	udf	#255	; 0xff
 800032e:	fab2 f382 	clz	r3, r2
 8000332:	2b00      	cmp	r3, #0
 8000334:	f040 8090 	bne.w	8000458 <__udivmoddi4+0x210>
 8000338:	1a8a      	subs	r2, r1, r2
 800033a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800033e:	fa1f fe8c 	uxth.w	lr, ip
 8000342:	2101      	movs	r1, #1
 8000344:	fbb2 f5f7 	udiv	r5, r2, r7
 8000348:	fb07 2015 	mls	r0, r7, r5, r2
 800034c:	0c22      	lsrs	r2, r4, #16
 800034e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000352:	fb0e f005 	mul.w	r0, lr, r5
 8000356:	4290      	cmp	r0, r2
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0x124>
 800035a:	eb1c 0202 	adds.w	r2, ip, r2
 800035e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000362:	d202      	bcs.n	800036a <__udivmoddi4+0x122>
 8000364:	4290      	cmp	r0, r2
 8000366:	f200 80cb 	bhi.w	8000500 <__udivmoddi4+0x2b8>
 800036a:	4645      	mov	r5, r8
 800036c:	1a12      	subs	r2, r2, r0
 800036e:	b2a4      	uxth	r4, r4
 8000370:	fbb2 f0f7 	udiv	r0, r2, r7
 8000374:	fb07 2210 	mls	r2, r7, r0, r2
 8000378:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800037c:	fb0e fe00 	mul.w	lr, lr, r0
 8000380:	45a6      	cmp	lr, r4
 8000382:	d908      	bls.n	8000396 <__udivmoddi4+0x14e>
 8000384:	eb1c 0404 	adds.w	r4, ip, r4
 8000388:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800038c:	d202      	bcs.n	8000394 <__udivmoddi4+0x14c>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f200 80bb 	bhi.w	800050a <__udivmoddi4+0x2c2>
 8000394:	4610      	mov	r0, r2
 8000396:	eba4 040e 	sub.w	r4, r4, lr
 800039a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800039e:	e79f      	b.n	80002e0 <__udivmoddi4+0x98>
 80003a0:	f1c1 0720 	rsb	r7, r1, #32
 80003a4:	408b      	lsls	r3, r1
 80003a6:	fa22 fc07 	lsr.w	ip, r2, r7
 80003aa:	ea4c 0c03 	orr.w	ip, ip, r3
 80003ae:	fa05 f401 	lsl.w	r4, r5, r1
 80003b2:	fa20 f307 	lsr.w	r3, r0, r7
 80003b6:	40fd      	lsrs	r5, r7
 80003b8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003bc:	4323      	orrs	r3, r4
 80003be:	fbb5 f8f9 	udiv	r8, r5, r9
 80003c2:	fa1f fe8c 	uxth.w	lr, ip
 80003c6:	fb09 5518 	mls	r5, r9, r8, r5
 80003ca:	0c1c      	lsrs	r4, r3, #16
 80003cc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003d0:	fb08 f50e 	mul.w	r5, r8, lr
 80003d4:	42a5      	cmp	r5, r4
 80003d6:	fa02 f201 	lsl.w	r2, r2, r1
 80003da:	fa00 f001 	lsl.w	r0, r0, r1
 80003de:	d90b      	bls.n	80003f8 <__udivmoddi4+0x1b0>
 80003e0:	eb1c 0404 	adds.w	r4, ip, r4
 80003e4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80003e8:	f080 8088 	bcs.w	80004fc <__udivmoddi4+0x2b4>
 80003ec:	42a5      	cmp	r5, r4
 80003ee:	f240 8085 	bls.w	80004fc <__udivmoddi4+0x2b4>
 80003f2:	f1a8 0802 	sub.w	r8, r8, #2
 80003f6:	4464      	add	r4, ip
 80003f8:	1b64      	subs	r4, r4, r5
 80003fa:	b29d      	uxth	r5, r3
 80003fc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000400:	fb09 4413 	mls	r4, r9, r3, r4
 8000404:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000408:	fb03 fe0e 	mul.w	lr, r3, lr
 800040c:	45a6      	cmp	lr, r4
 800040e:	d908      	bls.n	8000422 <__udivmoddi4+0x1da>
 8000410:	eb1c 0404 	adds.w	r4, ip, r4
 8000414:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000418:	d26c      	bcs.n	80004f4 <__udivmoddi4+0x2ac>
 800041a:	45a6      	cmp	lr, r4
 800041c:	d96a      	bls.n	80004f4 <__udivmoddi4+0x2ac>
 800041e:	3b02      	subs	r3, #2
 8000420:	4464      	add	r4, ip
 8000422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000426:	fba3 9502 	umull	r9, r5, r3, r2
 800042a:	eba4 040e 	sub.w	r4, r4, lr
 800042e:	42ac      	cmp	r4, r5
 8000430:	46c8      	mov	r8, r9
 8000432:	46ae      	mov	lr, r5
 8000434:	d356      	bcc.n	80004e4 <__udivmoddi4+0x29c>
 8000436:	d053      	beq.n	80004e0 <__udivmoddi4+0x298>
 8000438:	b156      	cbz	r6, 8000450 <__udivmoddi4+0x208>
 800043a:	ebb0 0208 	subs.w	r2, r0, r8
 800043e:	eb64 040e 	sbc.w	r4, r4, lr
 8000442:	fa04 f707 	lsl.w	r7, r4, r7
 8000446:	40ca      	lsrs	r2, r1
 8000448:	40cc      	lsrs	r4, r1
 800044a:	4317      	orrs	r7, r2
 800044c:	e9c6 7400 	strd	r7, r4, [r6]
 8000450:	4618      	mov	r0, r3
 8000452:	2100      	movs	r1, #0
 8000454:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000458:	f1c3 0120 	rsb	r1, r3, #32
 800045c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000460:	fa20 f201 	lsr.w	r2, r0, r1
 8000464:	fa25 f101 	lsr.w	r1, r5, r1
 8000468:	409d      	lsls	r5, r3
 800046a:	432a      	orrs	r2, r5
 800046c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000470:	fa1f fe8c 	uxth.w	lr, ip
 8000474:	fbb1 f0f7 	udiv	r0, r1, r7
 8000478:	fb07 1510 	mls	r5, r7, r0, r1
 800047c:	0c11      	lsrs	r1, r2, #16
 800047e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000482:	fb00 f50e 	mul.w	r5, r0, lr
 8000486:	428d      	cmp	r5, r1
 8000488:	fa04 f403 	lsl.w	r4, r4, r3
 800048c:	d908      	bls.n	80004a0 <__udivmoddi4+0x258>
 800048e:	eb1c 0101 	adds.w	r1, ip, r1
 8000492:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000496:	d22f      	bcs.n	80004f8 <__udivmoddi4+0x2b0>
 8000498:	428d      	cmp	r5, r1
 800049a:	d92d      	bls.n	80004f8 <__udivmoddi4+0x2b0>
 800049c:	3802      	subs	r0, #2
 800049e:	4461      	add	r1, ip
 80004a0:	1b49      	subs	r1, r1, r5
 80004a2:	b292      	uxth	r2, r2
 80004a4:	fbb1 f5f7 	udiv	r5, r1, r7
 80004a8:	fb07 1115 	mls	r1, r7, r5, r1
 80004ac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004b0:	fb05 f10e 	mul.w	r1, r5, lr
 80004b4:	4291      	cmp	r1, r2
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x282>
 80004b8:	eb1c 0202 	adds.w	r2, ip, r2
 80004bc:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80004c0:	d216      	bcs.n	80004f0 <__udivmoddi4+0x2a8>
 80004c2:	4291      	cmp	r1, r2
 80004c4:	d914      	bls.n	80004f0 <__udivmoddi4+0x2a8>
 80004c6:	3d02      	subs	r5, #2
 80004c8:	4462      	add	r2, ip
 80004ca:	1a52      	subs	r2, r2, r1
 80004cc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004d0:	e738      	b.n	8000344 <__udivmoddi4+0xfc>
 80004d2:	4631      	mov	r1, r6
 80004d4:	4630      	mov	r0, r6
 80004d6:	e708      	b.n	80002ea <__udivmoddi4+0xa2>
 80004d8:	4639      	mov	r1, r7
 80004da:	e6e6      	b.n	80002aa <__udivmoddi4+0x62>
 80004dc:	4610      	mov	r0, r2
 80004de:	e6fb      	b.n	80002d8 <__udivmoddi4+0x90>
 80004e0:	4548      	cmp	r0, r9
 80004e2:	d2a9      	bcs.n	8000438 <__udivmoddi4+0x1f0>
 80004e4:	ebb9 0802 	subs.w	r8, r9, r2
 80004e8:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004ec:	3b01      	subs	r3, #1
 80004ee:	e7a3      	b.n	8000438 <__udivmoddi4+0x1f0>
 80004f0:	4645      	mov	r5, r8
 80004f2:	e7ea      	b.n	80004ca <__udivmoddi4+0x282>
 80004f4:	462b      	mov	r3, r5
 80004f6:	e794      	b.n	8000422 <__udivmoddi4+0x1da>
 80004f8:	4640      	mov	r0, r8
 80004fa:	e7d1      	b.n	80004a0 <__udivmoddi4+0x258>
 80004fc:	46d0      	mov	r8, sl
 80004fe:	e77b      	b.n	80003f8 <__udivmoddi4+0x1b0>
 8000500:	3d02      	subs	r5, #2
 8000502:	4462      	add	r2, ip
 8000504:	e732      	b.n	800036c <__udivmoddi4+0x124>
 8000506:	4608      	mov	r0, r1
 8000508:	e70a      	b.n	8000320 <__udivmoddi4+0xd8>
 800050a:	4464      	add	r4, ip
 800050c:	3802      	subs	r0, #2
 800050e:	e742      	b.n	8000396 <__udivmoddi4+0x14e>

08000510 <__aeabi_idiv0>:
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop

08000514 <imu_init>:

/* Private variables ---------------------------------------------------------*/


// Initializing the IMU
void imu_init(I2C_HandleTypeDef* i2c,IMU* imu) {
 8000514:	b580      	push	{r7, lr}
 8000516:	b084      	sub	sp, #16
 8000518:	af02      	add	r7, sp, #8
 800051a:	6078      	str	r0, [r7, #4]
 800051c:	6039      	str	r1, [r7, #0]
    // Ensure that the BNO pointer is allocated (if using dynamic memory)
    imu->bno = (bno055_t*) malloc(sizeof(bno055_t));
 800051e:	20ac      	movs	r0, #172	; 0xac
 8000520:	f009 f830 	bl	8009584 <malloc>
 8000524:	4603      	mov	r3, r0
 8000526:	461a      	mov	r2, r3
 8000528:	683b      	ldr	r3, [r7, #0]
 800052a:	601a      	str	r2, [r3, #0]

    if (imu->bno == NULL) {
 800052c:	683b      	ldr	r3, [r7, #0]
 800052e:	681b      	ldr	r3, [r3, #0]
 8000530:	2b00      	cmp	r3, #0
 8000532:	d01f      	beq.n	8000574 <imu_init+0x60>
        // Handle memory allocation error
        return;
    }

    imu->bno->i2c = i2c;
 8000534:	683b      	ldr	r3, [r7, #0]
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	687a      	ldr	r2, [r7, #4]
 800053a:	601a      	str	r2, [r3, #0]
    imu->bno->addr = BNO_ADDR_ALT;
 800053c:	683b      	ldr	r3, [r7, #0]
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	2228      	movs	r2, #40	; 0x28
 8000542:	719a      	strb	r2, [r3, #6]
    imu->bno->mode = BNO_MODE_IMU;
 8000544:	683b      	ldr	r3, [r7, #0]
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	2208      	movs	r2, #8
 800054a:	711a      	strb	r2, [r3, #4]

    imu->errInit = bno055_init(imu->bno);
 800054c:	683b      	ldr	r3, [r7, #0]
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	4618      	mov	r0, r3
 8000552:	f000 fa89 	bl	8000a68 <bno055_init>
 8000556:	4603      	mov	r3, r0
 8000558:	461a      	mov	r2, r3
 800055a:	683b      	ldr	r3, [r7, #0]
 800055c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    bno055_set_unit(imu->bno, BNO_TEMP_UNIT_C, BNO_GYR_UNIT_DPS,
 8000560:	683b      	ldr	r3, [r7, #0]
 8000562:	6818      	ldr	r0, [r3, #0]
 8000564:	2300      	movs	r3, #0
 8000566:	9300      	str	r3, [sp, #0]
 8000568:	2300      	movs	r3, #0
 800056a:	2200      	movs	r2, #0
 800056c:	2100      	movs	r1, #0
 800056e:	f001 feb2 	bl	80022d6 <bno055_set_unit>
 8000572:	e000      	b.n	8000576 <imu_init+0x62>
        return;
 8000574:	bf00      	nop
    	                      BNO_ACC_UNITSEL_M_S2, BNO_EUL_UNIT_DEG); //set correct units!
}
 8000576:	3708      	adds	r7, #8
 8000578:	46bd      	mov	sp, r7
 800057a:	bd80      	pop	{r7, pc}

0800057c <imu_read_data>:

// Reading data
void imu_read_data(IMU* imu) {
 800057c:	b580      	push	{r7, lr}
 800057e:	b082      	sub	sp, #8
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
	imu->errGyr = imu->bno->gyro(imu->bno, &imu->gyroscope);
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800058a:	687a      	ldr	r2, [r7, #4]
 800058c:	6810      	ldr	r0, [r2, #0]
 800058e:	687a      	ldr	r2, [r7, #4]
 8000590:	3204      	adds	r2, #4
 8000592:	4611      	mov	r1, r2
 8000594:	4798      	blx	r3
 8000596:	4603      	mov	r3, r0
 8000598:	461a      	mov	r2, r3
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

	imu->errAcc = imu->bno->acc(imu->bno, &imu->accelerometer);
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80005a6:	687a      	ldr	r2, [r7, #4]
 80005a8:	6810      	ldr	r0, [r2, #0]
 80005aa:	687a      	ldr	r2, [r7, #4]
 80005ac:	3210      	adds	r2, #16
 80005ae:	4611      	mov	r1, r2
 80005b0:	4798      	blx	r3
 80005b2:	4603      	mov	r3, r0
 80005b4:	461a      	mov	r2, r3
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e

    imu->errQua = imu->bno->quaternion(imu->bno, &imu->quaternion);
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80005c4:	687a      	ldr	r2, [r7, #4]
 80005c6:	6810      	ldr	r0, [r2, #0]
 80005c8:	687a      	ldr	r2, [r7, #4]
 80005ca:	321c      	adds	r2, #28
 80005cc:	4611      	mov	r1, r2
 80005ce:	4798      	blx	r3
 80005d0:	4603      	mov	r3, r0
 80005d2:	461a      	mov	r2, r3
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
}
 80005da:	bf00      	nop
 80005dc:	3708      	adds	r7, #8
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}

080005e2 <imu_update_payload>:
    if (imu->bno) {
        free(imu->bno);
    }
}

void imu_update_payload(IMU* imu) {
 80005e2:	b480      	push	{r7}
 80005e4:	b08d      	sub	sp, #52	; 0x34
 80005e6:	af00      	add	r7, sp, #0
 80005e8:	6078      	str	r0, [r7, #4]
    // Starting index for the payload
    int index = 0;
 80005ea:	2300      	movs	r3, #0
 80005ec:	62fb      	str	r3, [r7, #44]	; 0x2c

    // Convert quaternion values to byte array format.
    float quaternion_values[4] = {
        imu->quaternion.x,
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	69db      	ldr	r3, [r3, #28]
    float quaternion_values[4] = {
 80005f2:	617b      	str	r3, [r7, #20]
        imu->quaternion.y,
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	6a1b      	ldr	r3, [r3, #32]
    float quaternion_values[4] = {
 80005f8:	61bb      	str	r3, [r7, #24]
        imu->quaternion.z,
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    float quaternion_values[4] = {
 80005fe:	61fb      	str	r3, [r7, #28]
        imu->quaternion.w
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    float quaternion_values[4] = {
 8000604:	623b      	str	r3, [r7, #32]
    };

    for (int i = 0; i < 4; i++) {
 8000606:	2300      	movs	r3, #0
 8000608:	62bb      	str	r3, [r7, #40]	; 0x28
 800060a:	e010      	b.n	800062e <imu_update_payload+0x4c>
        memcpy(&imu->payload[index], &quaternion_values[i], 4);
 800060c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800060e:	3330      	adds	r3, #48	; 0x30
 8000610:	687a      	ldr	r2, [r7, #4]
 8000612:	4413      	add	r3, r2
 8000614:	f107 0114 	add.w	r1, r7, #20
 8000618:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800061a:	0092      	lsls	r2, r2, #2
 800061c:	440a      	add	r2, r1
 800061e:	6812      	ldr	r2, [r2, #0]
 8000620:	601a      	str	r2, [r3, #0]
        index += 4;
 8000622:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000624:	3304      	adds	r3, #4
 8000626:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (int i = 0; i < 4; i++) {
 8000628:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800062a:	3301      	adds	r3, #1
 800062c:	62bb      	str	r3, [r7, #40]	; 0x28
 800062e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000630:	2b03      	cmp	r3, #3
 8000632:	ddeb      	ble.n	800060c <imu_update_payload+0x2a>
    }

    // Convert accelerometer values to byte array format.
    float accel_values[3] = {
        imu->accelerometer.x,
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	691b      	ldr	r3, [r3, #16]
    float accel_values[3] = {
 8000638:	60bb      	str	r3, [r7, #8]
        imu->accelerometer.y,
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	695b      	ldr	r3, [r3, #20]
    float accel_values[3] = {
 800063e:	60fb      	str	r3, [r7, #12]
        imu->accelerometer.z,
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	699b      	ldr	r3, [r3, #24]
    float accel_values[3] = {
 8000644:	613b      	str	r3, [r7, #16]
    };

    for (int i = 0; i < 3; i++) {
 8000646:	2300      	movs	r3, #0
 8000648:	627b      	str	r3, [r7, #36]	; 0x24
 800064a:	e010      	b.n	800066e <imu_update_payload+0x8c>
        memcpy(&imu->payload[index], &accel_values[i], 4);
 800064c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800064e:	3330      	adds	r3, #48	; 0x30
 8000650:	687a      	ldr	r2, [r7, #4]
 8000652:	4413      	add	r3, r2
 8000654:	f107 0108 	add.w	r1, r7, #8
 8000658:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800065a:	0092      	lsls	r2, r2, #2
 800065c:	440a      	add	r2, r1
 800065e:	6812      	ldr	r2, [r2, #0]
 8000660:	601a      	str	r2, [r3, #0]
        index += 4;
 8000662:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000664:	3304      	adds	r3, #4
 8000666:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (int i = 0; i < 3; i++) {
 8000668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800066a:	3301      	adds	r3, #1
 800066c:	627b      	str	r3, [r7, #36]	; 0x24
 800066e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000670:	2b02      	cmp	r3, #2
 8000672:	ddeb      	ble.n	800064c <imu_update_payload+0x6a>
    }
}
 8000674:	bf00      	nop
 8000676:	bf00      	nop
 8000678:	3734      	adds	r7, #52	; 0x34
 800067a:	46bd      	mov	sp, r7
 800067c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000680:	4770      	bx	lr

08000682 <soul_init>:
#include "Imu.h"
#include "contact_sensors.h"
#include "configuration.h"

// Adjust soul_init to use pointers for the parameters
void soul_init(SoulSense* soul_sense , I2C_HandleTypeDef* i2c , ADC_HandleTypeDef *adc){
 8000682:	b580      	push	{r7, lr}
 8000684:	b084      	sub	sp, #16
 8000686:	af00      	add	r7, sp, #0
 8000688:	60f8      	str	r0, [r7, #12]
 800068a:	60b9      	str	r1, [r7, #8]
 800068c:	607a      	str	r2, [r7, #4]
	ADC_init(adc , soul_sense->contact_sensors);
 800068e:	68fb      	ldr	r3, [r7, #12]
 8000690:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000692:	4619      	mov	r1, r3
 8000694:	6878      	ldr	r0, [r7, #4]
 8000696:	f002 f869 	bl	800276c <ADC_init>
	imu_init(i2c , soul_sense->imu);
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800069e:	4619      	mov	r1, r3
 80006a0:	68b8      	ldr	r0, [r7, #8]
 80006a2:	f7ff ff37 	bl	8000514 <imu_init>
	version_init(soul_sense->version);
 80006a6:	68fb      	ldr	r3, [r7, #12]
 80006a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80006aa:	4618      	mov	r0, r3
 80006ac:	f002 fe0c 	bl	80032c8 <version_init>
    memset(soul_sense->payload, 0, SIZE_OF_SOLE_DATA);
 80006b0:	68fb      	ldr	r3, [r7, #12]
 80006b2:	223f      	movs	r2, #63	; 0x3f
 80006b4:	2100      	movs	r1, #0
 80006b6:	4618      	mov	r0, r3
 80006b8:	f009 f818 	bl	80096ec <memset>
}
 80006bc:	bf00      	nop
 80006be:	3710      	adds	r7, #16
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}

080006c4 <soul_update_payload>:

void soul_update_payload(SoulSense* soul_sense) {
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b086      	sub	sp, #24
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
	imu_update_payload(soul_sense->imu);
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006d0:	4618      	mov	r0, r3
 80006d2:	f7ff ff86 	bl	80005e2 <imu_update_payload>
	ADC_update_payload(soul_sense->contact_sensors);
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006da:	4618      	mov	r0, r3
 80006dc:	f002 f85f 	bl	800279e <ADC_update_payload>
    int index = 0;
 80006e0:	2300      	movs	r3, #0
 80006e2:	617b      	str	r3, [r7, #20]

    // Copy ContactSensors payload
    for (int i = 0; i < NUMBER_OF_SENSORS * 4; i++) {
 80006e4:	2300      	movs	r3, #0
 80006e6:	613b      	str	r3, [r7, #16]
 80006e8:	e010      	b.n	800070c <soul_update_payload+0x48>
        soul_sense->payload[index] = soul_sense->contact_sensors->payload[i];
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80006ee:	693b      	ldr	r3, [r7, #16]
 80006f0:	4413      	add	r3, r2
 80006f2:	3324      	adds	r3, #36	; 0x24
 80006f4:	7819      	ldrb	r1, [r3, #0]
 80006f6:	687a      	ldr	r2, [r7, #4]
 80006f8:	697b      	ldr	r3, [r7, #20]
 80006fa:	4413      	add	r3, r2
 80006fc:	460a      	mov	r2, r1
 80006fe:	701a      	strb	r2, [r3, #0]
        index++;
 8000700:	697b      	ldr	r3, [r7, #20]
 8000702:	3301      	adds	r3, #1
 8000704:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < NUMBER_OF_SENSORS * 4; i++) {
 8000706:	693b      	ldr	r3, [r7, #16]
 8000708:	3301      	adds	r3, #1
 800070a:	613b      	str	r3, [r7, #16]
 800070c:	693b      	ldr	r3, [r7, #16]
 800070e:	2b1f      	cmp	r3, #31
 8000710:	ddeb      	ble.n	80006ea <soul_update_payload+0x26>
    }

    // Copy IMU payload
    for (int i = 0; i < SIZE_OF_IMU_DATA; i++) {
 8000712:	2300      	movs	r3, #0
 8000714:	60fb      	str	r3, [r7, #12]
 8000716:	e010      	b.n	800073a <soul_update_payload+0x76>
        soul_sense->payload[index] = soul_sense->imu->payload[i];
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800071c:	68fb      	ldr	r3, [r7, #12]
 800071e:	4413      	add	r3, r2
 8000720:	3330      	adds	r3, #48	; 0x30
 8000722:	7819      	ldrb	r1, [r3, #0]
 8000724:	687a      	ldr	r2, [r7, #4]
 8000726:	697b      	ldr	r3, [r7, #20]
 8000728:	4413      	add	r3, r2
 800072a:	460a      	mov	r2, r1
 800072c:	701a      	strb	r2, [r3, #0]
        index++;
 800072e:	697b      	ldr	r3, [r7, #20]
 8000730:	3301      	adds	r3, #1
 8000732:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < SIZE_OF_IMU_DATA; i++) {
 8000734:	68fb      	ldr	r3, [r7, #12]
 8000736:	3301      	adds	r3, #1
 8000738:	60fb      	str	r3, [r7, #12]
 800073a:	68fb      	ldr	r3, [r7, #12]
 800073c:	2b1b      	cmp	r3, #27
 800073e:	ddeb      	ble.n	8000718 <soul_update_payload+0x54>
    }

    // Copy FwVersion payload (version)
    for (int i = 0; i < VERSION_LEN; i++) {
 8000740:	2300      	movs	r3, #0
 8000742:	60bb      	str	r3, [r7, #8]
 8000744:	e00f      	b.n	8000766 <soul_update_payload+0xa2>
        soul_sense->payload[index] = soul_sense->version->version[i];
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800074a:	68bb      	ldr	r3, [r7, #8]
 800074c:	4413      	add	r3, r2
 800074e:	7819      	ldrb	r1, [r3, #0]
 8000750:	687a      	ldr	r2, [r7, #4]
 8000752:	697b      	ldr	r3, [r7, #20]
 8000754:	4413      	add	r3, r2
 8000756:	460a      	mov	r2, r1
 8000758:	701a      	strb	r2, [r3, #0]
        index++;
 800075a:	697b      	ldr	r3, [r7, #20]
 800075c:	3301      	adds	r3, #1
 800075e:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < VERSION_LEN; i++) {
 8000760:	68bb      	ldr	r3, [r7, #8]
 8000762:	3301      	adds	r3, #1
 8000764:	60bb      	str	r3, [r7, #8]
 8000766:	68bb      	ldr	r3, [r7, #8]
 8000768:	2b02      	cmp	r3, #2
 800076a:	ddec      	ble.n	8000746 <soul_update_payload+0x82>
    }
}
 800076c:	bf00      	nop
 800076e:	bf00      	nop
 8000770:	3718      	adds	r7, #24
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
	...

08000778 <MX_ADC2_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc2;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b088      	sub	sp, #32
 800077c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800077e:	463b      	mov	r3, r7
 8000780:	2220      	movs	r2, #32
 8000782:	2100      	movs	r1, #0
 8000784:	4618      	mov	r0, r3
 8000786:	f008 ffb1 	bl	80096ec <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800078a:	4b5e      	ldr	r3, [pc, #376]	; (8000904 <MX_ADC2_Init+0x18c>)
 800078c:	4a5e      	ldr	r2, [pc, #376]	; (8000908 <MX_ADC2_Init+0x190>)
 800078e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000790:	4b5c      	ldr	r3, [pc, #368]	; (8000904 <MX_ADC2_Init+0x18c>)
 8000792:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000796:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000798:	4b5a      	ldr	r3, [pc, #360]	; (8000904 <MX_ADC2_Init+0x18c>)
 800079a:	2200      	movs	r2, #0
 800079c:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800079e:	4b59      	ldr	r3, [pc, #356]	; (8000904 <MX_ADC2_Init+0x18c>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 80007a4:	4b57      	ldr	r3, [pc, #348]	; (8000904 <MX_ADC2_Init+0x18c>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80007aa:	4b56      	ldr	r3, [pc, #344]	; (8000904 <MX_ADC2_Init+0x18c>)
 80007ac:	2201      	movs	r2, #1
 80007ae:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80007b0:	4b54      	ldr	r3, [pc, #336]	; (8000904 <MX_ADC2_Init+0x18c>)
 80007b2:	2208      	movs	r2, #8
 80007b4:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80007b6:	4b53      	ldr	r3, [pc, #332]	; (8000904 <MX_ADC2_Init+0x18c>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = ENABLE;
 80007bc:	4b51      	ldr	r3, [pc, #324]	; (8000904 <MX_ADC2_Init+0x18c>)
 80007be:	2201      	movs	r2, #1
 80007c0:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 8;
 80007c2:	4b50      	ldr	r3, [pc, #320]	; (8000904 <MX_ADC2_Init+0x18c>)
 80007c4:	2208      	movs	r2, #8
 80007c6:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80007c8:	4b4e      	ldr	r3, [pc, #312]	; (8000904 <MX_ADC2_Init+0x18c>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007d0:	4b4c      	ldr	r3, [pc, #304]	; (8000904 <MX_ADC2_Init+0x18c>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007d6:	4b4b      	ldr	r3, [pc, #300]	; (8000904 <MX_ADC2_Init+0x18c>)
 80007d8:	2200      	movs	r2, #0
 80007da:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = ENABLE;
 80007dc:	4b49      	ldr	r3, [pc, #292]	; (8000904 <MX_ADC2_Init+0x18c>)
 80007de:	2201      	movs	r2, #1
 80007e0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80007e4:	4b47      	ldr	r3, [pc, #284]	; (8000904 <MX_ADC2_Init+0x18c>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 80007ea:	4b46      	ldr	r3, [pc, #280]	; (8000904 <MX_ADC2_Init+0x18c>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80007f2:	4844      	ldr	r0, [pc, #272]	; (8000904 <MX_ADC2_Init+0x18c>)
 80007f4:	f003 f85a 	bl	80038ac <HAL_ADC_Init>
 80007f8:	4603      	mov	r3, r0
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d001      	beq.n	8000802 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 80007fe:	f002 fb01 	bl	8002e04 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000802:	4b42      	ldr	r3, [pc, #264]	; (800090c <MX_ADC2_Init+0x194>)
 8000804:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000806:	2306      	movs	r3, #6
 8000808:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 800080a:	2305      	movs	r3, #5
 800080c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800080e:	237f      	movs	r3, #127	; 0x7f
 8000810:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000812:	2304      	movs	r3, #4
 8000814:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000816:	2300      	movs	r3, #0
 8000818:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800081a:	463b      	mov	r3, r7
 800081c:	4619      	mov	r1, r3
 800081e:	4839      	ldr	r0, [pc, #228]	; (8000904 <MX_ADC2_Init+0x18c>)
 8000820:	f003 faf8 	bl	8003e14 <HAL_ADC_ConfigChannel>
 8000824:	4603      	mov	r3, r0
 8000826:	2b00      	cmp	r3, #0
 8000828:	d001      	beq.n	800082e <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 800082a:	f002 faeb 	bl	8002e04 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800082e:	4b38      	ldr	r3, [pc, #224]	; (8000910 <MX_ADC2_Init+0x198>)
 8000830:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000832:	230c      	movs	r3, #12
 8000834:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000836:	463b      	mov	r3, r7
 8000838:	4619      	mov	r1, r3
 800083a:	4832      	ldr	r0, [pc, #200]	; (8000904 <MX_ADC2_Init+0x18c>)
 800083c:	f003 faea 	bl	8003e14 <HAL_ADC_ConfigChannel>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d001      	beq.n	800084a <MX_ADC2_Init+0xd2>
  {
    Error_Handler();
 8000846:	f002 fadd 	bl	8002e04 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800084a:	4b32      	ldr	r3, [pc, #200]	; (8000914 <MX_ADC2_Init+0x19c>)
 800084c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800084e:	2312      	movs	r3, #18
 8000850:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000852:	463b      	mov	r3, r7
 8000854:	4619      	mov	r1, r3
 8000856:	482b      	ldr	r0, [pc, #172]	; (8000904 <MX_ADC2_Init+0x18c>)
 8000858:	f003 fadc 	bl	8003e14 <HAL_ADC_ConfigChannel>
 800085c:	4603      	mov	r3, r0
 800085e:	2b00      	cmp	r3, #0
 8000860:	d001      	beq.n	8000866 <MX_ADC2_Init+0xee>
  {
    Error_Handler();
 8000862:	f002 facf 	bl	8002e04 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000866:	4b2c      	ldr	r3, [pc, #176]	; (8000918 <MX_ADC2_Init+0x1a0>)
 8000868:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800086a:	2318      	movs	r3, #24
 800086c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800086e:	463b      	mov	r3, r7
 8000870:	4619      	mov	r1, r3
 8000872:	4824      	ldr	r0, [pc, #144]	; (8000904 <MX_ADC2_Init+0x18c>)
 8000874:	f003 face 	bl	8003e14 <HAL_ADC_ConfigChannel>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d001      	beq.n	8000882 <MX_ADC2_Init+0x10a>
  {
    Error_Handler();
 800087e:	f002 fac1 	bl	8002e04 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000882:	4b26      	ldr	r3, [pc, #152]	; (800091c <MX_ADC2_Init+0x1a4>)
 8000884:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000886:	f44f 7380 	mov.w	r3, #256	; 0x100
 800088a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800088c:	463b      	mov	r3, r7
 800088e:	4619      	mov	r1, r3
 8000890:	481c      	ldr	r0, [pc, #112]	; (8000904 <MX_ADC2_Init+0x18c>)
 8000892:	f003 fabf 	bl	8003e14 <HAL_ADC_ConfigChannel>
 8000896:	4603      	mov	r3, r0
 8000898:	2b00      	cmp	r3, #0
 800089a:	d001      	beq.n	80008a0 <MX_ADC2_Init+0x128>
  {
    Error_Handler();
 800089c:	f002 fab2 	bl	8002e04 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80008a0:	4b1f      	ldr	r3, [pc, #124]	; (8000920 <MX_ADC2_Init+0x1a8>)
 80008a2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 80008a4:	f44f 7383 	mov.w	r3, #262	; 0x106
 80008a8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80008aa:	463b      	mov	r3, r7
 80008ac:	4619      	mov	r1, r3
 80008ae:	4815      	ldr	r0, [pc, #84]	; (8000904 <MX_ADC2_Init+0x18c>)
 80008b0:	f003 fab0 	bl	8003e14 <HAL_ADC_ConfigChannel>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d001      	beq.n	80008be <MX_ADC2_Init+0x146>
  {
    Error_Handler();
 80008ba:	f002 faa3 	bl	8002e04 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80008be:	4b19      	ldr	r3, [pc, #100]	; (8000924 <MX_ADC2_Init+0x1ac>)
 80008c0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 80008c2:	f44f 7386 	mov.w	r3, #268	; 0x10c
 80008c6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80008c8:	463b      	mov	r3, r7
 80008ca:	4619      	mov	r1, r3
 80008cc:	480d      	ldr	r0, [pc, #52]	; (8000904 <MX_ADC2_Init+0x18c>)
 80008ce:	f003 faa1 	bl	8003e14 <HAL_ADC_ConfigChannel>
 80008d2:	4603      	mov	r3, r0
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d001      	beq.n	80008dc <MX_ADC2_Init+0x164>
  {
    Error_Handler();
 80008d8:	f002 fa94 	bl	8002e04 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80008dc:	4b12      	ldr	r3, [pc, #72]	; (8000928 <MX_ADC2_Init+0x1b0>)
 80008de:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 80008e0:	f44f 7389 	mov.w	r3, #274	; 0x112
 80008e4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80008e6:	463b      	mov	r3, r7
 80008e8:	4619      	mov	r1, r3
 80008ea:	4806      	ldr	r0, [pc, #24]	; (8000904 <MX_ADC2_Init+0x18c>)
 80008ec:	f003 fa92 	bl	8003e14 <HAL_ADC_ConfigChannel>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d001      	beq.n	80008fa <MX_ADC2_Init+0x182>
  {
    Error_Handler();
 80008f6:	f002 fa85 	bl	8002e04 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80008fa:	bf00      	nop
 80008fc:	3720      	adds	r7, #32
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	20000078 	.word	0x20000078
 8000908:	50000100 	.word	0x50000100
 800090c:	04300002 	.word	0x04300002
 8000910:	08600004 	.word	0x08600004
 8000914:	0c900008 	.word	0x0c900008
 8000918:	10c00010 	.word	0x10c00010
 800091c:	14f00020 	.word	0x14f00020
 8000920:	19200040 	.word	0x19200040
 8000924:	1d500080 	.word	0x1d500080
 8000928:	21800100 	.word	0x21800100

0800092c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b0a0      	sub	sp, #128	; 0x80
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000934:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000938:	2200      	movs	r2, #0
 800093a:	601a      	str	r2, [r3, #0]
 800093c:	605a      	str	r2, [r3, #4]
 800093e:	609a      	str	r2, [r3, #8]
 8000940:	60da      	str	r2, [r3, #12]
 8000942:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000944:	f107 0318 	add.w	r3, r7, #24
 8000948:	2254      	movs	r2, #84	; 0x54
 800094a:	2100      	movs	r1, #0
 800094c:	4618      	mov	r0, r3
 800094e:	f008 fecd 	bl	80096ec <memset>
  if(adcHandle->Instance==ADC2)
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	4a3f      	ldr	r2, [pc, #252]	; (8000a54 <HAL_ADC_MspInit+0x128>)
 8000958:	4293      	cmp	r3, r2
 800095a:	d177      	bne.n	8000a4c <HAL_ADC_MspInit+0x120>

  /* USER CODE END ADC2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800095c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000960:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000962:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8000966:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000968:	f107 0318 	add.w	r3, r7, #24
 800096c:	4618      	mov	r0, r3
 800096e:	f007 f809 	bl	8007984 <HAL_RCCEx_PeriphCLKConfig>
 8000972:	4603      	mov	r3, r0
 8000974:	2b00      	cmp	r3, #0
 8000976:	d001      	beq.n	800097c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000978:	f002 fa44 	bl	8002e04 <Error_Handler>
    }

    /* ADC2 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800097c:	4b36      	ldr	r3, [pc, #216]	; (8000a58 <HAL_ADC_MspInit+0x12c>)
 800097e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000980:	4a35      	ldr	r2, [pc, #212]	; (8000a58 <HAL_ADC_MspInit+0x12c>)
 8000982:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000986:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000988:	4b33      	ldr	r3, [pc, #204]	; (8000a58 <HAL_ADC_MspInit+0x12c>)
 800098a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800098c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000990:	617b      	str	r3, [r7, #20]
 8000992:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000994:	4b30      	ldr	r3, [pc, #192]	; (8000a58 <HAL_ADC_MspInit+0x12c>)
 8000996:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000998:	4a2f      	ldr	r2, [pc, #188]	; (8000a58 <HAL_ADC_MspInit+0x12c>)
 800099a:	f043 0304 	orr.w	r3, r3, #4
 800099e:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009a0:	4b2d      	ldr	r3, [pc, #180]	; (8000a58 <HAL_ADC_MspInit+0x12c>)
 80009a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009a4:	f003 0304 	and.w	r3, r3, #4
 80009a8:	613b      	str	r3, [r7, #16]
 80009aa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ac:	4b2a      	ldr	r3, [pc, #168]	; (8000a58 <HAL_ADC_MspInit+0x12c>)
 80009ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009b0:	4a29      	ldr	r2, [pc, #164]	; (8000a58 <HAL_ADC_MspInit+0x12c>)
 80009b2:	f043 0301 	orr.w	r3, r3, #1
 80009b6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009b8:	4b27      	ldr	r3, [pc, #156]	; (8000a58 <HAL_ADC_MspInit+0x12c>)
 80009ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009bc:	f003 0301 	and.w	r3, r3, #1
 80009c0:	60fb      	str	r3, [r7, #12]
 80009c2:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC2_IN2
    PA6     ------> ADC2_IN3
    PA7     ------> ADC2_IN4
    PC4     ------> ADC2_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4;
 80009c4:	2317      	movs	r3, #23
 80009c6:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009c8:	2303      	movs	r3, #3
 80009ca:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009cc:	2300      	movs	r3, #0
 80009ce:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009d0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80009d4:	4619      	mov	r1, r3
 80009d6:	4821      	ldr	r0, [pc, #132]	; (8000a5c <HAL_ADC_MspInit+0x130>)
 80009d8:	f005 f970 	bl	8005cbc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 80009dc:	23c3      	movs	r3, #195	; 0xc3
 80009de:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009e0:	2303      	movs	r3, #3
 80009e2:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e4:	2300      	movs	r3, #0
 80009e6:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009e8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80009ec:	4619      	mov	r1, r3
 80009ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009f2:	f005 f963 	bl	8005cbc <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA1_Channel1;
 80009f6:	4b1a      	ldr	r3, [pc, #104]	; (8000a60 <HAL_ADC_MspInit+0x134>)
 80009f8:	4a1a      	ldr	r2, [pc, #104]	; (8000a64 <HAL_ADC_MspInit+0x138>)
 80009fa:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 80009fc:	4b18      	ldr	r3, [pc, #96]	; (8000a60 <HAL_ADC_MspInit+0x134>)
 80009fe:	2224      	movs	r2, #36	; 0x24
 8000a00:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000a02:	4b17      	ldr	r3, [pc, #92]	; (8000a60 <HAL_ADC_MspInit+0x134>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a08:	4b15      	ldr	r3, [pc, #84]	; (8000a60 <HAL_ADC_MspInit+0x134>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8000a0e:	4b14      	ldr	r3, [pc, #80]	; (8000a60 <HAL_ADC_MspInit+0x134>)
 8000a10:	2280      	movs	r2, #128	; 0x80
 8000a12:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000a14:	4b12      	ldr	r3, [pc, #72]	; (8000a60 <HAL_ADC_MspInit+0x134>)
 8000a16:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a1a:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000a1c:	4b10      	ldr	r3, [pc, #64]	; (8000a60 <HAL_ADC_MspInit+0x134>)
 8000a1e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000a22:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8000a24:	4b0e      	ldr	r3, [pc, #56]	; (8000a60 <HAL_ADC_MspInit+0x134>)
 8000a26:	2220      	movs	r2, #32
 8000a28:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8000a2a:	4b0d      	ldr	r3, [pc, #52]	; (8000a60 <HAL_ADC_MspInit+0x134>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8000a30:	480b      	ldr	r0, [pc, #44]	; (8000a60 <HAL_ADC_MspInit+0x134>)
 8000a32:	f004 f835 	bl	8004aa0 <HAL_DMA_Init>
 8000a36:	4603      	mov	r3, r0
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d001      	beq.n	8000a40 <HAL_ADC_MspInit+0x114>
    {
      Error_Handler();
 8000a3c:	f002 f9e2 	bl	8002e04 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	4a07      	ldr	r2, [pc, #28]	; (8000a60 <HAL_ADC_MspInit+0x134>)
 8000a44:	655a      	str	r2, [r3, #84]	; 0x54
 8000a46:	4a06      	ldr	r2, [pc, #24]	; (8000a60 <HAL_ADC_MspInit+0x134>)
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000a4c:	bf00      	nop
 8000a4e:	3780      	adds	r7, #128	; 0x80
 8000a50:	46bd      	mov	sp, r7
 8000a52:	bd80      	pop	{r7, pc}
 8000a54:	50000100 	.word	0x50000100
 8000a58:	40021000 	.word	0x40021000
 8000a5c:	48000800 	.word	0x48000800
 8000a60:	200000e4 	.word	0x200000e4
 8000a64:	40020008 	.word	0x40020008

08000a68 <bno055_init>:
 *
 *  Return:
 *  > `bool`: `true` if none of the init steps fail, `false` else
 * ---------------------------------------------------------------
 */
error_bno bno055_init(bno055_t* imu) {
 8000a68:	b590      	push	{r4, r7, lr}
 8000a6a:	b0b1      	sub	sp, #196	; 0xc4
 8000a6c:	af2a      	add	r7, sp, #168	; 0xa8
 8000a6e:	6078      	str	r0, [r7, #4]
    u8 id = 0;
 8000a70:	2300      	movs	r3, #0
 8000a72:	73fb      	strb	r3, [r7, #15]
    error_bno err;
    uint32_t timeSaver;

    imu->addr = (imu->addr << 1);
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	799b      	ldrb	r3, [r3, #6]
 8000a78:	005b      	lsls	r3, r3, #1
 8000a7a:	b2da      	uxtb	r2, r3
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	719a      	strb	r2, [r3, #6]
    err = bno055_read_regs(*imu, BNO_CHIP_ID, &id, 1);
 8000a80:	687c      	ldr	r4, [r7, #4]
 8000a82:	2301      	movs	r3, #1
 8000a84:	9329      	str	r3, [sp, #164]	; 0xa4
 8000a86:	f107 030f 	add.w	r3, r7, #15
 8000a8a:	9328      	str	r3, [sp, #160]	; 0xa0
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	9327      	str	r3, [sp, #156]	; 0x9c
 8000a90:	4668      	mov	r0, sp
 8000a92:	f104 0310 	add.w	r3, r4, #16
 8000a96:	229c      	movs	r2, #156	; 0x9c
 8000a98:	4619      	mov	r1, r3
 8000a9a:	f008 fe6b 	bl	8009774 <memcpy>
 8000a9e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000aa2:	f001 fd23 	bl	80024ec <bno055_read_regs>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	75fb      	strb	r3, [r7, #23]
    if (err != BNO_OK) {
 8000aaa:	7dfb      	ldrb	r3, [r7, #23]
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d001      	beq.n	8000ab4 <bno055_init+0x4c>
        return err;
 8000ab0:	7dfb      	ldrb	r3, [r7, #23]
 8000ab2:	e0df      	b.n	8000c74 <bno055_init+0x20c>
    }
    if (id != BNO_DEF_CHIP_ID) {
 8000ab4:	7bfb      	ldrb	r3, [r7, #15]
 8000ab6:	2ba0      	cmp	r3, #160	; 0xa0
 8000ab8:	d001      	beq.n	8000abe <bno055_init+0x56>
        return BNO_ERR_WRONG_CHIP_ID;
 8000aba:	2306      	movs	r3, #6
 8000abc:	e0da      	b.n	8000c74 <bno055_init+0x20c>
    }
    if ((err = bno055_set_opmode(imu, BNO_MODE_CONFIG)) != BNO_OK) {
 8000abe:	2100      	movs	r1, #0
 8000ac0:	6878      	ldr	r0, [r7, #4]
 8000ac2:	f001 fbd6 	bl	8002272 <bno055_set_opmode>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	75fb      	strb	r3, [r7, #23]
 8000aca:	7dfb      	ldrb	r3, [r7, #23]
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d001      	beq.n	8000ad4 <bno055_init+0x6c>
        return err;
 8000ad0:	7dfb      	ldrb	r3, [r7, #23]
 8000ad2:	e0cf      	b.n	8000c74 <bno055_init+0x20c>
    }
    timeSaver = HAL_GetTick();
 8000ad4:	f002 fc9a 	bl	800340c <HAL_GetTick>
 8000ad8:	6138      	str	r0, [r7, #16]
    while (HAL_GetTick() - timeSaver < 2) {}//wait
 8000ada:	bf00      	nop
 8000adc:	f002 fc96 	bl	800340c <HAL_GetTick>
 8000ae0:	4602      	mov	r2, r0
 8000ae2:	693b      	ldr	r3, [r7, #16]
 8000ae4:	1ad3      	subs	r3, r2, r3
 8000ae6:	2b01      	cmp	r3, #1
 8000ae8:	d9f8      	bls.n	8000adc <bno055_init+0x74>
    //HAL_Delay(2);
    bno055_reset(imu);
 8000aea:	6878      	ldr	r0, [r7, #4]
 8000aec:	f001 fcb8 	bl	8002460 <bno055_reset>
    timeSaver = HAL_GetTick();
 8000af0:	f002 fc8c 	bl	800340c <HAL_GetTick>
 8000af4:	6138      	str	r0, [r7, #16]
    while (HAL_GetTick() - timeSaver < 5000) {} //wait
 8000af6:	bf00      	nop
 8000af8:	f002 fc88 	bl	800340c <HAL_GetTick>
 8000afc:	4602      	mov	r2, r0
 8000afe:	693b      	ldr	r3, [r7, #16]
 8000b00:	1ad3      	subs	r3, r2, r3
 8000b02:	f241 3287 	movw	r2, #4999	; 0x1387
 8000b06:	4293      	cmp	r3, r2
 8000b08:	d9f6      	bls.n	8000af8 <bno055_init+0x90>
    //HAL_Delay(5000);
    if ((err = bno055_set_pwr_mode(imu, BNO_PWR_NORMAL)) != BNO_OK) {
 8000b0a:	2100      	movs	r1, #0
 8000b0c:	6878      	ldr	r0, [r7, #4]
 8000b0e:	f001 fc4a 	bl	80023a6 <bno055_set_pwr_mode>
 8000b12:	4603      	mov	r3, r0
 8000b14:	75fb      	strb	r3, [r7, #23]
 8000b16:	7dfb      	ldrb	r3, [r7, #23]
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d001      	beq.n	8000b20 <bno055_init+0xb8>
        return err;
 8000b1c:	7dfb      	ldrb	r3, [r7, #23]
 8000b1e:	e0a9      	b.n	8000c74 <bno055_init+0x20c>
    }
    timeSaver = HAL_GetTick();
 8000b20:	f002 fc74 	bl	800340c <HAL_GetTick>
 8000b24:	6138      	str	r0, [r7, #16]
    while (HAL_GetTick() - timeSaver < 10) {}//wait
 8000b26:	bf00      	nop
 8000b28:	f002 fc70 	bl	800340c <HAL_GetTick>
 8000b2c:	4602      	mov	r2, r0
 8000b2e:	693b      	ldr	r3, [r7, #16]
 8000b30:	1ad3      	subs	r3, r2, r3
 8000b32:	2b09      	cmp	r3, #9
 8000b34:	d9f8      	bls.n	8000b28 <bno055_init+0xc0>
    //HAL_Delay(10);
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8000b36:	2100      	movs	r1, #0
 8000b38:	6878      	ldr	r0, [r7, #4]
 8000b3a:	f001 fd3a 	bl	80025b2 <bno055_set_page>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	75fb      	strb	r3, [r7, #23]
 8000b42:	7dfb      	ldrb	r3, [r7, #23]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d001      	beq.n	8000b4c <bno055_init+0xe4>
        return err;
 8000b48:	7dfb      	ldrb	r3, [r7, #23]
 8000b4a:	e093      	b.n	8000c74 <bno055_init+0x20c>
    }
    timeSaver = HAL_GetTick();
 8000b4c:	f002 fc5e 	bl	800340c <HAL_GetTick>
 8000b50:	6138      	str	r0, [r7, #16]
    while (HAL_GetTick() - timeSaver < BNO_CONFIG_TIME_DELAY + 5) {} //wait
 8000b52:	bf00      	nop
 8000b54:	f002 fc5a 	bl	800340c <HAL_GetTick>
 8000b58:	4602      	mov	r2, r0
 8000b5a:	693b      	ldr	r3, [r7, #16]
 8000b5c:	1ad3      	subs	r3, r2, r3
 8000b5e:	2b0b      	cmp	r3, #11
 8000b60:	d9f8      	bls.n	8000b54 <bno055_init+0xec>
    //HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
    bno055_on(imu);
 8000b62:	6878      	ldr	r0, [r7, #4]
 8000b64:	f001 fc9f 	bl	80024a6 <bno055_on>
    if ((err = bno055_set_opmode(imu, imu->mode)) != BNO_OK) {
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	791b      	ldrb	r3, [r3, #4]
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	6878      	ldr	r0, [r7, #4]
 8000b70:	f001 fb7f 	bl	8002272 <bno055_set_opmode>
 8000b74:	4603      	mov	r3, r0
 8000b76:	75fb      	strb	r3, [r7, #23]
 8000b78:	7dfb      	ldrb	r3, [r7, #23]
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d001      	beq.n	8000b82 <bno055_init+0x11a>
        return err;
 8000b7e:	7dfb      	ldrb	r3, [r7, #23]
 8000b80:	e078      	b.n	8000c74 <bno055_init+0x20c>
    }
    timeSaver = HAL_GetTick();
 8000b82:	f002 fc43 	bl	800340c <HAL_GetTick>
 8000b86:	6138      	str	r0, [r7, #16]
    while (HAL_GetTick() - timeSaver < BNO_ANY_TIME_DELAY + 5) {}//wait
 8000b88:	bf00      	nop
 8000b8a:	f002 fc3f 	bl	800340c <HAL_GetTick>
 8000b8e:	4602      	mov	r2, r0
 8000b90:	693b      	ldr	r3, [r7, #16]
 8000b92:	1ad3      	subs	r3, r2, r3
 8000b94:	2b17      	cmp	r3, #23
 8000b96:	d9f8      	bls.n	8000b8a <bno055_init+0x122>
    //HAL_Delay(BNO_ANY_TIME_DELAY + 5);

    imu->temperature = &bno055_temperature;
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	4a38      	ldr	r2, [pc, #224]	; (8000c7c <bno055_init+0x214>)
 8000b9c:	625a      	str	r2, [r3, #36]	; 0x24
    imu->acc_x = &bno055_acc_x;
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	4a37      	ldr	r2, [pc, #220]	; (8000c80 <bno055_init+0x218>)
 8000ba2:	629a      	str	r2, [r3, #40]	; 0x28
    imu->acc_y = &bno055_acc_y;
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	4a37      	ldr	r2, [pc, #220]	; (8000c84 <bno055_init+0x21c>)
 8000ba8:	62da      	str	r2, [r3, #44]	; 0x2c
    imu->acc_z = &bno055_acc_z;
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	4a36      	ldr	r2, [pc, #216]	; (8000c88 <bno055_init+0x220>)
 8000bae:	631a      	str	r2, [r3, #48]	; 0x30
    imu->acc = &bno055_acc;
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	4a36      	ldr	r2, [pc, #216]	; (8000c8c <bno055_init+0x224>)
 8000bb4:	635a      	str	r2, [r3, #52]	; 0x34
    imu->linear_acc_x = &bno055_linear_acc_x;
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	4a35      	ldr	r2, [pc, #212]	; (8000c90 <bno055_init+0x228>)
 8000bba:	639a      	str	r2, [r3, #56]	; 0x38
    imu->linear_acc_y = &bno055_linear_acc_y;
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	4a35      	ldr	r2, [pc, #212]	; (8000c94 <bno055_init+0x22c>)
 8000bc0:	63da      	str	r2, [r3, #60]	; 0x3c
    imu->linear_acc_z = &bno055_linear_acc_z;
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	4a34      	ldr	r2, [pc, #208]	; (8000c98 <bno055_init+0x230>)
 8000bc6:	641a      	str	r2, [r3, #64]	; 0x40
    imu->linear_acc = &bno055_linear_acc;
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	4a34      	ldr	r2, [pc, #208]	; (8000c9c <bno055_init+0x234>)
 8000bcc:	645a      	str	r2, [r3, #68]	; 0x44
    imu->gyro_x = &bno055_gyro_x;
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	4a33      	ldr	r2, [pc, #204]	; (8000ca0 <bno055_init+0x238>)
 8000bd2:	649a      	str	r2, [r3, #72]	; 0x48
    imu->gyro_y = &bno055_gyro_y;
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	4a33      	ldr	r2, [pc, #204]	; (8000ca4 <bno055_init+0x23c>)
 8000bd8:	64da      	str	r2, [r3, #76]	; 0x4c
    imu->gyro_z = &bno055_gyro_z;
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	4a32      	ldr	r2, [pc, #200]	; (8000ca8 <bno055_init+0x240>)
 8000bde:	651a      	str	r2, [r3, #80]	; 0x50
    imu->gyro = &bno055_gyro;
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	4a32      	ldr	r2, [pc, #200]	; (8000cac <bno055_init+0x244>)
 8000be4:	655a      	str	r2, [r3, #84]	; 0x54
    imu->mag_x = &bno055_mag_x;
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	4a31      	ldr	r2, [pc, #196]	; (8000cb0 <bno055_init+0x248>)
 8000bea:	659a      	str	r2, [r3, #88]	; 0x58
    imu->mag_y = &bno055_mag_y;
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	4a31      	ldr	r2, [pc, #196]	; (8000cb4 <bno055_init+0x24c>)
 8000bf0:	65da      	str	r2, [r3, #92]	; 0x5c
    imu->mag_z = &bno055_mag_z;
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	4a30      	ldr	r2, [pc, #192]	; (8000cb8 <bno055_init+0x250>)
 8000bf6:	661a      	str	r2, [r3, #96]	; 0x60
    imu->mag = &bno055_mag;
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	4a30      	ldr	r2, [pc, #192]	; (8000cbc <bno055_init+0x254>)
 8000bfc:	665a      	str	r2, [r3, #100]	; 0x64
    imu->gravity_x = &bno055_gravity_x;
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	4a2f      	ldr	r2, [pc, #188]	; (8000cc0 <bno055_init+0x258>)
 8000c02:	669a      	str	r2, [r3, #104]	; 0x68
    imu->gravity_y = &bno055_gravity_y;
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	4a2f      	ldr	r2, [pc, #188]	; (8000cc4 <bno055_init+0x25c>)
 8000c08:	66da      	str	r2, [r3, #108]	; 0x6c
    imu->gravity_z = &bno055_gravity_z;
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	4a2e      	ldr	r2, [pc, #184]	; (8000cc8 <bno055_init+0x260>)
 8000c0e:	671a      	str	r2, [r3, #112]	; 0x70
    imu->gravity = &bno055_gravity;
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	4a2e      	ldr	r2, [pc, #184]	; (8000ccc <bno055_init+0x264>)
 8000c14:	675a      	str	r2, [r3, #116]	; 0x74
    imu->euler_yaw = &bno055_euler_yaw;
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	4a2d      	ldr	r2, [pc, #180]	; (8000cd0 <bno055_init+0x268>)
 8000c1a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    imu->euler_roll = &bno055_euler_roll;
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	4a2c      	ldr	r2, [pc, #176]	; (8000cd4 <bno055_init+0x26c>)
 8000c22:	679a      	str	r2, [r3, #120]	; 0x78
    imu->euler_pitch = &bno055_euler_pitch;
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	4a2c      	ldr	r2, [pc, #176]	; (8000cd8 <bno055_init+0x270>)
 8000c28:	67da      	str	r2, [r3, #124]	; 0x7c
    imu->euler = &bno055_euler;
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	4a2b      	ldr	r2, [pc, #172]	; (8000cdc <bno055_init+0x274>)
 8000c2e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    imu->quaternion_w = &bno055_quaternion_w;
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	4a2a      	ldr	r2, [pc, #168]	; (8000ce0 <bno055_init+0x278>)
 8000c36:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    imu->quaternion_x = &bno055_quaternion_x;
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	4a29      	ldr	r2, [pc, #164]	; (8000ce4 <bno055_init+0x27c>)
 8000c3e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    imu->quaternion_y = &bno055_quaternion_y;
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	4a28      	ldr	r2, [pc, #160]	; (8000ce8 <bno055_init+0x280>)
 8000c46:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    imu->quaternion_z = &bno055_quaternion_z;
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	4a27      	ldr	r2, [pc, #156]	; (8000cec <bno055_init+0x284>)
 8000c4e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    imu->quaternion = &bno055_quaternion;
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	4a26      	ldr	r2, [pc, #152]	; (8000cf0 <bno055_init+0x288>)
 8000c56:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

    imu->acc_config = &bno055_acc_conf;
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	4a25      	ldr	r2, [pc, #148]	; (8000cf4 <bno055_init+0x28c>)
 8000c5e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    imu->gyr_config = &bno055_gyr_conf;
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	4a24      	ldr	r2, [pc, #144]	; (8000cf8 <bno055_init+0x290>)
 8000c66:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    imu->mag_config = &bno055_mag_conf;
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	4a23      	ldr	r2, [pc, #140]	; (8000cfc <bno055_init+0x294>)
 8000c6e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
    return BNO_OK;
 8000c72:	2300      	movs	r3, #0
}
 8000c74:	4618      	mov	r0, r3
 8000c76:	371c      	adds	r7, #28
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	bd90      	pop	{r4, r7, pc}
 8000c7c:	08000d01 	.word	0x08000d01
 8000c80:	08000d7d 	.word	0x08000d7d
 8000c84:	08000e11 	.word	0x08000e11
 8000c88:	08000ea5 	.word	0x08000ea5
 8000c8c:	08000f39 	.word	0x08000f39
 8000c90:	08001019 	.word	0x08001019
 8000c94:	080010ad 	.word	0x080010ad
 8000c98:	08001141 	.word	0x08001141
 8000c9c:	080011d5 	.word	0x080011d5
 8000ca0:	080012b5 	.word	0x080012b5
 8000ca4:	08001349 	.word	0x08001349
 8000ca8:	080013dd 	.word	0x080013dd
 8000cac:	08001471 	.word	0x08001471
 8000cb0:	08001551 	.word	0x08001551
 8000cb4:	080015d3 	.word	0x080015d3
 8000cb8:	08001655 	.word	0x08001655
 8000cbc:	080016d7 	.word	0x080016d7
 8000cc0:	080017a1 	.word	0x080017a1
 8000cc4:	08001839 	.word	0x08001839
 8000cc8:	080018d1 	.word	0x080018d1
 8000ccc:	08001969 	.word	0x08001969
 8000cd0:	08001a49 	.word	0x08001a49
 8000cd4:	08001ae1 	.word	0x08001ae1
 8000cd8:	08001b79 	.word	0x08001b79
 8000cdc:	08001c11 	.word	0x08001c11
 8000ce0:	08001cf1 	.word	0x08001cf1
 8000ce4:	08001d79 	.word	0x08001d79
 8000ce8:	08001e01 	.word	0x08001e01
 8000cec:	08001e89 	.word	0x08001e89
 8000cf0:	08001f11 	.word	0x08001f11
 8000cf4:	08002005 	.word	0x08002005
 8000cf8:	080020d5 	.word	0x080020d5
 8000cfc:	080021a3 	.word	0x080021a3

08000d00 <bno055_temperature>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, `BNO_ERR_X` else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_temperature(bno055_t* imu, s8* buf) {
 8000d00:	b590      	push	{r4, r7, lr}
 8000d02:	b0af      	sub	sp, #188	; 0xbc
 8000d04:	af2a      	add	r7, sp, #168	; 0xa8
 8000d06:	6078      	str	r0, [r7, #4]
 8000d08:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8000d0a:	2100      	movs	r1, #0
 8000d0c:	6878      	ldr	r0, [r7, #4]
 8000d0e:	f001 fc50 	bl	80025b2 <bno055_set_page>
 8000d12:	4603      	mov	r3, r0
 8000d14:	73fb      	strb	r3, [r7, #15]
 8000d16:	7bfb      	ldrb	r3, [r7, #15]
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d001      	beq.n	8000d20 <bno055_temperature+0x20>
        return err;
 8000d1c:	7bfb      	ldrb	r3, [r7, #15]
 8000d1e:	e029      	b.n	8000d74 <bno055_temperature+0x74>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data = 0;
 8000d20:	2300      	movs	r3, #0
 8000d22:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_read_regs(*imu, BNO_TEMP, &data, 1)) != BNO_OK) {
 8000d24:	687c      	ldr	r4, [r7, #4]
 8000d26:	2301      	movs	r3, #1
 8000d28:	9329      	str	r3, [sp, #164]	; 0xa4
 8000d2a:	f107 030e 	add.w	r3, r7, #14
 8000d2e:	9328      	str	r3, [sp, #160]	; 0xa0
 8000d30:	2334      	movs	r3, #52	; 0x34
 8000d32:	9327      	str	r3, [sp, #156]	; 0x9c
 8000d34:	4668      	mov	r0, sp
 8000d36:	f104 0310 	add.w	r3, r4, #16
 8000d3a:	229c      	movs	r2, #156	; 0x9c
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	f008 fd19 	bl	8009774 <memcpy>
 8000d42:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000d46:	f001 fbd1 	bl	80024ec <bno055_read_regs>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	73fb      	strb	r3, [r7, #15]
 8000d4e:	7bfb      	ldrb	r3, [r7, #15]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d001      	beq.n	8000d58 <bno055_temperature+0x58>
        return err;
 8000d54:	7bfb      	ldrb	r3, [r7, #15]
 8000d56:	e00d      	b.n	8000d74 <bno055_temperature+0x74>
    }
    *buf = (imu->_temp_unit) ? data * 2 : data;
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	7bdb      	ldrb	r3, [r3, #15]
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d004      	beq.n	8000d6a <bno055_temperature+0x6a>
 8000d60:	7bbb      	ldrb	r3, [r7, #14]
 8000d62:	005b      	lsls	r3, r3, #1
 8000d64:	b2db      	uxtb	r3, r3
 8000d66:	b25b      	sxtb	r3, r3
 8000d68:	e001      	b.n	8000d6e <bno055_temperature+0x6e>
 8000d6a:	7bbb      	ldrb	r3, [r7, #14]
 8000d6c:	b25b      	sxtb	r3, r3
 8000d6e:	683a      	ldr	r2, [r7, #0]
 8000d70:	7013      	strb	r3, [r2, #0]
    return BNO_OK;
 8000d72:	2300      	movs	r3, #0
}
 8000d74:	4618      	mov	r0, r3
 8000d76:	3714      	adds	r7, #20
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd90      	pop	{r4, r7, pc}

08000d7c <bno055_acc_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc_x(bno055_t* imu, f32* buf) {
 8000d7c:	b590      	push	{r4, r7, lr}
 8000d7e:	b0af      	sub	sp, #188	; 0xbc
 8000d80:	af2a      	add	r7, sp, #168	; 0xa8
 8000d82:	6078      	str	r0, [r7, #4]
 8000d84:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8000d86:	2100      	movs	r1, #0
 8000d88:	6878      	ldr	r0, [r7, #4]
 8000d8a:	f001 fc12 	bl	80025b2 <bno055_set_page>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	73fb      	strb	r3, [r7, #15]
 8000d92:	7bfb      	ldrb	r3, [r7, #15]
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d001      	beq.n	8000d9c <bno055_acc_x+0x20>
        return err;
 8000d98:	7bfb      	ldrb	r3, [r7, #15]
 8000d9a:	e033      	b.n	8000e04 <bno055_acc_x+0x88>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_X_LSB, data, 2)) != BNO_OK) {
 8000d9c:	687c      	ldr	r4, [r7, #4]
 8000d9e:	2302      	movs	r3, #2
 8000da0:	9329      	str	r3, [sp, #164]	; 0xa4
 8000da2:	f107 030c 	add.w	r3, r7, #12
 8000da6:	9328      	str	r3, [sp, #160]	; 0xa0
 8000da8:	2308      	movs	r3, #8
 8000daa:	9327      	str	r3, [sp, #156]	; 0x9c
 8000dac:	4668      	mov	r0, sp
 8000dae:	f104 0310 	add.w	r3, r4, #16
 8000db2:	229c      	movs	r2, #156	; 0x9c
 8000db4:	4619      	mov	r1, r3
 8000db6:	f008 fcdd 	bl	8009774 <memcpy>
 8000dba:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000dbe:	f001 fb95 	bl	80024ec <bno055_read_regs>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	73fb      	strb	r3, [r7, #15]
 8000dc6:	7bfb      	ldrb	r3, [r7, #15]
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d001      	beq.n	8000dd0 <bno055_acc_x+0x54>
        return err;
 8000dcc:	7bfb      	ldrb	r3, [r7, #15]
 8000dce:	e019      	b.n	8000e04 <bno055_acc_x+0x88>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8000dd0:	7b7b      	ldrb	r3, [r7, #13]
 8000dd2:	021b      	lsls	r3, r3, #8
 8000dd4:	b21a      	sxth	r2, r3
 8000dd6:	7b3b      	ldrb	r3, [r7, #12]
 8000dd8:	b21b      	sxth	r3, r3
 8000dda:	4313      	orrs	r3, r2
 8000ddc:	b21b      	sxth	r3, r3
 8000dde:	ee07 3a90 	vmov	s15, r3
 8000de2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d102      	bne.n	8000df4 <bno055_acc_x+0x78>
 8000dee:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8000e0c <bno055_acc_x+0x90>
 8000df2:	e001      	b.n	8000df8 <bno055_acc_x+0x7c>
 8000df4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 8000df8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8000e02:	2300      	movs	r3, #0
};
 8000e04:	4618      	mov	r0, r3
 8000e06:	3714      	adds	r7, #20
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd90      	pop	{r4, r7, pc}
 8000e0c:	42c80000 	.word	0x42c80000

08000e10 <bno055_acc_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc_y(bno055_t* imu, f32* buf) {
 8000e10:	b590      	push	{r4, r7, lr}
 8000e12:	b0af      	sub	sp, #188	; 0xbc
 8000e14:	af2a      	add	r7, sp, #168	; 0xa8
 8000e16:	6078      	str	r0, [r7, #4]
 8000e18:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8000e1a:	2100      	movs	r1, #0
 8000e1c:	6878      	ldr	r0, [r7, #4]
 8000e1e:	f001 fbc8 	bl	80025b2 <bno055_set_page>
 8000e22:	4603      	mov	r3, r0
 8000e24:	73fb      	strb	r3, [r7, #15]
 8000e26:	7bfb      	ldrb	r3, [r7, #15]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d001      	beq.n	8000e30 <bno055_acc_y+0x20>
        return err;
 8000e2c:	7bfb      	ldrb	r3, [r7, #15]
 8000e2e:	e033      	b.n	8000e98 <bno055_acc_y+0x88>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_Y_LSB, data, 2)) != BNO_OK) {
 8000e30:	687c      	ldr	r4, [r7, #4]
 8000e32:	2302      	movs	r3, #2
 8000e34:	9329      	str	r3, [sp, #164]	; 0xa4
 8000e36:	f107 030c 	add.w	r3, r7, #12
 8000e3a:	9328      	str	r3, [sp, #160]	; 0xa0
 8000e3c:	230a      	movs	r3, #10
 8000e3e:	9327      	str	r3, [sp, #156]	; 0x9c
 8000e40:	4668      	mov	r0, sp
 8000e42:	f104 0310 	add.w	r3, r4, #16
 8000e46:	229c      	movs	r2, #156	; 0x9c
 8000e48:	4619      	mov	r1, r3
 8000e4a:	f008 fc93 	bl	8009774 <memcpy>
 8000e4e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000e52:	f001 fb4b 	bl	80024ec <bno055_read_regs>
 8000e56:	4603      	mov	r3, r0
 8000e58:	73fb      	strb	r3, [r7, #15]
 8000e5a:	7bfb      	ldrb	r3, [r7, #15]
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d001      	beq.n	8000e64 <bno055_acc_y+0x54>
        return err;
 8000e60:	7bfb      	ldrb	r3, [r7, #15]
 8000e62:	e019      	b.n	8000e98 <bno055_acc_y+0x88>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8000e64:	7b7b      	ldrb	r3, [r7, #13]
 8000e66:	021b      	lsls	r3, r3, #8
 8000e68:	b21a      	sxth	r2, r3
 8000e6a:	7b3b      	ldrb	r3, [r7, #12]
 8000e6c:	b21b      	sxth	r3, r3
 8000e6e:	4313      	orrs	r3, r2
 8000e70:	b21b      	sxth	r3, r3
 8000e72:	ee07 3a90 	vmov	s15, r3
 8000e76:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d102      	bne.n	8000e88 <bno055_acc_y+0x78>
 8000e82:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8000ea0 <bno055_acc_y+0x90>
 8000e86:	e001      	b.n	8000e8c <bno055_acc_y+0x7c>
 8000e88:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 8000e8c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8000e96:	2300      	movs	r3, #0
};
 8000e98:	4618      	mov	r0, r3
 8000e9a:	3714      	adds	r7, #20
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd90      	pop	{r4, r7, pc}
 8000ea0:	42c80000 	.word	0x42c80000

08000ea4 <bno055_acc_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc_z(bno055_t* imu, f32* buf) {
 8000ea4:	b590      	push	{r4, r7, lr}
 8000ea6:	b0af      	sub	sp, #188	; 0xbc
 8000ea8:	af2a      	add	r7, sp, #168	; 0xa8
 8000eaa:	6078      	str	r0, [r7, #4]
 8000eac:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8000eae:	2100      	movs	r1, #0
 8000eb0:	6878      	ldr	r0, [r7, #4]
 8000eb2:	f001 fb7e 	bl	80025b2 <bno055_set_page>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	73fb      	strb	r3, [r7, #15]
 8000eba:	7bfb      	ldrb	r3, [r7, #15]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d001      	beq.n	8000ec4 <bno055_acc_z+0x20>
        return err;
 8000ec0:	7bfb      	ldrb	r3, [r7, #15]
 8000ec2:	e033      	b.n	8000f2c <bno055_acc_z+0x88>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_Z_LSB, data, 2)) != BNO_OK) {
 8000ec4:	687c      	ldr	r4, [r7, #4]
 8000ec6:	2302      	movs	r3, #2
 8000ec8:	9329      	str	r3, [sp, #164]	; 0xa4
 8000eca:	f107 030c 	add.w	r3, r7, #12
 8000ece:	9328      	str	r3, [sp, #160]	; 0xa0
 8000ed0:	230c      	movs	r3, #12
 8000ed2:	9327      	str	r3, [sp, #156]	; 0x9c
 8000ed4:	4668      	mov	r0, sp
 8000ed6:	f104 0310 	add.w	r3, r4, #16
 8000eda:	229c      	movs	r2, #156	; 0x9c
 8000edc:	4619      	mov	r1, r3
 8000ede:	f008 fc49 	bl	8009774 <memcpy>
 8000ee2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000ee6:	f001 fb01 	bl	80024ec <bno055_read_regs>
 8000eea:	4603      	mov	r3, r0
 8000eec:	73fb      	strb	r3, [r7, #15]
 8000eee:	7bfb      	ldrb	r3, [r7, #15]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d001      	beq.n	8000ef8 <bno055_acc_z+0x54>
        return err;
 8000ef4:	7bfb      	ldrb	r3, [r7, #15]
 8000ef6:	e019      	b.n	8000f2c <bno055_acc_z+0x88>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8000ef8:	7b7b      	ldrb	r3, [r7, #13]
 8000efa:	021b      	lsls	r3, r3, #8
 8000efc:	b21a      	sxth	r2, r3
 8000efe:	7b3b      	ldrb	r3, [r7, #12]
 8000f00:	b21b      	sxth	r3, r3
 8000f02:	4313      	orrs	r3, r2
 8000f04:	b21b      	sxth	r3, r3
 8000f06:	ee07 3a90 	vmov	s15, r3
 8000f0a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d102      	bne.n	8000f1c <bno055_acc_z+0x78>
 8000f16:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8000f34 <bno055_acc_z+0x90>
 8000f1a:	e001      	b.n	8000f20 <bno055_acc_z+0x7c>
 8000f1c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 8000f20:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8000f2a:	2300      	movs	r3, #0
};
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	3714      	adds	r7, #20
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bd90      	pop	{r4, r7, pc}
 8000f34:	42c80000 	.word	0x42c80000

08000f38 <bno055_acc>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc(bno055_t* imu, bno055_vec3_t* xyz) {
 8000f38:	b590      	push	{r4, r7, lr}
 8000f3a:	b0b1      	sub	sp, #196	; 0xc4
 8000f3c:	af2a      	add	r7, sp, #168	; 0xa8
 8000f3e:	6078      	str	r0, [r7, #4]
 8000f40:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8000f42:	2100      	movs	r1, #0
 8000f44:	6878      	ldr	r0, [r7, #4]
 8000f46:	f001 fb34 	bl	80025b2 <bno055_set_page>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	75fb      	strb	r3, [r7, #23]
 8000f4e:	7dfb      	ldrb	r3, [r7, #23]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d001      	beq.n	8000f58 <bno055_acc+0x20>
        return err;
 8000f54:	7dfb      	ldrb	r3, [r7, #23]
 8000f56:	e059      	b.n	800100c <bno055_acc+0xd4>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_X_LSB, data, 6)) != BNO_OK) {
 8000f58:	687c      	ldr	r4, [r7, #4]
 8000f5a:	2306      	movs	r3, #6
 8000f5c:	9329      	str	r3, [sp, #164]	; 0xa4
 8000f5e:	f107 0308 	add.w	r3, r7, #8
 8000f62:	9328      	str	r3, [sp, #160]	; 0xa0
 8000f64:	2308      	movs	r3, #8
 8000f66:	9327      	str	r3, [sp, #156]	; 0x9c
 8000f68:	4668      	mov	r0, sp
 8000f6a:	f104 0310 	add.w	r3, r4, #16
 8000f6e:	229c      	movs	r2, #156	; 0x9c
 8000f70:	4619      	mov	r1, r3
 8000f72:	f008 fbff 	bl	8009774 <memcpy>
 8000f76:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000f7a:	f001 fab7 	bl	80024ec <bno055_read_regs>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	75fb      	strb	r3, [r7, #23]
 8000f82:	7dfb      	ldrb	r3, [r7, #23]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d001      	beq.n	8000f8c <bno055_acc+0x54>
        return err;
 8000f88:	7dfb      	ldrb	r3, [r7, #23]
 8000f8a:	e03f      	b.n	800100c <bno055_acc+0xd4>
    }
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	7b9b      	ldrb	r3, [r3, #14]
                                                           : BNO_ACC_SCALE_MG;
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d101      	bne.n	8000f98 <bno055_acc+0x60>
 8000f94:	4b1f      	ldr	r3, [pc, #124]	; (8001014 <bno055_acc+0xdc>)
 8000f96:	e001      	b.n	8000f9c <bno055_acc+0x64>
 8000f98:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000f9c:	613b      	str	r3, [r7, #16]
    xyz->x = (s16)((data[1] << 8) | data[0]) / scale;
 8000f9e:	7a7b      	ldrb	r3, [r7, #9]
 8000fa0:	021b      	lsls	r3, r3, #8
 8000fa2:	b21a      	sxth	r2, r3
 8000fa4:	7a3b      	ldrb	r3, [r7, #8]
 8000fa6:	b21b      	sxth	r3, r3
 8000fa8:	4313      	orrs	r3, r2
 8000faa:	b21b      	sxth	r3, r3
 8000fac:	ee07 3a90 	vmov	s15, r3
 8000fb0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000fb4:	ed97 7a04 	vldr	s14, [r7, #16]
 8000fb8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / scale;
 8000fc2:	7afb      	ldrb	r3, [r7, #11]
 8000fc4:	021b      	lsls	r3, r3, #8
 8000fc6:	b21a      	sxth	r2, r3
 8000fc8:	7abb      	ldrb	r3, [r7, #10]
 8000fca:	b21b      	sxth	r3, r3
 8000fcc:	4313      	orrs	r3, r2
 8000fce:	b21b      	sxth	r3, r3
 8000fd0:	ee07 3a90 	vmov	s15, r3
 8000fd4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000fd8:	ed97 7a04 	vldr	s14, [r7, #16]
 8000fdc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / scale;
 8000fe6:	7b7b      	ldrb	r3, [r7, #13]
 8000fe8:	021b      	lsls	r3, r3, #8
 8000fea:	b21a      	sxth	r2, r3
 8000fec:	7b3b      	ldrb	r3, [r7, #12]
 8000fee:	b21b      	sxth	r3, r3
 8000ff0:	4313      	orrs	r3, r2
 8000ff2:	b21b      	sxth	r3, r3
 8000ff4:	ee07 3a90 	vmov	s15, r3
 8000ff8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000ffc:	ed97 7a04 	vldr	s14, [r7, #16]
 8001000:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 800100a:	2300      	movs	r3, #0
};
 800100c:	4618      	mov	r0, r3
 800100e:	371c      	adds	r7, #28
 8001010:	46bd      	mov	sp, r7
 8001012:	bd90      	pop	{r4, r7, pc}
 8001014:	42c80000 	.word	0x42c80000

08001018 <bno055_linear_acc_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc_x(bno055_t* imu, f32* buf) {
 8001018:	b590      	push	{r4, r7, lr}
 800101a:	b0af      	sub	sp, #188	; 0xbc
 800101c:	af2a      	add	r7, sp, #168	; 0xa8
 800101e:	6078      	str	r0, [r7, #4]
 8001020:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001022:	2100      	movs	r1, #0
 8001024:	6878      	ldr	r0, [r7, #4]
 8001026:	f001 fac4 	bl	80025b2 <bno055_set_page>
 800102a:	4603      	mov	r3, r0
 800102c:	73fb      	strb	r3, [r7, #15]
 800102e:	7bfb      	ldrb	r3, [r7, #15]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d001      	beq.n	8001038 <bno055_linear_acc_x+0x20>
        return err;
 8001034:	7bfb      	ldrb	r3, [r7, #15]
 8001036:	e033      	b.n	80010a0 <bno055_linear_acc_x+0x88>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_X_LSB, data, 2)) != BNO_OK) {
 8001038:	687c      	ldr	r4, [r7, #4]
 800103a:	2302      	movs	r3, #2
 800103c:	9329      	str	r3, [sp, #164]	; 0xa4
 800103e:	f107 030c 	add.w	r3, r7, #12
 8001042:	9328      	str	r3, [sp, #160]	; 0xa0
 8001044:	2328      	movs	r3, #40	; 0x28
 8001046:	9327      	str	r3, [sp, #156]	; 0x9c
 8001048:	4668      	mov	r0, sp
 800104a:	f104 0310 	add.w	r3, r4, #16
 800104e:	229c      	movs	r2, #156	; 0x9c
 8001050:	4619      	mov	r1, r3
 8001052:	f008 fb8f 	bl	8009774 <memcpy>
 8001056:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800105a:	f001 fa47 	bl	80024ec <bno055_read_regs>
 800105e:	4603      	mov	r3, r0
 8001060:	73fb      	strb	r3, [r7, #15]
 8001062:	7bfb      	ldrb	r3, [r7, #15]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d001      	beq.n	800106c <bno055_linear_acc_x+0x54>
        return err;
 8001068:	7bfb      	ldrb	r3, [r7, #15]
 800106a:	e019      	b.n	80010a0 <bno055_linear_acc_x+0x88>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 800106c:	7b7b      	ldrb	r3, [r7, #13]
 800106e:	021b      	lsls	r3, r3, #8
 8001070:	b21a      	sxth	r2, r3
 8001072:	7b3b      	ldrb	r3, [r7, #12]
 8001074:	b21b      	sxth	r3, r3
 8001076:	4313      	orrs	r3, r2
 8001078:	b21b      	sxth	r3, r3
 800107a:	ee07 3a90 	vmov	s15, r3
 800107e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 8001086:	2b00      	cmp	r3, #0
 8001088:	d102      	bne.n	8001090 <bno055_linear_acc_x+0x78>
 800108a:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80010a8 <bno055_linear_acc_x+0x90>
 800108e:	e001      	b.n	8001094 <bno055_linear_acc_x+0x7c>
 8001090:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 8001094:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 800109e:	2300      	movs	r3, #0
};
 80010a0:	4618      	mov	r0, r3
 80010a2:	3714      	adds	r7, #20
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd90      	pop	{r4, r7, pc}
 80010a8:	42c80000 	.word	0x42c80000

080010ac <bno055_linear_acc_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc_y(bno055_t* imu, f32* buf) {
 80010ac:	b590      	push	{r4, r7, lr}
 80010ae:	b0af      	sub	sp, #188	; 0xbc
 80010b0:	af2a      	add	r7, sp, #168	; 0xa8
 80010b2:	6078      	str	r0, [r7, #4]
 80010b4:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 80010b6:	2100      	movs	r1, #0
 80010b8:	6878      	ldr	r0, [r7, #4]
 80010ba:	f001 fa7a 	bl	80025b2 <bno055_set_page>
 80010be:	4603      	mov	r3, r0
 80010c0:	73fb      	strb	r3, [r7, #15]
 80010c2:	7bfb      	ldrb	r3, [r7, #15]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d001      	beq.n	80010cc <bno055_linear_acc_y+0x20>
        return err;
 80010c8:	7bfb      	ldrb	r3, [r7, #15]
 80010ca:	e033      	b.n	8001134 <bno055_linear_acc_y+0x88>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_Y_LSB, data, 2)) != BNO_OK) {
 80010cc:	687c      	ldr	r4, [r7, #4]
 80010ce:	2302      	movs	r3, #2
 80010d0:	9329      	str	r3, [sp, #164]	; 0xa4
 80010d2:	f107 030c 	add.w	r3, r7, #12
 80010d6:	9328      	str	r3, [sp, #160]	; 0xa0
 80010d8:	232a      	movs	r3, #42	; 0x2a
 80010da:	9327      	str	r3, [sp, #156]	; 0x9c
 80010dc:	4668      	mov	r0, sp
 80010de:	f104 0310 	add.w	r3, r4, #16
 80010e2:	229c      	movs	r2, #156	; 0x9c
 80010e4:	4619      	mov	r1, r3
 80010e6:	f008 fb45 	bl	8009774 <memcpy>
 80010ea:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80010ee:	f001 f9fd 	bl	80024ec <bno055_read_regs>
 80010f2:	4603      	mov	r3, r0
 80010f4:	73fb      	strb	r3, [r7, #15]
 80010f6:	7bfb      	ldrb	r3, [r7, #15]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d001      	beq.n	8001100 <bno055_linear_acc_y+0x54>
        return err;
 80010fc:	7bfb      	ldrb	r3, [r7, #15]
 80010fe:	e019      	b.n	8001134 <bno055_linear_acc_y+0x88>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8001100:	7b7b      	ldrb	r3, [r7, #13]
 8001102:	021b      	lsls	r3, r3, #8
 8001104:	b21a      	sxth	r2, r3
 8001106:	7b3b      	ldrb	r3, [r7, #12]
 8001108:	b21b      	sxth	r3, r3
 800110a:	4313      	orrs	r3, r2
 800110c:	b21b      	sxth	r3, r3
 800110e:	ee07 3a90 	vmov	s15, r3
 8001112:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 800111a:	2b00      	cmp	r3, #0
 800111c:	d102      	bne.n	8001124 <bno055_linear_acc_y+0x78>
 800111e:	ed9f 7a07 	vldr	s14, [pc, #28]	; 800113c <bno055_linear_acc_y+0x90>
 8001122:	e001      	b.n	8001128 <bno055_linear_acc_y+0x7c>
 8001124:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 8001128:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001132:	2300      	movs	r3, #0
};
 8001134:	4618      	mov	r0, r3
 8001136:	3714      	adds	r7, #20
 8001138:	46bd      	mov	sp, r7
 800113a:	bd90      	pop	{r4, r7, pc}
 800113c:	42c80000 	.word	0x42c80000

08001140 <bno055_linear_acc_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc_z(bno055_t* imu, f32* buf) {
 8001140:	b590      	push	{r4, r7, lr}
 8001142:	b0af      	sub	sp, #188	; 0xbc
 8001144:	af2a      	add	r7, sp, #168	; 0xa8
 8001146:	6078      	str	r0, [r7, #4]
 8001148:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 800114a:	2100      	movs	r1, #0
 800114c:	6878      	ldr	r0, [r7, #4]
 800114e:	f001 fa30 	bl	80025b2 <bno055_set_page>
 8001152:	4603      	mov	r3, r0
 8001154:	73fb      	strb	r3, [r7, #15]
 8001156:	7bfb      	ldrb	r3, [r7, #15]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <bno055_linear_acc_z+0x20>
        return err;
 800115c:	7bfb      	ldrb	r3, [r7, #15]
 800115e:	e033      	b.n	80011c8 <bno055_linear_acc_z+0x88>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_Z_LSB, data, 2)) != BNO_OK) {
 8001160:	687c      	ldr	r4, [r7, #4]
 8001162:	2302      	movs	r3, #2
 8001164:	9329      	str	r3, [sp, #164]	; 0xa4
 8001166:	f107 030c 	add.w	r3, r7, #12
 800116a:	9328      	str	r3, [sp, #160]	; 0xa0
 800116c:	232c      	movs	r3, #44	; 0x2c
 800116e:	9327      	str	r3, [sp, #156]	; 0x9c
 8001170:	4668      	mov	r0, sp
 8001172:	f104 0310 	add.w	r3, r4, #16
 8001176:	229c      	movs	r2, #156	; 0x9c
 8001178:	4619      	mov	r1, r3
 800117a:	f008 fafb 	bl	8009774 <memcpy>
 800117e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001182:	f001 f9b3 	bl	80024ec <bno055_read_regs>
 8001186:	4603      	mov	r3, r0
 8001188:	73fb      	strb	r3, [r7, #15]
 800118a:	7bfb      	ldrb	r3, [r7, #15]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d001      	beq.n	8001194 <bno055_linear_acc_z+0x54>
        return err;
 8001190:	7bfb      	ldrb	r3, [r7, #15]
 8001192:	e019      	b.n	80011c8 <bno055_linear_acc_z+0x88>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8001194:	7b7b      	ldrb	r3, [r7, #13]
 8001196:	021b      	lsls	r3, r3, #8
 8001198:	b21a      	sxth	r2, r3
 800119a:	7b3b      	ldrb	r3, [r7, #12]
 800119c:	b21b      	sxth	r3, r3
 800119e:	4313      	orrs	r3, r2
 80011a0:	b21b      	sxth	r3, r3
 80011a2:	ee07 3a90 	vmov	s15, r3
 80011a6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d102      	bne.n	80011b8 <bno055_linear_acc_z+0x78>
 80011b2:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80011d0 <bno055_linear_acc_z+0x90>
 80011b6:	e001      	b.n	80011bc <bno055_linear_acc_z+0x7c>
 80011b8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 80011bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80011c6:	2300      	movs	r3, #0
};
 80011c8:	4618      	mov	r0, r3
 80011ca:	3714      	adds	r7, #20
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd90      	pop	{r4, r7, pc}
 80011d0:	42c80000 	.word	0x42c80000

080011d4 <bno055_linear_acc>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc(bno055_t* imu, bno055_vec3_t* xyz) {
 80011d4:	b590      	push	{r4, r7, lr}
 80011d6:	b0b1      	sub	sp, #196	; 0xc4
 80011d8:	af2a      	add	r7, sp, #168	; 0xa8
 80011da:	6078      	str	r0, [r7, #4]
 80011dc:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 80011de:	2100      	movs	r1, #0
 80011e0:	6878      	ldr	r0, [r7, #4]
 80011e2:	f001 f9e6 	bl	80025b2 <bno055_set_page>
 80011e6:	4603      	mov	r3, r0
 80011e8:	75fb      	strb	r3, [r7, #23]
 80011ea:	7dfb      	ldrb	r3, [r7, #23]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d001      	beq.n	80011f4 <bno055_linear_acc+0x20>
        return err;
 80011f0:	7dfb      	ldrb	r3, [r7, #23]
 80011f2:	e059      	b.n	80012a8 <bno055_linear_acc+0xd4>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_X_LSB, data, 6)) != BNO_OK) {
 80011f4:	687c      	ldr	r4, [r7, #4]
 80011f6:	2306      	movs	r3, #6
 80011f8:	9329      	str	r3, [sp, #164]	; 0xa4
 80011fa:	f107 0308 	add.w	r3, r7, #8
 80011fe:	9328      	str	r3, [sp, #160]	; 0xa0
 8001200:	2328      	movs	r3, #40	; 0x28
 8001202:	9327      	str	r3, [sp, #156]	; 0x9c
 8001204:	4668      	mov	r0, sp
 8001206:	f104 0310 	add.w	r3, r4, #16
 800120a:	229c      	movs	r2, #156	; 0x9c
 800120c:	4619      	mov	r1, r3
 800120e:	f008 fab1 	bl	8009774 <memcpy>
 8001212:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001216:	f001 f969 	bl	80024ec <bno055_read_regs>
 800121a:	4603      	mov	r3, r0
 800121c:	75fb      	strb	r3, [r7, #23]
 800121e:	7dfb      	ldrb	r3, [r7, #23]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d001      	beq.n	8001228 <bno055_linear_acc+0x54>
        return err;
 8001224:	7dfb      	ldrb	r3, [r7, #23]
 8001226:	e03f      	b.n	80012a8 <bno055_linear_acc+0xd4>
    }
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	7b9b      	ldrb	r3, [r3, #14]
                                                           : BNO_ACC_SCALE_MG;
 800122c:	2b00      	cmp	r3, #0
 800122e:	d101      	bne.n	8001234 <bno055_linear_acc+0x60>
 8001230:	4b1f      	ldr	r3, [pc, #124]	; (80012b0 <bno055_linear_acc+0xdc>)
 8001232:	e001      	b.n	8001238 <bno055_linear_acc+0x64>
 8001234:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001238:	613b      	str	r3, [r7, #16]
    xyz->x = (s16)((data[1] << 8) | data[0]) / scale;
 800123a:	7a7b      	ldrb	r3, [r7, #9]
 800123c:	021b      	lsls	r3, r3, #8
 800123e:	b21a      	sxth	r2, r3
 8001240:	7a3b      	ldrb	r3, [r7, #8]
 8001242:	b21b      	sxth	r3, r3
 8001244:	4313      	orrs	r3, r2
 8001246:	b21b      	sxth	r3, r3
 8001248:	ee07 3a90 	vmov	s15, r3
 800124c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001250:	ed97 7a04 	vldr	s14, [r7, #16]
 8001254:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / scale;
 800125e:	7afb      	ldrb	r3, [r7, #11]
 8001260:	021b      	lsls	r3, r3, #8
 8001262:	b21a      	sxth	r2, r3
 8001264:	7abb      	ldrb	r3, [r7, #10]
 8001266:	b21b      	sxth	r3, r3
 8001268:	4313      	orrs	r3, r2
 800126a:	b21b      	sxth	r3, r3
 800126c:	ee07 3a90 	vmov	s15, r3
 8001270:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001274:	ed97 7a04 	vldr	s14, [r7, #16]
 8001278:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / scale;
 8001282:	7b7b      	ldrb	r3, [r7, #13]
 8001284:	021b      	lsls	r3, r3, #8
 8001286:	b21a      	sxth	r2, r3
 8001288:	7b3b      	ldrb	r3, [r7, #12]
 800128a:	b21b      	sxth	r3, r3
 800128c:	4313      	orrs	r3, r2
 800128e:	b21b      	sxth	r3, r3
 8001290:	ee07 3a90 	vmov	s15, r3
 8001294:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001298:	ed97 7a04 	vldr	s14, [r7, #16]
 800129c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 80012a6:	2300      	movs	r3, #0
};
 80012a8:	4618      	mov	r0, r3
 80012aa:	371c      	adds	r7, #28
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd90      	pop	{r4, r7, pc}
 80012b0:	42c80000 	.word	0x42c80000

080012b4 <bno055_gyro_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro_x(bno055_t* imu, f32* buf) {
 80012b4:	b590      	push	{r4, r7, lr}
 80012b6:	b0af      	sub	sp, #188	; 0xbc
 80012b8:	af2a      	add	r7, sp, #168	; 0xa8
 80012ba:	6078      	str	r0, [r7, #4]
 80012bc:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 80012be:	2100      	movs	r1, #0
 80012c0:	6878      	ldr	r0, [r7, #4]
 80012c2:	f001 f976 	bl	80025b2 <bno055_set_page>
 80012c6:	4603      	mov	r3, r0
 80012c8:	73fb      	strb	r3, [r7, #15]
 80012ca:	7bfb      	ldrb	r3, [r7, #15]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d001      	beq.n	80012d4 <bno055_gyro_x+0x20>
        return err;
 80012d0:	7bfb      	ldrb	r3, [r7, #15]
 80012d2:	e033      	b.n	800133c <bno055_gyro_x+0x88>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_X_LSB, data, 2)) != BNO_OK) {
 80012d4:	687c      	ldr	r4, [r7, #4]
 80012d6:	2302      	movs	r3, #2
 80012d8:	9329      	str	r3, [sp, #164]	; 0xa4
 80012da:	f107 030c 	add.w	r3, r7, #12
 80012de:	9328      	str	r3, [sp, #160]	; 0xa0
 80012e0:	2314      	movs	r3, #20
 80012e2:	9327      	str	r3, [sp, #156]	; 0x9c
 80012e4:	4668      	mov	r0, sp
 80012e6:	f104 0310 	add.w	r3, r4, #16
 80012ea:	229c      	movs	r2, #156	; 0x9c
 80012ec:	4619      	mov	r1, r3
 80012ee:	f008 fa41 	bl	8009774 <memcpy>
 80012f2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80012f6:	f001 f8f9 	bl	80024ec <bno055_read_regs>
 80012fa:	4603      	mov	r3, r0
 80012fc:	73fb      	strb	r3, [r7, #15]
 80012fe:	7bfb      	ldrb	r3, [r7, #15]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <bno055_gyro_x+0x54>
        return err;
 8001304:	7bfb      	ldrb	r3, [r7, #15]
 8001306:	e019      	b.n	800133c <bno055_gyro_x+0x88>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8001308:	7b7b      	ldrb	r3, [r7, #13]
 800130a:	021b      	lsls	r3, r3, #8
 800130c:	b21a      	sxth	r2, r3
 800130e:	7b3b      	ldrb	r3, [r7, #12]
 8001310:	b21b      	sxth	r3, r3
 8001312:	4313      	orrs	r3, r2
 8001314:	b21b      	sxth	r3, r3
 8001316:	ee07 3a90 	vmov	s15, r3
 800131a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	7c1b      	ldrb	r3, [r3, #16]
                                                 : BNO_GYR_SCALE_RPS);
 8001322:	2b00      	cmp	r3, #0
 8001324:	d102      	bne.n	800132c <bno055_gyro_x+0x78>
 8001326:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 800132a:	e001      	b.n	8001330 <bno055_gyro_x+0x7c>
 800132c:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8001344 <bno055_gyro_x+0x90>
    *buf = (s16)((data[1] << 8) | data[0]) /
 8001330:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 800133a:	2300      	movs	r3, #0
};
 800133c:	4618      	mov	r0, r3
 800133e:	3714      	adds	r7, #20
 8001340:	46bd      	mov	sp, r7
 8001342:	bd90      	pop	{r4, r7, pc}
 8001344:	44610000 	.word	0x44610000

08001348 <bno055_gyro_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro_y(bno055_t* imu, f32* buf) {
 8001348:	b590      	push	{r4, r7, lr}
 800134a:	b0af      	sub	sp, #188	; 0xbc
 800134c:	af2a      	add	r7, sp, #168	; 0xa8
 800134e:	6078      	str	r0, [r7, #4]
 8001350:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001352:	2100      	movs	r1, #0
 8001354:	6878      	ldr	r0, [r7, #4]
 8001356:	f001 f92c 	bl	80025b2 <bno055_set_page>
 800135a:	4603      	mov	r3, r0
 800135c:	73fb      	strb	r3, [r7, #15]
 800135e:	7bfb      	ldrb	r3, [r7, #15]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d001      	beq.n	8001368 <bno055_gyro_y+0x20>
        return err;
 8001364:	7bfb      	ldrb	r3, [r7, #15]
 8001366:	e033      	b.n	80013d0 <bno055_gyro_y+0x88>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_Y_LSB, data, 2)) != BNO_OK) {
 8001368:	687c      	ldr	r4, [r7, #4]
 800136a:	2302      	movs	r3, #2
 800136c:	9329      	str	r3, [sp, #164]	; 0xa4
 800136e:	f107 030c 	add.w	r3, r7, #12
 8001372:	9328      	str	r3, [sp, #160]	; 0xa0
 8001374:	2316      	movs	r3, #22
 8001376:	9327      	str	r3, [sp, #156]	; 0x9c
 8001378:	4668      	mov	r0, sp
 800137a:	f104 0310 	add.w	r3, r4, #16
 800137e:	229c      	movs	r2, #156	; 0x9c
 8001380:	4619      	mov	r1, r3
 8001382:	f008 f9f7 	bl	8009774 <memcpy>
 8001386:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800138a:	f001 f8af 	bl	80024ec <bno055_read_regs>
 800138e:	4603      	mov	r3, r0
 8001390:	73fb      	strb	r3, [r7, #15]
 8001392:	7bfb      	ldrb	r3, [r7, #15]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d001      	beq.n	800139c <bno055_gyro_y+0x54>
        return err;
 8001398:	7bfb      	ldrb	r3, [r7, #15]
 800139a:	e019      	b.n	80013d0 <bno055_gyro_y+0x88>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 800139c:	7b7b      	ldrb	r3, [r7, #13]
 800139e:	021b      	lsls	r3, r3, #8
 80013a0:	b21a      	sxth	r2, r3
 80013a2:	7b3b      	ldrb	r3, [r7, #12]
 80013a4:	b21b      	sxth	r3, r3
 80013a6:	4313      	orrs	r3, r2
 80013a8:	b21b      	sxth	r3, r3
 80013aa:	ee07 3a90 	vmov	s15, r3
 80013ae:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	7c1b      	ldrb	r3, [r3, #16]
                                                 : BNO_GYR_SCALE_RPS);
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d102      	bne.n	80013c0 <bno055_gyro_y+0x78>
 80013ba:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 80013be:	e001      	b.n	80013c4 <bno055_gyro_y+0x7c>
 80013c0:	ed9f 7a05 	vldr	s14, [pc, #20]	; 80013d8 <bno055_gyro_y+0x90>
    *buf = (s16)((data[1] << 8) | data[0]) /
 80013c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80013ce:	2300      	movs	r3, #0
};
 80013d0:	4618      	mov	r0, r3
 80013d2:	3714      	adds	r7, #20
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd90      	pop	{r4, r7, pc}
 80013d8:	44610000 	.word	0x44610000

080013dc <bno055_gyro_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro_z(bno055_t* imu, f32* buf) {
 80013dc:	b590      	push	{r4, r7, lr}
 80013de:	b0af      	sub	sp, #188	; 0xbc
 80013e0:	af2a      	add	r7, sp, #168	; 0xa8
 80013e2:	6078      	str	r0, [r7, #4]
 80013e4:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 80013e6:	2100      	movs	r1, #0
 80013e8:	6878      	ldr	r0, [r7, #4]
 80013ea:	f001 f8e2 	bl	80025b2 <bno055_set_page>
 80013ee:	4603      	mov	r3, r0
 80013f0:	73fb      	strb	r3, [r7, #15]
 80013f2:	7bfb      	ldrb	r3, [r7, #15]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d001      	beq.n	80013fc <bno055_gyro_z+0x20>
        return err;
 80013f8:	7bfb      	ldrb	r3, [r7, #15]
 80013fa:	e033      	b.n	8001464 <bno055_gyro_z+0x88>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_Z_LSB, data, 2)) != BNO_OK) {
 80013fc:	687c      	ldr	r4, [r7, #4]
 80013fe:	2302      	movs	r3, #2
 8001400:	9329      	str	r3, [sp, #164]	; 0xa4
 8001402:	f107 030c 	add.w	r3, r7, #12
 8001406:	9328      	str	r3, [sp, #160]	; 0xa0
 8001408:	2318      	movs	r3, #24
 800140a:	9327      	str	r3, [sp, #156]	; 0x9c
 800140c:	4668      	mov	r0, sp
 800140e:	f104 0310 	add.w	r3, r4, #16
 8001412:	229c      	movs	r2, #156	; 0x9c
 8001414:	4619      	mov	r1, r3
 8001416:	f008 f9ad 	bl	8009774 <memcpy>
 800141a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800141e:	f001 f865 	bl	80024ec <bno055_read_regs>
 8001422:	4603      	mov	r3, r0
 8001424:	73fb      	strb	r3, [r7, #15]
 8001426:	7bfb      	ldrb	r3, [r7, #15]
 8001428:	2b00      	cmp	r3, #0
 800142a:	d001      	beq.n	8001430 <bno055_gyro_z+0x54>
        return err;
 800142c:	7bfb      	ldrb	r3, [r7, #15]
 800142e:	e019      	b.n	8001464 <bno055_gyro_z+0x88>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8001430:	7b7b      	ldrb	r3, [r7, #13]
 8001432:	021b      	lsls	r3, r3, #8
 8001434:	b21a      	sxth	r2, r3
 8001436:	7b3b      	ldrb	r3, [r7, #12]
 8001438:	b21b      	sxth	r3, r3
 800143a:	4313      	orrs	r3, r2
 800143c:	b21b      	sxth	r3, r3
 800143e:	ee07 3a90 	vmov	s15, r3
 8001442:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	7c1b      	ldrb	r3, [r3, #16]
                                                 : BNO_GYR_SCALE_RPS);
 800144a:	2b00      	cmp	r3, #0
 800144c:	d102      	bne.n	8001454 <bno055_gyro_z+0x78>
 800144e:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8001452:	e001      	b.n	8001458 <bno055_gyro_z+0x7c>
 8001454:	ed9f 7a05 	vldr	s14, [pc, #20]	; 800146c <bno055_gyro_z+0x90>
    *buf = (s16)((data[1] << 8) | data[0]) /
 8001458:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001462:	2300      	movs	r3, #0
};
 8001464:	4618      	mov	r0, r3
 8001466:	3714      	adds	r7, #20
 8001468:	46bd      	mov	sp, r7
 800146a:	bd90      	pop	{r4, r7, pc}
 800146c:	44610000 	.word	0x44610000

08001470 <bno055_gyro>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro(bno055_t* imu, bno055_vec3_t* xyz) {
 8001470:	b590      	push	{r4, r7, lr}
 8001472:	b0b1      	sub	sp, #196	; 0xc4
 8001474:	af2a      	add	r7, sp, #168	; 0xa8
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 800147a:	2100      	movs	r1, #0
 800147c:	6878      	ldr	r0, [r7, #4]
 800147e:	f001 f898 	bl	80025b2 <bno055_set_page>
 8001482:	4603      	mov	r3, r0
 8001484:	75fb      	strb	r3, [r7, #23]
 8001486:	7dfb      	ldrb	r3, [r7, #23]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <bno055_gyro+0x20>
        return err;
 800148c:	7dfb      	ldrb	r3, [r7, #23]
 800148e:	e059      	b.n	8001544 <bno055_gyro+0xd4>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_X_LSB, data, 6)) != BNO_OK) {
 8001490:	687c      	ldr	r4, [r7, #4]
 8001492:	2306      	movs	r3, #6
 8001494:	9329      	str	r3, [sp, #164]	; 0xa4
 8001496:	f107 0308 	add.w	r3, r7, #8
 800149a:	9328      	str	r3, [sp, #160]	; 0xa0
 800149c:	2314      	movs	r3, #20
 800149e:	9327      	str	r3, [sp, #156]	; 0x9c
 80014a0:	4668      	mov	r0, sp
 80014a2:	f104 0310 	add.w	r3, r4, #16
 80014a6:	229c      	movs	r2, #156	; 0x9c
 80014a8:	4619      	mov	r1, r3
 80014aa:	f008 f963 	bl	8009774 <memcpy>
 80014ae:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80014b2:	f001 f81b 	bl	80024ec <bno055_read_regs>
 80014b6:	4603      	mov	r3, r0
 80014b8:	75fb      	strb	r3, [r7, #23]
 80014ba:	7dfb      	ldrb	r3, [r7, #23]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d001      	beq.n	80014c4 <bno055_gyro+0x54>
        return err;
 80014c0:	7dfb      	ldrb	r3, [r7, #23]
 80014c2:	e03f      	b.n	8001544 <bno055_gyro+0xd4>
    }

    f32 scale = (imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	7c1b      	ldrb	r3, [r3, #16]
                                                     : BNO_GYR_SCALE_RPS;
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d102      	bne.n	80014d2 <bno055_gyro+0x62>
 80014cc:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 80014d0:	e000      	b.n	80014d4 <bno055_gyro+0x64>
 80014d2:	4b1e      	ldr	r3, [pc, #120]	; (800154c <bno055_gyro+0xdc>)
    f32 scale = (imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 80014d4:	613b      	str	r3, [r7, #16]
    xyz->x = (s16)((data[1] << 8) | data[0]) / scale;
 80014d6:	7a7b      	ldrb	r3, [r7, #9]
 80014d8:	021b      	lsls	r3, r3, #8
 80014da:	b21a      	sxth	r2, r3
 80014dc:	7a3b      	ldrb	r3, [r7, #8]
 80014de:	b21b      	sxth	r3, r3
 80014e0:	4313      	orrs	r3, r2
 80014e2:	b21b      	sxth	r3, r3
 80014e4:	ee07 3a90 	vmov	s15, r3
 80014e8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80014ec:	ed97 7a04 	vldr	s14, [r7, #16]
 80014f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / scale;
 80014fa:	7afb      	ldrb	r3, [r7, #11]
 80014fc:	021b      	lsls	r3, r3, #8
 80014fe:	b21a      	sxth	r2, r3
 8001500:	7abb      	ldrb	r3, [r7, #10]
 8001502:	b21b      	sxth	r3, r3
 8001504:	4313      	orrs	r3, r2
 8001506:	b21b      	sxth	r3, r3
 8001508:	ee07 3a90 	vmov	s15, r3
 800150c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001510:	ed97 7a04 	vldr	s14, [r7, #16]
 8001514:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / scale;
 800151e:	7b7b      	ldrb	r3, [r7, #13]
 8001520:	021b      	lsls	r3, r3, #8
 8001522:	b21a      	sxth	r2, r3
 8001524:	7b3b      	ldrb	r3, [r7, #12]
 8001526:	b21b      	sxth	r3, r3
 8001528:	4313      	orrs	r3, r2
 800152a:	b21b      	sxth	r3, r3
 800152c:	ee07 3a90 	vmov	s15, r3
 8001530:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001534:	ed97 7a04 	vldr	s14, [r7, #16]
 8001538:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 8001542:	2300      	movs	r3, #0
}
 8001544:	4618      	mov	r0, r3
 8001546:	371c      	adds	r7, #28
 8001548:	46bd      	mov	sp, r7
 800154a:	bd90      	pop	{r4, r7, pc}
 800154c:	44610000 	.word	0x44610000

08001550 <bno055_mag_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag_x(bno055_t* imu, f32* buf) {
 8001550:	b590      	push	{r4, r7, lr}
 8001552:	b0af      	sub	sp, #188	; 0xbc
 8001554:	af2a      	add	r7, sp, #168	; 0xa8
 8001556:	6078      	str	r0, [r7, #4]
 8001558:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 800155a:	2100      	movs	r1, #0
 800155c:	6878      	ldr	r0, [r7, #4]
 800155e:	f001 f828 	bl	80025b2 <bno055_set_page>
 8001562:	4603      	mov	r3, r0
 8001564:	73fb      	strb	r3, [r7, #15]
 8001566:	7bfb      	ldrb	r3, [r7, #15]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <bno055_mag_x+0x20>
        return err;
 800156c:	7bfb      	ldrb	r3, [r7, #15]
 800156e:	e02c      	b.n	80015ca <bno055_mag_x+0x7a>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_X_LSB, data, 2)) != BNO_OK) {
 8001570:	687c      	ldr	r4, [r7, #4]
 8001572:	2302      	movs	r3, #2
 8001574:	9329      	str	r3, [sp, #164]	; 0xa4
 8001576:	f107 030c 	add.w	r3, r7, #12
 800157a:	9328      	str	r3, [sp, #160]	; 0xa0
 800157c:	230e      	movs	r3, #14
 800157e:	9327      	str	r3, [sp, #156]	; 0x9c
 8001580:	4668      	mov	r0, sp
 8001582:	f104 0310 	add.w	r3, r4, #16
 8001586:	229c      	movs	r2, #156	; 0x9c
 8001588:	4619      	mov	r1, r3
 800158a:	f008 f8f3 	bl	8009774 <memcpy>
 800158e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001592:	f000 ffab 	bl	80024ec <bno055_read_regs>
 8001596:	4603      	mov	r3, r0
 8001598:	73fb      	strb	r3, [r7, #15]
 800159a:	7bfb      	ldrb	r3, [r7, #15]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d001      	beq.n	80015a4 <bno055_mag_x+0x54>
        return err;
 80015a0:	7bfb      	ldrb	r3, [r7, #15]
 80015a2:	e012      	b.n	80015ca <bno055_mag_x+0x7a>
    }

    *buf = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 80015a4:	7b7b      	ldrb	r3, [r7, #13]
 80015a6:	021b      	lsls	r3, r3, #8
 80015a8:	b21a      	sxth	r2, r3
 80015aa:	7b3b      	ldrb	r3, [r7, #12]
 80015ac:	b21b      	sxth	r3, r3
 80015ae:	4313      	orrs	r3, r2
 80015b0:	b21b      	sxth	r3, r3
 80015b2:	ee07 3a90 	vmov	s15, r3
 80015b6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015ba:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 80015be:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80015c8:	2300      	movs	r3, #0
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	3714      	adds	r7, #20
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd90      	pop	{r4, r7, pc}

080015d2 <bno055_mag_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag_y(bno055_t* imu, f32* buf) {
 80015d2:	b590      	push	{r4, r7, lr}
 80015d4:	b0af      	sub	sp, #188	; 0xbc
 80015d6:	af2a      	add	r7, sp, #168	; 0xa8
 80015d8:	6078      	str	r0, [r7, #4]
 80015da:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 80015dc:	2100      	movs	r1, #0
 80015de:	6878      	ldr	r0, [r7, #4]
 80015e0:	f000 ffe7 	bl	80025b2 <bno055_set_page>
 80015e4:	4603      	mov	r3, r0
 80015e6:	73fb      	strb	r3, [r7, #15]
 80015e8:	7bfb      	ldrb	r3, [r7, #15]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d001      	beq.n	80015f2 <bno055_mag_y+0x20>
        return err;
 80015ee:	7bfb      	ldrb	r3, [r7, #15]
 80015f0:	e02c      	b.n	800164c <bno055_mag_y+0x7a>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_Y_LSB, data, 2)) != BNO_OK) {
 80015f2:	687c      	ldr	r4, [r7, #4]
 80015f4:	2302      	movs	r3, #2
 80015f6:	9329      	str	r3, [sp, #164]	; 0xa4
 80015f8:	f107 030c 	add.w	r3, r7, #12
 80015fc:	9328      	str	r3, [sp, #160]	; 0xa0
 80015fe:	2310      	movs	r3, #16
 8001600:	9327      	str	r3, [sp, #156]	; 0x9c
 8001602:	4668      	mov	r0, sp
 8001604:	f104 0310 	add.w	r3, r4, #16
 8001608:	229c      	movs	r2, #156	; 0x9c
 800160a:	4619      	mov	r1, r3
 800160c:	f008 f8b2 	bl	8009774 <memcpy>
 8001610:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001614:	f000 ff6a 	bl	80024ec <bno055_read_regs>
 8001618:	4603      	mov	r3, r0
 800161a:	73fb      	strb	r3, [r7, #15]
 800161c:	7bfb      	ldrb	r3, [r7, #15]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d001      	beq.n	8001626 <bno055_mag_y+0x54>
        return err;
 8001622:	7bfb      	ldrb	r3, [r7, #15]
 8001624:	e012      	b.n	800164c <bno055_mag_y+0x7a>
    }

    *buf = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 8001626:	7b7b      	ldrb	r3, [r7, #13]
 8001628:	021b      	lsls	r3, r3, #8
 800162a:	b21a      	sxth	r2, r3
 800162c:	7b3b      	ldrb	r3, [r7, #12]
 800162e:	b21b      	sxth	r3, r3
 8001630:	4313      	orrs	r3, r2
 8001632:	b21b      	sxth	r3, r3
 8001634:	ee07 3a90 	vmov	s15, r3
 8001638:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800163c:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8001640:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 800164a:	2300      	movs	r3, #0
}
 800164c:	4618      	mov	r0, r3
 800164e:	3714      	adds	r7, #20
 8001650:	46bd      	mov	sp, r7
 8001652:	bd90      	pop	{r4, r7, pc}

08001654 <bno055_mag_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag_z(bno055_t* imu, f32* buf) {
 8001654:	b590      	push	{r4, r7, lr}
 8001656:	b0af      	sub	sp, #188	; 0xbc
 8001658:	af2a      	add	r7, sp, #168	; 0xa8
 800165a:	6078      	str	r0, [r7, #4]
 800165c:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 800165e:	2100      	movs	r1, #0
 8001660:	6878      	ldr	r0, [r7, #4]
 8001662:	f000 ffa6 	bl	80025b2 <bno055_set_page>
 8001666:	4603      	mov	r3, r0
 8001668:	73fb      	strb	r3, [r7, #15]
 800166a:	7bfb      	ldrb	r3, [r7, #15]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d001      	beq.n	8001674 <bno055_mag_z+0x20>
        return err;
 8001670:	7bfb      	ldrb	r3, [r7, #15]
 8001672:	e02c      	b.n	80016ce <bno055_mag_z+0x7a>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_Z_LSB, data, 2)) != BNO_OK) {
 8001674:	687c      	ldr	r4, [r7, #4]
 8001676:	2302      	movs	r3, #2
 8001678:	9329      	str	r3, [sp, #164]	; 0xa4
 800167a:	f107 030c 	add.w	r3, r7, #12
 800167e:	9328      	str	r3, [sp, #160]	; 0xa0
 8001680:	2312      	movs	r3, #18
 8001682:	9327      	str	r3, [sp, #156]	; 0x9c
 8001684:	4668      	mov	r0, sp
 8001686:	f104 0310 	add.w	r3, r4, #16
 800168a:	229c      	movs	r2, #156	; 0x9c
 800168c:	4619      	mov	r1, r3
 800168e:	f008 f871 	bl	8009774 <memcpy>
 8001692:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001696:	f000 ff29 	bl	80024ec <bno055_read_regs>
 800169a:	4603      	mov	r3, r0
 800169c:	73fb      	strb	r3, [r7, #15]
 800169e:	7bfb      	ldrb	r3, [r7, #15]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d001      	beq.n	80016a8 <bno055_mag_z+0x54>
        return err;
 80016a4:	7bfb      	ldrb	r3, [r7, #15]
 80016a6:	e012      	b.n	80016ce <bno055_mag_z+0x7a>
    }

    *buf = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 80016a8:	7b7b      	ldrb	r3, [r7, #13]
 80016aa:	021b      	lsls	r3, r3, #8
 80016ac:	b21a      	sxth	r2, r3
 80016ae:	7b3b      	ldrb	r3, [r7, #12]
 80016b0:	b21b      	sxth	r3, r3
 80016b2:	4313      	orrs	r3, r2
 80016b4:	b21b      	sxth	r3, r3
 80016b6:	ee07 3a90 	vmov	s15, r3
 80016ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016be:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 80016c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80016cc:	2300      	movs	r3, #0
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	3714      	adds	r7, #20
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd90      	pop	{r4, r7, pc}

080016d6 <bno055_mag>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag(bno055_t* imu, bno055_vec3_t* xyz) {
 80016d6:	b590      	push	{r4, r7, lr}
 80016d8:	b0af      	sub	sp, #188	; 0xbc
 80016da:	af2a      	add	r7, sp, #168	; 0xa8
 80016dc:	6078      	str	r0, [r7, #4]
 80016de:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 80016e0:	2100      	movs	r1, #0
 80016e2:	6878      	ldr	r0, [r7, #4]
 80016e4:	f000 ff65 	bl	80025b2 <bno055_set_page>
 80016e8:	4603      	mov	r3, r0
 80016ea:	73fb      	strb	r3, [r7, #15]
 80016ec:	7bfb      	ldrb	r3, [r7, #15]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d001      	beq.n	80016f6 <bno055_mag+0x20>
        return err;
 80016f2:	7bfb      	ldrb	r3, [r7, #15]
 80016f4:	e050      	b.n	8001798 <bno055_mag+0xc2>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_X_LSB, data, 6)) != BNO_OK) {
 80016f6:	687c      	ldr	r4, [r7, #4]
 80016f8:	2306      	movs	r3, #6
 80016fa:	9329      	str	r3, [sp, #164]	; 0xa4
 80016fc:	f107 0308 	add.w	r3, r7, #8
 8001700:	9328      	str	r3, [sp, #160]	; 0xa0
 8001702:	230e      	movs	r3, #14
 8001704:	9327      	str	r3, [sp, #156]	; 0x9c
 8001706:	4668      	mov	r0, sp
 8001708:	f104 0310 	add.w	r3, r4, #16
 800170c:	229c      	movs	r2, #156	; 0x9c
 800170e:	4619      	mov	r1, r3
 8001710:	f008 f830 	bl	8009774 <memcpy>
 8001714:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001718:	f000 fee8 	bl	80024ec <bno055_read_regs>
 800171c:	4603      	mov	r3, r0
 800171e:	73fb      	strb	r3, [r7, #15]
 8001720:	7bfb      	ldrb	r3, [r7, #15]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d001      	beq.n	800172a <bno055_mag+0x54>
        return err;
 8001726:	7bfb      	ldrb	r3, [r7, #15]
 8001728:	e036      	b.n	8001798 <bno055_mag+0xc2>
    }

    xyz->x = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 800172a:	7a7b      	ldrb	r3, [r7, #9]
 800172c:	021b      	lsls	r3, r3, #8
 800172e:	b21a      	sxth	r2, r3
 8001730:	7a3b      	ldrb	r3, [r7, #8]
 8001732:	b21b      	sxth	r3, r3
 8001734:	4313      	orrs	r3, r2
 8001736:	b21b      	sxth	r3, r3
 8001738:	ee07 3a90 	vmov	s15, r3
 800173c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001740:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8001744:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / BNO_MAG_SCALE;
 800174e:	7afb      	ldrb	r3, [r7, #11]
 8001750:	021b      	lsls	r3, r3, #8
 8001752:	b21a      	sxth	r2, r3
 8001754:	7abb      	ldrb	r3, [r7, #10]
 8001756:	b21b      	sxth	r3, r3
 8001758:	4313      	orrs	r3, r2
 800175a:	b21b      	sxth	r3, r3
 800175c:	ee07 3a90 	vmov	s15, r3
 8001760:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001764:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8001768:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / BNO_MAG_SCALE;
 8001772:	7b7b      	ldrb	r3, [r7, #13]
 8001774:	021b      	lsls	r3, r3, #8
 8001776:	b21a      	sxth	r2, r3
 8001778:	7b3b      	ldrb	r3, [r7, #12]
 800177a:	b21b      	sxth	r3, r3
 800177c:	4313      	orrs	r3, r2
 800177e:	b21b      	sxth	r3, r3
 8001780:	ee07 3a90 	vmov	s15, r3
 8001784:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001788:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 800178c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 8001796:	2300      	movs	r3, #0
};
 8001798:	4618      	mov	r0, r3
 800179a:	3714      	adds	r7, #20
 800179c:	46bd      	mov	sp, r7
 800179e:	bd90      	pop	{r4, r7, pc}

080017a0 <bno055_gravity_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity_x(bno055_t* imu, f32* buf) {
 80017a0:	b590      	push	{r4, r7, lr}
 80017a2:	b0b1      	sub	sp, #196	; 0xc4
 80017a4:	af2a      	add	r7, sp, #168	; 0xa8
 80017a6:	6078      	str	r0, [r7, #4]
 80017a8:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 80017aa:	2100      	movs	r1, #0
 80017ac:	6878      	ldr	r0, [r7, #4]
 80017ae:	f000 ff00 	bl	80025b2 <bno055_set_page>
 80017b2:	4603      	mov	r3, r0
 80017b4:	75fb      	strb	r3, [r7, #23]
 80017b6:	7dfb      	ldrb	r3, [r7, #23]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d001      	beq.n	80017c0 <bno055_gravity_x+0x20>
        return err;
 80017bc:	7dfb      	ldrb	r3, [r7, #23]
 80017be:	e035      	b.n	800182c <bno055_gravity_x+0x8c>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_X_LSB, data, 2)) != BNO_OK) {
 80017c0:	687c      	ldr	r4, [r7, #4]
 80017c2:	2302      	movs	r3, #2
 80017c4:	9329      	str	r3, [sp, #164]	; 0xa4
 80017c6:	f107 030c 	add.w	r3, r7, #12
 80017ca:	9328      	str	r3, [sp, #160]	; 0xa0
 80017cc:	232e      	movs	r3, #46	; 0x2e
 80017ce:	9327      	str	r3, [sp, #156]	; 0x9c
 80017d0:	4668      	mov	r0, sp
 80017d2:	f104 0310 	add.w	r3, r4, #16
 80017d6:	229c      	movs	r2, #156	; 0x9c
 80017d8:	4619      	mov	r1, r3
 80017da:	f007 ffcb 	bl	8009774 <memcpy>
 80017de:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80017e2:	f000 fe83 	bl	80024ec <bno055_read_regs>
 80017e6:	4603      	mov	r3, r0
 80017e8:	75fb      	strb	r3, [r7, #23]
 80017ea:	7dfb      	ldrb	r3, [r7, #23]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d001      	beq.n	80017f4 <bno055_gravity_x+0x54>
        return err;
 80017f0:	7dfb      	ldrb	r3, [r7, #23]
 80017f2:	e01b      	b.n	800182c <bno055_gravity_x+0x8c>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d101      	bne.n	8001800 <bno055_gravity_x+0x60>
 80017fc:	4b0d      	ldr	r3, [pc, #52]	; (8001834 <bno055_gravity_x+0x94>)
 80017fe:	e001      	b.n	8001804 <bno055_gravity_x+0x64>
 8001800:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001804:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001806:	7b7b      	ldrb	r3, [r7, #13]
 8001808:	021b      	lsls	r3, r3, #8
 800180a:	b21a      	sxth	r2, r3
 800180c:	7b3b      	ldrb	r3, [r7, #12]
 800180e:	b21b      	sxth	r3, r3
 8001810:	4313      	orrs	r3, r2
 8001812:	b21b      	sxth	r3, r3
 8001814:	ee07 3a90 	vmov	s15, r3
 8001818:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800181c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001820:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 800182a:	2300      	movs	r3, #0
}
 800182c:	4618      	mov	r0, r3
 800182e:	371c      	adds	r7, #28
 8001830:	46bd      	mov	sp, r7
 8001832:	bd90      	pop	{r4, r7, pc}
 8001834:	42c80000 	.word	0x42c80000

08001838 <bno055_gravity_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity_y(bno055_t* imu, f32* buf) {
 8001838:	b590      	push	{r4, r7, lr}
 800183a:	b0b1      	sub	sp, #196	; 0xc4
 800183c:	af2a      	add	r7, sp, #168	; 0xa8
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001842:	2100      	movs	r1, #0
 8001844:	6878      	ldr	r0, [r7, #4]
 8001846:	f000 feb4 	bl	80025b2 <bno055_set_page>
 800184a:	4603      	mov	r3, r0
 800184c:	75fb      	strb	r3, [r7, #23]
 800184e:	7dfb      	ldrb	r3, [r7, #23]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d001      	beq.n	8001858 <bno055_gravity_y+0x20>
        return err;
 8001854:	7dfb      	ldrb	r3, [r7, #23]
 8001856:	e035      	b.n	80018c4 <bno055_gravity_y+0x8c>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_Y_LSB, data, 2)) != BNO_OK) {
 8001858:	687c      	ldr	r4, [r7, #4]
 800185a:	2302      	movs	r3, #2
 800185c:	9329      	str	r3, [sp, #164]	; 0xa4
 800185e:	f107 030c 	add.w	r3, r7, #12
 8001862:	9328      	str	r3, [sp, #160]	; 0xa0
 8001864:	2330      	movs	r3, #48	; 0x30
 8001866:	9327      	str	r3, [sp, #156]	; 0x9c
 8001868:	4668      	mov	r0, sp
 800186a:	f104 0310 	add.w	r3, r4, #16
 800186e:	229c      	movs	r2, #156	; 0x9c
 8001870:	4619      	mov	r1, r3
 8001872:	f007 ff7f 	bl	8009774 <memcpy>
 8001876:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800187a:	f000 fe37 	bl	80024ec <bno055_read_regs>
 800187e:	4603      	mov	r3, r0
 8001880:	75fb      	strb	r3, [r7, #23]
 8001882:	7dfb      	ldrb	r3, [r7, #23]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d001      	beq.n	800188c <bno055_gravity_y+0x54>
        return err;
 8001888:	7dfb      	ldrb	r3, [r7, #23]
 800188a:	e01b      	b.n	80018c4 <bno055_gravity_y+0x8c>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 8001890:	2b00      	cmp	r3, #0
 8001892:	d101      	bne.n	8001898 <bno055_gravity_y+0x60>
 8001894:	4b0d      	ldr	r3, [pc, #52]	; (80018cc <bno055_gravity_y+0x94>)
 8001896:	e001      	b.n	800189c <bno055_gravity_y+0x64>
 8001898:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 800189c:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 800189e:	7b7b      	ldrb	r3, [r7, #13]
 80018a0:	021b      	lsls	r3, r3, #8
 80018a2:	b21a      	sxth	r2, r3
 80018a4:	7b3b      	ldrb	r3, [r7, #12]
 80018a6:	b21b      	sxth	r3, r3
 80018a8:	4313      	orrs	r3, r2
 80018aa:	b21b      	sxth	r3, r3
 80018ac:	ee07 3a90 	vmov	s15, r3
 80018b0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80018b4:	ed97 7a04 	vldr	s14, [r7, #16]
 80018b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80018c2:	2300      	movs	r3, #0
}
 80018c4:	4618      	mov	r0, r3
 80018c6:	371c      	adds	r7, #28
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd90      	pop	{r4, r7, pc}
 80018cc:	42c80000 	.word	0x42c80000

080018d0 <bno055_gravity_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity_z(bno055_t* imu, f32* buf) {
 80018d0:	b590      	push	{r4, r7, lr}
 80018d2:	b0b1      	sub	sp, #196	; 0xc4
 80018d4:	af2a      	add	r7, sp, #168	; 0xa8
 80018d6:	6078      	str	r0, [r7, #4]
 80018d8:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 80018da:	2100      	movs	r1, #0
 80018dc:	6878      	ldr	r0, [r7, #4]
 80018de:	f000 fe68 	bl	80025b2 <bno055_set_page>
 80018e2:	4603      	mov	r3, r0
 80018e4:	75fb      	strb	r3, [r7, #23]
 80018e6:	7dfb      	ldrb	r3, [r7, #23]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d001      	beq.n	80018f0 <bno055_gravity_z+0x20>
        return err;
 80018ec:	7dfb      	ldrb	r3, [r7, #23]
 80018ee:	e035      	b.n	800195c <bno055_gravity_z+0x8c>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_Z_LSB, data, 2)) != BNO_OK) {
 80018f0:	687c      	ldr	r4, [r7, #4]
 80018f2:	2302      	movs	r3, #2
 80018f4:	9329      	str	r3, [sp, #164]	; 0xa4
 80018f6:	f107 030c 	add.w	r3, r7, #12
 80018fa:	9328      	str	r3, [sp, #160]	; 0xa0
 80018fc:	2332      	movs	r3, #50	; 0x32
 80018fe:	9327      	str	r3, [sp, #156]	; 0x9c
 8001900:	4668      	mov	r0, sp
 8001902:	f104 0310 	add.w	r3, r4, #16
 8001906:	229c      	movs	r2, #156	; 0x9c
 8001908:	4619      	mov	r1, r3
 800190a:	f007 ff33 	bl	8009774 <memcpy>
 800190e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001912:	f000 fdeb 	bl	80024ec <bno055_read_regs>
 8001916:	4603      	mov	r3, r0
 8001918:	75fb      	strb	r3, [r7, #23]
 800191a:	7dfb      	ldrb	r3, [r7, #23]
 800191c:	2b00      	cmp	r3, #0
 800191e:	d001      	beq.n	8001924 <bno055_gravity_z+0x54>
        return err;
 8001920:	7dfb      	ldrb	r3, [r7, #23]
 8001922:	e01b      	b.n	800195c <bno055_gravity_z+0x8c>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 8001928:	2b00      	cmp	r3, #0
 800192a:	d101      	bne.n	8001930 <bno055_gravity_z+0x60>
 800192c:	4b0d      	ldr	r3, [pc, #52]	; (8001964 <bno055_gravity_z+0x94>)
 800192e:	e001      	b.n	8001934 <bno055_gravity_z+0x64>
 8001930:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001934:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001936:	7b7b      	ldrb	r3, [r7, #13]
 8001938:	021b      	lsls	r3, r3, #8
 800193a:	b21a      	sxth	r2, r3
 800193c:	7b3b      	ldrb	r3, [r7, #12]
 800193e:	b21b      	sxth	r3, r3
 8001940:	4313      	orrs	r3, r2
 8001942:	b21b      	sxth	r3, r3
 8001944:	ee07 3a90 	vmov	s15, r3
 8001948:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800194c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001950:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 800195a:	2300      	movs	r3, #0
}
 800195c:	4618      	mov	r0, r3
 800195e:	371c      	adds	r7, #28
 8001960:	46bd      	mov	sp, r7
 8001962:	bd90      	pop	{r4, r7, pc}
 8001964:	42c80000 	.word	0x42c80000

08001968 <bno055_gravity>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity(bno055_t* imu, bno055_vec3_t* buf) {
 8001968:	b590      	push	{r4, r7, lr}
 800196a:	b0b1      	sub	sp, #196	; 0xc4
 800196c:	af2a      	add	r7, sp, #168	; 0xa8
 800196e:	6078      	str	r0, [r7, #4]
 8001970:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001972:	2100      	movs	r1, #0
 8001974:	6878      	ldr	r0, [r7, #4]
 8001976:	f000 fe1c 	bl	80025b2 <bno055_set_page>
 800197a:	4603      	mov	r3, r0
 800197c:	75fb      	strb	r3, [r7, #23]
 800197e:	7dfb      	ldrb	r3, [r7, #23]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d001      	beq.n	8001988 <bno055_gravity+0x20>
        return err;
 8001984:	7dfb      	ldrb	r3, [r7, #23]
 8001986:	e059      	b.n	8001a3c <bno055_gravity+0xd4>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_X_LSB, data, 6)) != BNO_OK) {
 8001988:	687c      	ldr	r4, [r7, #4]
 800198a:	2306      	movs	r3, #6
 800198c:	9329      	str	r3, [sp, #164]	; 0xa4
 800198e:	f107 0308 	add.w	r3, r7, #8
 8001992:	9328      	str	r3, [sp, #160]	; 0xa0
 8001994:	232e      	movs	r3, #46	; 0x2e
 8001996:	9327      	str	r3, [sp, #156]	; 0x9c
 8001998:	4668      	mov	r0, sp
 800199a:	f104 0310 	add.w	r3, r4, #16
 800199e:	229c      	movs	r2, #156	; 0x9c
 80019a0:	4619      	mov	r1, r3
 80019a2:	f007 fee7 	bl	8009774 <memcpy>
 80019a6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80019aa:	f000 fd9f 	bl	80024ec <bno055_read_regs>
 80019ae:	4603      	mov	r3, r0
 80019b0:	75fb      	strb	r3, [r7, #23]
 80019b2:	7dfb      	ldrb	r3, [r7, #23]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d001      	beq.n	80019bc <bno055_gravity+0x54>
        return err;
 80019b8:	7dfb      	ldrb	r3, [r7, #23]
 80019ba:	e03f      	b.n	8001a3c <bno055_gravity+0xd4>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d101      	bne.n	80019c8 <bno055_gravity+0x60>
 80019c4:	4b1f      	ldr	r3, [pc, #124]	; (8001a44 <bno055_gravity+0xdc>)
 80019c6:	e001      	b.n	80019cc <bno055_gravity+0x64>
 80019c8:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 80019cc:	613b      	str	r3, [r7, #16]
    buf->x = (s16)((data[1] << 8) | data[0]) / scale;
 80019ce:	7a7b      	ldrb	r3, [r7, #9]
 80019d0:	021b      	lsls	r3, r3, #8
 80019d2:	b21a      	sxth	r2, r3
 80019d4:	7a3b      	ldrb	r3, [r7, #8]
 80019d6:	b21b      	sxth	r3, r3
 80019d8:	4313      	orrs	r3, r2
 80019da:	b21b      	sxth	r3, r3
 80019dc:	ee07 3a90 	vmov	s15, r3
 80019e0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80019e4:	ed97 7a04 	vldr	s14, [r7, #16]
 80019e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	edc3 7a00 	vstr	s15, [r3]
    buf->y = (s16)((data[3] << 8) | data[2]) / scale;
 80019f2:	7afb      	ldrb	r3, [r7, #11]
 80019f4:	021b      	lsls	r3, r3, #8
 80019f6:	b21a      	sxth	r2, r3
 80019f8:	7abb      	ldrb	r3, [r7, #10]
 80019fa:	b21b      	sxth	r3, r3
 80019fc:	4313      	orrs	r3, r2
 80019fe:	b21b      	sxth	r3, r3
 8001a00:	ee07 3a90 	vmov	s15, r3
 8001a04:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001a08:	ed97 7a04 	vldr	s14, [r7, #16]
 8001a0c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	edc3 7a01 	vstr	s15, [r3, #4]
    buf->x = (s16)((data[5] << 8) | data[4]) / scale;
 8001a16:	7b7b      	ldrb	r3, [r7, #13]
 8001a18:	021b      	lsls	r3, r3, #8
 8001a1a:	b21a      	sxth	r2, r3
 8001a1c:	7b3b      	ldrb	r3, [r7, #12]
 8001a1e:	b21b      	sxth	r3, r3
 8001a20:	4313      	orrs	r3, r2
 8001a22:	b21b      	sxth	r3, r3
 8001a24:	ee07 3a90 	vmov	s15, r3
 8001a28:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001a2c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001a30:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001a3a:	2300      	movs	r3, #0
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	371c      	adds	r7, #28
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd90      	pop	{r4, r7, pc}
 8001a44:	42c80000 	.word	0x42c80000

08001a48 <bno055_euler_yaw>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler_yaw(bno055_t* imu, f32* buf) {
 8001a48:	b590      	push	{r4, r7, lr}
 8001a4a:	b0b1      	sub	sp, #196	; 0xc4
 8001a4c:	af2a      	add	r7, sp, #168	; 0xa8
 8001a4e:	6078      	str	r0, [r7, #4]
 8001a50:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001a52:	2100      	movs	r1, #0
 8001a54:	6878      	ldr	r0, [r7, #4]
 8001a56:	f000 fdac 	bl	80025b2 <bno055_set_page>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	75fb      	strb	r3, [r7, #23]
 8001a5e:	7dfb      	ldrb	r3, [r7, #23]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d001      	beq.n	8001a68 <bno055_euler_yaw+0x20>
        return err;
 8001a64:	7dfb      	ldrb	r3, [r7, #23]
 8001a66:	e035      	b.n	8001ad4 <bno055_euler_yaw+0x8c>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_EUL_HEADING_LSB, data, 2)) !=
 8001a68:	687c      	ldr	r4, [r7, #4]
 8001a6a:	2302      	movs	r3, #2
 8001a6c:	9329      	str	r3, [sp, #164]	; 0xa4
 8001a6e:	f107 030c 	add.w	r3, r7, #12
 8001a72:	9328      	str	r3, [sp, #160]	; 0xa0
 8001a74:	231a      	movs	r3, #26
 8001a76:	9327      	str	r3, [sp, #156]	; 0x9c
 8001a78:	4668      	mov	r0, sp
 8001a7a:	f104 0310 	add.w	r3, r4, #16
 8001a7e:	229c      	movs	r2, #156	; 0x9c
 8001a80:	4619      	mov	r1, r3
 8001a82:	f007 fe77 	bl	8009774 <memcpy>
 8001a86:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001a8a:	f000 fd2f 	bl	80024ec <bno055_read_regs>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	75fb      	strb	r3, [r7, #23]
 8001a92:	7dfb      	ldrb	r3, [r7, #23]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d001      	beq.n	8001a9c <bno055_euler_yaw+0x54>
        BNO_OK) {
        return err;
 8001a98:	7dfb      	ldrb	r3, [r7, #23]
 8001a9a:	e01b      	b.n	8001ad4 <bno055_euler_yaw+0x8c>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d102      	bne.n	8001aaa <bno055_euler_yaw+0x62>
 8001aa4:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 8001aa8:	e000      	b.n	8001aac <bno055_euler_yaw+0x64>
 8001aaa:	4b0c      	ldr	r3, [pc, #48]	; (8001adc <bno055_euler_yaw+0x94>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001aac:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001aae:	7b7b      	ldrb	r3, [r7, #13]
 8001ab0:	021b      	lsls	r3, r3, #8
 8001ab2:	b21a      	sxth	r2, r3
 8001ab4:	7b3b      	ldrb	r3, [r7, #12]
 8001ab6:	b21b      	sxth	r3, r3
 8001ab8:	4313      	orrs	r3, r2
 8001aba:	b21b      	sxth	r3, r3
 8001abc:	ee07 3a90 	vmov	s15, r3
 8001ac0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001ac4:	ed97 7a04 	vldr	s14, [r7, #16]
 8001ac8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001ad2:	2300      	movs	r3, #0
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	371c      	adds	r7, #28
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd90      	pop	{r4, r7, pc}
 8001adc:	44610000 	.word	0x44610000

08001ae0 <bno055_euler_roll>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler_roll(bno055_t* imu, f32* buf) {
 8001ae0:	b590      	push	{r4, r7, lr}
 8001ae2:	b0b1      	sub	sp, #196	; 0xc4
 8001ae4:	af2a      	add	r7, sp, #168	; 0xa8
 8001ae6:	6078      	str	r0, [r7, #4]
 8001ae8:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001aea:	2100      	movs	r1, #0
 8001aec:	6878      	ldr	r0, [r7, #4]
 8001aee:	f000 fd60 	bl	80025b2 <bno055_set_page>
 8001af2:	4603      	mov	r3, r0
 8001af4:	75fb      	strb	r3, [r7, #23]
 8001af6:	7dfb      	ldrb	r3, [r7, #23]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d001      	beq.n	8001b00 <bno055_euler_roll+0x20>
        return err;
 8001afc:	7dfb      	ldrb	r3, [r7, #23]
 8001afe:	e035      	b.n	8001b6c <bno055_euler_roll+0x8c>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_EUL_ROLL_LSB, data, 2)) != BNO_OK) {
 8001b00:	687c      	ldr	r4, [r7, #4]
 8001b02:	2302      	movs	r3, #2
 8001b04:	9329      	str	r3, [sp, #164]	; 0xa4
 8001b06:	f107 030c 	add.w	r3, r7, #12
 8001b0a:	9328      	str	r3, [sp, #160]	; 0xa0
 8001b0c:	231c      	movs	r3, #28
 8001b0e:	9327      	str	r3, [sp, #156]	; 0x9c
 8001b10:	4668      	mov	r0, sp
 8001b12:	f104 0310 	add.w	r3, r4, #16
 8001b16:	229c      	movs	r2, #156	; 0x9c
 8001b18:	4619      	mov	r1, r3
 8001b1a:	f007 fe2b 	bl	8009774 <memcpy>
 8001b1e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001b22:	f000 fce3 	bl	80024ec <bno055_read_regs>
 8001b26:	4603      	mov	r3, r0
 8001b28:	75fb      	strb	r3, [r7, #23]
 8001b2a:	7dfb      	ldrb	r3, [r7, #23]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d001      	beq.n	8001b34 <bno055_euler_roll+0x54>
        return err;
 8001b30:	7dfb      	ldrb	r3, [r7, #23]
 8001b32:	e01b      	b.n	8001b6c <bno055_euler_roll+0x8c>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d102      	bne.n	8001b42 <bno055_euler_roll+0x62>
 8001b3c:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 8001b40:	e000      	b.n	8001b44 <bno055_euler_roll+0x64>
 8001b42:	4b0c      	ldr	r3, [pc, #48]	; (8001b74 <bno055_euler_roll+0x94>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001b44:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001b46:	7b7b      	ldrb	r3, [r7, #13]
 8001b48:	021b      	lsls	r3, r3, #8
 8001b4a:	b21a      	sxth	r2, r3
 8001b4c:	7b3b      	ldrb	r3, [r7, #12]
 8001b4e:	b21b      	sxth	r3, r3
 8001b50:	4313      	orrs	r3, r2
 8001b52:	b21b      	sxth	r3, r3
 8001b54:	ee07 3a90 	vmov	s15, r3
 8001b58:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001b5c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001b60:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001b6a:	2300      	movs	r3, #0
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	371c      	adds	r7, #28
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd90      	pop	{r4, r7, pc}
 8001b74:	44610000 	.word	0x44610000

08001b78 <bno055_euler_pitch>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler_pitch(bno055_t* imu, f32* buf) {
 8001b78:	b590      	push	{r4, r7, lr}
 8001b7a:	b0b1      	sub	sp, #196	; 0xc4
 8001b7c:	af2a      	add	r7, sp, #168	; 0xa8
 8001b7e:	6078      	str	r0, [r7, #4]
 8001b80:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001b82:	2100      	movs	r1, #0
 8001b84:	6878      	ldr	r0, [r7, #4]
 8001b86:	f000 fd14 	bl	80025b2 <bno055_set_page>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	75fb      	strb	r3, [r7, #23]
 8001b8e:	7dfb      	ldrb	r3, [r7, #23]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d001      	beq.n	8001b98 <bno055_euler_pitch+0x20>
        return err;
 8001b94:	7dfb      	ldrb	r3, [r7, #23]
 8001b96:	e035      	b.n	8001c04 <bno055_euler_pitch+0x8c>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_EUL_PITCH_LSB, data, 2)) != BNO_OK) {
 8001b98:	687c      	ldr	r4, [r7, #4]
 8001b9a:	2302      	movs	r3, #2
 8001b9c:	9329      	str	r3, [sp, #164]	; 0xa4
 8001b9e:	f107 030c 	add.w	r3, r7, #12
 8001ba2:	9328      	str	r3, [sp, #160]	; 0xa0
 8001ba4:	231e      	movs	r3, #30
 8001ba6:	9327      	str	r3, [sp, #156]	; 0x9c
 8001ba8:	4668      	mov	r0, sp
 8001baa:	f104 0310 	add.w	r3, r4, #16
 8001bae:	229c      	movs	r2, #156	; 0x9c
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	f007 fddf 	bl	8009774 <memcpy>
 8001bb6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001bba:	f000 fc97 	bl	80024ec <bno055_read_regs>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	75fb      	strb	r3, [r7, #23]
 8001bc2:	7dfb      	ldrb	r3, [r7, #23]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d001      	beq.n	8001bcc <bno055_euler_pitch+0x54>
        return err;
 8001bc8:	7dfb      	ldrb	r3, [r7, #23]
 8001bca:	e01b      	b.n	8001c04 <bno055_euler_pitch+0x8c>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d102      	bne.n	8001bda <bno055_euler_pitch+0x62>
 8001bd4:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 8001bd8:	e000      	b.n	8001bdc <bno055_euler_pitch+0x64>
 8001bda:	4b0c      	ldr	r3, [pc, #48]	; (8001c0c <bno055_euler_pitch+0x94>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001bdc:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001bde:	7b7b      	ldrb	r3, [r7, #13]
 8001be0:	021b      	lsls	r3, r3, #8
 8001be2:	b21a      	sxth	r2, r3
 8001be4:	7b3b      	ldrb	r3, [r7, #12]
 8001be6:	b21b      	sxth	r3, r3
 8001be8:	4313      	orrs	r3, r2
 8001bea:	b21b      	sxth	r3, r3
 8001bec:	ee07 3a90 	vmov	s15, r3
 8001bf0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001bf4:	ed97 7a04 	vldr	s14, [r7, #16]
 8001bf8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001c02:	2300      	movs	r3, #0
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	371c      	adds	r7, #28
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd90      	pop	{r4, r7, pc}
 8001c0c:	44610000 	.word	0x44610000

08001c10 <bno055_euler>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler(bno055_t* imu, bno055_euler_t* buf) {
 8001c10:	b590      	push	{r4, r7, lr}
 8001c12:	b0b1      	sub	sp, #196	; 0xc4
 8001c14:	af2a      	add	r7, sp, #168	; 0xa8
 8001c16:	6078      	str	r0, [r7, #4]
 8001c18:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001c1a:	2100      	movs	r1, #0
 8001c1c:	6878      	ldr	r0, [r7, #4]
 8001c1e:	f000 fcc8 	bl	80025b2 <bno055_set_page>
 8001c22:	4603      	mov	r3, r0
 8001c24:	75fb      	strb	r3, [r7, #23]
 8001c26:	7dfb      	ldrb	r3, [r7, #23]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d001      	beq.n	8001c30 <bno055_euler+0x20>
        return err;
 8001c2c:	7dfb      	ldrb	r3, [r7, #23]
 8001c2e:	e059      	b.n	8001ce4 <bno055_euler+0xd4>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_EUL_HEADING_LSB, data, 6)) !=
 8001c30:	687c      	ldr	r4, [r7, #4]
 8001c32:	2306      	movs	r3, #6
 8001c34:	9329      	str	r3, [sp, #164]	; 0xa4
 8001c36:	f107 0308 	add.w	r3, r7, #8
 8001c3a:	9328      	str	r3, [sp, #160]	; 0xa0
 8001c3c:	231a      	movs	r3, #26
 8001c3e:	9327      	str	r3, [sp, #156]	; 0x9c
 8001c40:	4668      	mov	r0, sp
 8001c42:	f104 0310 	add.w	r3, r4, #16
 8001c46:	229c      	movs	r2, #156	; 0x9c
 8001c48:	4619      	mov	r1, r3
 8001c4a:	f007 fd93 	bl	8009774 <memcpy>
 8001c4e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001c52:	f000 fc4b 	bl	80024ec <bno055_read_regs>
 8001c56:	4603      	mov	r3, r0
 8001c58:	75fb      	strb	r3, [r7, #23]
 8001c5a:	7dfb      	ldrb	r3, [r7, #23]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d001      	beq.n	8001c64 <bno055_euler+0x54>
        BNO_OK) {
        return err;
 8001c60:	7dfb      	ldrb	r3, [r7, #23]
 8001c62:	e03f      	b.n	8001ce4 <bno055_euler+0xd4>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d102      	bne.n	8001c72 <bno055_euler+0x62>
 8001c6c:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 8001c70:	e000      	b.n	8001c74 <bno055_euler+0x64>
 8001c72:	4b1e      	ldr	r3, [pc, #120]	; (8001cec <bno055_euler+0xdc>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001c74:	613b      	str	r3, [r7, #16]
    buf->yaw = (s16)((data[1] << 8) | data[0]) / scale;
 8001c76:	7a7b      	ldrb	r3, [r7, #9]
 8001c78:	021b      	lsls	r3, r3, #8
 8001c7a:	b21a      	sxth	r2, r3
 8001c7c:	7a3b      	ldrb	r3, [r7, #8]
 8001c7e:	b21b      	sxth	r3, r3
 8001c80:	4313      	orrs	r3, r2
 8001c82:	b21b      	sxth	r3, r3
 8001c84:	ee07 3a90 	vmov	s15, r3
 8001c88:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001c8c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001c90:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	edc3 7a02 	vstr	s15, [r3, #8]
    buf->roll = (s16)((data[3] << 8) | data[2]) / scale;
 8001c9a:	7afb      	ldrb	r3, [r7, #11]
 8001c9c:	021b      	lsls	r3, r3, #8
 8001c9e:	b21a      	sxth	r2, r3
 8001ca0:	7abb      	ldrb	r3, [r7, #10]
 8001ca2:	b21b      	sxth	r3, r3
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	b21b      	sxth	r3, r3
 8001ca8:	ee07 3a90 	vmov	s15, r3
 8001cac:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001cb0:	ed97 7a04 	vldr	s14, [r7, #16]
 8001cb4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	edc3 7a00 	vstr	s15, [r3]
    buf->pitch = (s16)((data[5] << 8) | data[4]) / scale;
 8001cbe:	7b7b      	ldrb	r3, [r7, #13]
 8001cc0:	021b      	lsls	r3, r3, #8
 8001cc2:	b21a      	sxth	r2, r3
 8001cc4:	7b3b      	ldrb	r3, [r7, #12]
 8001cc6:	b21b      	sxth	r3, r3
 8001cc8:	4313      	orrs	r3, r2
 8001cca:	b21b      	sxth	r3, r3
 8001ccc:	ee07 3a90 	vmov	s15, r3
 8001cd0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001cd4:	ed97 7a04 	vldr	s14, [r7, #16]
 8001cd8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	edc3 7a01 	vstr	s15, [r3, #4]
    return BNO_OK;
 8001ce2:	2300      	movs	r3, #0
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	371c      	adds	r7, #28
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd90      	pop	{r4, r7, pc}
 8001cec:	44610000 	.word	0x44610000

08001cf0 <bno055_quaternion_w>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_w(bno055_t* imu, f32* buf) {
 8001cf0:	b590      	push	{r4, r7, lr}
 8001cf2:	b0af      	sub	sp, #188	; 0xbc
 8001cf4:	af2a      	add	r7, sp, #168	; 0xa8
 8001cf6:	6078      	str	r0, [r7, #4]
 8001cf8:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001cfa:	2100      	movs	r1, #0
 8001cfc:	6878      	ldr	r0, [r7, #4]
 8001cfe:	f000 fc58 	bl	80025b2 <bno055_set_page>
 8001d02:	4603      	mov	r3, r0
 8001d04:	73fb      	strb	r3, [r7, #15]
 8001d06:	7bfb      	ldrb	r3, [r7, #15]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d001      	beq.n	8001d10 <bno055_quaternion_w+0x20>
        return err;
 8001d0c:	7bfb      	ldrb	r3, [r7, #15]
 8001d0e:	e02c      	b.n	8001d6a <bno055_quaternion_w+0x7a>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_W_LSB, data, 2)) != BNO_OK) {
 8001d10:	687c      	ldr	r4, [r7, #4]
 8001d12:	2302      	movs	r3, #2
 8001d14:	9329      	str	r3, [sp, #164]	; 0xa4
 8001d16:	f107 030c 	add.w	r3, r7, #12
 8001d1a:	9328      	str	r3, [sp, #160]	; 0xa0
 8001d1c:	2320      	movs	r3, #32
 8001d1e:	9327      	str	r3, [sp, #156]	; 0x9c
 8001d20:	4668      	mov	r0, sp
 8001d22:	f104 0310 	add.w	r3, r4, #16
 8001d26:	229c      	movs	r2, #156	; 0x9c
 8001d28:	4619      	mov	r1, r3
 8001d2a:	f007 fd23 	bl	8009774 <memcpy>
 8001d2e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001d32:	f000 fbdb 	bl	80024ec <bno055_read_regs>
 8001d36:	4603      	mov	r3, r0
 8001d38:	73fb      	strb	r3, [r7, #15]
 8001d3a:	7bfb      	ldrb	r3, [r7, #15]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d001      	beq.n	8001d44 <bno055_quaternion_w+0x54>
        return err;
 8001d40:	7bfb      	ldrb	r3, [r7, #15]
 8001d42:	e012      	b.n	8001d6a <bno055_quaternion_w+0x7a>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 8001d44:	7b7b      	ldrb	r3, [r7, #13]
 8001d46:	021b      	lsls	r3, r3, #8
 8001d48:	b21a      	sxth	r2, r3
 8001d4a:	7b3b      	ldrb	r3, [r7, #12]
 8001d4c:	b21b      	sxth	r3, r3
 8001d4e:	4313      	orrs	r3, r2
 8001d50:	b21b      	sxth	r3, r3
 8001d52:	ee07 3a90 	vmov	s15, r3
 8001d56:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d5a:	eddf 6a06 	vldr	s13, [pc, #24]	; 8001d74 <bno055_quaternion_w+0x84>
 8001d5e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001d68:	2300      	movs	r3, #0
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	3714      	adds	r7, #20
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd90      	pop	{r4, r7, pc}
 8001d72:	bf00      	nop
 8001d74:	46800000 	.word	0x46800000

08001d78 <bno055_quaternion_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_x(bno055_t* imu, f32* buf) {
 8001d78:	b590      	push	{r4, r7, lr}
 8001d7a:	b0af      	sub	sp, #188	; 0xbc
 8001d7c:	af2a      	add	r7, sp, #168	; 0xa8
 8001d7e:	6078      	str	r0, [r7, #4]
 8001d80:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001d82:	2100      	movs	r1, #0
 8001d84:	6878      	ldr	r0, [r7, #4]
 8001d86:	f000 fc14 	bl	80025b2 <bno055_set_page>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	73fb      	strb	r3, [r7, #15]
 8001d8e:	7bfb      	ldrb	r3, [r7, #15]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d001      	beq.n	8001d98 <bno055_quaternion_x+0x20>
        return err;
 8001d94:	7bfb      	ldrb	r3, [r7, #15]
 8001d96:	e02c      	b.n	8001df2 <bno055_quaternion_x+0x7a>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_X_LSB, data, 2)) != BNO_OK) {
 8001d98:	687c      	ldr	r4, [r7, #4]
 8001d9a:	2302      	movs	r3, #2
 8001d9c:	9329      	str	r3, [sp, #164]	; 0xa4
 8001d9e:	f107 030c 	add.w	r3, r7, #12
 8001da2:	9328      	str	r3, [sp, #160]	; 0xa0
 8001da4:	2322      	movs	r3, #34	; 0x22
 8001da6:	9327      	str	r3, [sp, #156]	; 0x9c
 8001da8:	4668      	mov	r0, sp
 8001daa:	f104 0310 	add.w	r3, r4, #16
 8001dae:	229c      	movs	r2, #156	; 0x9c
 8001db0:	4619      	mov	r1, r3
 8001db2:	f007 fcdf 	bl	8009774 <memcpy>
 8001db6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001dba:	f000 fb97 	bl	80024ec <bno055_read_regs>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	73fb      	strb	r3, [r7, #15]
 8001dc2:	7bfb      	ldrb	r3, [r7, #15]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d001      	beq.n	8001dcc <bno055_quaternion_x+0x54>
        return err;
 8001dc8:	7bfb      	ldrb	r3, [r7, #15]
 8001dca:	e012      	b.n	8001df2 <bno055_quaternion_x+0x7a>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 8001dcc:	7b7b      	ldrb	r3, [r7, #13]
 8001dce:	021b      	lsls	r3, r3, #8
 8001dd0:	b21a      	sxth	r2, r3
 8001dd2:	7b3b      	ldrb	r3, [r7, #12]
 8001dd4:	b21b      	sxth	r3, r3
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	b21b      	sxth	r3, r3
 8001dda:	ee07 3a90 	vmov	s15, r3
 8001dde:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001de2:	eddf 6a06 	vldr	s13, [pc, #24]	; 8001dfc <bno055_quaternion_x+0x84>
 8001de6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001df0:	2300      	movs	r3, #0
}
 8001df2:	4618      	mov	r0, r3
 8001df4:	3714      	adds	r7, #20
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd90      	pop	{r4, r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	46800000 	.word	0x46800000

08001e00 <bno055_quaternion_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_y(bno055_t* imu, f32* buf) {
 8001e00:	b590      	push	{r4, r7, lr}
 8001e02:	b0af      	sub	sp, #188	; 0xbc
 8001e04:	af2a      	add	r7, sp, #168	; 0xa8
 8001e06:	6078      	str	r0, [r7, #4]
 8001e08:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001e0a:	2100      	movs	r1, #0
 8001e0c:	6878      	ldr	r0, [r7, #4]
 8001e0e:	f000 fbd0 	bl	80025b2 <bno055_set_page>
 8001e12:	4603      	mov	r3, r0
 8001e14:	73fb      	strb	r3, [r7, #15]
 8001e16:	7bfb      	ldrb	r3, [r7, #15]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d001      	beq.n	8001e20 <bno055_quaternion_y+0x20>
        return err;
 8001e1c:	7bfb      	ldrb	r3, [r7, #15]
 8001e1e:	e02c      	b.n	8001e7a <bno055_quaternion_y+0x7a>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_Y_LSB, data, 2)) != BNO_OK) {
 8001e20:	687c      	ldr	r4, [r7, #4]
 8001e22:	2302      	movs	r3, #2
 8001e24:	9329      	str	r3, [sp, #164]	; 0xa4
 8001e26:	f107 030c 	add.w	r3, r7, #12
 8001e2a:	9328      	str	r3, [sp, #160]	; 0xa0
 8001e2c:	2324      	movs	r3, #36	; 0x24
 8001e2e:	9327      	str	r3, [sp, #156]	; 0x9c
 8001e30:	4668      	mov	r0, sp
 8001e32:	f104 0310 	add.w	r3, r4, #16
 8001e36:	229c      	movs	r2, #156	; 0x9c
 8001e38:	4619      	mov	r1, r3
 8001e3a:	f007 fc9b 	bl	8009774 <memcpy>
 8001e3e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001e42:	f000 fb53 	bl	80024ec <bno055_read_regs>
 8001e46:	4603      	mov	r3, r0
 8001e48:	73fb      	strb	r3, [r7, #15]
 8001e4a:	7bfb      	ldrb	r3, [r7, #15]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d001      	beq.n	8001e54 <bno055_quaternion_y+0x54>
        return err;
 8001e50:	7bfb      	ldrb	r3, [r7, #15]
 8001e52:	e012      	b.n	8001e7a <bno055_quaternion_y+0x7a>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 8001e54:	7b7b      	ldrb	r3, [r7, #13]
 8001e56:	021b      	lsls	r3, r3, #8
 8001e58:	b21a      	sxth	r2, r3
 8001e5a:	7b3b      	ldrb	r3, [r7, #12]
 8001e5c:	b21b      	sxth	r3, r3
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	b21b      	sxth	r3, r3
 8001e62:	ee07 3a90 	vmov	s15, r3
 8001e66:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e6a:	eddf 6a06 	vldr	s13, [pc, #24]	; 8001e84 <bno055_quaternion_y+0x84>
 8001e6e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001e78:	2300      	movs	r3, #0
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3714      	adds	r7, #20
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd90      	pop	{r4, r7, pc}
 8001e82:	bf00      	nop
 8001e84:	46800000 	.word	0x46800000

08001e88 <bno055_quaternion_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_z(bno055_t* imu, f32* buf) {
 8001e88:	b590      	push	{r4, r7, lr}
 8001e8a:	b0af      	sub	sp, #188	; 0xbc
 8001e8c:	af2a      	add	r7, sp, #168	; 0xa8
 8001e8e:	6078      	str	r0, [r7, #4]
 8001e90:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001e92:	2100      	movs	r1, #0
 8001e94:	6878      	ldr	r0, [r7, #4]
 8001e96:	f000 fb8c 	bl	80025b2 <bno055_set_page>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	73fb      	strb	r3, [r7, #15]
 8001e9e:	7bfb      	ldrb	r3, [r7, #15]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d001      	beq.n	8001ea8 <bno055_quaternion_z+0x20>
        return err;
 8001ea4:	7bfb      	ldrb	r3, [r7, #15]
 8001ea6:	e02c      	b.n	8001f02 <bno055_quaternion_z+0x7a>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_Z_LSB, data, 2)) != BNO_OK) {
 8001ea8:	687c      	ldr	r4, [r7, #4]
 8001eaa:	2302      	movs	r3, #2
 8001eac:	9329      	str	r3, [sp, #164]	; 0xa4
 8001eae:	f107 030c 	add.w	r3, r7, #12
 8001eb2:	9328      	str	r3, [sp, #160]	; 0xa0
 8001eb4:	2326      	movs	r3, #38	; 0x26
 8001eb6:	9327      	str	r3, [sp, #156]	; 0x9c
 8001eb8:	4668      	mov	r0, sp
 8001eba:	f104 0310 	add.w	r3, r4, #16
 8001ebe:	229c      	movs	r2, #156	; 0x9c
 8001ec0:	4619      	mov	r1, r3
 8001ec2:	f007 fc57 	bl	8009774 <memcpy>
 8001ec6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001eca:	f000 fb0f 	bl	80024ec <bno055_read_regs>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	73fb      	strb	r3, [r7, #15]
 8001ed2:	7bfb      	ldrb	r3, [r7, #15]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d001      	beq.n	8001edc <bno055_quaternion_z+0x54>
        return err;
 8001ed8:	7bfb      	ldrb	r3, [r7, #15]
 8001eda:	e012      	b.n	8001f02 <bno055_quaternion_z+0x7a>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 8001edc:	7b7b      	ldrb	r3, [r7, #13]
 8001ede:	021b      	lsls	r3, r3, #8
 8001ee0:	b21a      	sxth	r2, r3
 8001ee2:	7b3b      	ldrb	r3, [r7, #12]
 8001ee4:	b21b      	sxth	r3, r3
 8001ee6:	4313      	orrs	r3, r2
 8001ee8:	b21b      	sxth	r3, r3
 8001eea:	ee07 3a90 	vmov	s15, r3
 8001eee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ef2:	eddf 6a06 	vldr	s13, [pc, #24]	; 8001f0c <bno055_quaternion_z+0x84>
 8001ef6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001f00:	2300      	movs	r3, #0
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	3714      	adds	r7, #20
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd90      	pop	{r4, r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	46800000 	.word	0x46800000

08001f10 <bno055_quaternion>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion(bno055_t* imu, bno055_vec4_t* buf) {
 8001f10:	b590      	push	{r4, r7, lr}
 8001f12:	b0b1      	sub	sp, #196	; 0xc4
 8001f14:	af2a      	add	r7, sp, #168	; 0xa8
 8001f16:	6078      	str	r0, [r7, #4]
 8001f18:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001f1a:	2100      	movs	r1, #0
 8001f1c:	6878      	ldr	r0, [r7, #4]
 8001f1e:	f000 fb48 	bl	80025b2 <bno055_set_page>
 8001f22:	4603      	mov	r3, r0
 8001f24:	75fb      	strb	r3, [r7, #23]
 8001f26:	7dfb      	ldrb	r3, [r7, #23]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d001      	beq.n	8001f30 <bno055_quaternion+0x20>
        return err;
 8001f2c:	7dfb      	ldrb	r3, [r7, #23]
 8001f2e:	e062      	b.n	8001ff6 <bno055_quaternion+0xe6>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[8];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_W_LSB, data, 8)) != BNO_OK) {
 8001f30:	687c      	ldr	r4, [r7, #4]
 8001f32:	2308      	movs	r3, #8
 8001f34:	9329      	str	r3, [sp, #164]	; 0xa4
 8001f36:	f107 030c 	add.w	r3, r7, #12
 8001f3a:	9328      	str	r3, [sp, #160]	; 0xa0
 8001f3c:	2320      	movs	r3, #32
 8001f3e:	9327      	str	r3, [sp, #156]	; 0x9c
 8001f40:	4668      	mov	r0, sp
 8001f42:	f104 0310 	add.w	r3, r4, #16
 8001f46:	229c      	movs	r2, #156	; 0x9c
 8001f48:	4619      	mov	r1, r3
 8001f4a:	f007 fc13 	bl	8009774 <memcpy>
 8001f4e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001f52:	f000 facb 	bl	80024ec <bno055_read_regs>
 8001f56:	4603      	mov	r3, r0
 8001f58:	75fb      	strb	r3, [r7, #23]
 8001f5a:	7dfb      	ldrb	r3, [r7, #23]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d001      	beq.n	8001f64 <bno055_quaternion+0x54>
        return err;
 8001f60:	7dfb      	ldrb	r3, [r7, #23]
 8001f62:	e048      	b.n	8001ff6 <bno055_quaternion+0xe6>
    }
    buf->w = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 8001f64:	7b7b      	ldrb	r3, [r7, #13]
 8001f66:	021b      	lsls	r3, r3, #8
 8001f68:	b21a      	sxth	r2, r3
 8001f6a:	7b3b      	ldrb	r3, [r7, #12]
 8001f6c:	b21b      	sxth	r3, r3
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	b21b      	sxth	r3, r3
 8001f72:	ee07 3a90 	vmov	s15, r3
 8001f76:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f7a:	eddf 6a21 	vldr	s13, [pc, #132]	; 8002000 <bno055_quaternion+0xf0>
 8001f7e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	edc3 7a03 	vstr	s15, [r3, #12]
    buf->x = (s16)((data[3] << 8) | data[2]) / (f32)BNO_QUA_SCALE;
 8001f88:	7bfb      	ldrb	r3, [r7, #15]
 8001f8a:	021b      	lsls	r3, r3, #8
 8001f8c:	b21a      	sxth	r2, r3
 8001f8e:	7bbb      	ldrb	r3, [r7, #14]
 8001f90:	b21b      	sxth	r3, r3
 8001f92:	4313      	orrs	r3, r2
 8001f94:	b21b      	sxth	r3, r3
 8001f96:	ee07 3a90 	vmov	s15, r3
 8001f9a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f9e:	eddf 6a18 	vldr	s13, [pc, #96]	; 8002000 <bno055_quaternion+0xf0>
 8001fa2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	edc3 7a00 	vstr	s15, [r3]
    buf->y = (s16)((data[5] << 8) | data[4]) / (f32)BNO_QUA_SCALE;
 8001fac:	7c7b      	ldrb	r3, [r7, #17]
 8001fae:	021b      	lsls	r3, r3, #8
 8001fb0:	b21a      	sxth	r2, r3
 8001fb2:	7c3b      	ldrb	r3, [r7, #16]
 8001fb4:	b21b      	sxth	r3, r3
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	b21b      	sxth	r3, r3
 8001fba:	ee07 3a90 	vmov	s15, r3
 8001fbe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fc2:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8002000 <bno055_quaternion+0xf0>
 8001fc6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	edc3 7a01 	vstr	s15, [r3, #4]
    buf->z = (s16)((data[7] << 8) | data[6]) / (f32)BNO_QUA_SCALE;
 8001fd0:	7cfb      	ldrb	r3, [r7, #19]
 8001fd2:	021b      	lsls	r3, r3, #8
 8001fd4:	b21a      	sxth	r2, r3
 8001fd6:	7cbb      	ldrb	r3, [r7, #18]
 8001fd8:	b21b      	sxth	r3, r3
 8001fda:	4313      	orrs	r3, r2
 8001fdc:	b21b      	sxth	r3, r3
 8001fde:	ee07 3a90 	vmov	s15, r3
 8001fe2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fe6:	eddf 6a06 	vldr	s13, [pc, #24]	; 8002000 <bno055_quaternion+0xf0>
 8001fea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	edc3 7a02 	vstr	s15, [r3, #8]
    return BNO_OK;
 8001ff4:	2300      	movs	r3, #0
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	371c      	adds	r7, #28
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd90      	pop	{r4, r7, pc}
 8001ffe:	bf00      	nop
 8002000:	46800000 	.word	0x46800000

08002004 <bno055_acc_conf>:

error_bno bno055_acc_conf(bno055_t* bno, const bno055_acc_range_t range,
                          const bno055_acc_band_t bandwidth,
                          const bno055_acc_mode_t mode) {
 8002004:	b590      	push	{r4, r7, lr}
 8002006:	b0af      	sub	sp, #188	; 0xbc
 8002008:	af2a      	add	r7, sp, #168	; 0xa8
 800200a:	6078      	str	r0, [r7, #4]
 800200c:	4608      	mov	r0, r1
 800200e:	4611      	mov	r1, r2
 8002010:	461a      	mov	r2, r3
 8002012:	4603      	mov	r3, r0
 8002014:	70fb      	strb	r3, [r7, #3]
 8002016:	460b      	mov	r3, r1
 8002018:	70bb      	strb	r3, [r7, #2]
 800201a:	4613      	mov	r3, r2
 800201c:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_page(bno, BNO_PAGE_1)) != BNO_OK) {
 800201e:	2101      	movs	r1, #1
 8002020:	6878      	ldr	r0, [r7, #4]
 8002022:	f000 fac6 	bl	80025b2 <bno055_set_page>
 8002026:	4603      	mov	r3, r0
 8002028:	73fb      	strb	r3, [r7, #15]
 800202a:	7bfb      	ldrb	r3, [r7, #15]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d001      	beq.n	8002034 <bno055_acc_conf+0x30>
        return err;
 8002030:	7bfb      	ldrb	r3, [r7, #15]
 8002032:	e04b      	b.n	80020cc <bno055_acc_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 8002034:	2100      	movs	r1, #0
 8002036:	6878      	ldr	r0, [r7, #4]
 8002038:	f000 f91b 	bl	8002272 <bno055_set_opmode>
 800203c:	4603      	mov	r3, r0
 800203e:	73fb      	strb	r3, [r7, #15]
 8002040:	7bfb      	ldrb	r3, [r7, #15]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d001      	beq.n	800204a <bno055_acc_conf+0x46>
        return err;
 8002046:	7bfb      	ldrb	r3, [r7, #15]
 8002048:	e040      	b.n	80020cc <bno055_acc_conf+0xc8>
    }
    HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
 800204a:	200c      	movs	r0, #12
 800204c:	f001 f9ea 	bl	8003424 <HAL_Delay>
    u8 config = range | bandwidth | mode;
 8002050:	78fa      	ldrb	r2, [r7, #3]
 8002052:	78bb      	ldrb	r3, [r7, #2]
 8002054:	4313      	orrs	r3, r2
 8002056:	b2da      	uxtb	r2, r3
 8002058:	787b      	ldrb	r3, [r7, #1]
 800205a:	4313      	orrs	r3, r2
 800205c:	b2db      	uxtb	r3, r3
 800205e:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_write_regs(*bno, BNO_ACC_CONFIG, &config, 1)) != BNO_OK) {
 8002060:	687c      	ldr	r4, [r7, #4]
 8002062:	2301      	movs	r3, #1
 8002064:	9329      	str	r3, [sp, #164]	; 0xa4
 8002066:	f107 030e 	add.w	r3, r7, #14
 800206a:	9328      	str	r3, [sp, #160]	; 0xa0
 800206c:	2308      	movs	r3, #8
 800206e:	9327      	str	r3, [sp, #156]	; 0x9c
 8002070:	4668      	mov	r0, sp
 8002072:	f104 0310 	add.w	r3, r4, #16
 8002076:	229c      	movs	r2, #156	; 0x9c
 8002078:	4619      	mov	r1, r3
 800207a:	f007 fb7b 	bl	8009774 <memcpy>
 800207e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002082:	f000 fa69 	bl	8002558 <bno055_write_regs>
 8002086:	4603      	mov	r3, r0
 8002088:	73fb      	strb	r3, [r7, #15]
 800208a:	7bfb      	ldrb	r3, [r7, #15]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d001      	beq.n	8002094 <bno055_acc_conf+0x90>
        return err;
 8002090:	7bfb      	ldrb	r3, [r7, #15]
 8002092:	e01b      	b.n	80020cc <bno055_acc_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	791b      	ldrb	r3, [r3, #4]
 8002098:	4619      	mov	r1, r3
 800209a:	6878      	ldr	r0, [r7, #4]
 800209c:	f000 f8e9 	bl	8002272 <bno055_set_opmode>
 80020a0:	4603      	mov	r3, r0
 80020a2:	73fb      	strb	r3, [r7, #15]
 80020a4:	7bfb      	ldrb	r3, [r7, #15]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d001      	beq.n	80020ae <bno055_acc_conf+0xaa>
        return err;
 80020aa:	7bfb      	ldrb	r3, [r7, #15]
 80020ac:	e00e      	b.n	80020cc <bno055_acc_conf+0xc8>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 80020ae:	2018      	movs	r0, #24
 80020b0:	f001 f9b8 	bl	8003424 <HAL_Delay>
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 80020b4:	2100      	movs	r1, #0
 80020b6:	6878      	ldr	r0, [r7, #4]
 80020b8:	f000 fa7b 	bl	80025b2 <bno055_set_page>
 80020bc:	4603      	mov	r3, r0
 80020be:	73fb      	strb	r3, [r7, #15]
 80020c0:	7bfb      	ldrb	r3, [r7, #15]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d001      	beq.n	80020ca <bno055_acc_conf+0xc6>
        return err;
 80020c6:	7bfb      	ldrb	r3, [r7, #15]
 80020c8:	e000      	b.n	80020cc <bno055_acc_conf+0xc8>
    }
    return BNO_OK;
 80020ca:	2300      	movs	r3, #0
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	3714      	adds	r7, #20
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd90      	pop	{r4, r7, pc}

080020d4 <bno055_gyr_conf>:

error_bno bno055_gyr_conf(bno055_t* bno, const bno055_gyr_range_t range,
                          const bno055_gyr_band_t bandwidth,
                          const bno055_gyr_mode_t mode) {
 80020d4:	b590      	push	{r4, r7, lr}
 80020d6:	b0af      	sub	sp, #188	; 0xbc
 80020d8:	af2a      	add	r7, sp, #168	; 0xa8
 80020da:	6078      	str	r0, [r7, #4]
 80020dc:	4608      	mov	r0, r1
 80020de:	4611      	mov	r1, r2
 80020e0:	461a      	mov	r2, r3
 80020e2:	4603      	mov	r3, r0
 80020e4:	70fb      	strb	r3, [r7, #3]
 80020e6:	460b      	mov	r3, r1
 80020e8:	70bb      	strb	r3, [r7, #2]
 80020ea:	4613      	mov	r3, r2
 80020ec:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_page(bno, BNO_PAGE_1)) != BNO_OK) {
 80020ee:	2101      	movs	r1, #1
 80020f0:	6878      	ldr	r0, [r7, #4]
 80020f2:	f000 fa5e 	bl	80025b2 <bno055_set_page>
 80020f6:	4603      	mov	r3, r0
 80020f8:	73fb      	strb	r3, [r7, #15]
 80020fa:	7bfb      	ldrb	r3, [r7, #15]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d001      	beq.n	8002104 <bno055_gyr_conf+0x30>
        return err;
 8002100:	7bfb      	ldrb	r3, [r7, #15]
 8002102:	e04a      	b.n	800219a <bno055_gyr_conf+0xc6>
    }
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 8002104:	2100      	movs	r1, #0
 8002106:	6878      	ldr	r0, [r7, #4]
 8002108:	f000 f8b3 	bl	8002272 <bno055_set_opmode>
 800210c:	4603      	mov	r3, r0
 800210e:	73fb      	strb	r3, [r7, #15]
 8002110:	7bfb      	ldrb	r3, [r7, #15]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d001      	beq.n	800211a <bno055_gyr_conf+0x46>
        return err;
 8002116:	7bfb      	ldrb	r3, [r7, #15]
 8002118:	e03f      	b.n	800219a <bno055_gyr_conf+0xc6>
    }
    HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
 800211a:	200c      	movs	r0, #12
 800211c:	f001 f982 	bl	8003424 <HAL_Delay>
    u8 config[2] = {range | bandwidth, mode};
 8002120:	78fa      	ldrb	r2, [r7, #3]
 8002122:	78bb      	ldrb	r3, [r7, #2]
 8002124:	4313      	orrs	r3, r2
 8002126:	b2db      	uxtb	r3, r3
 8002128:	733b      	strb	r3, [r7, #12]
 800212a:	787b      	ldrb	r3, [r7, #1]
 800212c:	737b      	strb	r3, [r7, #13]
    if ((err = bno055_write_regs(*bno, BNO_GYR_CONFIG_0, config, 2)) !=
 800212e:	687c      	ldr	r4, [r7, #4]
 8002130:	2302      	movs	r3, #2
 8002132:	9329      	str	r3, [sp, #164]	; 0xa4
 8002134:	f107 030c 	add.w	r3, r7, #12
 8002138:	9328      	str	r3, [sp, #160]	; 0xa0
 800213a:	230a      	movs	r3, #10
 800213c:	9327      	str	r3, [sp, #156]	; 0x9c
 800213e:	4668      	mov	r0, sp
 8002140:	f104 0310 	add.w	r3, r4, #16
 8002144:	229c      	movs	r2, #156	; 0x9c
 8002146:	4619      	mov	r1, r3
 8002148:	f007 fb14 	bl	8009774 <memcpy>
 800214c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002150:	f000 fa02 	bl	8002558 <bno055_write_regs>
 8002154:	4603      	mov	r3, r0
 8002156:	73fb      	strb	r3, [r7, #15]
 8002158:	7bfb      	ldrb	r3, [r7, #15]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d001      	beq.n	8002162 <bno055_gyr_conf+0x8e>
        BNO_OK) {
        return err;
 800215e:	7bfb      	ldrb	r3, [r7, #15]
 8002160:	e01b      	b.n	800219a <bno055_gyr_conf+0xc6>
    }
    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	791b      	ldrb	r3, [r3, #4]
 8002166:	4619      	mov	r1, r3
 8002168:	6878      	ldr	r0, [r7, #4]
 800216a:	f000 f882 	bl	8002272 <bno055_set_opmode>
 800216e:	4603      	mov	r3, r0
 8002170:	73fb      	strb	r3, [r7, #15]
 8002172:	7bfb      	ldrb	r3, [r7, #15]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d001      	beq.n	800217c <bno055_gyr_conf+0xa8>
        return err;
 8002178:	7bfb      	ldrb	r3, [r7, #15]
 800217a:	e00e      	b.n	800219a <bno055_gyr_conf+0xc6>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 800217c:	2018      	movs	r0, #24
 800217e:	f001 f951 	bl	8003424 <HAL_Delay>
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 8002182:	2100      	movs	r1, #0
 8002184:	6878      	ldr	r0, [r7, #4]
 8002186:	f000 fa14 	bl	80025b2 <bno055_set_page>
 800218a:	4603      	mov	r3, r0
 800218c:	73fb      	strb	r3, [r7, #15]
 800218e:	7bfb      	ldrb	r3, [r7, #15]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d001      	beq.n	8002198 <bno055_gyr_conf+0xc4>
        return err;
 8002194:	7bfb      	ldrb	r3, [r7, #15]
 8002196:	e000      	b.n	800219a <bno055_gyr_conf+0xc6>
    }
    return BNO_OK;
 8002198:	2300      	movs	r3, #0
}
 800219a:	4618      	mov	r0, r3
 800219c:	3714      	adds	r7, #20
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd90      	pop	{r4, r7, pc}

080021a2 <bno055_mag_conf>:
error_bno bno055_mag_conf(bno055_t* bno, const bno055_mag_rate_t out_rate,
                          const bno055_mag_pwr_t pwr_mode,
                          const bno055_mag_mode_t mode) {
 80021a2:	b590      	push	{r4, r7, lr}
 80021a4:	b0af      	sub	sp, #188	; 0xbc
 80021a6:	af2a      	add	r7, sp, #168	; 0xa8
 80021a8:	6078      	str	r0, [r7, #4]
 80021aa:	4608      	mov	r0, r1
 80021ac:	4611      	mov	r1, r2
 80021ae:	461a      	mov	r2, r3
 80021b0:	4603      	mov	r3, r0
 80021b2:	70fb      	strb	r3, [r7, #3]
 80021b4:	460b      	mov	r3, r1
 80021b6:	70bb      	strb	r3, [r7, #2]
 80021b8:	4613      	mov	r3, r2
 80021ba:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_page(bno, BNO_PAGE_1)) != BNO_OK) {
 80021bc:	2101      	movs	r1, #1
 80021be:	6878      	ldr	r0, [r7, #4]
 80021c0:	f000 f9f7 	bl	80025b2 <bno055_set_page>
 80021c4:	4603      	mov	r3, r0
 80021c6:	73fb      	strb	r3, [r7, #15]
 80021c8:	7bfb      	ldrb	r3, [r7, #15]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d001      	beq.n	80021d2 <bno055_mag_conf+0x30>
        return err;
 80021ce:	7bfb      	ldrb	r3, [r7, #15]
 80021d0:	e04b      	b.n	800226a <bno055_mag_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 80021d2:	2100      	movs	r1, #0
 80021d4:	6878      	ldr	r0, [r7, #4]
 80021d6:	f000 f84c 	bl	8002272 <bno055_set_opmode>
 80021da:	4603      	mov	r3, r0
 80021dc:	73fb      	strb	r3, [r7, #15]
 80021de:	7bfb      	ldrb	r3, [r7, #15]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d001      	beq.n	80021e8 <bno055_mag_conf+0x46>
        return err;
 80021e4:	7bfb      	ldrb	r3, [r7, #15]
 80021e6:	e040      	b.n	800226a <bno055_mag_conf+0xc8>
    }
    HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
 80021e8:	200c      	movs	r0, #12
 80021ea:	f001 f91b 	bl	8003424 <HAL_Delay>
    u8 config = out_rate | pwr_mode | mode;
 80021ee:	78fa      	ldrb	r2, [r7, #3]
 80021f0:	78bb      	ldrb	r3, [r7, #2]
 80021f2:	4313      	orrs	r3, r2
 80021f4:	b2da      	uxtb	r2, r3
 80021f6:	787b      	ldrb	r3, [r7, #1]
 80021f8:	4313      	orrs	r3, r2
 80021fa:	b2db      	uxtb	r3, r3
 80021fc:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_write_regs(*bno, BNO_MAG_CONFIG, &config, 1)) != BNO_OK) {
 80021fe:	687c      	ldr	r4, [r7, #4]
 8002200:	2301      	movs	r3, #1
 8002202:	9329      	str	r3, [sp, #164]	; 0xa4
 8002204:	f107 030e 	add.w	r3, r7, #14
 8002208:	9328      	str	r3, [sp, #160]	; 0xa0
 800220a:	2309      	movs	r3, #9
 800220c:	9327      	str	r3, [sp, #156]	; 0x9c
 800220e:	4668      	mov	r0, sp
 8002210:	f104 0310 	add.w	r3, r4, #16
 8002214:	229c      	movs	r2, #156	; 0x9c
 8002216:	4619      	mov	r1, r3
 8002218:	f007 faac 	bl	8009774 <memcpy>
 800221c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002220:	f000 f99a 	bl	8002558 <bno055_write_regs>
 8002224:	4603      	mov	r3, r0
 8002226:	73fb      	strb	r3, [r7, #15]
 8002228:	7bfb      	ldrb	r3, [r7, #15]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d001      	beq.n	8002232 <bno055_mag_conf+0x90>
        return err;
 800222e:	7bfb      	ldrb	r3, [r7, #15]
 8002230:	e01b      	b.n	800226a <bno055_mag_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	791b      	ldrb	r3, [r3, #4]
 8002236:	4619      	mov	r1, r3
 8002238:	6878      	ldr	r0, [r7, #4]
 800223a:	f000 f81a 	bl	8002272 <bno055_set_opmode>
 800223e:	4603      	mov	r3, r0
 8002240:	73fb      	strb	r3, [r7, #15]
 8002242:	7bfb      	ldrb	r3, [r7, #15]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d001      	beq.n	800224c <bno055_mag_conf+0xaa>
        return err;
 8002248:	7bfb      	ldrb	r3, [r7, #15]
 800224a:	e00e      	b.n	800226a <bno055_mag_conf+0xc8>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 800224c:	2018      	movs	r0, #24
 800224e:	f001 f8e9 	bl	8003424 <HAL_Delay>
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 8002252:	2100      	movs	r1, #0
 8002254:	6878      	ldr	r0, [r7, #4]
 8002256:	f000 f9ac 	bl	80025b2 <bno055_set_page>
 800225a:	4603      	mov	r3, r0
 800225c:	73fb      	strb	r3, [r7, #15]
 800225e:	7bfb      	ldrb	r3, [r7, #15]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d001      	beq.n	8002268 <bno055_mag_conf+0xc6>
        return err;
 8002264:	7bfb      	ldrb	r3, [r7, #15]
 8002266:	e000      	b.n	800226a <bno055_mag_conf+0xc8>
    }
    return BNO_OK;
 8002268:	2300      	movs	r3, #0
}
 800226a:	4618      	mov	r0, r3
 800226c:	3714      	adds	r7, #20
 800226e:	46bd      	mov	sp, r7
 8002270:	bd90      	pop	{r4, r7, pc}

08002272 <bno055_set_opmode>:

error_bno bno055_set_opmode(bno055_t* imu, const bno055_opmode_t opmode) {
 8002272:	b590      	push	{r4, r7, lr}
 8002274:	b0af      	sub	sp, #188	; 0xbc
 8002276:	af2a      	add	r7, sp, #168	; 0xa8
 8002278:	6078      	str	r0, [r7, #4]
 800227a:	460b      	mov	r3, r1
 800227c:	70fb      	strb	r3, [r7, #3]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 800227e:	2100      	movs	r1, #0
 8002280:	6878      	ldr	r0, [r7, #4]
 8002282:	f000 f996 	bl	80025b2 <bno055_set_page>
 8002286:	4603      	mov	r3, r0
 8002288:	73fb      	strb	r3, [r7, #15]
 800228a:	7bfb      	ldrb	r3, [r7, #15]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d001      	beq.n	8002294 <bno055_set_opmode+0x22>
        return err;
 8002290:	7bfb      	ldrb	r3, [r7, #15]
 8002292:	e01c      	b.n	80022ce <bno055_set_opmode+0x5c>
    }
#endif  // BNO_AUTO_PAGE_SET
    if ((err = bno055_write_regs(*imu, BNO_OPR_MODE, (u8*)&opmode, 1)) !=
 8002294:	687c      	ldr	r4, [r7, #4]
 8002296:	2301      	movs	r3, #1
 8002298:	9329      	str	r3, [sp, #164]	; 0xa4
 800229a:	1cfb      	adds	r3, r7, #3
 800229c:	9328      	str	r3, [sp, #160]	; 0xa0
 800229e:	233d      	movs	r3, #61	; 0x3d
 80022a0:	9327      	str	r3, [sp, #156]	; 0x9c
 80022a2:	4668      	mov	r0, sp
 80022a4:	f104 0310 	add.w	r3, r4, #16
 80022a8:	229c      	movs	r2, #156	; 0x9c
 80022aa:	4619      	mov	r1, r3
 80022ac:	f007 fa62 	bl	8009774 <memcpy>
 80022b0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80022b4:	f000 f950 	bl	8002558 <bno055_write_regs>
 80022b8:	4603      	mov	r3, r0
 80022ba:	73fb      	strb	r3, [r7, #15]
 80022bc:	7bfb      	ldrb	r3, [r7, #15]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d001      	beq.n	80022c6 <bno055_set_opmode+0x54>
        BNO_OK) {
        return err;
 80022c2:	7bfb      	ldrb	r3, [r7, #15]
 80022c4:	e003      	b.n	80022ce <bno055_set_opmode+0x5c>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 80022c6:	2018      	movs	r0, #24
 80022c8:	f001 f8ac 	bl	8003424 <HAL_Delay>
    return BNO_OK;
 80022cc:	2300      	movs	r3, #0
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	3714      	adds	r7, #20
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd90      	pop	{r4, r7, pc}

080022d6 <bno055_set_unit>:

error_bno bno055_set_unit(bno055_t* bno, const bno055_temp_unitsel_t t_unit,
                          const bno055_gyr_unitsel_t g_unit,
                          const bno055_acc_unitsel_t a_unit,
                          const bno055_eul_unitsel_t e_unit) {
 80022d6:	b590      	push	{r4, r7, lr}
 80022d8:	b0af      	sub	sp, #188	; 0xbc
 80022da:	af2a      	add	r7, sp, #168	; 0xa8
 80022dc:	6078      	str	r0, [r7, #4]
 80022de:	4608      	mov	r0, r1
 80022e0:	4611      	mov	r1, r2
 80022e2:	461a      	mov	r2, r3
 80022e4:	4603      	mov	r3, r0
 80022e6:	70fb      	strb	r3, [r7, #3]
 80022e8:	460b      	mov	r3, r1
 80022ea:	70bb      	strb	r3, [r7, #2]
 80022ec:	4613      	mov	r3, r2
 80022ee:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 80022f0:	2100      	movs	r1, #0
 80022f2:	6878      	ldr	r0, [r7, #4]
 80022f4:	f7ff ffbd 	bl	8002272 <bno055_set_opmode>
 80022f8:	4603      	mov	r3, r0
 80022fa:	73fb      	strb	r3, [r7, #15]
 80022fc:	7bfb      	ldrb	r3, [r7, #15]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d001      	beq.n	8002306 <bno055_set_unit+0x30>
        return err;
 8002302:	7bfb      	ldrb	r3, [r7, #15]
 8002304:	e04b      	b.n	800239e <bno055_set_unit+0xc8>
    }
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 8002306:	2100      	movs	r1, #0
 8002308:	6878      	ldr	r0, [r7, #4]
 800230a:	f000 f952 	bl	80025b2 <bno055_set_page>
 800230e:	4603      	mov	r3, r0
 8002310:	73fb      	strb	r3, [r7, #15]
 8002312:	7bfb      	ldrb	r3, [r7, #15]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d001      	beq.n	800231c <bno055_set_unit+0x46>
        return err;
 8002318:	7bfb      	ldrb	r3, [r7, #15]
 800231a:	e040      	b.n	800239e <bno055_set_unit+0xc8>
    }
    uint8_t data = t_unit | g_unit | a_unit | e_unit;
 800231c:	78fa      	ldrb	r2, [r7, #3]
 800231e:	78bb      	ldrb	r3, [r7, #2]
 8002320:	4313      	orrs	r3, r2
 8002322:	b2da      	uxtb	r2, r3
 8002324:	787b      	ldrb	r3, [r7, #1]
 8002326:	4313      	orrs	r3, r2
 8002328:	b2da      	uxtb	r2, r3
 800232a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800232e:	4313      	orrs	r3, r2
 8002330:	b2db      	uxtb	r3, r3
 8002332:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_write_regs(*bno, BNO_UNIT_SEL, &data, 1)) != BNO_OK) {
 8002334:	687c      	ldr	r4, [r7, #4]
 8002336:	2301      	movs	r3, #1
 8002338:	9329      	str	r3, [sp, #164]	; 0xa4
 800233a:	f107 030e 	add.w	r3, r7, #14
 800233e:	9328      	str	r3, [sp, #160]	; 0xa0
 8002340:	233b      	movs	r3, #59	; 0x3b
 8002342:	9327      	str	r3, [sp, #156]	; 0x9c
 8002344:	4668      	mov	r0, sp
 8002346:	f104 0310 	add.w	r3, r4, #16
 800234a:	229c      	movs	r2, #156	; 0x9c
 800234c:	4619      	mov	r1, r3
 800234e:	f007 fa11 	bl	8009774 <memcpy>
 8002352:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002356:	f000 f8ff 	bl	8002558 <bno055_write_regs>
 800235a:	4603      	mov	r3, r0
 800235c:	73fb      	strb	r3, [r7, #15]
 800235e:	7bfb      	ldrb	r3, [r7, #15]
 8002360:	2b00      	cmp	r3, #0
 8002362:	d001      	beq.n	8002368 <bno055_set_unit+0x92>
        return err;
 8002364:	7bfb      	ldrb	r3, [r7, #15]
 8002366:	e01a      	b.n	800239e <bno055_set_unit+0xc8>
    }
    bno->_gyr_unit = g_unit;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	78ba      	ldrb	r2, [r7, #2]
 800236c:	741a      	strb	r2, [r3, #16]
    bno->_acc_unit = a_unit;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	787a      	ldrb	r2, [r7, #1]
 8002372:	739a      	strb	r2, [r3, #14]
    bno->_eul_unit = e_unit;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	f897 2020 	ldrb.w	r2, [r7, #32]
 800237a:	745a      	strb	r2, [r3, #17]
    bno->_temp_unit = t_unit;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	78fa      	ldrb	r2, [r7, #3]
 8002380:	73da      	strb	r2, [r3, #15]

    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	791b      	ldrb	r3, [r3, #4]
 8002386:	4619      	mov	r1, r3
 8002388:	6878      	ldr	r0, [r7, #4]
 800238a:	f7ff ff72 	bl	8002272 <bno055_set_opmode>
 800238e:	4603      	mov	r3, r0
 8002390:	73fb      	strb	r3, [r7, #15]
 8002392:	7bfb      	ldrb	r3, [r7, #15]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d001      	beq.n	800239c <bno055_set_unit+0xc6>
        return err;
 8002398:	7bfb      	ldrb	r3, [r7, #15]
 800239a:	e000      	b.n	800239e <bno055_set_unit+0xc8>
    }
    return BNO_OK;
 800239c:	2300      	movs	r3, #0
}
 800239e:	4618      	mov	r0, r3
 80023a0:	3714      	adds	r7, #20
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd90      	pop	{r4, r7, pc}

080023a6 <bno055_set_pwr_mode>:

error_bno bno055_set_pwr_mode(bno055_t* imu, bno055_pwr_t pwr_mode) {
 80023a6:	b590      	push	{r4, r7, lr}
 80023a8:	b0af      	sub	sp, #188	; 0xbc
 80023aa:	af2a      	add	r7, sp, #168	; 0xa8
 80023ac:	6078      	str	r0, [r7, #4]
 80023ae:	460b      	mov	r3, r1
 80023b0:	70fb      	strb	r3, [r7, #3]
    if (imu == NULL) {
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d101      	bne.n	80023bc <bno055_set_pwr_mode+0x16>
        return BNO_ERR_NULL_PTR;
 80023b8:	2304      	movs	r3, #4
 80023ba:	e04d      	b.n	8002458 <bno055_set_pwr_mode+0xb2>
    }
    error_bno err;
    if ((err = bno055_set_opmode(imu, BNO_MODE_CONFIG)) != BNO_OK) {
 80023bc:	2100      	movs	r1, #0
 80023be:	6878      	ldr	r0, [r7, #4]
 80023c0:	f7ff ff57 	bl	8002272 <bno055_set_opmode>
 80023c4:	4603      	mov	r3, r0
 80023c6:	73fb      	strb	r3, [r7, #15]
 80023c8:	7bfb      	ldrb	r3, [r7, #15]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d001      	beq.n	80023d2 <bno055_set_pwr_mode+0x2c>
        return err;
 80023ce:	7bfb      	ldrb	r3, [r7, #15]
 80023d0:	e042      	b.n	8002458 <bno055_set_pwr_mode+0xb2>
    }
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 80023d2:	2100      	movs	r1, #0
 80023d4:	6878      	ldr	r0, [r7, #4]
 80023d6:	f000 f8ec 	bl	80025b2 <bno055_set_page>
 80023da:	4603      	mov	r3, r0
 80023dc:	73fb      	strb	r3, [r7, #15]
 80023de:	7bfb      	ldrb	r3, [r7, #15]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d001      	beq.n	80023e8 <bno055_set_pwr_mode+0x42>
        return err;
 80023e4:	7bfb      	ldrb	r3, [r7, #15]
 80023e6:	e037      	b.n	8002458 <bno055_set_pwr_mode+0xb2>
    }
    if ((err = bno055_write_regs(*imu, BNO_PWR_MODE, (u8*)&pwr_mode, 1)) !=
 80023e8:	687c      	ldr	r4, [r7, #4]
 80023ea:	2301      	movs	r3, #1
 80023ec:	9329      	str	r3, [sp, #164]	; 0xa4
 80023ee:	1cfb      	adds	r3, r7, #3
 80023f0:	9328      	str	r3, [sp, #160]	; 0xa0
 80023f2:	233e      	movs	r3, #62	; 0x3e
 80023f4:	9327      	str	r3, [sp, #156]	; 0x9c
 80023f6:	4668      	mov	r0, sp
 80023f8:	f104 0310 	add.w	r3, r4, #16
 80023fc:	229c      	movs	r2, #156	; 0x9c
 80023fe:	4619      	mov	r1, r3
 8002400:	f007 f9b8 	bl	8009774 <memcpy>
 8002404:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002408:	f000 f8a6 	bl	8002558 <bno055_write_regs>
 800240c:	4603      	mov	r3, r0
 800240e:	73fb      	strb	r3, [r7, #15]
 8002410:	7bfb      	ldrb	r3, [r7, #15]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d001      	beq.n	800241a <bno055_set_pwr_mode+0x74>
        BNO_OK) {
        return err;
 8002416:	7bfb      	ldrb	r3, [r7, #15]
 8002418:	e01e      	b.n	8002458 <bno055_set_pwr_mode+0xb2>
    }
    imu->_pwr_mode = pwr_mode;
 800241a:	78fa      	ldrb	r2, [r7, #3]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	731a      	strb	r2, [r3, #12]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8002420:	2100      	movs	r1, #0
 8002422:	6878      	ldr	r0, [r7, #4]
 8002424:	f000 f8c5 	bl	80025b2 <bno055_set_page>
 8002428:	4603      	mov	r3, r0
 800242a:	73fb      	strb	r3, [r7, #15]
 800242c:	7bfb      	ldrb	r3, [r7, #15]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d001      	beq.n	8002436 <bno055_set_pwr_mode+0x90>
        return err;
 8002432:	7bfb      	ldrb	r3, [r7, #15]
 8002434:	e010      	b.n	8002458 <bno055_set_pwr_mode+0xb2>
    }
    if ((err = bno055_set_opmode(imu, imu->mode)) != BNO_OK) {
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	791b      	ldrb	r3, [r3, #4]
 800243a:	4619      	mov	r1, r3
 800243c:	6878      	ldr	r0, [r7, #4]
 800243e:	f7ff ff18 	bl	8002272 <bno055_set_opmode>
 8002442:	4603      	mov	r3, r0
 8002444:	73fb      	strb	r3, [r7, #15]
 8002446:	7bfb      	ldrb	r3, [r7, #15]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d001      	beq.n	8002450 <bno055_set_pwr_mode+0xaa>
        return err;
 800244c:	7bfb      	ldrb	r3, [r7, #15]
 800244e:	e003      	b.n	8002458 <bno055_set_pwr_mode+0xb2>
    }
    HAL_Delay(2);
 8002450:	2002      	movs	r0, #2
 8002452:	f000 ffe7 	bl	8003424 <HAL_Delay>
    return BNO_OK;
 8002456:	2300      	movs	r3, #0
}
 8002458:	4618      	mov	r0, r3
 800245a:	3714      	adds	r7, #20
 800245c:	46bd      	mov	sp, r7
 800245e:	bd90      	pop	{r4, r7, pc}

08002460 <bno055_reset>:

error_bno bno055_reset(bno055_t* imu) {
 8002460:	b590      	push	{r4, r7, lr}
 8002462:	b0af      	sub	sp, #188	; 0xbc
 8002464:	af2a      	add	r7, sp, #168	; 0xa8
 8002466:	6078      	str	r0, [r7, #4]
    u8 data = 0x20U;
 8002468:	2320      	movs	r3, #32
 800246a:	73fb      	strb	r3, [r7, #15]
    if (bno055_write_regs(*imu, BNO_SYS_TRIGGER, &data, 1) != BNO_OK) {
 800246c:	687c      	ldr	r4, [r7, #4]
 800246e:	2301      	movs	r3, #1
 8002470:	9329      	str	r3, [sp, #164]	; 0xa4
 8002472:	f107 030f 	add.w	r3, r7, #15
 8002476:	9328      	str	r3, [sp, #160]	; 0xa0
 8002478:	233f      	movs	r3, #63	; 0x3f
 800247a:	9327      	str	r3, [sp, #156]	; 0x9c
 800247c:	4668      	mov	r0, sp
 800247e:	f104 0310 	add.w	r3, r4, #16
 8002482:	229c      	movs	r2, #156	; 0x9c
 8002484:	4619      	mov	r1, r3
 8002486:	f007 f975 	bl	8009774 <memcpy>
 800248a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800248e:	f000 f863 	bl	8002558 <bno055_write_regs>
 8002492:	4603      	mov	r3, r0
 8002494:	2b00      	cmp	r3, #0
 8002496:	d001      	beq.n	800249c <bno055_reset+0x3c>
        return BNO_ERR_I2C;
 8002498:	2301      	movs	r3, #1
 800249a:	e000      	b.n	800249e <bno055_reset+0x3e>
    }
    return BNO_OK;
 800249c:	2300      	movs	r3, #0
}
 800249e:	4618      	mov	r0, r3
 80024a0:	3714      	adds	r7, #20
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd90      	pop	{r4, r7, pc}

080024a6 <bno055_on>:

error_bno bno055_on(bno055_t* imu) {
 80024a6:	b590      	push	{r4, r7, lr}
 80024a8:	b0af      	sub	sp, #188	; 0xbc
 80024aa:	af2a      	add	r7, sp, #168	; 0xa8
 80024ac:	6078      	str	r0, [r7, #4]
    u8 data = 0x00U;
 80024ae:	2300      	movs	r3, #0
 80024b0:	73fb      	strb	r3, [r7, #15]
    if (bno055_write_regs(*imu, BNO_SYS_TRIGGER, &data, 1) != BNO_OK) {
 80024b2:	687c      	ldr	r4, [r7, #4]
 80024b4:	2301      	movs	r3, #1
 80024b6:	9329      	str	r3, [sp, #164]	; 0xa4
 80024b8:	f107 030f 	add.w	r3, r7, #15
 80024bc:	9328      	str	r3, [sp, #160]	; 0xa0
 80024be:	233f      	movs	r3, #63	; 0x3f
 80024c0:	9327      	str	r3, [sp, #156]	; 0x9c
 80024c2:	4668      	mov	r0, sp
 80024c4:	f104 0310 	add.w	r3, r4, #16
 80024c8:	229c      	movs	r2, #156	; 0x9c
 80024ca:	4619      	mov	r1, r3
 80024cc:	f007 f952 	bl	8009774 <memcpy>
 80024d0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80024d4:	f000 f840 	bl	8002558 <bno055_write_regs>
 80024d8:	4603      	mov	r3, r0
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d001      	beq.n	80024e2 <bno055_on+0x3c>
        return BNO_ERR_I2C;
 80024de:	2301      	movs	r3, #1
 80024e0:	e000      	b.n	80024e4 <bno055_on+0x3e>
    }
    return BNO_OK;
 80024e2:	2300      	movs	r3, #0
}
 80024e4:	4618      	mov	r0, r3
 80024e6:	3714      	adds	r7, #20
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd90      	pop	{r4, r7, pc}

080024ec <bno055_read_regs>:

error_bno bno055_read_regs(bno055_t imu, u8 addr, uint8_t* buf,
                           uint32_t buf_size) {
 80024ec:	b084      	sub	sp, #16
 80024ee:	b580      	push	{r7, lr}
 80024f0:	b084      	sub	sp, #16
 80024f2:	af02      	add	r7, sp, #8
 80024f4:	f107 0c10 	add.w	ip, r7, #16
 80024f8:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    HAL_StatusTypeDef err;
    // err = HAL_I2C_Mem_Read(imu.i2c, imu.addr, addr, I2C_MEMADD_SIZE_8BIT,
    // buf,
    //                        buf_size, HAL_MAX_DELAY);
    err = HAL_I2C_Master_Transmit(imu.i2c, imu.addr, &addr, 1, HAL_MAX_DELAY);
 80024fc:	6938      	ldr	r0, [r7, #16]
 80024fe:	7dbb      	ldrb	r3, [r7, #22]
 8002500:	b299      	uxth	r1, r3
 8002502:	f107 02bc 	add.w	r2, r7, #188	; 0xbc
 8002506:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800250a:	9300      	str	r3, [sp, #0]
 800250c:	2301      	movs	r3, #1
 800250e:	f003 fdff 	bl	8006110 <HAL_I2C_Master_Transmit>
 8002512:	4603      	mov	r3, r0
 8002514:	71fb      	strb	r3, [r7, #7]
    if (err != HAL_OK) {
 8002516:	79fb      	ldrb	r3, [r7, #7]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d001      	beq.n	8002520 <bno055_read_regs+0x34>
        return BNO_ERR_I2C;
 800251c:	2301      	movs	r3, #1
 800251e:	e014      	b.n	800254a <bno055_read_regs+0x5e>
    }
    err =
        HAL_I2C_Master_Receive(imu.i2c, imu.addr, buf, buf_size, HAL_MAX_DELAY);
 8002520:	6938      	ldr	r0, [r7, #16]
 8002522:	7dbb      	ldrb	r3, [r7, #22]
 8002524:	b299      	uxth	r1, r3
 8002526:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800252a:	b29b      	uxth	r3, r3
 800252c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002530:	9200      	str	r2, [sp, #0]
 8002532:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002536:	f003 fedf 	bl	80062f8 <HAL_I2C_Master_Receive>
 800253a:	4603      	mov	r3, r0
 800253c:	71fb      	strb	r3, [r7, #7]
    if (err != HAL_OK) {
 800253e:	79fb      	ldrb	r3, [r7, #7]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d001      	beq.n	8002548 <bno055_read_regs+0x5c>
        return BNO_ERR_I2C;
 8002544:	2301      	movs	r3, #1
 8002546:	e000      	b.n	800254a <bno055_read_regs+0x5e>
    }
    return BNO_OK;
 8002548:	2300      	movs	r3, #0
}
 800254a:	4618      	mov	r0, r3
 800254c:	3708      	adds	r7, #8
 800254e:	46bd      	mov	sp, r7
 8002550:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002554:	b004      	add	sp, #16
 8002556:	4770      	bx	lr

08002558 <bno055_write_regs>:

error_bno bno055_write_regs(bno055_t imu, uint32_t addr, uint8_t* buf,
                            uint32_t buf_size) {
 8002558:	b084      	sub	sp, #16
 800255a:	b5b0      	push	{r4, r5, r7, lr}
 800255c:	b086      	sub	sp, #24
 800255e:	af04      	add	r7, sp, #16
 8002560:	f107 0418 	add.w	r4, r7, #24
 8002564:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    HAL_StatusTypeDef err;
    err = HAL_I2C_Mem_Write(imu.i2c, imu.addr, addr, buf_size, buf, buf_size,
 8002568:	69b8      	ldr	r0, [r7, #24]
 800256a:	7fbb      	ldrb	r3, [r7, #30]
 800256c:	b299      	uxth	r1, r3
 800256e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002572:	b29a      	uxth	r2, r3
 8002574:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002578:	b29c      	uxth	r4, r3
 800257a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800257e:	b29b      	uxth	r3, r3
 8002580:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8002584:	9502      	str	r5, [sp, #8]
 8002586:	9301      	str	r3, [sp, #4]
 8002588:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800258c:	9300      	str	r3, [sp, #0]
 800258e:	4623      	mov	r3, r4
 8002590:	f003 ffa8 	bl	80064e4 <HAL_I2C_Mem_Write>
 8002594:	4603      	mov	r3, r0
 8002596:	71fb      	strb	r3, [r7, #7]
                            HAL_MAX_DELAY);
    if (err != HAL_OK) {
 8002598:	79fb      	ldrb	r3, [r7, #7]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d001      	beq.n	80025a2 <bno055_write_regs+0x4a>
        return BNO_ERR_I2C;
 800259e:	2301      	movs	r3, #1
 80025a0:	e000      	b.n	80025a4 <bno055_write_regs+0x4c>
    }
    return BNO_OK;
 80025a2:	2300      	movs	r3, #0
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	3708      	adds	r7, #8
 80025a8:	46bd      	mov	sp, r7
 80025aa:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80025ae:	b004      	add	sp, #16
 80025b0:	4770      	bx	lr

080025b2 <bno055_set_page>:

error_bno bno055_set_page(bno055_t* imu, const bno055_page_t page) {
 80025b2:	b590      	push	{r4, r7, lr}
 80025b4:	b0af      	sub	sp, #188	; 0xbc
 80025b6:	af2a      	add	r7, sp, #168	; 0xa8
 80025b8:	6078      	str	r0, [r7, #4]
 80025ba:	460b      	mov	r3, r1
 80025bc:	70fb      	strb	r3, [r7, #3]
    if (imu->_page != page) {
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	7b5a      	ldrb	r2, [r3, #13]
 80025c2:	78fb      	ldrb	r3, [r7, #3]
 80025c4:	429a      	cmp	r2, r3
 80025c6:	d001      	beq.n	80025cc <bno055_set_page+0x1a>
        return BNO_OK;
 80025c8:	2300      	movs	r3, #0
 80025ca:	e024      	b.n	8002616 <bno055_set_page+0x64>
    }
    if (page > 0x01) {
 80025cc:	78fb      	ldrb	r3, [r7, #3]
 80025ce:	2b01      	cmp	r3, #1
 80025d0:	d901      	bls.n	80025d6 <bno055_set_page+0x24>
        return BNO_ERR_PAGE_TOO_HIGH;
 80025d2:	2302      	movs	r3, #2
 80025d4:	e01f      	b.n	8002616 <bno055_set_page+0x64>
    }
    error_bno err;
    err = bno055_write_regs(*imu, BNO_PAGE_ID, (u8*)&page, 1);
 80025d6:	687c      	ldr	r4, [r7, #4]
 80025d8:	2301      	movs	r3, #1
 80025da:	9329      	str	r3, [sp, #164]	; 0xa4
 80025dc:	1cfb      	adds	r3, r7, #3
 80025de:	9328      	str	r3, [sp, #160]	; 0xa0
 80025e0:	2307      	movs	r3, #7
 80025e2:	9327      	str	r3, [sp, #156]	; 0x9c
 80025e4:	4668      	mov	r0, sp
 80025e6:	f104 0310 	add.w	r3, r4, #16
 80025ea:	229c      	movs	r2, #156	; 0x9c
 80025ec:	4619      	mov	r1, r3
 80025ee:	f007 f8c1 	bl	8009774 <memcpy>
 80025f2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80025f6:	f7ff ffaf 	bl	8002558 <bno055_write_regs>
 80025fa:	4603      	mov	r3, r0
 80025fc:	73fb      	strb	r3, [r7, #15]
    if (err != BNO_OK) {
 80025fe:	7bfb      	ldrb	r3, [r7, #15]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d001      	beq.n	8002608 <bno055_set_page+0x56>
        return err;
 8002604:	7bfb      	ldrb	r3, [r7, #15]
 8002606:	e006      	b.n	8002616 <bno055_set_page+0x64>
    }
    imu->_page = page;
 8002608:	78fa      	ldrb	r2, [r7, #3]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	735a      	strb	r2, [r3, #13]
    HAL_Delay(2);
 800260e:	2002      	movs	r0, #2
 8002610:	f000 ff08 	bl	8003424 <HAL_Delay>
    return BNO_OK;
 8002614:	2300      	movs	r3, #0
}
 8002616:	4618      	mov	r0, r3
 8002618:	3714      	adds	r7, #20
 800261a:	46bd      	mov	sp, r7
 800261c:	bd90      	pop	{r4, r7, pc}

0800261e <comm_controller_init>:
#include "commcontroller.h"
#include <string.h>



void comm_controller_init(FDCAN_HandleTypeDef* fdcan, CommController *comm){
 800261e:	b580      	push	{r7, lr}
 8002620:	b084      	sub	sp, #16
 8002622:	af02      	add	r7, sp, #8
 8002624:	6078      	str	r0, [r7, #4]
 8002626:	6039      	str	r1, [r7, #0]

	comm->fdcan = *fdcan;
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	687a      	ldr	r2, [r7, #4]
 800262c:	3350      	adds	r3, #80	; 0x50
 800262e:	4611      	mov	r1, r2
 8002630:	2264      	movs	r2, #100	; 0x64
 8002632:	4618      	mov	r0, r3
 8002634:	f007 f89e 	bl	8009774 <memcpy>
	comm->device_id = DEVICE_ID;
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	2220      	movs	r2, #32
 800263c:	f8a3 210c 	strh.w	r2, [r3, #268]	; 0x10c
	comm->send_message = false;
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	2200      	movs	r2, #0
 8002644:	701a      	strb	r2, [r3, #0]
	comm->received_message = false;
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	2200      	movs	r2, #0
 800264a:	705a      	strb	r2, [r3, #1]

	comm->TxHeader.Identifier = comm->device_id;
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	f8b3 310c 	ldrh.w	r3, [r3, #268]	; 0x10c
 8002652:	461a      	mov	r2, r3
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	605a      	str	r2, [r3, #4]
	comm->TxHeader.IdType=FDCAN_STANDARD_ID;
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	2200      	movs	r2, #0
 800265c:	609a      	str	r2, [r3, #8]
	comm->TxHeader.TxFrameType=FDCAN_DATA_FRAME;
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	2200      	movs	r2, #0
 8002662:	60da      	str	r2, [r3, #12]
	comm->TxHeader.DataLength=FDCAN_DLC_BYTES_64;  //8 uint32_t values = 32 bytes
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	f44f 2270 	mov.w	r2, #983040	; 0xf0000
 800266a:	611a      	str	r2, [r3, #16]
	comm->TxHeader.ErrorStateIndicator=FDCAN_ESI_ACTIVE;
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	2200      	movs	r2, #0
 8002670:	615a      	str	r2, [r3, #20]
	comm->TxHeader.BitRateSwitch=FDCAN_BRS_OFF;
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	2200      	movs	r2, #0
 8002676:	619a      	str	r2, [r3, #24]
	comm->TxHeader.FDFormat=FDCAN_FD_CAN;
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800267e:	61da      	str	r2, [r3, #28]
	comm->TxHeader.TxEventFifoControl=FDCAN_NO_TX_EVENTS;
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	2200      	movs	r2, #0
 8002684:	621a      	str	r2, [r3, #32]
	comm->TxHeader.MessageMarker=0;
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	2200      	movs	r2, #0
 800268a:	625a      	str	r2, [r3, #36]	; 0x24

	// Set number of extended ID filters to 1

	comm->filter.IdType = FDCAN_STANDARD_ID;
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	2200      	movs	r2, #0
 8002690:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	comm->filter.FilterIndex = 0;
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	2200      	movs	r2, #0
 8002698:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
	comm->filter.FilterType = FDCAN_FILTER_MASK;
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	2202      	movs	r2, #2
 80026a0:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
	comm->filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	2201      	movs	r2, #1
 80026a8:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	comm->filter.FilterID1 = comm->device_id;
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	f8b3 310c 	ldrh.w	r3, [r3, #268]	; 0x10c
 80026b2:	461a      	mov	r2, r3
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
	comm->filter.FilterID2 = 0x7FF;
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80026c0:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	HAL_FDCAN_ConfigFilter(&comm->fdcan, &comm->filter);
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	f103 0250 	add.w	r2, r3, #80	; 0x50
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	33b4      	adds	r3, #180	; 0xb4
 80026ce:	4619      	mov	r1, r3
 80026d0:	4610      	mov	r0, r2
 80026d2:	f002 fdb1 	bl	8005238 <HAL_FDCAN_ConfigFilter>
	HAL_FDCAN_ConfigGlobalFilter(&comm->fdcan, FDCAN_REJECT, FDCAN_REJECT, FDCAN_REJECT_REMOTE, FDCAN_REJECT_REMOTE);
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	f103 0050 	add.w	r0, r3, #80	; 0x50
 80026dc:	2301      	movs	r3, #1
 80026de:	9300      	str	r3, [sp, #0]
 80026e0:	2301      	movs	r3, #1
 80026e2:	2202      	movs	r2, #2
 80026e4:	2102      	movs	r1, #2
 80026e6:	f002 fe01 	bl	80052ec <HAL_FDCAN_ConfigGlobalFilter>

	memset(comm->RxData , 0 , RX_BUFFER_SIZE);
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	33cc      	adds	r3, #204	; 0xcc
 80026ee:	2240      	movs	r2, #64	; 0x40
 80026f0:	2100      	movs	r1, #0
 80026f2:	4618      	mov	r0, r3
 80026f4:	f006 fffa 	bl	80096ec <memset>

	HAL_FDCAN_Start(&comm->fdcan);
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	3350      	adds	r3, #80	; 0x50
 80026fc:	4618      	mov	r0, r3
 80026fe:	f002 fe26 	bl	800534e <HAL_FDCAN_Start>
	HAL_FDCAN_ActivateNotification(&comm->fdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE,0);
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	3350      	adds	r3, #80	; 0x50
 8002706:	2200      	movs	r2, #0
 8002708:	2101      	movs	r1, #1
 800270a:	4618      	mov	r0, r3
 800270c:	f002 ff66 	bl	80055dc <HAL_FDCAN_ActivateNotification>

}
 8002710:	bf00      	nop
 8002712:	3708      	adds	r7, #8
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}

08002718 <send_message>:


void send_message(CommController *comm , uint8_t *payload) {
 8002718:	b580      	push	{r7, lr}
 800271a:	b082      	sub	sp, #8
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
 8002720:	6039      	str	r1, [r7, #0]
	if(HAL_FDCAN_AddMessageToTxFifoQ(&comm->fdcan, &comm->TxHeader, payload) != HAL_OK)//
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	f103 0050 	add.w	r0, r3, #80	; 0x50
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	3304      	adds	r3, #4
 800272c:	683a      	ldr	r2, [r7, #0]
 800272e:	4619      	mov	r1, r3
 8002730:	f002 fe35 	bl	800539e <HAL_FDCAN_AddMessageToTxFifoQ>
 8002734:	4603      	mov	r3, r0
 8002736:	2b00      	cmp	r3, #0
 8002738:	d001      	beq.n	800273e <send_message+0x26>
		{
		  Error_Handler();
 800273a:	f000 fb63 	bl	8002e04 <Error_Handler>
		}
}
 800273e:	bf00      	nop
 8002740:	3708      	adds	r7, #8
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}

08002746 <process_received_message>:

int process_received_message(CommController *comm) {
 8002746:	b480      	push	{r7}
 8002748:	b085      	sub	sp, #20
 800274a:	af00      	add	r7, sp, #0
 800274c:	6078      	str	r0, [r7, #4]

	int flag = 0;
 800274e:	2300      	movs	r3, #0
 8002750:	60fb      	str	r3, [r7, #12]
	if (comm->RxHeader.Identifier == DEVICE_ID) {  //simple logic for now, its a flag to send a message back from the device
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002756:	2b20      	cmp	r3, #32
 8002758:	d101      	bne.n	800275e <process_received_message+0x18>
		flag = 1;
 800275a:	2301      	movs	r3, #1
 800275c:	60fb      	str	r3, [r7, #12]
	}
	return flag;
 800275e:	68fb      	ldr	r3, [r7, #12]
}
 8002760:	4618      	mov	r0, r3
 8002762:	3714      	adds	r7, #20
 8002764:	46bd      	mov	sp, r7
 8002766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276a:	4770      	bx	lr

0800276c <ADC_init>:
#include "contact_sensors.h"
#include "configuration.h"
#include "adc.h"
#include "dma.h"

void ADC_init(ADC_HandleTypeDef *adc, ContactSensors *sensors){
 800276c:	b580      	push	{r7, lr}
 800276e:	b082      	sub	sp, #8
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
 8002774:	6039      	str	r1, [r7, #0]
	sensors->adc = adc;
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	687a      	ldr	r2, [r7, #4]
 800277a:	621a      	str	r2, [r3, #32]
	memset(sensors->adcValues , 0 , sizeof(sensors->adcValues));
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	2220      	movs	r2, #32
 8002780:	2100      	movs	r1, #0
 8002782:	4618      	mov	r0, r3
 8002784:	f006 ffb2 	bl	80096ec <memset>
	HAL_ADC_Start_DMA(sensors->adc, sensors->adcValues, NUMBER_OF_SENSORS);
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	6a1b      	ldr	r3, [r3, #32]
 800278c:	6839      	ldr	r1, [r7, #0]
 800278e:	2208      	movs	r2, #8
 8002790:	4618      	mov	r0, r3
 8002792:	f001 fa4d 	bl	8003c30 <HAL_ADC_Start_DMA>
}
 8002796:	bf00      	nop
 8002798:	3708      	adds	r7, #8
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}

0800279e <ADC_update_payload>:


void ADC_update_payload(ContactSensors *sensors) {
 800279e:	b480      	push	{r7}
 80027a0:	b085      	sub	sp, #20
 80027a2:	af00      	add	r7, sp, #0
 80027a4:	6078      	str	r0, [r7, #4]
    // Pointer to the current position in the payload
    uint8_t *payloadPtr = sensors->payload;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	3324      	adds	r3, #36	; 0x24
 80027aa:	60fb      	str	r3, [r7, #12]

    // Iterate through each ADC value
    for (int i = 0; i < NUMBER_OF_SENSORS; i++) {
 80027ac:	2300      	movs	r3, #0
 80027ae:	60bb      	str	r3, [r7, #8]
 80027b0:	e02d      	b.n	800280e <ADC_update_payload+0x70>
        // Extract each byte from the 32-bit ADC value and flip the MSB for the most significant byte
        *payloadPtr++ = ((sensors->adcValues[i] >> 24) & 0xFF) ^ 0x80;  // MSB with flipped bit
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	68ba      	ldr	r2, [r7, #8]
 80027b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027ba:	0e1b      	lsrs	r3, r3, #24
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	68fa      	ldr	r2, [r7, #12]
 80027c0:	1c51      	adds	r1, r2, #1
 80027c2:	60f9      	str	r1, [r7, #12]
 80027c4:	f083 037f 	eor.w	r3, r3, #127	; 0x7f
 80027c8:	43db      	mvns	r3, r3
 80027ca:	b2db      	uxtb	r3, r3
 80027cc:	7013      	strb	r3, [r2, #0]
        *payloadPtr++ = (sensors->adcValues[i] >> 16) & 0xFF;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	68ba      	ldr	r2, [r7, #8]
 80027d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027d6:	0c19      	lsrs	r1, r3, #16
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	1c5a      	adds	r2, r3, #1
 80027dc:	60fa      	str	r2, [r7, #12]
 80027de:	b2ca      	uxtb	r2, r1
 80027e0:	701a      	strb	r2, [r3, #0]
        *payloadPtr++ = (sensors->adcValues[i] >> 8) & 0xFF;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	68ba      	ldr	r2, [r7, #8]
 80027e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027ea:	0a19      	lsrs	r1, r3, #8
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	1c5a      	adds	r2, r3, #1
 80027f0:	60fa      	str	r2, [r7, #12]
 80027f2:	b2ca      	uxtb	r2, r1
 80027f4:	701a      	strb	r2, [r3, #0]
        *payloadPtr++ = sensors->adcValues[i] & 0xFF;                    // LSB
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	68ba      	ldr	r2, [r7, #8]
 80027fa:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	1c5a      	adds	r2, r3, #1
 8002802:	60fa      	str	r2, [r7, #12]
 8002804:	b2ca      	uxtb	r2, r1
 8002806:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < NUMBER_OF_SENSORS; i++) {
 8002808:	68bb      	ldr	r3, [r7, #8]
 800280a:	3301      	adds	r3, #1
 800280c:	60bb      	str	r3, [r7, #8]
 800280e:	68bb      	ldr	r3, [r7, #8]
 8002810:	2b07      	cmp	r3, #7
 8002812:	ddce      	ble.n	80027b2 <ADC_update_payload+0x14>
    }
}
 8002814:	bf00      	nop
 8002816:	bf00      	nop
 8002818:	3714      	adds	r7, #20
 800281a:	46bd      	mov	sp, r7
 800281c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002820:	4770      	bx	lr
	...

08002824 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b082      	sub	sp, #8
 8002828:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800282a:	4b12      	ldr	r3, [pc, #72]	; (8002874 <MX_DMA_Init+0x50>)
 800282c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800282e:	4a11      	ldr	r2, [pc, #68]	; (8002874 <MX_DMA_Init+0x50>)
 8002830:	f043 0304 	orr.w	r3, r3, #4
 8002834:	6493      	str	r3, [r2, #72]	; 0x48
 8002836:	4b0f      	ldr	r3, [pc, #60]	; (8002874 <MX_DMA_Init+0x50>)
 8002838:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800283a:	f003 0304 	and.w	r3, r3, #4
 800283e:	607b      	str	r3, [r7, #4]
 8002840:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002842:	4b0c      	ldr	r3, [pc, #48]	; (8002874 <MX_DMA_Init+0x50>)
 8002844:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002846:	4a0b      	ldr	r2, [pc, #44]	; (8002874 <MX_DMA_Init+0x50>)
 8002848:	f043 0301 	orr.w	r3, r3, #1
 800284c:	6493      	str	r3, [r2, #72]	; 0x48
 800284e:	4b09      	ldr	r3, [pc, #36]	; (8002874 <MX_DMA_Init+0x50>)
 8002850:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002852:	f003 0301 	and.w	r3, r3, #1
 8002856:	603b      	str	r3, [r7, #0]
 8002858:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800285a:	2200      	movs	r2, #0
 800285c:	2100      	movs	r1, #0
 800285e:	200b      	movs	r0, #11
 8002860:	f002 f8e9 	bl	8004a36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002864:	200b      	movs	r0, #11
 8002866:	f002 f900 	bl	8004a6a <HAL_NVIC_EnableIRQ>

}
 800286a:	bf00      	nop
 800286c:	3708      	adds	r7, #8
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop
 8002874:	40021000 	.word	0x40021000

08002878 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800287c:	4b20      	ldr	r3, [pc, #128]	; (8002900 <MX_FDCAN1_Init+0x88>)
 800287e:	4a21      	ldr	r2, [pc, #132]	; (8002904 <MX_FDCAN1_Init+0x8c>)
 8002880:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8002882:	4b1f      	ldr	r3, [pc, #124]	; (8002900 <MX_FDCAN1_Init+0x88>)
 8002884:	2200      	movs	r2, #0
 8002886:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_NO_BRS;
 8002888:	4b1d      	ldr	r3, [pc, #116]	; (8002900 <MX_FDCAN1_Init+0x88>)
 800288a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800288e:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8002890:	4b1b      	ldr	r3, [pc, #108]	; (8002900 <MX_FDCAN1_Init+0x88>)
 8002892:	2200      	movs	r2, #0
 8002894:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8002896:	4b1a      	ldr	r3, [pc, #104]	; (8002900 <MX_FDCAN1_Init+0x88>)
 8002898:	2200      	movs	r2, #0
 800289a:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800289c:	4b18      	ldr	r3, [pc, #96]	; (8002900 <MX_FDCAN1_Init+0x88>)
 800289e:	2200      	movs	r2, #0
 80028a0:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80028a2:	4b17      	ldr	r3, [pc, #92]	; (8002900 <MX_FDCAN1_Init+0x88>)
 80028a4:	2200      	movs	r2, #0
 80028a6:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 80028a8:	4b15      	ldr	r3, [pc, #84]	; (8002900 <MX_FDCAN1_Init+0x88>)
 80028aa:	2201      	movs	r2, #1
 80028ac:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 2;
 80028ae:	4b14      	ldr	r3, [pc, #80]	; (8002900 <MX_FDCAN1_Init+0x88>)
 80028b0:	2202      	movs	r2, #2
 80028b2:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 107;
 80028b4:	4b12      	ldr	r3, [pc, #72]	; (8002900 <MX_FDCAN1_Init+0x88>)
 80028b6:	226b      	movs	r2, #107	; 0x6b
 80028b8:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 36;
 80028ba:	4b11      	ldr	r3, [pc, #68]	; (8002900 <MX_FDCAN1_Init+0x88>)
 80028bc:	2224      	movs	r2, #36	; 0x24
 80028be:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 6;
 80028c0:	4b0f      	ldr	r3, [pc, #60]	; (8002900 <MX_FDCAN1_Init+0x88>)
 80028c2:	2206      	movs	r2, #6
 80028c4:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 9;
 80028c6:	4b0e      	ldr	r3, [pc, #56]	; (8002900 <MX_FDCAN1_Init+0x88>)
 80028c8:	2209      	movs	r2, #9
 80028ca:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 15;
 80028cc:	4b0c      	ldr	r3, [pc, #48]	; (8002900 <MX_FDCAN1_Init+0x88>)
 80028ce:	220f      	movs	r2, #15
 80028d0:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 9;
 80028d2:	4b0b      	ldr	r3, [pc, #44]	; (8002900 <MX_FDCAN1_Init+0x88>)
 80028d4:	2209      	movs	r2, #9
 80028d6:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 80028d8:	4b09      	ldr	r3, [pc, #36]	; (8002900 <MX_FDCAN1_Init+0x88>)
 80028da:	2201      	movs	r2, #1
 80028dc:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 80028de:	4b08      	ldr	r3, [pc, #32]	; (8002900 <MX_FDCAN1_Init+0x88>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80028e4:	4b06      	ldr	r3, [pc, #24]	; (8002900 <MX_FDCAN1_Init+0x88>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80028ea:	4805      	ldr	r0, [pc, #20]	; (8002900 <MX_FDCAN1_Init+0x88>)
 80028ec:	f002 fb4a 	bl	8004f84 <HAL_FDCAN_Init>
 80028f0:	4603      	mov	r3, r0
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d001      	beq.n	80028fa <MX_FDCAN1_Init+0x82>
  {
    Error_Handler();
 80028f6:	f000 fa85 	bl	8002e04 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80028fa:	bf00      	nop
 80028fc:	bd80      	pop	{r7, pc}
 80028fe:	bf00      	nop
 8002900:	20000144 	.word	0x20000144
 8002904:	40006400 	.word	0x40006400

08002908 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b09e      	sub	sp, #120	; 0x78
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002910:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002914:	2200      	movs	r2, #0
 8002916:	601a      	str	r2, [r3, #0]
 8002918:	605a      	str	r2, [r3, #4]
 800291a:	609a      	str	r2, [r3, #8]
 800291c:	60da      	str	r2, [r3, #12]
 800291e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002920:	f107 0310 	add.w	r3, r7, #16
 8002924:	2254      	movs	r2, #84	; 0x54
 8002926:	2100      	movs	r1, #0
 8002928:	4618      	mov	r0, r3
 800292a:	f006 fedf 	bl	80096ec <memset>
  if(fdcanHandle->Instance==FDCAN1)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4a24      	ldr	r2, [pc, #144]	; (80029c4 <HAL_FDCAN_MspInit+0xbc>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d141      	bne.n	80029bc <HAL_FDCAN_MspInit+0xb4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002938:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800293c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 800293e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002942:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002944:	f107 0310 	add.w	r3, r7, #16
 8002948:	4618      	mov	r0, r3
 800294a:	f005 f81b 	bl	8007984 <HAL_RCCEx_PeriphCLKConfig>
 800294e:	4603      	mov	r3, r0
 8002950:	2b00      	cmp	r3, #0
 8002952:	d001      	beq.n	8002958 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8002954:	f000 fa56 	bl	8002e04 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8002958:	4b1b      	ldr	r3, [pc, #108]	; (80029c8 <HAL_FDCAN_MspInit+0xc0>)
 800295a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800295c:	4a1a      	ldr	r2, [pc, #104]	; (80029c8 <HAL_FDCAN_MspInit+0xc0>)
 800295e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002962:	6593      	str	r3, [r2, #88]	; 0x58
 8002964:	4b18      	ldr	r3, [pc, #96]	; (80029c8 <HAL_FDCAN_MspInit+0xc0>)
 8002966:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002968:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800296c:	60fb      	str	r3, [r7, #12]
 800296e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002970:	4b15      	ldr	r3, [pc, #84]	; (80029c8 <HAL_FDCAN_MspInit+0xc0>)
 8002972:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002974:	4a14      	ldr	r2, [pc, #80]	; (80029c8 <HAL_FDCAN_MspInit+0xc0>)
 8002976:	f043 0301 	orr.w	r3, r3, #1
 800297a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800297c:	4b12      	ldr	r3, [pc, #72]	; (80029c8 <HAL_FDCAN_MspInit+0xc0>)
 800297e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002980:	f003 0301 	and.w	r3, r3, #1
 8002984:	60bb      	str	r3, [r7, #8]
 8002986:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002988:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800298c:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800298e:	2302      	movs	r3, #2
 8002990:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002992:	2300      	movs	r3, #0
 8002994:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002996:	2300      	movs	r3, #0
 8002998:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800299a:	2309      	movs	r3, #9
 800299c:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800299e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80029a2:	4619      	mov	r1, r3
 80029a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029a8:	f003 f988 	bl	8005cbc <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 80029ac:	2200      	movs	r2, #0
 80029ae:	2100      	movs	r1, #0
 80029b0:	2015      	movs	r0, #21
 80029b2:	f002 f840 	bl	8004a36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80029b6:	2015      	movs	r0, #21
 80029b8:	f002 f857 	bl	8004a6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 80029bc:	bf00      	nop
 80029be:	3778      	adds	r7, #120	; 0x78
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}
 80029c4:	40006400 	.word	0x40006400
 80029c8:	40021000 	.word	0x40021000

080029cc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b088      	sub	sp, #32
 80029d0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029d2:	f107 030c 	add.w	r3, r7, #12
 80029d6:	2200      	movs	r2, #0
 80029d8:	601a      	str	r2, [r3, #0]
 80029da:	605a      	str	r2, [r3, #4]
 80029dc:	609a      	str	r2, [r3, #8]
 80029de:	60da      	str	r2, [r3, #12]
 80029e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80029e2:	4b1e      	ldr	r3, [pc, #120]	; (8002a5c <MX_GPIO_Init+0x90>)
 80029e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029e6:	4a1d      	ldr	r2, [pc, #116]	; (8002a5c <MX_GPIO_Init+0x90>)
 80029e8:	f043 0304 	orr.w	r3, r3, #4
 80029ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029ee:	4b1b      	ldr	r3, [pc, #108]	; (8002a5c <MX_GPIO_Init+0x90>)
 80029f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029f2:	f003 0304 	and.w	r3, r3, #4
 80029f6:	60bb      	str	r3, [r7, #8]
 80029f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80029fa:	4b18      	ldr	r3, [pc, #96]	; (8002a5c <MX_GPIO_Init+0x90>)
 80029fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029fe:	4a17      	ldr	r2, [pc, #92]	; (8002a5c <MX_GPIO_Init+0x90>)
 8002a00:	f043 0301 	orr.w	r3, r3, #1
 8002a04:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a06:	4b15      	ldr	r3, [pc, #84]	; (8002a5c <MX_GPIO_Init+0x90>)
 8002a08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a0a:	f003 0301 	and.w	r3, r3, #1
 8002a0e:	607b      	str	r3, [r7, #4]
 8002a10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a12:	4b12      	ldr	r3, [pc, #72]	; (8002a5c <MX_GPIO_Init+0x90>)
 8002a14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a16:	4a11      	ldr	r2, [pc, #68]	; (8002a5c <MX_GPIO_Init+0x90>)
 8002a18:	f043 0302 	orr.w	r3, r3, #2
 8002a1c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a1e:	4b0f      	ldr	r3, [pc, #60]	; (8002a5c <MX_GPIO_Init+0x90>)
 8002a20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a22:	f003 0302 	and.w	r3, r3, #2
 8002a26:	603b      	str	r3, [r7, #0]
 8002a28:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_RESET);
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002a30:	480b      	ldr	r0, [pc, #44]	; (8002a60 <MX_GPIO_Init+0x94>)
 8002a32:	f003 fac5 	bl	8005fc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_G_Pin;
 8002a36:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a3a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a40:	2300      	movs	r3, #0
 8002a42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a44:	2300      	movs	r3, #0
 8002a46:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_G_GPIO_Port, &GPIO_InitStruct);
 8002a48:	f107 030c 	add.w	r3, r7, #12
 8002a4c:	4619      	mov	r1, r3
 8002a4e:	4804      	ldr	r0, [pc, #16]	; (8002a60 <MX_GPIO_Init+0x94>)
 8002a50:	f003 f934 	bl	8005cbc <HAL_GPIO_Init>

}
 8002a54:	bf00      	nop
 8002a56:	3720      	adds	r7, #32
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}
 8002a5c:	40021000 	.word	0x40021000
 8002a60:	48000800 	.word	0x48000800

08002a64 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002a68:	4b1e      	ldr	r3, [pc, #120]	; (8002ae4 <MX_I2C1_Init+0x80>)
 8002a6a:	4a1f      	ldr	r2, [pc, #124]	; (8002ae8 <MX_I2C1_Init+0x84>)
 8002a6c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0070215B;
 8002a6e:	4b1d      	ldr	r3, [pc, #116]	; (8002ae4 <MX_I2C1_Init+0x80>)
 8002a70:	4a1e      	ldr	r2, [pc, #120]	; (8002aec <MX_I2C1_Init+0x88>)
 8002a72:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002a74:	4b1b      	ldr	r3, [pc, #108]	; (8002ae4 <MX_I2C1_Init+0x80>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002a7a:	4b1a      	ldr	r3, [pc, #104]	; (8002ae4 <MX_I2C1_Init+0x80>)
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002a80:	4b18      	ldr	r3, [pc, #96]	; (8002ae4 <MX_I2C1_Init+0x80>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002a86:	4b17      	ldr	r3, [pc, #92]	; (8002ae4 <MX_I2C1_Init+0x80>)
 8002a88:	2200      	movs	r2, #0
 8002a8a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002a8c:	4b15      	ldr	r3, [pc, #84]	; (8002ae4 <MX_I2C1_Init+0x80>)
 8002a8e:	2200      	movs	r2, #0
 8002a90:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002a92:	4b14      	ldr	r3, [pc, #80]	; (8002ae4 <MX_I2C1_Init+0x80>)
 8002a94:	2200      	movs	r2, #0
 8002a96:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002a98:	4b12      	ldr	r3, [pc, #72]	; (8002ae4 <MX_I2C1_Init+0x80>)
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002a9e:	4811      	ldr	r0, [pc, #68]	; (8002ae4 <MX_I2C1_Init+0x80>)
 8002aa0:	f003 faa6 	bl	8005ff0 <HAL_I2C_Init>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d001      	beq.n	8002aae <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002aaa:	f000 f9ab 	bl	8002e04 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002aae:	2100      	movs	r1, #0
 8002ab0:	480c      	ldr	r0, [pc, #48]	; (8002ae4 <MX_I2C1_Init+0x80>)
 8002ab2:	f004 f8f7 	bl	8006ca4 <HAL_I2CEx_ConfigAnalogFilter>
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d001      	beq.n	8002ac0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002abc:	f000 f9a2 	bl	8002e04 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002ac0:	2100      	movs	r1, #0
 8002ac2:	4808      	ldr	r0, [pc, #32]	; (8002ae4 <MX_I2C1_Init+0x80>)
 8002ac4:	f004 f939 	bl	8006d3a <HAL_I2CEx_ConfigDigitalFilter>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d001      	beq.n	8002ad2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002ace:	f000 f999 	bl	8002e04 <Error_Handler>
  }

  /** I2C Fast mode Plus enable
  */
  __HAL_SYSCFG_FASTMODEPLUS_ENABLE(I2C_FASTMODEPLUS_I2C1);
 8002ad2:	4b07      	ldr	r3, [pc, #28]	; (8002af0 <MX_I2C1_Init+0x8c>)
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	4a06      	ldr	r2, [pc, #24]	; (8002af0 <MX_I2C1_Init+0x8c>)
 8002ad8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002adc:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002ade:	bf00      	nop
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop
 8002ae4:	200001a8 	.word	0x200001a8
 8002ae8:	40005400 	.word	0x40005400
 8002aec:	0070215b 	.word	0x0070215b
 8002af0:	40010000 	.word	0x40010000

08002af4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b0a0      	sub	sp, #128	; 0x80
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002afc:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002b00:	2200      	movs	r2, #0
 8002b02:	601a      	str	r2, [r3, #0]
 8002b04:	605a      	str	r2, [r3, #4]
 8002b06:	609a      	str	r2, [r3, #8]
 8002b08:	60da      	str	r2, [r3, #12]
 8002b0a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002b0c:	f107 0318 	add.w	r3, r7, #24
 8002b10:	2254      	movs	r2, #84	; 0x54
 8002b12:	2100      	movs	r1, #0
 8002b14:	4618      	mov	r0, r3
 8002b16:	f006 fde9 	bl	80096ec <memset>
  if(i2cHandle->Instance==I2C1)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4a2d      	ldr	r2, [pc, #180]	; (8002bd4 <HAL_I2C_MspInit+0xe0>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d153      	bne.n	8002bcc <HAL_I2C_MspInit+0xd8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002b24:	2340      	movs	r3, #64	; 0x40
 8002b26:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002b2c:	f107 0318 	add.w	r3, r7, #24
 8002b30:	4618      	mov	r0, r3
 8002b32:	f004 ff27 	bl	8007984 <HAL_RCCEx_PeriphCLKConfig>
 8002b36:	4603      	mov	r3, r0
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d001      	beq.n	8002b40 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002b3c:	f000 f962 	bl	8002e04 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b40:	4b25      	ldr	r3, [pc, #148]	; (8002bd8 <HAL_I2C_MspInit+0xe4>)
 8002b42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b44:	4a24      	ldr	r2, [pc, #144]	; (8002bd8 <HAL_I2C_MspInit+0xe4>)
 8002b46:	f043 0301 	orr.w	r3, r3, #1
 8002b4a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b4c:	4b22      	ldr	r3, [pc, #136]	; (8002bd8 <HAL_I2C_MspInit+0xe4>)
 8002b4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b50:	f003 0301 	and.w	r3, r3, #1
 8002b54:	617b      	str	r3, [r7, #20]
 8002b56:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b58:	4b1f      	ldr	r3, [pc, #124]	; (8002bd8 <HAL_I2C_MspInit+0xe4>)
 8002b5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b5c:	4a1e      	ldr	r2, [pc, #120]	; (8002bd8 <HAL_I2C_MspInit+0xe4>)
 8002b5e:	f043 0302 	orr.w	r3, r3, #2
 8002b62:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b64:	4b1c      	ldr	r3, [pc, #112]	; (8002bd8 <HAL_I2C_MspInit+0xe4>)
 8002b66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b68:	f003 0302 	and.w	r3, r3, #2
 8002b6c:	613b      	str	r3, [r7, #16]
 8002b6e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002b70:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002b74:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b76:	2312      	movs	r3, #18
 8002b78:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002b82:	2304      	movs	r3, #4
 8002b84:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b86:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002b8a:	4619      	mov	r1, r3
 8002b8c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b90:	f003 f894 	bl	8005cbc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002b94:	2380      	movs	r3, #128	; 0x80
 8002b96:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b98:	2312      	movs	r3, #18
 8002b9a:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002ba4:	2304      	movs	r3, #4
 8002ba6:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ba8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002bac:	4619      	mov	r1, r3
 8002bae:	480b      	ldr	r0, [pc, #44]	; (8002bdc <HAL_I2C_MspInit+0xe8>)
 8002bb0:	f003 f884 	bl	8005cbc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002bb4:	4b08      	ldr	r3, [pc, #32]	; (8002bd8 <HAL_I2C_MspInit+0xe4>)
 8002bb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bb8:	4a07      	ldr	r2, [pc, #28]	; (8002bd8 <HAL_I2C_MspInit+0xe4>)
 8002bba:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002bbe:	6593      	str	r3, [r2, #88]	; 0x58
 8002bc0:	4b05      	ldr	r3, [pc, #20]	; (8002bd8 <HAL_I2C_MspInit+0xe4>)
 8002bc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bc4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002bc8:	60fb      	str	r3, [r7, #12]
 8002bca:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002bcc:	bf00      	nop
 8002bce:	3780      	adds	r7, #128	; 0x80
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}
 8002bd4:	40005400 	.word	0x40005400
 8002bd8:	40021000 	.word	0x40021000
 8002bdc:	48000400 	.word	0x48000400

08002be0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002be4:	f000 fbad 	bl	8003342 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002be8:	f000 f87c 	bl	8002ce4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002bec:	f7ff feee 	bl	80029cc <MX_GPIO_Init>
  MX_DMA_Init();
 8002bf0:	f7ff fe18 	bl	8002824 <MX_DMA_Init>
  MX_ADC2_Init();
 8002bf4:	f7fd fdc0 	bl	8000778 <MX_ADC2_Init>
  MX_I2C1_Init();
 8002bf8:	f7ff ff34 	bl	8002a64 <MX_I2C1_Init>
  MX_UART4_Init();
 8002bfc:	f000 fa32 	bl	8003064 <MX_UART4_Init>
  MX_USART3_UART_Init();
 8002c00:	f000 fa7c 	bl	80030fc <MX_USART3_UART_Init>
  MX_TIM3_Init();
 8002c04:	f000 f9b8 	bl	8002f78 <MX_TIM3_Init>
  MX_FDCAN1_Init();
 8002c08:	f7ff fe36 	bl	8002878 <MX_FDCAN1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim3);
 8002c0c:	482a      	ldr	r0, [pc, #168]	; (8002cb8 <main+0xd8>)
 8002c0e:	f005 f95f 	bl	8007ed0 <HAL_TIM_Base_Start_IT>
  comm_controller_init(&hfdcan1 , &comm_controller);
 8002c12:	492a      	ldr	r1, [pc, #168]	; (8002cbc <main+0xdc>)
 8002c14:	482a      	ldr	r0, [pc, #168]	; (8002cc0 <main+0xe0>)
 8002c16:	f7ff fd02 	bl	800261e <comm_controller_init>
  soul_sense.imu = &imu;
 8002c1a:	4b2a      	ldr	r3, [pc, #168]	; (8002cc4 <main+0xe4>)
 8002c1c:	4a2a      	ldr	r2, [pc, #168]	; (8002cc8 <main+0xe8>)
 8002c1e:	641a      	str	r2, [r3, #64]	; 0x40
  soul_sense.contact_sensors = &contact_sensors;
 8002c20:	4b28      	ldr	r3, [pc, #160]	; (8002cc4 <main+0xe4>)
 8002c22:	4a2a      	ldr	r2, [pc, #168]	; (8002ccc <main+0xec>)
 8002c24:	645a      	str	r2, [r3, #68]	; 0x44
  soul_sense.version = &fw_version;
 8002c26:	4b27      	ldr	r3, [pc, #156]	; (8002cc4 <main+0xe4>)
 8002c28:	4a29      	ldr	r2, [pc, #164]	; (8002cd0 <main+0xf0>)
 8002c2a:	649a      	str	r2, [r3, #72]	; 0x48
  soul_init(&soul_sense , &hi2c1 , &hadc2);
 8002c2c:	4a29      	ldr	r2, [pc, #164]	; (8002cd4 <main+0xf4>)
 8002c2e:	492a      	ldr	r1, [pc, #168]	; (8002cd8 <main+0xf8>)
 8002c30:	4824      	ldr	r0, [pc, #144]	; (8002cc4 <main+0xe4>)
 8002c32:	f7fd fd26 	bl	8000682 <soul_init>
  currentState = IDLE;
 8002c36:	4b29      	ldr	r3, [pc, #164]	; (8002cdc <main+0xfc>)
 8002c38:	2200      	movs	r2, #0
 8002c3a:	701a      	strb	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  switch(currentState) {
 8002c3c:	4b27      	ldr	r3, [pc, #156]	; (8002cdc <main+0xfc>)
 8002c3e:	781b      	ldrb	r3, [r3, #0]
 8002c40:	2b03      	cmp	r3, #3
 8002c42:	d014      	beq.n	8002c6e <main+0x8e>
 8002c44:	2b03      	cmp	r3, #3
 8002c46:	dc31      	bgt.n	8002cac <main+0xcc>
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d033      	beq.n	8002cb4 <main+0xd4>
 8002c4c:	2b01      	cmp	r3, #1
 8002c4e:	d12d      	bne.n	8002cac <main+0xcc>
		  	  break;


	      case READ_IMU:
	    	  //TODO more checking
	    	  if (soul_sense.imu->errInit == BNO_OK )  imu_read_data(soul_sense.imu); //checks that the imu has been properly initialized.
 8002c50:	4b1c      	ldr	r3, [pc, #112]	; (8002cc4 <main+0xe4>)
 8002c52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c54:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d104      	bne.n	8002c66 <main+0x86>
 8002c5c:	4b19      	ldr	r3, [pc, #100]	; (8002cc4 <main+0xe4>)
 8002c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c60:	4618      	mov	r0, r3
 8002c62:	f7fd fc8b 	bl	800057c <imu_read_data>
	    	  currentState = IDLE;
 8002c66:	4b1d      	ldr	r3, [pc, #116]	; (8002cdc <main+0xfc>)
 8002c68:	2200      	movs	r2, #0
 8002c6a:	701a      	strb	r2, [r3, #0]
	          break;
 8002c6c:	e023      	b.n	8002cb6 <main+0xd6>


	      case RECEIVE_N_TRANSMIT:
	    	  if(process_received_message(&comm_controller)){  //received a request to send data
 8002c6e:	4813      	ldr	r0, [pc, #76]	; (8002cbc <main+0xdc>)
 8002c70:	f7ff fd69 	bl	8002746 <process_received_message>
 8002c74:	4603      	mov	r3, r0
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d00f      	beq.n	8002c9a <main+0xba>
	    		  soul_update_payload(&soul_sense);  //converting the data into byte array
 8002c7a:	4812      	ldr	r0, [pc, #72]	; (8002cc4 <main+0xe4>)
 8002c7c:	f7fd fd22 	bl	80006c4 <soul_update_payload>
				  send_message(&comm_controller, soul_sense.payload);  //sending the byte array
 8002c80:	4910      	ldr	r1, [pc, #64]	; (8002cc4 <main+0xe4>)
 8002c82:	480e      	ldr	r0, [pc, #56]	; (8002cbc <main+0xdc>)
 8002c84:	f7ff fd48 	bl	8002718 <send_message>
				  memset(comm_controller.RxData, 0 , RX_BUFFER_SIZE);  //deleting used content from RxData buffer
 8002c88:	2240      	movs	r2, #64	; 0x40
 8002c8a:	2100      	movs	r1, #0
 8002c8c:	4814      	ldr	r0, [pc, #80]	; (8002ce0 <main+0x100>)
 8002c8e:	f006 fd2d 	bl	80096ec <memset>
				  currentState = IDLE;
 8002c92:	4b12      	ldr	r3, [pc, #72]	; (8002cdc <main+0xfc>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	701a      	strb	r2, [r3, #0]
	    	  else {
	    		  currentState = IDLE;
	    		  memset(comm_controller.RxData, 0 , RX_BUFFER_SIZE);
	    	  }

	          break;
 8002c98:	e00d      	b.n	8002cb6 <main+0xd6>
	    		  currentState = IDLE;
 8002c9a:	4b10      	ldr	r3, [pc, #64]	; (8002cdc <main+0xfc>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	701a      	strb	r2, [r3, #0]
	    		  memset(comm_controller.RxData, 0 , RX_BUFFER_SIZE);
 8002ca0:	2240      	movs	r2, #64	; 0x40
 8002ca2:	2100      	movs	r1, #0
 8002ca4:	480e      	ldr	r0, [pc, #56]	; (8002ce0 <main+0x100>)
 8002ca6:	f006 fd21 	bl	80096ec <memset>
	          break;
 8002caa:	e004      	b.n	8002cb6 <main+0xd6>


	      default:
	          // Handle any unexpected state
	    	  currentState = IDLE;
 8002cac:	4b0b      	ldr	r3, [pc, #44]	; (8002cdc <main+0xfc>)
 8002cae:	2200      	movs	r2, #0
 8002cb0:	701a      	strb	r2, [r3, #0]
	          break;
 8002cb2:	e000      	b.n	8002cb6 <main+0xd6>
		  	  break;
 8002cb4:	bf00      	nop
	  switch(currentState) {
 8002cb6:	e7c1      	b.n	8002c3c <main+0x5c>
 8002cb8:	200003ec 	.word	0x200003ec
 8002cbc:	20000244 	.word	0x20000244
 8002cc0:	20000144 	.word	0x20000144
 8002cc4:	200001f8 	.word	0x200001f8
 8002cc8:	20000354 	.word	0x20000354
 8002ccc:	200003a0 	.word	0x200003a0
 8002cd0:	200003e4 	.word	0x200003e4
 8002cd4:	20000078 	.word	0x20000078
 8002cd8:	200001a8 	.word	0x200001a8
 8002cdc:	200001f4 	.word	0x200001f4
 8002ce0:	20000310 	.word	0x20000310

08002ce4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b094      	sub	sp, #80	; 0x50
 8002ce8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002cea:	f107 0318 	add.w	r3, r7, #24
 8002cee:	2238      	movs	r2, #56	; 0x38
 8002cf0:	2100      	movs	r1, #0
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	f006 fcfa 	bl	80096ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002cf8:	1d3b      	adds	r3, r7, #4
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	601a      	str	r2, [r3, #0]
 8002cfe:	605a      	str	r2, [r3, #4]
 8002d00:	609a      	str	r2, [r3, #8]
 8002d02:	60da      	str	r2, [r3, #12]
 8002d04:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002d06:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002d0a:	f004 f863 	bl	8006dd4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002d0e:	2302      	movs	r3, #2
 8002d10:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002d12:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002d16:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002d18:	2340      	movs	r3, #64	; 0x40
 8002d1a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002d1c:	2302      	movs	r3, #2
 8002d1e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002d20:	2302      	movs	r3, #2
 8002d22:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8002d24:	2301      	movs	r3, #1
 8002d26:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 18;
 8002d28:	2312      	movs	r3, #18
 8002d2a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002d2c:	2302      	movs	r3, #2
 8002d2e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002d30:	2302      	movs	r3, #2
 8002d32:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002d34:	2302      	movs	r3, #2
 8002d36:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002d38:	f107 0318 	add.w	r3, r7, #24
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f004 f8ed 	bl	8006f1c <HAL_RCC_OscConfig>
 8002d42:	4603      	mov	r3, r0
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d001      	beq.n	8002d4c <SystemClock_Config+0x68>
  {
    Error_Handler();
 8002d48:	f000 f85c 	bl	8002e04 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002d4c:	230f      	movs	r3, #15
 8002d4e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002d50:	2303      	movs	r3, #3
 8002d52:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002d54:	2300      	movs	r3, #0
 8002d56:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002d60:	1d3b      	adds	r3, r7, #4
 8002d62:	2104      	movs	r1, #4
 8002d64:	4618      	mov	r0, r3
 8002d66:	f004 fbf1 	bl	800754c <HAL_RCC_ClockConfig>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d001      	beq.n	8002d74 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8002d70:	f000 f848 	bl	8002e04 <Error_Handler>
  }
}
 8002d74:	bf00      	nop
 8002d76:	3750      	adds	r7, #80	; 0x50
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}

08002d7c <HAL_FDCAN_RxFifo0Callback>:

/* USER CODE BEGIN 4 */
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b082      	sub	sp, #8
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
 8002d84:	6039      	str	r1, [r7, #0]
	if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET)
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	f003 0301 	and.w	r3, r3, #1
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d00a      	beq.n	8002da6 <HAL_FDCAN_RxFifo0Callback+0x2a>
	{
		if (HAL_FDCAN_GetRxMessage(&comm_controller.fdcan, FDCAN_RX_FIFO0, &comm_controller.RxHeader, comm_controller.RxData) != HAL_OK)
 8002d90:	4b0d      	ldr	r3, [pc, #52]	; (8002dc8 <HAL_FDCAN_RxFifo0Callback+0x4c>)
 8002d92:	4a0e      	ldr	r2, [pc, #56]	; (8002dcc <HAL_FDCAN_RxFifo0Callback+0x50>)
 8002d94:	2140      	movs	r1, #64	; 0x40
 8002d96:	480e      	ldr	r0, [pc, #56]	; (8002dd0 <HAL_FDCAN_RxFifo0Callback+0x54>)
 8002d98:	f002 fb46 	bl	8005428 <HAL_FDCAN_GetRxMessage>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d001      	beq.n	8002da6 <HAL_FDCAN_RxFifo0Callback+0x2a>
		{
			Error_Handler();
 8002da2:	f000 f82f 	bl	8002e04 <Error_Handler>
		}
	}
	currentState = RECEIVE_N_TRANSMIT;
 8002da6:	4b0b      	ldr	r3, [pc, #44]	; (8002dd4 <HAL_FDCAN_RxFifo0Callback+0x58>)
 8002da8:	2203      	movs	r2, #3
 8002daa:	701a      	strb	r2, [r3, #0]
	if (HAL_FDCAN_ActivateNotification(&comm_controller.fdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 8002dac:	2200      	movs	r2, #0
 8002dae:	2101      	movs	r1, #1
 8002db0:	4807      	ldr	r0, [pc, #28]	; (8002dd0 <HAL_FDCAN_RxFifo0Callback+0x54>)
 8002db2:	f002 fc13 	bl	80055dc <HAL_FDCAN_ActivateNotification>
 8002db6:	4603      	mov	r3, r0
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d001      	beq.n	8002dc0 <HAL_FDCAN_RxFifo0Callback+0x44>
	{
		Error_Handler();
 8002dbc:	f000 f822 	bl	8002e04 <Error_Handler>
	}
}
 8002dc0:	bf00      	nop
 8002dc2:	3708      	adds	r7, #8
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	20000310 	.word	0x20000310
 8002dcc:	2000026c 	.word	0x2000026c
 8002dd0:	20000294 	.word	0x20000294
 8002dd4:	200001f4 	.word	0x200001f4

08002dd8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b083      	sub	sp, #12
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3){
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a05      	ldr	r2, [pc, #20]	; (8002dfc <HAL_TIM_PeriodElapsedCallback+0x24>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d102      	bne.n	8002df0 <HAL_TIM_PeriodElapsedCallback+0x18>
		currentState = READ_IMU;
 8002dea:	4b05      	ldr	r3, [pc, #20]	; (8002e00 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8002dec:	2201      	movs	r2, #1
 8002dee:	701a      	strb	r2, [r3, #0]

	}
}
 8002df0:	bf00      	nop
 8002df2:	370c      	adds	r7, #12
 8002df4:	46bd      	mov	sp, r7
 8002df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfa:	4770      	bx	lr
 8002dfc:	40000400 	.word	0x40000400
 8002e00:	200001f4 	.word	0x200001f4

08002e04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e04:	b480      	push	{r7}
 8002e06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e08:	b672      	cpsid	i
}
 8002e0a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e0c:	e7fe      	b.n	8002e0c <Error_Handler+0x8>
	...

08002e10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e10:	b480      	push	{r7}
 8002e12:	b083      	sub	sp, #12
 8002e14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e16:	4b0f      	ldr	r3, [pc, #60]	; (8002e54 <HAL_MspInit+0x44>)
 8002e18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e1a:	4a0e      	ldr	r2, [pc, #56]	; (8002e54 <HAL_MspInit+0x44>)
 8002e1c:	f043 0301 	orr.w	r3, r3, #1
 8002e20:	6613      	str	r3, [r2, #96]	; 0x60
 8002e22:	4b0c      	ldr	r3, [pc, #48]	; (8002e54 <HAL_MspInit+0x44>)
 8002e24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e26:	f003 0301 	and.w	r3, r3, #1
 8002e2a:	607b      	str	r3, [r7, #4]
 8002e2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e2e:	4b09      	ldr	r3, [pc, #36]	; (8002e54 <HAL_MspInit+0x44>)
 8002e30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e32:	4a08      	ldr	r2, [pc, #32]	; (8002e54 <HAL_MspInit+0x44>)
 8002e34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e38:	6593      	str	r3, [r2, #88]	; 0x58
 8002e3a:	4b06      	ldr	r3, [pc, #24]	; (8002e54 <HAL_MspInit+0x44>)
 8002e3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e42:	603b      	str	r3, [r7, #0]
 8002e44:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e46:	bf00      	nop
 8002e48:	370c      	adds	r7, #12
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr
 8002e52:	bf00      	nop
 8002e54:	40021000 	.word	0x40021000

08002e58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002e5c:	e7fe      	b.n	8002e5c <NMI_Handler+0x4>

08002e5e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e5e:	b480      	push	{r7}
 8002e60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e62:	e7fe      	b.n	8002e62 <HardFault_Handler+0x4>

08002e64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e64:	b480      	push	{r7}
 8002e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e68:	e7fe      	b.n	8002e68 <MemManage_Handler+0x4>

08002e6a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e6a:	b480      	push	{r7}
 8002e6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e6e:	e7fe      	b.n	8002e6e <BusFault_Handler+0x4>

08002e70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e70:	b480      	push	{r7}
 8002e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e74:	e7fe      	b.n	8002e74 <UsageFault_Handler+0x4>

08002e76 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e76:	b480      	push	{r7}
 8002e78:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e7a:	bf00      	nop
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e82:	4770      	bx	lr

08002e84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e84:	b480      	push	{r7}
 8002e86:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e88:	bf00      	nop
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e90:	4770      	bx	lr

08002e92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e92:	b480      	push	{r7}
 8002e94:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e96:	bf00      	nop
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9e:	4770      	bx	lr

08002ea0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ea4:	f000 faa0 	bl	80033e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ea8:	bf00      	nop
 8002eaa:	bd80      	pop	{r7, pc}

08002eac <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8002eb0:	4802      	ldr	r0, [pc, #8]	; (8002ebc <DMA1_Channel1_IRQHandler+0x10>)
 8002eb2:	f001 ff18 	bl	8004ce6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002eb6:	bf00      	nop
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	bf00      	nop
 8002ebc:	200000e4 	.word	0x200000e4

08002ec0 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8002ec4:	4802      	ldr	r0, [pc, #8]	; (8002ed0 <FDCAN1_IT0_IRQHandler+0x10>)
 8002ec6:	f002 fc6f 	bl	80057a8 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8002eca:	bf00      	nop
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	bf00      	nop
 8002ed0:	20000144 	.word	0x20000144

08002ed4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002ed8:	4802      	ldr	r0, [pc, #8]	; (8002ee4 <TIM3_IRQHandler+0x10>)
 8002eda:	f005 f871 	bl	8007fc0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002ede:	bf00      	nop
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	200003ec 	.word	0x200003ec

08002ee8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b086      	sub	sp, #24
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ef0:	4a14      	ldr	r2, [pc, #80]	; (8002f44 <_sbrk+0x5c>)
 8002ef2:	4b15      	ldr	r3, [pc, #84]	; (8002f48 <_sbrk+0x60>)
 8002ef4:	1ad3      	subs	r3, r2, r3
 8002ef6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002efc:	4b13      	ldr	r3, [pc, #76]	; (8002f4c <_sbrk+0x64>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d102      	bne.n	8002f0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002f04:	4b11      	ldr	r3, [pc, #68]	; (8002f4c <_sbrk+0x64>)
 8002f06:	4a12      	ldr	r2, [pc, #72]	; (8002f50 <_sbrk+0x68>)
 8002f08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002f0a:	4b10      	ldr	r3, [pc, #64]	; (8002f4c <_sbrk+0x64>)
 8002f0c:	681a      	ldr	r2, [r3, #0]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	4413      	add	r3, r2
 8002f12:	693a      	ldr	r2, [r7, #16]
 8002f14:	429a      	cmp	r2, r3
 8002f16:	d207      	bcs.n	8002f28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002f18:	f006 fc00 	bl	800971c <__errno>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	220c      	movs	r2, #12
 8002f20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002f22:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002f26:	e009      	b.n	8002f3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002f28:	4b08      	ldr	r3, [pc, #32]	; (8002f4c <_sbrk+0x64>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002f2e:	4b07      	ldr	r3, [pc, #28]	; (8002f4c <_sbrk+0x64>)
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	4413      	add	r3, r2
 8002f36:	4a05      	ldr	r2, [pc, #20]	; (8002f4c <_sbrk+0x64>)
 8002f38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	3718      	adds	r7, #24
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}
 8002f44:	20020000 	.word	0x20020000
 8002f48:	00000400 	.word	0x00000400
 8002f4c:	200003e8 	.word	0x200003e8
 8002f50:	200006a8 	.word	0x200006a8

08002f54 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002f54:	b480      	push	{r7}
 8002f56:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002f58:	4b06      	ldr	r3, [pc, #24]	; (8002f74 <SystemInit+0x20>)
 8002f5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f5e:	4a05      	ldr	r2, [pc, #20]	; (8002f74 <SystemInit+0x20>)
 8002f60:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002f64:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f68:	bf00      	nop
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f70:	4770      	bx	lr
 8002f72:	bf00      	nop
 8002f74:	e000ed00 	.word	0xe000ed00

08002f78 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b088      	sub	sp, #32
 8002f7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f7e:	f107 0310 	add.w	r3, r7, #16
 8002f82:	2200      	movs	r2, #0
 8002f84:	601a      	str	r2, [r3, #0]
 8002f86:	605a      	str	r2, [r3, #4]
 8002f88:	609a      	str	r2, [r3, #8]
 8002f8a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f8c:	1d3b      	adds	r3, r7, #4
 8002f8e:	2200      	movs	r2, #0
 8002f90:	601a      	str	r2, [r3, #0]
 8002f92:	605a      	str	r2, [r3, #4]
 8002f94:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002f96:	4b1e      	ldr	r3, [pc, #120]	; (8003010 <MX_TIM3_Init+0x98>)
 8002f98:	4a1e      	ldr	r2, [pc, #120]	; (8003014 <MX_TIM3_Init+0x9c>)
 8002f9a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 6399;
 8002f9c:	4b1c      	ldr	r3, [pc, #112]	; (8003010 <MX_TIM3_Init+0x98>)
 8002f9e:	f641 02ff 	movw	r2, #6399	; 0x18ff
 8002fa2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fa4:	4b1a      	ldr	r3, [pc, #104]	; (8003010 <MX_TIM3_Init+0x98>)
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 499;
 8002faa:	4b19      	ldr	r3, [pc, #100]	; (8003010 <MX_TIM3_Init+0x98>)
 8002fac:	f240 12f3 	movw	r2, #499	; 0x1f3
 8002fb0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002fb2:	4b17      	ldr	r3, [pc, #92]	; (8003010 <MX_TIM3_Init+0x98>)
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fb8:	4b15      	ldr	r3, [pc, #84]	; (8003010 <MX_TIM3_Init+0x98>)
 8002fba:	2200      	movs	r2, #0
 8002fbc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002fbe:	4814      	ldr	r0, [pc, #80]	; (8003010 <MX_TIM3_Init+0x98>)
 8002fc0:	f004 ff2e 	bl	8007e20 <HAL_TIM_Base_Init>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d001      	beq.n	8002fce <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8002fca:	f7ff ff1b 	bl	8002e04 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002fce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002fd2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002fd4:	f107 0310 	add.w	r3, r7, #16
 8002fd8:	4619      	mov	r1, r3
 8002fda:	480d      	ldr	r0, [pc, #52]	; (8003010 <MX_TIM3_Init+0x98>)
 8002fdc:	f005 f970 	bl	80082c0 <HAL_TIM_ConfigClockSource>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d001      	beq.n	8002fea <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8002fe6:	f7ff ff0d 	bl	8002e04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002fea:	2300      	movs	r3, #0
 8002fec:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002ff2:	1d3b      	adds	r3, r7, #4
 8002ff4:	4619      	mov	r1, r3
 8002ff6:	4806      	ldr	r0, [pc, #24]	; (8003010 <MX_TIM3_Init+0x98>)
 8002ff8:	f005 fbe4 	bl	80087c4 <HAL_TIMEx_MasterConfigSynchronization>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d001      	beq.n	8003006 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8003002:	f7ff feff 	bl	8002e04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003006:	bf00      	nop
 8003008:	3720      	adds	r7, #32
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}
 800300e:	bf00      	nop
 8003010:	200003ec 	.word	0x200003ec
 8003014:	40000400 	.word	0x40000400

08003018 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b084      	sub	sp, #16
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a0d      	ldr	r2, [pc, #52]	; (800305c <HAL_TIM_Base_MspInit+0x44>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d113      	bne.n	8003052 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800302a:	4b0d      	ldr	r3, [pc, #52]	; (8003060 <HAL_TIM_Base_MspInit+0x48>)
 800302c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800302e:	4a0c      	ldr	r2, [pc, #48]	; (8003060 <HAL_TIM_Base_MspInit+0x48>)
 8003030:	f043 0302 	orr.w	r3, r3, #2
 8003034:	6593      	str	r3, [r2, #88]	; 0x58
 8003036:	4b0a      	ldr	r3, [pc, #40]	; (8003060 <HAL_TIM_Base_MspInit+0x48>)
 8003038:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800303a:	f003 0302 	and.w	r3, r3, #2
 800303e:	60fb      	str	r3, [r7, #12]
 8003040:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003042:	2200      	movs	r2, #0
 8003044:	2100      	movs	r1, #0
 8003046:	201d      	movs	r0, #29
 8003048:	f001 fcf5 	bl	8004a36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800304c:	201d      	movs	r0, #29
 800304e:	f001 fd0c 	bl	8004a6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8003052:	bf00      	nop
 8003054:	3710      	adds	r7, #16
 8003056:	46bd      	mov	sp, r7
 8003058:	bd80      	pop	{r7, pc}
 800305a:	bf00      	nop
 800305c:	40000400 	.word	0x40000400
 8003060:	40021000 	.word	0x40021000

08003064 <MX_UART4_Init>:
UART_HandleTypeDef huart4;
UART_HandleTypeDef huart3;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8003068:	4b22      	ldr	r3, [pc, #136]	; (80030f4 <MX_UART4_Init+0x90>)
 800306a:	4a23      	ldr	r2, [pc, #140]	; (80030f8 <MX_UART4_Init+0x94>)
 800306c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800306e:	4b21      	ldr	r3, [pc, #132]	; (80030f4 <MX_UART4_Init+0x90>)
 8003070:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003074:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8003076:	4b1f      	ldr	r3, [pc, #124]	; (80030f4 <MX_UART4_Init+0x90>)
 8003078:	2200      	movs	r2, #0
 800307a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800307c:	4b1d      	ldr	r3, [pc, #116]	; (80030f4 <MX_UART4_Init+0x90>)
 800307e:	2200      	movs	r2, #0
 8003080:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8003082:	4b1c      	ldr	r3, [pc, #112]	; (80030f4 <MX_UART4_Init+0x90>)
 8003084:	2200      	movs	r2, #0
 8003086:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8003088:	4b1a      	ldr	r3, [pc, #104]	; (80030f4 <MX_UART4_Init+0x90>)
 800308a:	220c      	movs	r2, #12
 800308c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800308e:	4b19      	ldr	r3, [pc, #100]	; (80030f4 <MX_UART4_Init+0x90>)
 8003090:	2200      	movs	r2, #0
 8003092:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8003094:	4b17      	ldr	r3, [pc, #92]	; (80030f4 <MX_UART4_Init+0x90>)
 8003096:	2200      	movs	r2, #0
 8003098:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800309a:	4b16      	ldr	r3, [pc, #88]	; (80030f4 <MX_UART4_Init+0x90>)
 800309c:	2200      	movs	r2, #0
 800309e:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80030a0:	4b14      	ldr	r3, [pc, #80]	; (80030f4 <MX_UART4_Init+0x90>)
 80030a2:	2200      	movs	r2, #0
 80030a4:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80030a6:	4b13      	ldr	r3, [pc, #76]	; (80030f4 <MX_UART4_Init+0x90>)
 80030a8:	2200      	movs	r2, #0
 80030aa:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80030ac:	4811      	ldr	r0, [pc, #68]	; (80030f4 <MX_UART4_Init+0x90>)
 80030ae:	f005 fc65 	bl	800897c <HAL_UART_Init>
 80030b2:	4603      	mov	r3, r0
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d001      	beq.n	80030bc <MX_UART4_Init+0x58>
  {
    Error_Handler();
 80030b8:	f7ff fea4 	bl	8002e04 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80030bc:	2100      	movs	r1, #0
 80030be:	480d      	ldr	r0, [pc, #52]	; (80030f4 <MX_UART4_Init+0x90>)
 80030c0:	f006 f996 	bl	80093f0 <HAL_UARTEx_SetTxFifoThreshold>
 80030c4:	4603      	mov	r3, r0
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d001      	beq.n	80030ce <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 80030ca:	f7ff fe9b 	bl	8002e04 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80030ce:	2100      	movs	r1, #0
 80030d0:	4808      	ldr	r0, [pc, #32]	; (80030f4 <MX_UART4_Init+0x90>)
 80030d2:	f006 f9cb 	bl	800946c <HAL_UARTEx_SetRxFifoThreshold>
 80030d6:	4603      	mov	r3, r0
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d001      	beq.n	80030e0 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 80030dc:	f7ff fe92 	bl	8002e04 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 80030e0:	4804      	ldr	r0, [pc, #16]	; (80030f4 <MX_UART4_Init+0x90>)
 80030e2:	f006 f94c 	bl	800937e <HAL_UARTEx_DisableFifoMode>
 80030e6:	4603      	mov	r3, r0
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d001      	beq.n	80030f0 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 80030ec:	f7ff fe8a 	bl	8002e04 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80030f0:	bf00      	nop
 80030f2:	bd80      	pop	{r7, pc}
 80030f4:	20000438 	.word	0x20000438
 80030f8:	40004c00 	.word	0x40004c00

080030fc <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003100:	4b22      	ldr	r3, [pc, #136]	; (800318c <MX_USART3_UART_Init+0x90>)
 8003102:	4a23      	ldr	r2, [pc, #140]	; (8003190 <MX_USART3_UART_Init+0x94>)
 8003104:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003106:	4b21      	ldr	r3, [pc, #132]	; (800318c <MX_USART3_UART_Init+0x90>)
 8003108:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800310c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800310e:	4b1f      	ldr	r3, [pc, #124]	; (800318c <MX_USART3_UART_Init+0x90>)
 8003110:	2200      	movs	r2, #0
 8003112:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003114:	4b1d      	ldr	r3, [pc, #116]	; (800318c <MX_USART3_UART_Init+0x90>)
 8003116:	2200      	movs	r2, #0
 8003118:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800311a:	4b1c      	ldr	r3, [pc, #112]	; (800318c <MX_USART3_UART_Init+0x90>)
 800311c:	2200      	movs	r2, #0
 800311e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003120:	4b1a      	ldr	r3, [pc, #104]	; (800318c <MX_USART3_UART_Init+0x90>)
 8003122:	220c      	movs	r2, #12
 8003124:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003126:	4b19      	ldr	r3, [pc, #100]	; (800318c <MX_USART3_UART_Init+0x90>)
 8003128:	2200      	movs	r2, #0
 800312a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800312c:	4b17      	ldr	r3, [pc, #92]	; (800318c <MX_USART3_UART_Init+0x90>)
 800312e:	2200      	movs	r2, #0
 8003130:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003132:	4b16      	ldr	r3, [pc, #88]	; (800318c <MX_USART3_UART_Init+0x90>)
 8003134:	2200      	movs	r2, #0
 8003136:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003138:	4b14      	ldr	r3, [pc, #80]	; (800318c <MX_USART3_UART_Init+0x90>)
 800313a:	2200      	movs	r2, #0
 800313c:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800313e:	4b13      	ldr	r3, [pc, #76]	; (800318c <MX_USART3_UART_Init+0x90>)
 8003140:	2200      	movs	r2, #0
 8003142:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003144:	4811      	ldr	r0, [pc, #68]	; (800318c <MX_USART3_UART_Init+0x90>)
 8003146:	f005 fc19 	bl	800897c <HAL_UART_Init>
 800314a:	4603      	mov	r3, r0
 800314c:	2b00      	cmp	r3, #0
 800314e:	d001      	beq.n	8003154 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8003150:	f7ff fe58 	bl	8002e04 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003154:	2100      	movs	r1, #0
 8003156:	480d      	ldr	r0, [pc, #52]	; (800318c <MX_USART3_UART_Init+0x90>)
 8003158:	f006 f94a 	bl	80093f0 <HAL_UARTEx_SetTxFifoThreshold>
 800315c:	4603      	mov	r3, r0
 800315e:	2b00      	cmp	r3, #0
 8003160:	d001      	beq.n	8003166 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8003162:	f7ff fe4f 	bl	8002e04 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003166:	2100      	movs	r1, #0
 8003168:	4808      	ldr	r0, [pc, #32]	; (800318c <MX_USART3_UART_Init+0x90>)
 800316a:	f006 f97f 	bl	800946c <HAL_UARTEx_SetRxFifoThreshold>
 800316e:	4603      	mov	r3, r0
 8003170:	2b00      	cmp	r3, #0
 8003172:	d001      	beq.n	8003178 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8003174:	f7ff fe46 	bl	8002e04 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8003178:	4804      	ldr	r0, [pc, #16]	; (800318c <MX_USART3_UART_Init+0x90>)
 800317a:	f006 f900 	bl	800937e <HAL_UARTEx_DisableFifoMode>
 800317e:	4603      	mov	r3, r0
 8003180:	2b00      	cmp	r3, #0
 8003182:	d001      	beq.n	8003188 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8003184:	f7ff fe3e 	bl	8002e04 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003188:	bf00      	nop
 800318a:	bd80      	pop	{r7, pc}
 800318c:	200004c8 	.word	0x200004c8
 8003190:	40004800 	.word	0x40004800

08003194 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b0a0      	sub	sp, #128	; 0x80
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800319c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80031a0:	2200      	movs	r2, #0
 80031a2:	601a      	str	r2, [r3, #0]
 80031a4:	605a      	str	r2, [r3, #4]
 80031a6:	609a      	str	r2, [r3, #8]
 80031a8:	60da      	str	r2, [r3, #12]
 80031aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80031ac:	f107 0318 	add.w	r3, r7, #24
 80031b0:	2254      	movs	r2, #84	; 0x54
 80031b2:	2100      	movs	r1, #0
 80031b4:	4618      	mov	r0, r3
 80031b6:	f006 fa99 	bl	80096ec <memset>
  if(uartHandle->Instance==UART4)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4a3d      	ldr	r2, [pc, #244]	; (80032b4 <HAL_UART_MspInit+0x120>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d137      	bne.n	8003234 <HAL_UART_MspInit+0xa0>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80031c4:	2308      	movs	r3, #8
 80031c6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80031c8:	2300      	movs	r3, #0
 80031ca:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80031cc:	f107 0318 	add.w	r3, r7, #24
 80031d0:	4618      	mov	r0, r3
 80031d2:	f004 fbd7 	bl	8007984 <HAL_RCCEx_PeriphCLKConfig>
 80031d6:	4603      	mov	r3, r0
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d001      	beq.n	80031e0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80031dc:	f7ff fe12 	bl	8002e04 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80031e0:	4b35      	ldr	r3, [pc, #212]	; (80032b8 <HAL_UART_MspInit+0x124>)
 80031e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031e4:	4a34      	ldr	r2, [pc, #208]	; (80032b8 <HAL_UART_MspInit+0x124>)
 80031e6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80031ea:	6593      	str	r3, [r2, #88]	; 0x58
 80031ec:	4b32      	ldr	r3, [pc, #200]	; (80032b8 <HAL_UART_MspInit+0x124>)
 80031ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031f0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80031f4:	617b      	str	r3, [r7, #20]
 80031f6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80031f8:	4b2f      	ldr	r3, [pc, #188]	; (80032b8 <HAL_UART_MspInit+0x124>)
 80031fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031fc:	4a2e      	ldr	r2, [pc, #184]	; (80032b8 <HAL_UART_MspInit+0x124>)
 80031fe:	f043 0304 	orr.w	r3, r3, #4
 8003202:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003204:	4b2c      	ldr	r3, [pc, #176]	; (80032b8 <HAL_UART_MspInit+0x124>)
 8003206:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003208:	f003 0304 	and.w	r3, r3, #4
 800320c:	613b      	str	r3, [r7, #16]
 800320e:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003210:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003214:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003216:	2302      	movs	r3, #2
 8003218:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800321a:	2300      	movs	r3, #0
 800321c:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800321e:	2300      	movs	r3, #0
 8003220:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 8003222:	2305      	movs	r3, #5
 8003224:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003226:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800322a:	4619      	mov	r1, r3
 800322c:	4823      	ldr	r0, [pc, #140]	; (80032bc <HAL_UART_MspInit+0x128>)
 800322e:	f002 fd45 	bl	8005cbc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8003232:	e03b      	b.n	80032ac <HAL_UART_MspInit+0x118>
  else if(uartHandle->Instance==USART3)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a21      	ldr	r2, [pc, #132]	; (80032c0 <HAL_UART_MspInit+0x12c>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d136      	bne.n	80032ac <HAL_UART_MspInit+0x118>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800323e:	2304      	movs	r3, #4
 8003240:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8003242:	2300      	movs	r3, #0
 8003244:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003246:	f107 0318 	add.w	r3, r7, #24
 800324a:	4618      	mov	r0, r3
 800324c:	f004 fb9a 	bl	8007984 <HAL_RCCEx_PeriphCLKConfig>
 8003250:	4603      	mov	r3, r0
 8003252:	2b00      	cmp	r3, #0
 8003254:	d001      	beq.n	800325a <HAL_UART_MspInit+0xc6>
      Error_Handler();
 8003256:	f7ff fdd5 	bl	8002e04 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800325a:	4b17      	ldr	r3, [pc, #92]	; (80032b8 <HAL_UART_MspInit+0x124>)
 800325c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800325e:	4a16      	ldr	r2, [pc, #88]	; (80032b8 <HAL_UART_MspInit+0x124>)
 8003260:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003264:	6593      	str	r3, [r2, #88]	; 0x58
 8003266:	4b14      	ldr	r3, [pc, #80]	; (80032b8 <HAL_UART_MspInit+0x124>)
 8003268:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800326a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800326e:	60fb      	str	r3, [r7, #12]
 8003270:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003272:	4b11      	ldr	r3, [pc, #68]	; (80032b8 <HAL_UART_MspInit+0x124>)
 8003274:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003276:	4a10      	ldr	r2, [pc, #64]	; (80032b8 <HAL_UART_MspInit+0x124>)
 8003278:	f043 0302 	orr.w	r3, r3, #2
 800327c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800327e:	4b0e      	ldr	r3, [pc, #56]	; (80032b8 <HAL_UART_MspInit+0x124>)
 8003280:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003282:	f003 0302 	and.w	r3, r3, #2
 8003286:	60bb      	str	r3, [r7, #8]
 8003288:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800328a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800328e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003290:	2302      	movs	r3, #2
 8003292:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003294:	2300      	movs	r3, #0
 8003296:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003298:	2300      	movs	r3, #0
 800329a:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800329c:	2307      	movs	r3, #7
 800329e:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032a0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80032a4:	4619      	mov	r1, r3
 80032a6:	4807      	ldr	r0, [pc, #28]	; (80032c4 <HAL_UART_MspInit+0x130>)
 80032a8:	f002 fd08 	bl	8005cbc <HAL_GPIO_Init>
}
 80032ac:	bf00      	nop
 80032ae:	3780      	adds	r7, #128	; 0x80
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bd80      	pop	{r7, pc}
 80032b4:	40004c00 	.word	0x40004c00
 80032b8:	40021000 	.word	0x40021000
 80032bc:	48000800 	.word	0x48000800
 80032c0:	40004800 	.word	0x40004800
 80032c4:	48000400 	.word	0x48000400

080032c8 <version_init>:
 */


#include "version.h"

void version_init(FwVersion* version){
 80032c8:	b480      	push	{r7}
 80032ca:	b083      	sub	sp, #12
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
	version->version[0] = HW_VERSION;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2201      	movs	r2, #1
 80032d4:	701a      	strb	r2, [r3, #0]
	version->version[1] = SW_MAJOR_VERSION;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2200      	movs	r2, #0
 80032da:	705a      	strb	r2, [r3, #1]
	version->version[2] = SW_MINOR_VERSION;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2201      	movs	r2, #1
 80032e0:	709a      	strb	r2, [r3, #2]
}
 80032e2:	bf00      	nop
 80032e4:	370c      	adds	r7, #12
 80032e6:	46bd      	mov	sp, r7
 80032e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ec:	4770      	bx	lr
	...

080032f0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80032f0:	480d      	ldr	r0, [pc, #52]	; (8003328 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80032f2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80032f4:	480d      	ldr	r0, [pc, #52]	; (800332c <LoopForever+0x6>)
  ldr r1, =_edata
 80032f6:	490e      	ldr	r1, [pc, #56]	; (8003330 <LoopForever+0xa>)
  ldr r2, =_sidata
 80032f8:	4a0e      	ldr	r2, [pc, #56]	; (8003334 <LoopForever+0xe>)
  movs r3, #0
 80032fa:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80032fc:	e002      	b.n	8003304 <LoopCopyDataInit>

080032fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80032fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003300:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003302:	3304      	adds	r3, #4

08003304 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003304:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003306:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003308:	d3f9      	bcc.n	80032fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800330a:	4a0b      	ldr	r2, [pc, #44]	; (8003338 <LoopForever+0x12>)
  ldr r4, =_ebss
 800330c:	4c0b      	ldr	r4, [pc, #44]	; (800333c <LoopForever+0x16>)
  movs r3, #0
 800330e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003310:	e001      	b.n	8003316 <LoopFillZerobss>

08003312 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003312:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003314:	3204      	adds	r2, #4

08003316 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003316:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003318:	d3fb      	bcc.n	8003312 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800331a:	f7ff fe1b 	bl	8002f54 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800331e:	f006 fa03 	bl	8009728 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003322:	f7ff fc5d 	bl	8002be0 <main>

08003326 <LoopForever>:

LoopForever:
    b LoopForever
 8003326:	e7fe      	b.n	8003326 <LoopForever>
  ldr   r0, =_estack
 8003328:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800332c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003330:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8003334:	08009808 	.word	0x08009808
  ldr r2, =_sbss
 8003338:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 800333c:	200006a4 	.word	0x200006a4

08003340 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003340:	e7fe      	b.n	8003340 <ADC1_2_IRQHandler>

08003342 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003342:	b580      	push	{r7, lr}
 8003344:	b082      	sub	sp, #8
 8003346:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003348:	2300      	movs	r3, #0
 800334a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800334c:	2003      	movs	r0, #3
 800334e:	f001 fb67 	bl	8004a20 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003352:	200f      	movs	r0, #15
 8003354:	f000 f80e 	bl	8003374 <HAL_InitTick>
 8003358:	4603      	mov	r3, r0
 800335a:	2b00      	cmp	r3, #0
 800335c:	d002      	beq.n	8003364 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	71fb      	strb	r3, [r7, #7]
 8003362:	e001      	b.n	8003368 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003364:	f7ff fd54 	bl	8002e10 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003368:	79fb      	ldrb	r3, [r7, #7]

}
 800336a:	4618      	mov	r0, r3
 800336c:	3708      	adds	r7, #8
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}
	...

08003374 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b084      	sub	sp, #16
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800337c:	2300      	movs	r3, #0
 800337e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8003380:	4b16      	ldr	r3, [pc, #88]	; (80033dc <HAL_InitTick+0x68>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d022      	beq.n	80033ce <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003388:	4b15      	ldr	r3, [pc, #84]	; (80033e0 <HAL_InitTick+0x6c>)
 800338a:	681a      	ldr	r2, [r3, #0]
 800338c:	4b13      	ldr	r3, [pc, #76]	; (80033dc <HAL_InitTick+0x68>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003394:	fbb1 f3f3 	udiv	r3, r1, r3
 8003398:	fbb2 f3f3 	udiv	r3, r2, r3
 800339c:	4618      	mov	r0, r3
 800339e:	f001 fb72 	bl	8004a86 <HAL_SYSTICK_Config>
 80033a2:	4603      	mov	r3, r0
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d10f      	bne.n	80033c8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2b0f      	cmp	r3, #15
 80033ac:	d809      	bhi.n	80033c2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80033ae:	2200      	movs	r2, #0
 80033b0:	6879      	ldr	r1, [r7, #4]
 80033b2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80033b6:	f001 fb3e 	bl	8004a36 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80033ba:	4a0a      	ldr	r2, [pc, #40]	; (80033e4 <HAL_InitTick+0x70>)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6013      	str	r3, [r2, #0]
 80033c0:	e007      	b.n	80033d2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80033c2:	2301      	movs	r3, #1
 80033c4:	73fb      	strb	r3, [r7, #15]
 80033c6:	e004      	b.n	80033d2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80033c8:	2301      	movs	r3, #1
 80033ca:	73fb      	strb	r3, [r7, #15]
 80033cc:	e001      	b.n	80033d2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80033ce:	2301      	movs	r3, #1
 80033d0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80033d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	3710      	adds	r7, #16
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}
 80033dc:	20000008 	.word	0x20000008
 80033e0:	20000000 	.word	0x20000000
 80033e4:	20000004 	.word	0x20000004

080033e8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80033e8:	b480      	push	{r7}
 80033ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80033ec:	4b05      	ldr	r3, [pc, #20]	; (8003404 <HAL_IncTick+0x1c>)
 80033ee:	681a      	ldr	r2, [r3, #0]
 80033f0:	4b05      	ldr	r3, [pc, #20]	; (8003408 <HAL_IncTick+0x20>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4413      	add	r3, r2
 80033f6:	4a03      	ldr	r2, [pc, #12]	; (8003404 <HAL_IncTick+0x1c>)
 80033f8:	6013      	str	r3, [r2, #0]
}
 80033fa:	bf00      	nop
 80033fc:	46bd      	mov	sp, r7
 80033fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003402:	4770      	bx	lr
 8003404:	20000558 	.word	0x20000558
 8003408:	20000008 	.word	0x20000008

0800340c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800340c:	b480      	push	{r7}
 800340e:	af00      	add	r7, sp, #0
  return uwTick;
 8003410:	4b03      	ldr	r3, [pc, #12]	; (8003420 <HAL_GetTick+0x14>)
 8003412:	681b      	ldr	r3, [r3, #0]
}
 8003414:	4618      	mov	r0, r3
 8003416:	46bd      	mov	sp, r7
 8003418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341c:	4770      	bx	lr
 800341e:	bf00      	nop
 8003420:	20000558 	.word	0x20000558

08003424 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b084      	sub	sp, #16
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800342c:	f7ff ffee 	bl	800340c <HAL_GetTick>
 8003430:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800343c:	d004      	beq.n	8003448 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800343e:	4b09      	ldr	r3, [pc, #36]	; (8003464 <HAL_Delay+0x40>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	68fa      	ldr	r2, [r7, #12]
 8003444:	4413      	add	r3, r2
 8003446:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003448:	bf00      	nop
 800344a:	f7ff ffdf 	bl	800340c <HAL_GetTick>
 800344e:	4602      	mov	r2, r0
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	1ad3      	subs	r3, r2, r3
 8003454:	68fa      	ldr	r2, [r7, #12]
 8003456:	429a      	cmp	r2, r3
 8003458:	d8f7      	bhi.n	800344a <HAL_Delay+0x26>
  {
  }
}
 800345a:	bf00      	nop
 800345c:	bf00      	nop
 800345e:	3710      	adds	r7, #16
 8003460:	46bd      	mov	sp, r7
 8003462:	bd80      	pop	{r7, pc}
 8003464:	20000008 	.word	0x20000008

08003468 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003468:	b480      	push	{r7}
 800346a:	b083      	sub	sp, #12
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
 8003470:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	689b      	ldr	r3, [r3, #8]
 8003476:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	431a      	orrs	r2, r3
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	609a      	str	r2, [r3, #8]
}
 8003482:	bf00      	nop
 8003484:	370c      	adds	r7, #12
 8003486:	46bd      	mov	sp, r7
 8003488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348c:	4770      	bx	lr

0800348e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800348e:	b480      	push	{r7}
 8003490:	b083      	sub	sp, #12
 8003492:	af00      	add	r7, sp, #0
 8003494:	6078      	str	r0, [r7, #4]
 8003496:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	689b      	ldr	r3, [r3, #8]
 800349c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	431a      	orrs	r2, r3
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	609a      	str	r2, [r3, #8]
}
 80034a8:	bf00      	nop
 80034aa:	370c      	adds	r7, #12
 80034ac:	46bd      	mov	sp, r7
 80034ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b2:	4770      	bx	lr

080034b4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80034b4:	b480      	push	{r7}
 80034b6:	b083      	sub	sp, #12
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	689b      	ldr	r3, [r3, #8]
 80034c0:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	370c      	adds	r7, #12
 80034c8:	46bd      	mov	sp, r7
 80034ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ce:	4770      	bx	lr

080034d0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80034d0:	b480      	push	{r7}
 80034d2:	b087      	sub	sp, #28
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	60f8      	str	r0, [r7, #12]
 80034d8:	60b9      	str	r1, [r7, #8]
 80034da:	607a      	str	r2, [r7, #4]
 80034dc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	3360      	adds	r3, #96	; 0x60
 80034e2:	461a      	mov	r2, r3
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	009b      	lsls	r3, r3, #2
 80034e8:	4413      	add	r3, r2
 80034ea:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	681a      	ldr	r2, [r3, #0]
 80034f0:	4b08      	ldr	r3, [pc, #32]	; (8003514 <LL_ADC_SetOffset+0x44>)
 80034f2:	4013      	ands	r3, r2
 80034f4:	687a      	ldr	r2, [r7, #4]
 80034f6:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80034fa:	683a      	ldr	r2, [r7, #0]
 80034fc:	430a      	orrs	r2, r1
 80034fe:	4313      	orrs	r3, r2
 8003500:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003508:	bf00      	nop
 800350a:	371c      	adds	r7, #28
 800350c:	46bd      	mov	sp, r7
 800350e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003512:	4770      	bx	lr
 8003514:	03fff000 	.word	0x03fff000

08003518 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003518:	b480      	push	{r7}
 800351a:	b085      	sub	sp, #20
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
 8003520:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	3360      	adds	r3, #96	; 0x60
 8003526:	461a      	mov	r2, r3
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	009b      	lsls	r3, r3, #2
 800352c:	4413      	add	r3, r2
 800352e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003538:	4618      	mov	r0, r3
 800353a:	3714      	adds	r7, #20
 800353c:	46bd      	mov	sp, r7
 800353e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003542:	4770      	bx	lr

08003544 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003544:	b480      	push	{r7}
 8003546:	b087      	sub	sp, #28
 8003548:	af00      	add	r7, sp, #0
 800354a:	60f8      	str	r0, [r7, #12]
 800354c:	60b9      	str	r1, [r7, #8]
 800354e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	3360      	adds	r3, #96	; 0x60
 8003554:	461a      	mov	r2, r3
 8003556:	68bb      	ldr	r3, [r7, #8]
 8003558:	009b      	lsls	r3, r3, #2
 800355a:	4413      	add	r3, r2
 800355c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	431a      	orrs	r2, r3
 800356a:	697b      	ldr	r3, [r7, #20]
 800356c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800356e:	bf00      	nop
 8003570:	371c      	adds	r7, #28
 8003572:	46bd      	mov	sp, r7
 8003574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003578:	4770      	bx	lr

0800357a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800357a:	b480      	push	{r7}
 800357c:	b087      	sub	sp, #28
 800357e:	af00      	add	r7, sp, #0
 8003580:	60f8      	str	r0, [r7, #12]
 8003582:	60b9      	str	r1, [r7, #8]
 8003584:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	3360      	adds	r3, #96	; 0x60
 800358a:	461a      	mov	r2, r3
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	009b      	lsls	r3, r3, #2
 8003590:	4413      	add	r3, r2
 8003592:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	431a      	orrs	r2, r3
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80035a4:	bf00      	nop
 80035a6:	371c      	adds	r7, #28
 80035a8:	46bd      	mov	sp, r7
 80035aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ae:	4770      	bx	lr

080035b0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80035b0:	b480      	push	{r7}
 80035b2:	b087      	sub	sp, #28
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	60f8      	str	r0, [r7, #12]
 80035b8:	60b9      	str	r1, [r7, #8]
 80035ba:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	3360      	adds	r3, #96	; 0x60
 80035c0:	461a      	mov	r2, r3
 80035c2:	68bb      	ldr	r3, [r7, #8]
 80035c4:	009b      	lsls	r3, r3, #2
 80035c6:	4413      	add	r3, r2
 80035c8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80035ca:	697b      	ldr	r3, [r7, #20]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	431a      	orrs	r2, r3
 80035d6:	697b      	ldr	r3, [r7, #20]
 80035d8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80035da:	bf00      	nop
 80035dc:	371c      	adds	r7, #28
 80035de:	46bd      	mov	sp, r7
 80035e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e4:	4770      	bx	lr

080035e6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80035e6:	b480      	push	{r7}
 80035e8:	b083      	sub	sp, #12
 80035ea:	af00      	add	r7, sp, #0
 80035ec:	6078      	str	r0, [r7, #4]
 80035ee:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	695b      	ldr	r3, [r3, #20]
 80035f4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	431a      	orrs	r2, r3
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	615a      	str	r2, [r3, #20]
}
 8003600:	bf00      	nop
 8003602:	370c      	adds	r7, #12
 8003604:	46bd      	mov	sp, r7
 8003606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360a:	4770      	bx	lr

0800360c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800360c:	b480      	push	{r7}
 800360e:	b083      	sub	sp, #12
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	68db      	ldr	r3, [r3, #12]
 8003618:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800361c:	2b00      	cmp	r3, #0
 800361e:	d101      	bne.n	8003624 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003620:	2301      	movs	r3, #1
 8003622:	e000      	b.n	8003626 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003624:	2300      	movs	r3, #0
}
 8003626:	4618      	mov	r0, r3
 8003628:	370c      	adds	r7, #12
 800362a:	46bd      	mov	sp, r7
 800362c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003630:	4770      	bx	lr

08003632 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003632:	b480      	push	{r7}
 8003634:	b087      	sub	sp, #28
 8003636:	af00      	add	r7, sp, #0
 8003638:	60f8      	str	r0, [r7, #12]
 800363a:	60b9      	str	r1, [r7, #8]
 800363c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	3330      	adds	r3, #48	; 0x30
 8003642:	461a      	mov	r2, r3
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	0a1b      	lsrs	r3, r3, #8
 8003648:	009b      	lsls	r3, r3, #2
 800364a:	f003 030c 	and.w	r3, r3, #12
 800364e:	4413      	add	r3, r2
 8003650:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003652:	697b      	ldr	r3, [r7, #20]
 8003654:	681a      	ldr	r2, [r3, #0]
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	f003 031f 	and.w	r3, r3, #31
 800365c:	211f      	movs	r1, #31
 800365e:	fa01 f303 	lsl.w	r3, r1, r3
 8003662:	43db      	mvns	r3, r3
 8003664:	401a      	ands	r2, r3
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	0e9b      	lsrs	r3, r3, #26
 800366a:	f003 011f 	and.w	r1, r3, #31
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	f003 031f 	and.w	r3, r3, #31
 8003674:	fa01 f303 	lsl.w	r3, r1, r3
 8003678:	431a      	orrs	r2, r3
 800367a:	697b      	ldr	r3, [r7, #20]
 800367c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800367e:	bf00      	nop
 8003680:	371c      	adds	r7, #28
 8003682:	46bd      	mov	sp, r7
 8003684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003688:	4770      	bx	lr

0800368a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800368a:	b480      	push	{r7}
 800368c:	b087      	sub	sp, #28
 800368e:	af00      	add	r7, sp, #0
 8003690:	60f8      	str	r0, [r7, #12]
 8003692:	60b9      	str	r1, [r7, #8]
 8003694:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	3314      	adds	r3, #20
 800369a:	461a      	mov	r2, r3
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	0e5b      	lsrs	r3, r3, #25
 80036a0:	009b      	lsls	r3, r3, #2
 80036a2:	f003 0304 	and.w	r3, r3, #4
 80036a6:	4413      	add	r3, r2
 80036a8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	681a      	ldr	r2, [r3, #0]
 80036ae:	68bb      	ldr	r3, [r7, #8]
 80036b0:	0d1b      	lsrs	r3, r3, #20
 80036b2:	f003 031f 	and.w	r3, r3, #31
 80036b6:	2107      	movs	r1, #7
 80036b8:	fa01 f303 	lsl.w	r3, r1, r3
 80036bc:	43db      	mvns	r3, r3
 80036be:	401a      	ands	r2, r3
 80036c0:	68bb      	ldr	r3, [r7, #8]
 80036c2:	0d1b      	lsrs	r3, r3, #20
 80036c4:	f003 031f 	and.w	r3, r3, #31
 80036c8:	6879      	ldr	r1, [r7, #4]
 80036ca:	fa01 f303 	lsl.w	r3, r1, r3
 80036ce:	431a      	orrs	r2, r3
 80036d0:	697b      	ldr	r3, [r7, #20]
 80036d2:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80036d4:	bf00      	nop
 80036d6:	371c      	adds	r7, #28
 80036d8:	46bd      	mov	sp, r7
 80036da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036de:	4770      	bx	lr

080036e0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80036e0:	b480      	push	{r7}
 80036e2:	b085      	sub	sp, #20
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	60f8      	str	r0, [r7, #12]
 80036e8:	60b9      	str	r1, [r7, #8]
 80036ea:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	4a0f      	ldr	r2, [pc, #60]	; (800372c <LL_ADC_SetChannelSingleDiff+0x4c>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d10a      	bne.n	800370a <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80036fa:	68bb      	ldr	r3, [r7, #8]
 80036fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003700:	431a      	orrs	r2, r3
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8003708:	e00a      	b.n	8003720 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003716:	43db      	mvns	r3, r3
 8003718:	401a      	ands	r2, r3
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8003720:	bf00      	nop
 8003722:	3714      	adds	r7, #20
 8003724:	46bd      	mov	sp, r7
 8003726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372a:	4770      	bx	lr
 800372c:	407f0000 	.word	0x407f0000

08003730 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003730:	b480      	push	{r7}
 8003732:	b083      	sub	sp, #12
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	f003 031f 	and.w	r3, r3, #31
}
 8003740:	4618      	mov	r0, r3
 8003742:	370c      	adds	r7, #12
 8003744:	46bd      	mov	sp, r7
 8003746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374a:	4770      	bx	lr

0800374c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800374c:	b480      	push	{r7}
 800374e:	b083      	sub	sp, #12
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	689b      	ldr	r3, [r3, #8]
 8003758:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800375c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003760:	687a      	ldr	r2, [r7, #4]
 8003762:	6093      	str	r3, [r2, #8]
}
 8003764:	bf00      	nop
 8003766:	370c      	adds	r7, #12
 8003768:	46bd      	mov	sp, r7
 800376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376e:	4770      	bx	lr

08003770 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003770:	b480      	push	{r7}
 8003772:	b083      	sub	sp, #12
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	689b      	ldr	r3, [r3, #8]
 800377c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003780:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003784:	d101      	bne.n	800378a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003786:	2301      	movs	r3, #1
 8003788:	e000      	b.n	800378c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800378a:	2300      	movs	r3, #0
}
 800378c:	4618      	mov	r0, r3
 800378e:	370c      	adds	r7, #12
 8003790:	46bd      	mov	sp, r7
 8003792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003796:	4770      	bx	lr

08003798 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003798:	b480      	push	{r7}
 800379a:	b083      	sub	sp, #12
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	689b      	ldr	r3, [r3, #8]
 80037a4:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80037a8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80037ac:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80037b4:	bf00      	nop
 80037b6:	370c      	adds	r7, #12
 80037b8:	46bd      	mov	sp, r7
 80037ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037be:	4770      	bx	lr

080037c0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80037c0:	b480      	push	{r7}
 80037c2:	b083      	sub	sp, #12
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	689b      	ldr	r3, [r3, #8]
 80037cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037d0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80037d4:	d101      	bne.n	80037da <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80037d6:	2301      	movs	r3, #1
 80037d8:	e000      	b.n	80037dc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80037da:	2300      	movs	r3, #0
}
 80037dc:	4618      	mov	r0, r3
 80037de:	370c      	adds	r7, #12
 80037e0:	46bd      	mov	sp, r7
 80037e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e6:	4770      	bx	lr

080037e8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b083      	sub	sp, #12
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	689b      	ldr	r3, [r3, #8]
 80037f4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80037f8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80037fc:	f043 0201 	orr.w	r2, r3, #1
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003804:	bf00      	nop
 8003806:	370c      	adds	r7, #12
 8003808:	46bd      	mov	sp, r7
 800380a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380e:	4770      	bx	lr

08003810 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003810:	b480      	push	{r7}
 8003812:	b083      	sub	sp, #12
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	f003 0301 	and.w	r3, r3, #1
 8003820:	2b01      	cmp	r3, #1
 8003822:	d101      	bne.n	8003828 <LL_ADC_IsEnabled+0x18>
 8003824:	2301      	movs	r3, #1
 8003826:	e000      	b.n	800382a <LL_ADC_IsEnabled+0x1a>
 8003828:	2300      	movs	r3, #0
}
 800382a:	4618      	mov	r0, r3
 800382c:	370c      	adds	r7, #12
 800382e:	46bd      	mov	sp, r7
 8003830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003834:	4770      	bx	lr

08003836 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003836:	b480      	push	{r7}
 8003838:	b083      	sub	sp, #12
 800383a:	af00      	add	r7, sp, #0
 800383c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	689b      	ldr	r3, [r3, #8]
 8003842:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003846:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800384a:	f043 0204 	orr.w	r2, r3, #4
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003852:	bf00      	nop
 8003854:	370c      	adds	r7, #12
 8003856:	46bd      	mov	sp, r7
 8003858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385c:	4770      	bx	lr

0800385e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800385e:	b480      	push	{r7}
 8003860:	b083      	sub	sp, #12
 8003862:	af00      	add	r7, sp, #0
 8003864:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	689b      	ldr	r3, [r3, #8]
 800386a:	f003 0304 	and.w	r3, r3, #4
 800386e:	2b04      	cmp	r3, #4
 8003870:	d101      	bne.n	8003876 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003872:	2301      	movs	r3, #1
 8003874:	e000      	b.n	8003878 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003876:	2300      	movs	r3, #0
}
 8003878:	4618      	mov	r0, r3
 800387a:	370c      	adds	r7, #12
 800387c:	46bd      	mov	sp, r7
 800387e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003882:	4770      	bx	lr

08003884 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003884:	b480      	push	{r7}
 8003886:	b083      	sub	sp, #12
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	f003 0308 	and.w	r3, r3, #8
 8003894:	2b08      	cmp	r3, #8
 8003896:	d101      	bne.n	800389c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003898:	2301      	movs	r3, #1
 800389a:	e000      	b.n	800389e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800389c:	2300      	movs	r3, #0
}
 800389e:	4618      	mov	r0, r3
 80038a0:	370c      	adds	r7, #12
 80038a2:	46bd      	mov	sp, r7
 80038a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a8:	4770      	bx	lr
	...

080038ac <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80038ac:	b590      	push	{r4, r7, lr}
 80038ae:	b089      	sub	sp, #36	; 0x24
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038b4:	2300      	movs	r3, #0
 80038b6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80038b8:	2300      	movs	r3, #0
 80038ba:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d101      	bne.n	80038c6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80038c2:	2301      	movs	r3, #1
 80038c4:	e1af      	b.n	8003c26 <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	695b      	ldr	r3, [r3, #20]
 80038ca:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d109      	bne.n	80038e8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80038d4:	6878      	ldr	r0, [r7, #4]
 80038d6:	f7fd f829 	bl	800092c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2200      	movs	r2, #0
 80038de:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2200      	movs	r2, #0
 80038e4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4618      	mov	r0, r3
 80038ee:	f7ff ff3f 	bl	8003770 <LL_ADC_IsDeepPowerDownEnabled>
 80038f2:	4603      	mov	r3, r0
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d004      	beq.n	8003902 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4618      	mov	r0, r3
 80038fe:	f7ff ff25 	bl	800374c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4618      	mov	r0, r3
 8003908:	f7ff ff5a 	bl	80037c0 <LL_ADC_IsInternalRegulatorEnabled>
 800390c:	4603      	mov	r3, r0
 800390e:	2b00      	cmp	r3, #0
 8003910:	d115      	bne.n	800393e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4618      	mov	r0, r3
 8003918:	f7ff ff3e 	bl	8003798 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800391c:	4b9f      	ldr	r3, [pc, #636]	; (8003b9c <HAL_ADC_Init+0x2f0>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	099b      	lsrs	r3, r3, #6
 8003922:	4a9f      	ldr	r2, [pc, #636]	; (8003ba0 <HAL_ADC_Init+0x2f4>)
 8003924:	fba2 2303 	umull	r2, r3, r2, r3
 8003928:	099b      	lsrs	r3, r3, #6
 800392a:	3301      	adds	r3, #1
 800392c:	005b      	lsls	r3, r3, #1
 800392e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003930:	e002      	b.n	8003938 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003932:	68bb      	ldr	r3, [r7, #8]
 8003934:	3b01      	subs	r3, #1
 8003936:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003938:	68bb      	ldr	r3, [r7, #8]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d1f9      	bne.n	8003932 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4618      	mov	r0, r3
 8003944:	f7ff ff3c 	bl	80037c0 <LL_ADC_IsInternalRegulatorEnabled>
 8003948:	4603      	mov	r3, r0
 800394a:	2b00      	cmp	r3, #0
 800394c:	d10d      	bne.n	800396a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003952:	f043 0210 	orr.w	r2, r3, #16
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800395e:	f043 0201 	orr.w	r2, r3, #1
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4618      	mov	r0, r3
 8003970:	f7ff ff75 	bl	800385e <LL_ADC_REG_IsConversionOngoing>
 8003974:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800397a:	f003 0310 	and.w	r3, r3, #16
 800397e:	2b00      	cmp	r3, #0
 8003980:	f040 8148 	bne.w	8003c14 <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003984:	697b      	ldr	r3, [r7, #20]
 8003986:	2b00      	cmp	r3, #0
 8003988:	f040 8144 	bne.w	8003c14 <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003990:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003994:	f043 0202 	orr.w	r2, r3, #2
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4618      	mov	r0, r3
 80039a2:	f7ff ff35 	bl	8003810 <LL_ADC_IsEnabled>
 80039a6:	4603      	mov	r3, r0
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d141      	bne.n	8003a30 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80039b4:	d004      	beq.n	80039c0 <HAL_ADC_Init+0x114>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4a7a      	ldr	r2, [pc, #488]	; (8003ba4 <HAL_ADC_Init+0x2f8>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d10f      	bne.n	80039e0 <HAL_ADC_Init+0x134>
 80039c0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80039c4:	f7ff ff24 	bl	8003810 <LL_ADC_IsEnabled>
 80039c8:	4604      	mov	r4, r0
 80039ca:	4876      	ldr	r0, [pc, #472]	; (8003ba4 <HAL_ADC_Init+0x2f8>)
 80039cc:	f7ff ff20 	bl	8003810 <LL_ADC_IsEnabled>
 80039d0:	4603      	mov	r3, r0
 80039d2:	4323      	orrs	r3, r4
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	bf0c      	ite	eq
 80039d8:	2301      	moveq	r3, #1
 80039da:	2300      	movne	r3, #0
 80039dc:	b2db      	uxtb	r3, r3
 80039de:	e012      	b.n	8003a06 <HAL_ADC_Init+0x15a>
 80039e0:	4871      	ldr	r0, [pc, #452]	; (8003ba8 <HAL_ADC_Init+0x2fc>)
 80039e2:	f7ff ff15 	bl	8003810 <LL_ADC_IsEnabled>
 80039e6:	4604      	mov	r4, r0
 80039e8:	4870      	ldr	r0, [pc, #448]	; (8003bac <HAL_ADC_Init+0x300>)
 80039ea:	f7ff ff11 	bl	8003810 <LL_ADC_IsEnabled>
 80039ee:	4603      	mov	r3, r0
 80039f0:	431c      	orrs	r4, r3
 80039f2:	486f      	ldr	r0, [pc, #444]	; (8003bb0 <HAL_ADC_Init+0x304>)
 80039f4:	f7ff ff0c 	bl	8003810 <LL_ADC_IsEnabled>
 80039f8:	4603      	mov	r3, r0
 80039fa:	4323      	orrs	r3, r4
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	bf0c      	ite	eq
 8003a00:	2301      	moveq	r3, #1
 8003a02:	2300      	movne	r3, #0
 8003a04:	b2db      	uxtb	r3, r3
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d012      	beq.n	8003a30 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003a12:	d004      	beq.n	8003a1e <HAL_ADC_Init+0x172>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a62      	ldr	r2, [pc, #392]	; (8003ba4 <HAL_ADC_Init+0x2f8>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d101      	bne.n	8003a22 <HAL_ADC_Init+0x176>
 8003a1e:	4a65      	ldr	r2, [pc, #404]	; (8003bb4 <HAL_ADC_Init+0x308>)
 8003a20:	e000      	b.n	8003a24 <HAL_ADC_Init+0x178>
 8003a22:	4a65      	ldr	r2, [pc, #404]	; (8003bb8 <HAL_ADC_Init+0x30c>)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	4619      	mov	r1, r3
 8003a2a:	4610      	mov	r0, r2
 8003a2c:	f7ff fd1c 	bl	8003468 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	7f5b      	ldrb	r3, [r3, #29]
 8003a34:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003a3a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8003a40:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8003a46:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003a4e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003a50:	4313      	orrs	r3, r2
 8003a52:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003a5a:	2b01      	cmp	r3, #1
 8003a5c:	d106      	bne.n	8003a6c <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a62:	3b01      	subs	r3, #1
 8003a64:	045b      	lsls	r3, r3, #17
 8003a66:	69ba      	ldr	r2, [r7, #24]
 8003a68:	4313      	orrs	r3, r2
 8003a6a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d009      	beq.n	8003a88 <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a78:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a80:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003a82:	69ba      	ldr	r2, [r7, #24]
 8003a84:	4313      	orrs	r3, r2
 8003a86:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	68da      	ldr	r2, [r3, #12]
 8003a8e:	4b4b      	ldr	r3, [pc, #300]	; (8003bbc <HAL_ADC_Init+0x310>)
 8003a90:	4013      	ands	r3, r2
 8003a92:	687a      	ldr	r2, [r7, #4]
 8003a94:	6812      	ldr	r2, [r2, #0]
 8003a96:	69b9      	ldr	r1, [r7, #24]
 8003a98:	430b      	orrs	r3, r1
 8003a9a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	691b      	ldr	r3, [r3, #16]
 8003aa2:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	430a      	orrs	r2, r1
 8003ab0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	f7ff fed1 	bl	800385e <LL_ADC_REG_IsConversionOngoing>
 8003abc:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	f7ff fede 	bl	8003884 <LL_ADC_INJ_IsConversionOngoing>
 8003ac8:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d17f      	bne.n	8003bd0 <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d17c      	bne.n	8003bd0 <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003ada:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003ae2:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	68db      	ldr	r3, [r3, #12]
 8003aee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003af2:	f023 0302 	bic.w	r3, r3, #2
 8003af6:	687a      	ldr	r2, [r7, #4]
 8003af8:	6812      	ldr	r2, [r2, #0]
 8003afa:	69b9      	ldr	r1, [r7, #24]
 8003afc:	430b      	orrs	r3, r1
 8003afe:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	691b      	ldr	r3, [r3, #16]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d017      	beq.n	8003b38 <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	691a      	ldr	r2, [r3, #16]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003b16:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003b20:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003b24:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003b28:	687a      	ldr	r2, [r7, #4]
 8003b2a:	6911      	ldr	r1, [r2, #16]
 8003b2c:	687a      	ldr	r2, [r7, #4]
 8003b2e:	6812      	ldr	r2, [r2, #0]
 8003b30:	430b      	orrs	r3, r1
 8003b32:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8003b36:	e013      	b.n	8003b60 <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	691a      	ldr	r2, [r3, #16]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003b46:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003b50:	687a      	ldr	r2, [r7, #4]
 8003b52:	6812      	ldr	r2, [r2, #0]
 8003b54:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003b58:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003b5c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003b66:	2b01      	cmp	r3, #1
 8003b68:	d12a      	bne.n	8003bc0 <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	691b      	ldr	r3, [r3, #16]
 8003b70:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003b74:	f023 0304 	bic.w	r3, r3, #4
 8003b78:	687a      	ldr	r2, [r7, #4]
 8003b7a:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8003b7c:	687a      	ldr	r2, [r7, #4]
 8003b7e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003b80:	4311      	orrs	r1, r2
 8003b82:	687a      	ldr	r2, [r7, #4]
 8003b84:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003b86:	4311      	orrs	r1, r2
 8003b88:	687a      	ldr	r2, [r7, #4]
 8003b8a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003b8c:	430a      	orrs	r2, r1
 8003b8e:	431a      	orrs	r2, r3
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f042 0201 	orr.w	r2, r2, #1
 8003b98:	611a      	str	r2, [r3, #16]
 8003b9a:	e019      	b.n	8003bd0 <HAL_ADC_Init+0x324>
 8003b9c:	20000000 	.word	0x20000000
 8003ba0:	053e2d63 	.word	0x053e2d63
 8003ba4:	50000100 	.word	0x50000100
 8003ba8:	50000400 	.word	0x50000400
 8003bac:	50000500 	.word	0x50000500
 8003bb0:	50000600 	.word	0x50000600
 8003bb4:	50000300 	.word	0x50000300
 8003bb8:	50000700 	.word	0x50000700
 8003bbc:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	691a      	ldr	r2, [r3, #16]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f022 0201 	bic.w	r2, r2, #1
 8003bce:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	695b      	ldr	r3, [r3, #20]
 8003bd4:	2b01      	cmp	r3, #1
 8003bd6:	d10c      	bne.n	8003bf2 <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bde:	f023 010f 	bic.w	r1, r3, #15
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6a1b      	ldr	r3, [r3, #32]
 8003be6:	1e5a      	subs	r2, r3, #1
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	430a      	orrs	r2, r1
 8003bee:	631a      	str	r2, [r3, #48]	; 0x30
 8003bf0:	e007      	b.n	8003c02 <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f022 020f 	bic.w	r2, r2, #15
 8003c00:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c06:	f023 0303 	bic.w	r3, r3, #3
 8003c0a:	f043 0201 	orr.w	r2, r3, #1
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	65da      	str	r2, [r3, #92]	; 0x5c
 8003c12:	e007      	b.n	8003c24 <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c18:	f043 0210 	orr.w	r2, r3, #16
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003c20:	2301      	movs	r3, #1
 8003c22:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003c24:	7ffb      	ldrb	r3, [r7, #31]
}
 8003c26:	4618      	mov	r0, r3
 8003c28:	3724      	adds	r7, #36	; 0x24
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bd90      	pop	{r4, r7, pc}
 8003c2e:	bf00      	nop

08003c30 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b086      	sub	sp, #24
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	60f8      	str	r0, [r7, #12]
 8003c38:	60b9      	str	r1, [r7, #8]
 8003c3a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003c44:	d004      	beq.n	8003c50 <HAL_ADC_Start_DMA+0x20>
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4a5a      	ldr	r2, [pc, #360]	; (8003db4 <HAL_ADC_Start_DMA+0x184>)
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d101      	bne.n	8003c54 <HAL_ADC_Start_DMA+0x24>
 8003c50:	4b59      	ldr	r3, [pc, #356]	; (8003db8 <HAL_ADC_Start_DMA+0x188>)
 8003c52:	e000      	b.n	8003c56 <HAL_ADC_Start_DMA+0x26>
 8003c54:	4b59      	ldr	r3, [pc, #356]	; (8003dbc <HAL_ADC_Start_DMA+0x18c>)
 8003c56:	4618      	mov	r0, r3
 8003c58:	f7ff fd6a 	bl	8003730 <LL_ADC_GetMultimode>
 8003c5c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	4618      	mov	r0, r3
 8003c64:	f7ff fdfb 	bl	800385e <LL_ADC_REG_IsConversionOngoing>
 8003c68:	4603      	mov	r3, r0
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	f040 809b 	bne.w	8003da6 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003c76:	2b01      	cmp	r3, #1
 8003c78:	d101      	bne.n	8003c7e <HAL_ADC_Start_DMA+0x4e>
 8003c7a:	2302      	movs	r3, #2
 8003c7c:	e096      	b.n	8003dac <HAL_ADC_Start_DMA+0x17c>
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2201      	movs	r2, #1
 8003c82:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a4d      	ldr	r2, [pc, #308]	; (8003dc0 <HAL_ADC_Start_DMA+0x190>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d008      	beq.n	8003ca2 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003c90:	693b      	ldr	r3, [r7, #16]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d005      	beq.n	8003ca2 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	2b05      	cmp	r3, #5
 8003c9a:	d002      	beq.n	8003ca2 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003c9c:	693b      	ldr	r3, [r7, #16]
 8003c9e:	2b09      	cmp	r3, #9
 8003ca0:	d17a      	bne.n	8003d98 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003ca2:	68f8      	ldr	r0, [r7, #12]
 8003ca4:	f000 fcf6 	bl	8004694 <ADC_Enable>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003cac:	7dfb      	ldrb	r3, [r7, #23]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d16d      	bne.n	8003d8e <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cb6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003cba:	f023 0301 	bic.w	r3, r3, #1
 8003cbe:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a3a      	ldr	r2, [pc, #232]	; (8003db4 <HAL_ADC_Start_DMA+0x184>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d009      	beq.n	8003ce4 <HAL_ADC_Start_DMA+0xb4>
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a3b      	ldr	r2, [pc, #236]	; (8003dc4 <HAL_ADC_Start_DMA+0x194>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d002      	beq.n	8003ce0 <HAL_ADC_Start_DMA+0xb0>
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	e003      	b.n	8003ce8 <HAL_ADC_Start_DMA+0xb8>
 8003ce0:	4b39      	ldr	r3, [pc, #228]	; (8003dc8 <HAL_ADC_Start_DMA+0x198>)
 8003ce2:	e001      	b.n	8003ce8 <HAL_ADC_Start_DMA+0xb8>
 8003ce4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003ce8:	68fa      	ldr	r2, [r7, #12]
 8003cea:	6812      	ldr	r2, [r2, #0]
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d002      	beq.n	8003cf6 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d105      	bne.n	8003d02 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cfa:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d06:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d006      	beq.n	8003d1c <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d12:	f023 0206 	bic.w	r2, r3, #6
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	661a      	str	r2, [r3, #96]	; 0x60
 8003d1a:	e002      	b.n	8003d22 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d26:	4a29      	ldr	r2, [pc, #164]	; (8003dcc <HAL_ADC_Start_DMA+0x19c>)
 8003d28:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d2e:	4a28      	ldr	r2, [pc, #160]	; (8003dd0 <HAL_ADC_Start_DMA+0x1a0>)
 8003d30:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d36:	4a27      	ldr	r2, [pc, #156]	; (8003dd4 <HAL_ADC_Start_DMA+0x1a4>)
 8003d38:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	221c      	movs	r2, #28
 8003d40:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	2200      	movs	r2, #0
 8003d46:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	685a      	ldr	r2, [r3, #4]
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f042 0210 	orr.w	r2, r2, #16
 8003d58:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	68da      	ldr	r2, [r3, #12]
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f042 0201 	orr.w	r2, r2, #1
 8003d68:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	3340      	adds	r3, #64	; 0x40
 8003d74:	4619      	mov	r1, r3
 8003d76:	68ba      	ldr	r2, [r7, #8]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	f000 ff39 	bl	8004bf0 <HAL_DMA_Start_IT>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4618      	mov	r0, r3
 8003d88:	f7ff fd55 	bl	8003836 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8003d8c:	e00d      	b.n	8003daa <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	2200      	movs	r2, #0
 8003d92:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 8003d96:	e008      	b.n	8003daa <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8003da4:	e001      	b.n	8003daa <HAL_ADC_Start_DMA+0x17a>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003da6:	2302      	movs	r3, #2
 8003da8:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003daa:	7dfb      	ldrb	r3, [r7, #23]
}
 8003dac:	4618      	mov	r0, r3
 8003dae:	3718      	adds	r7, #24
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bd80      	pop	{r7, pc}
 8003db4:	50000100 	.word	0x50000100
 8003db8:	50000300 	.word	0x50000300
 8003dbc:	50000700 	.word	0x50000700
 8003dc0:	50000600 	.word	0x50000600
 8003dc4:	50000500 	.word	0x50000500
 8003dc8:	50000400 	.word	0x50000400
 8003dcc:	08004759 	.word	0x08004759
 8003dd0:	08004831 	.word	0x08004831
 8003dd4:	0800484d 	.word	0x0800484d

08003dd8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b083      	sub	sp, #12
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003de0:	bf00      	nop
 8003de2:	370c      	adds	r7, #12
 8003de4:	46bd      	mov	sp, r7
 8003de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dea:	4770      	bx	lr

08003dec <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003dec:	b480      	push	{r7}
 8003dee:	b083      	sub	sp, #12
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003df4:	bf00      	nop
 8003df6:	370c      	adds	r7, #12
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfe:	4770      	bx	lr

08003e00 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b083      	sub	sp, #12
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003e08:	bf00      	nop
 8003e0a:	370c      	adds	r7, #12
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e12:	4770      	bx	lr

08003e14 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b0b6      	sub	sp, #216	; 0xd8
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
 8003e1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e1e:	2300      	movs	r3, #0
 8003e20:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003e24:	2300      	movs	r3, #0
 8003e26:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003e2e:	2b01      	cmp	r3, #1
 8003e30:	d102      	bne.n	8003e38 <HAL_ADC_ConfigChannel+0x24>
 8003e32:	2302      	movs	r3, #2
 8003e34:	f000 bc13 	b.w	800465e <HAL_ADC_ConfigChannel+0x84a>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2201      	movs	r2, #1
 8003e3c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4618      	mov	r0, r3
 8003e46:	f7ff fd0a 	bl	800385e <LL_ADC_REG_IsConversionOngoing>
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	f040 83f3 	bne.w	8004638 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6818      	ldr	r0, [r3, #0]
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	6859      	ldr	r1, [r3, #4]
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	461a      	mov	r2, r3
 8003e60:	f7ff fbe7 	bl	8003632 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4618      	mov	r0, r3
 8003e6a:	f7ff fcf8 	bl	800385e <LL_ADC_REG_IsConversionOngoing>
 8003e6e:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4618      	mov	r0, r3
 8003e78:	f7ff fd04 	bl	8003884 <LL_ADC_INJ_IsConversionOngoing>
 8003e7c:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003e80:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	f040 81d9 	bne.w	800423c <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003e8a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	f040 81d4 	bne.w	800423c <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	689b      	ldr	r3, [r3, #8]
 8003e98:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003e9c:	d10f      	bne.n	8003ebe <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6818      	ldr	r0, [r3, #0]
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	4619      	mov	r1, r3
 8003eaa:	f7ff fbee 	bl	800368a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	f7ff fb95 	bl	80035e6 <LL_ADC_SetSamplingTimeCommonConfig>
 8003ebc:	e00e      	b.n	8003edc <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6818      	ldr	r0, [r3, #0]
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	6819      	ldr	r1, [r3, #0]
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	461a      	mov	r2, r3
 8003ecc:	f7ff fbdd 	bl	800368a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	2100      	movs	r1, #0
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	f7ff fb85 	bl	80035e6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	695a      	ldr	r2, [r3, #20]
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	68db      	ldr	r3, [r3, #12]
 8003ee6:	08db      	lsrs	r3, r3, #3
 8003ee8:	f003 0303 	and.w	r3, r3, #3
 8003eec:	005b      	lsls	r3, r3, #1
 8003eee:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	691b      	ldr	r3, [r3, #16]
 8003efa:	2b04      	cmp	r3, #4
 8003efc:	d022      	beq.n	8003f44 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6818      	ldr	r0, [r3, #0]
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	6919      	ldr	r1, [r3, #16]
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	681a      	ldr	r2, [r3, #0]
 8003f0a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003f0e:	f7ff fadf 	bl	80034d0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6818      	ldr	r0, [r3, #0]
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	6919      	ldr	r1, [r3, #16]
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	699b      	ldr	r3, [r3, #24]
 8003f1e:	461a      	mov	r2, r3
 8003f20:	f7ff fb2b 	bl	800357a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6818      	ldr	r0, [r3, #0]
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	6919      	ldr	r1, [r3, #16]
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	7f1b      	ldrb	r3, [r3, #28]
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	d102      	bne.n	8003f3a <HAL_ADC_ConfigChannel+0x126>
 8003f34:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003f38:	e000      	b.n	8003f3c <HAL_ADC_ConfigChannel+0x128>
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	461a      	mov	r2, r3
 8003f3e:	f7ff fb37 	bl	80035b0 <LL_ADC_SetOffsetSaturation>
 8003f42:	e17b      	b.n	800423c <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	2100      	movs	r1, #0
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	f7ff fae4 	bl	8003518 <LL_ADC_GetOffsetChannel>
 8003f50:	4603      	mov	r3, r0
 8003f52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d10a      	bne.n	8003f70 <HAL_ADC_ConfigChannel+0x15c>
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	2100      	movs	r1, #0
 8003f60:	4618      	mov	r0, r3
 8003f62:	f7ff fad9 	bl	8003518 <LL_ADC_GetOffsetChannel>
 8003f66:	4603      	mov	r3, r0
 8003f68:	0e9b      	lsrs	r3, r3, #26
 8003f6a:	f003 021f 	and.w	r2, r3, #31
 8003f6e:	e01e      	b.n	8003fae <HAL_ADC_ConfigChannel+0x19a>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	2100      	movs	r1, #0
 8003f76:	4618      	mov	r0, r3
 8003f78:	f7ff face 	bl	8003518 <LL_ADC_GetOffsetChannel>
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f82:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003f86:	fa93 f3a3 	rbit	r3, r3
 8003f8a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003f8e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003f92:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003f96:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d101      	bne.n	8003fa2 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8003f9e:	2320      	movs	r3, #32
 8003fa0:	e004      	b.n	8003fac <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8003fa2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003fa6:	fab3 f383 	clz	r3, r3
 8003faa:	b2db      	uxtb	r3, r3
 8003fac:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d105      	bne.n	8003fc6 <HAL_ADC_ConfigChannel+0x1b2>
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	0e9b      	lsrs	r3, r3, #26
 8003fc0:	f003 031f 	and.w	r3, r3, #31
 8003fc4:	e018      	b.n	8003ff8 <HAL_ADC_ConfigChannel+0x1e4>
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fce:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003fd2:	fa93 f3a3 	rbit	r3, r3
 8003fd6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8003fda:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003fde:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8003fe2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d101      	bne.n	8003fee <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8003fea:	2320      	movs	r3, #32
 8003fec:	e004      	b.n	8003ff8 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8003fee:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003ff2:	fab3 f383 	clz	r3, r3
 8003ff6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d106      	bne.n	800400a <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	2200      	movs	r2, #0
 8004002:	2100      	movs	r1, #0
 8004004:	4618      	mov	r0, r3
 8004006:	f7ff fa9d 	bl	8003544 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	2101      	movs	r1, #1
 8004010:	4618      	mov	r0, r3
 8004012:	f7ff fa81 	bl	8003518 <LL_ADC_GetOffsetChannel>
 8004016:	4603      	mov	r3, r0
 8004018:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800401c:	2b00      	cmp	r3, #0
 800401e:	d10a      	bne.n	8004036 <HAL_ADC_ConfigChannel+0x222>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	2101      	movs	r1, #1
 8004026:	4618      	mov	r0, r3
 8004028:	f7ff fa76 	bl	8003518 <LL_ADC_GetOffsetChannel>
 800402c:	4603      	mov	r3, r0
 800402e:	0e9b      	lsrs	r3, r3, #26
 8004030:	f003 021f 	and.w	r2, r3, #31
 8004034:	e01e      	b.n	8004074 <HAL_ADC_ConfigChannel+0x260>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	2101      	movs	r1, #1
 800403c:	4618      	mov	r0, r3
 800403e:	f7ff fa6b 	bl	8003518 <LL_ADC_GetOffsetChannel>
 8004042:	4603      	mov	r3, r0
 8004044:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004048:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800404c:	fa93 f3a3 	rbit	r3, r3
 8004050:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8004054:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004058:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 800405c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004060:	2b00      	cmp	r3, #0
 8004062:	d101      	bne.n	8004068 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8004064:	2320      	movs	r3, #32
 8004066:	e004      	b.n	8004072 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8004068:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800406c:	fab3 f383 	clz	r3, r3
 8004070:	b2db      	uxtb	r3, r3
 8004072:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800407c:	2b00      	cmp	r3, #0
 800407e:	d105      	bne.n	800408c <HAL_ADC_ConfigChannel+0x278>
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	0e9b      	lsrs	r3, r3, #26
 8004086:	f003 031f 	and.w	r3, r3, #31
 800408a:	e018      	b.n	80040be <HAL_ADC_ConfigChannel+0x2aa>
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004094:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004098:	fa93 f3a3 	rbit	r3, r3
 800409c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80040a0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80040a4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80040a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d101      	bne.n	80040b4 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 80040b0:	2320      	movs	r3, #32
 80040b2:	e004      	b.n	80040be <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80040b4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80040b8:	fab3 f383 	clz	r3, r3
 80040bc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80040be:	429a      	cmp	r2, r3
 80040c0:	d106      	bne.n	80040d0 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	2200      	movs	r2, #0
 80040c8:	2101      	movs	r1, #1
 80040ca:	4618      	mov	r0, r3
 80040cc:	f7ff fa3a 	bl	8003544 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	2102      	movs	r1, #2
 80040d6:	4618      	mov	r0, r3
 80040d8:	f7ff fa1e 	bl	8003518 <LL_ADC_GetOffsetChannel>
 80040dc:	4603      	mov	r3, r0
 80040de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d10a      	bne.n	80040fc <HAL_ADC_ConfigChannel+0x2e8>
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	2102      	movs	r1, #2
 80040ec:	4618      	mov	r0, r3
 80040ee:	f7ff fa13 	bl	8003518 <LL_ADC_GetOffsetChannel>
 80040f2:	4603      	mov	r3, r0
 80040f4:	0e9b      	lsrs	r3, r3, #26
 80040f6:	f003 021f 	and.w	r2, r3, #31
 80040fa:	e01e      	b.n	800413a <HAL_ADC_ConfigChannel+0x326>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	2102      	movs	r1, #2
 8004102:	4618      	mov	r0, r3
 8004104:	f7ff fa08 	bl	8003518 <LL_ADC_GetOffsetChannel>
 8004108:	4603      	mov	r3, r0
 800410a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800410e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004112:	fa93 f3a3 	rbit	r3, r3
 8004116:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800411a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800411e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8004122:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004126:	2b00      	cmp	r3, #0
 8004128:	d101      	bne.n	800412e <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800412a:	2320      	movs	r3, #32
 800412c:	e004      	b.n	8004138 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800412e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004132:	fab3 f383 	clz	r3, r3
 8004136:	b2db      	uxtb	r3, r3
 8004138:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004142:	2b00      	cmp	r3, #0
 8004144:	d105      	bne.n	8004152 <HAL_ADC_ConfigChannel+0x33e>
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	0e9b      	lsrs	r3, r3, #26
 800414c:	f003 031f 	and.w	r3, r3, #31
 8004150:	e016      	b.n	8004180 <HAL_ADC_ConfigChannel+0x36c>
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800415a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800415e:	fa93 f3a3 	rbit	r3, r3
 8004162:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8004164:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004166:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 800416a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800416e:	2b00      	cmp	r3, #0
 8004170:	d101      	bne.n	8004176 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8004172:	2320      	movs	r3, #32
 8004174:	e004      	b.n	8004180 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8004176:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800417a:	fab3 f383 	clz	r3, r3
 800417e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004180:	429a      	cmp	r2, r3
 8004182:	d106      	bne.n	8004192 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	2200      	movs	r2, #0
 800418a:	2102      	movs	r1, #2
 800418c:	4618      	mov	r0, r3
 800418e:	f7ff f9d9 	bl	8003544 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	2103      	movs	r1, #3
 8004198:	4618      	mov	r0, r3
 800419a:	f7ff f9bd 	bl	8003518 <LL_ADC_GetOffsetChannel>
 800419e:	4603      	mov	r3, r0
 80041a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d10a      	bne.n	80041be <HAL_ADC_ConfigChannel+0x3aa>
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	2103      	movs	r1, #3
 80041ae:	4618      	mov	r0, r3
 80041b0:	f7ff f9b2 	bl	8003518 <LL_ADC_GetOffsetChannel>
 80041b4:	4603      	mov	r3, r0
 80041b6:	0e9b      	lsrs	r3, r3, #26
 80041b8:	f003 021f 	and.w	r2, r3, #31
 80041bc:	e017      	b.n	80041ee <HAL_ADC_ConfigChannel+0x3da>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	2103      	movs	r1, #3
 80041c4:	4618      	mov	r0, r3
 80041c6:	f7ff f9a7 	bl	8003518 <LL_ADC_GetOffsetChannel>
 80041ca:	4603      	mov	r3, r0
 80041cc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041ce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041d0:	fa93 f3a3 	rbit	r3, r3
 80041d4:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80041d6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80041d8:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80041da:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d101      	bne.n	80041e4 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80041e0:	2320      	movs	r3, #32
 80041e2:	e003      	b.n	80041ec <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80041e4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80041e6:	fab3 f383 	clz	r3, r3
 80041ea:	b2db      	uxtb	r3, r3
 80041ec:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d105      	bne.n	8004206 <HAL_ADC_ConfigChannel+0x3f2>
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	0e9b      	lsrs	r3, r3, #26
 8004200:	f003 031f 	and.w	r3, r3, #31
 8004204:	e011      	b.n	800422a <HAL_ADC_ConfigChannel+0x416>
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800420c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800420e:	fa93 f3a3 	rbit	r3, r3
 8004212:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8004214:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004216:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8004218:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800421a:	2b00      	cmp	r3, #0
 800421c:	d101      	bne.n	8004222 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800421e:	2320      	movs	r3, #32
 8004220:	e003      	b.n	800422a <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8004222:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004224:	fab3 f383 	clz	r3, r3
 8004228:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800422a:	429a      	cmp	r2, r3
 800422c:	d106      	bne.n	800423c <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	2200      	movs	r2, #0
 8004234:	2103      	movs	r1, #3
 8004236:	4618      	mov	r0, r3
 8004238:	f7ff f984 	bl	8003544 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4618      	mov	r0, r3
 8004242:	f7ff fae5 	bl	8003810 <LL_ADC_IsEnabled>
 8004246:	4603      	mov	r3, r0
 8004248:	2b00      	cmp	r3, #0
 800424a:	f040 813d 	bne.w	80044c8 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6818      	ldr	r0, [r3, #0]
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	6819      	ldr	r1, [r3, #0]
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	68db      	ldr	r3, [r3, #12]
 800425a:	461a      	mov	r2, r3
 800425c:	f7ff fa40 	bl	80036e0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	68db      	ldr	r3, [r3, #12]
 8004264:	4aa2      	ldr	r2, [pc, #648]	; (80044f0 <HAL_ADC_ConfigChannel+0x6dc>)
 8004266:	4293      	cmp	r3, r2
 8004268:	f040 812e 	bne.w	80044c8 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004278:	2b00      	cmp	r3, #0
 800427a:	d10b      	bne.n	8004294 <HAL_ADC_ConfigChannel+0x480>
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	0e9b      	lsrs	r3, r3, #26
 8004282:	3301      	adds	r3, #1
 8004284:	f003 031f 	and.w	r3, r3, #31
 8004288:	2b09      	cmp	r3, #9
 800428a:	bf94      	ite	ls
 800428c:	2301      	movls	r3, #1
 800428e:	2300      	movhi	r3, #0
 8004290:	b2db      	uxtb	r3, r3
 8004292:	e019      	b.n	80042c8 <HAL_ADC_ConfigChannel+0x4b4>
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800429a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800429c:	fa93 f3a3 	rbit	r3, r3
 80042a0:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80042a2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80042a4:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80042a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d101      	bne.n	80042b0 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80042ac:	2320      	movs	r3, #32
 80042ae:	e003      	b.n	80042b8 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80042b0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80042b2:	fab3 f383 	clz	r3, r3
 80042b6:	b2db      	uxtb	r3, r3
 80042b8:	3301      	adds	r3, #1
 80042ba:	f003 031f 	and.w	r3, r3, #31
 80042be:	2b09      	cmp	r3, #9
 80042c0:	bf94      	ite	ls
 80042c2:	2301      	movls	r3, #1
 80042c4:	2300      	movhi	r3, #0
 80042c6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d079      	beq.n	80043c0 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d107      	bne.n	80042e8 <HAL_ADC_ConfigChannel+0x4d4>
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	0e9b      	lsrs	r3, r3, #26
 80042de:	3301      	adds	r3, #1
 80042e0:	069b      	lsls	r3, r3, #26
 80042e2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80042e6:	e015      	b.n	8004314 <HAL_ADC_ConfigChannel+0x500>
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80042f0:	fa93 f3a3 	rbit	r3, r3
 80042f4:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80042f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80042f8:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80042fa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d101      	bne.n	8004304 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8004300:	2320      	movs	r3, #32
 8004302:	e003      	b.n	800430c <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8004304:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004306:	fab3 f383 	clz	r3, r3
 800430a:	b2db      	uxtb	r3, r3
 800430c:	3301      	adds	r3, #1
 800430e:	069b      	lsls	r3, r3, #26
 8004310:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800431c:	2b00      	cmp	r3, #0
 800431e:	d109      	bne.n	8004334 <HAL_ADC_ConfigChannel+0x520>
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	0e9b      	lsrs	r3, r3, #26
 8004326:	3301      	adds	r3, #1
 8004328:	f003 031f 	and.w	r3, r3, #31
 800432c:	2101      	movs	r1, #1
 800432e:	fa01 f303 	lsl.w	r3, r1, r3
 8004332:	e017      	b.n	8004364 <HAL_ADC_ConfigChannel+0x550>
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800433a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800433c:	fa93 f3a3 	rbit	r3, r3
 8004340:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8004342:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004344:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8004346:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004348:	2b00      	cmp	r3, #0
 800434a:	d101      	bne.n	8004350 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 800434c:	2320      	movs	r3, #32
 800434e:	e003      	b.n	8004358 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8004350:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004352:	fab3 f383 	clz	r3, r3
 8004356:	b2db      	uxtb	r3, r3
 8004358:	3301      	adds	r3, #1
 800435a:	f003 031f 	and.w	r3, r3, #31
 800435e:	2101      	movs	r1, #1
 8004360:	fa01 f303 	lsl.w	r3, r1, r3
 8004364:	ea42 0103 	orr.w	r1, r2, r3
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004370:	2b00      	cmp	r3, #0
 8004372:	d10a      	bne.n	800438a <HAL_ADC_ConfigChannel+0x576>
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	0e9b      	lsrs	r3, r3, #26
 800437a:	3301      	adds	r3, #1
 800437c:	f003 021f 	and.w	r2, r3, #31
 8004380:	4613      	mov	r3, r2
 8004382:	005b      	lsls	r3, r3, #1
 8004384:	4413      	add	r3, r2
 8004386:	051b      	lsls	r3, r3, #20
 8004388:	e018      	b.n	80043bc <HAL_ADC_ConfigChannel+0x5a8>
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004390:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004392:	fa93 f3a3 	rbit	r3, r3
 8004396:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004398:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800439a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 800439c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d101      	bne.n	80043a6 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80043a2:	2320      	movs	r3, #32
 80043a4:	e003      	b.n	80043ae <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80043a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043a8:	fab3 f383 	clz	r3, r3
 80043ac:	b2db      	uxtb	r3, r3
 80043ae:	3301      	adds	r3, #1
 80043b0:	f003 021f 	and.w	r2, r3, #31
 80043b4:	4613      	mov	r3, r2
 80043b6:	005b      	lsls	r3, r3, #1
 80043b8:	4413      	add	r3, r2
 80043ba:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80043bc:	430b      	orrs	r3, r1
 80043be:	e07e      	b.n	80044be <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d107      	bne.n	80043dc <HAL_ADC_ConfigChannel+0x5c8>
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	0e9b      	lsrs	r3, r3, #26
 80043d2:	3301      	adds	r3, #1
 80043d4:	069b      	lsls	r3, r3, #26
 80043d6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80043da:	e015      	b.n	8004408 <HAL_ADC_ConfigChannel+0x5f4>
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043e4:	fa93 f3a3 	rbit	r3, r3
 80043e8:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80043ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043ec:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80043ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d101      	bne.n	80043f8 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80043f4:	2320      	movs	r3, #32
 80043f6:	e003      	b.n	8004400 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80043f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043fa:	fab3 f383 	clz	r3, r3
 80043fe:	b2db      	uxtb	r3, r3
 8004400:	3301      	adds	r3, #1
 8004402:	069b      	lsls	r3, r3, #26
 8004404:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004410:	2b00      	cmp	r3, #0
 8004412:	d109      	bne.n	8004428 <HAL_ADC_ConfigChannel+0x614>
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	0e9b      	lsrs	r3, r3, #26
 800441a:	3301      	adds	r3, #1
 800441c:	f003 031f 	and.w	r3, r3, #31
 8004420:	2101      	movs	r1, #1
 8004422:	fa01 f303 	lsl.w	r3, r1, r3
 8004426:	e017      	b.n	8004458 <HAL_ADC_ConfigChannel+0x644>
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800442e:	6a3b      	ldr	r3, [r7, #32]
 8004430:	fa93 f3a3 	rbit	r3, r3
 8004434:	61fb      	str	r3, [r7, #28]
  return result;
 8004436:	69fb      	ldr	r3, [r7, #28]
 8004438:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800443a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800443c:	2b00      	cmp	r3, #0
 800443e:	d101      	bne.n	8004444 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8004440:	2320      	movs	r3, #32
 8004442:	e003      	b.n	800444c <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8004444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004446:	fab3 f383 	clz	r3, r3
 800444a:	b2db      	uxtb	r3, r3
 800444c:	3301      	adds	r3, #1
 800444e:	f003 031f 	and.w	r3, r3, #31
 8004452:	2101      	movs	r1, #1
 8004454:	fa01 f303 	lsl.w	r3, r1, r3
 8004458:	ea42 0103 	orr.w	r1, r2, r3
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004464:	2b00      	cmp	r3, #0
 8004466:	d10d      	bne.n	8004484 <HAL_ADC_ConfigChannel+0x670>
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	0e9b      	lsrs	r3, r3, #26
 800446e:	3301      	adds	r3, #1
 8004470:	f003 021f 	and.w	r2, r3, #31
 8004474:	4613      	mov	r3, r2
 8004476:	005b      	lsls	r3, r3, #1
 8004478:	4413      	add	r3, r2
 800447a:	3b1e      	subs	r3, #30
 800447c:	051b      	lsls	r3, r3, #20
 800447e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004482:	e01b      	b.n	80044bc <HAL_ADC_ConfigChannel+0x6a8>
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800448a:	697b      	ldr	r3, [r7, #20]
 800448c:	fa93 f3a3 	rbit	r3, r3
 8004490:	613b      	str	r3, [r7, #16]
  return result;
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004496:	69bb      	ldr	r3, [r7, #24]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d101      	bne.n	80044a0 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 800449c:	2320      	movs	r3, #32
 800449e:	e003      	b.n	80044a8 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80044a0:	69bb      	ldr	r3, [r7, #24]
 80044a2:	fab3 f383 	clz	r3, r3
 80044a6:	b2db      	uxtb	r3, r3
 80044a8:	3301      	adds	r3, #1
 80044aa:	f003 021f 	and.w	r2, r3, #31
 80044ae:	4613      	mov	r3, r2
 80044b0:	005b      	lsls	r3, r3, #1
 80044b2:	4413      	add	r3, r2
 80044b4:	3b1e      	subs	r3, #30
 80044b6:	051b      	lsls	r3, r3, #20
 80044b8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80044bc:	430b      	orrs	r3, r1
 80044be:	683a      	ldr	r2, [r7, #0]
 80044c0:	6892      	ldr	r2, [r2, #8]
 80044c2:	4619      	mov	r1, r3
 80044c4:	f7ff f8e1 	bl	800368a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	681a      	ldr	r2, [r3, #0]
 80044cc:	4b09      	ldr	r3, [pc, #36]	; (80044f4 <HAL_ADC_ConfigChannel+0x6e0>)
 80044ce:	4013      	ands	r3, r2
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	f000 80be 	beq.w	8004652 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80044de:	d004      	beq.n	80044ea <HAL_ADC_ConfigChannel+0x6d6>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a04      	ldr	r2, [pc, #16]	; (80044f8 <HAL_ADC_ConfigChannel+0x6e4>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d10a      	bne.n	8004500 <HAL_ADC_ConfigChannel+0x6ec>
 80044ea:	4b04      	ldr	r3, [pc, #16]	; (80044fc <HAL_ADC_ConfigChannel+0x6e8>)
 80044ec:	e009      	b.n	8004502 <HAL_ADC_ConfigChannel+0x6ee>
 80044ee:	bf00      	nop
 80044f0:	407f0000 	.word	0x407f0000
 80044f4:	80080000 	.word	0x80080000
 80044f8:	50000100 	.word	0x50000100
 80044fc:	50000300 	.word	0x50000300
 8004500:	4b59      	ldr	r3, [pc, #356]	; (8004668 <HAL_ADC_ConfigChannel+0x854>)
 8004502:	4618      	mov	r0, r3
 8004504:	f7fe ffd6 	bl	80034b4 <LL_ADC_GetCommonPathInternalCh>
 8004508:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a56      	ldr	r2, [pc, #344]	; (800466c <HAL_ADC_ConfigChannel+0x858>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d004      	beq.n	8004520 <HAL_ADC_ConfigChannel+0x70c>
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	4a55      	ldr	r2, [pc, #340]	; (8004670 <HAL_ADC_ConfigChannel+0x85c>)
 800451c:	4293      	cmp	r3, r2
 800451e:	d13a      	bne.n	8004596 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004520:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004524:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004528:	2b00      	cmp	r3, #0
 800452a:	d134      	bne.n	8004596 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004534:	d005      	beq.n	8004542 <HAL_ADC_ConfigChannel+0x72e>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4a4e      	ldr	r2, [pc, #312]	; (8004674 <HAL_ADC_ConfigChannel+0x860>)
 800453c:	4293      	cmp	r3, r2
 800453e:	f040 8085 	bne.w	800464c <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800454a:	d004      	beq.n	8004556 <HAL_ADC_ConfigChannel+0x742>
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	4a49      	ldr	r2, [pc, #292]	; (8004678 <HAL_ADC_ConfigChannel+0x864>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d101      	bne.n	800455a <HAL_ADC_ConfigChannel+0x746>
 8004556:	4a49      	ldr	r2, [pc, #292]	; (800467c <HAL_ADC_ConfigChannel+0x868>)
 8004558:	e000      	b.n	800455c <HAL_ADC_ConfigChannel+0x748>
 800455a:	4a43      	ldr	r2, [pc, #268]	; (8004668 <HAL_ADC_ConfigChannel+0x854>)
 800455c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004560:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004564:	4619      	mov	r1, r3
 8004566:	4610      	mov	r0, r2
 8004568:	f7fe ff91 	bl	800348e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800456c:	4b44      	ldr	r3, [pc, #272]	; (8004680 <HAL_ADC_ConfigChannel+0x86c>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	099b      	lsrs	r3, r3, #6
 8004572:	4a44      	ldr	r2, [pc, #272]	; (8004684 <HAL_ADC_ConfigChannel+0x870>)
 8004574:	fba2 2303 	umull	r2, r3, r2, r3
 8004578:	099b      	lsrs	r3, r3, #6
 800457a:	1c5a      	adds	r2, r3, #1
 800457c:	4613      	mov	r3, r2
 800457e:	005b      	lsls	r3, r3, #1
 8004580:	4413      	add	r3, r2
 8004582:	009b      	lsls	r3, r3, #2
 8004584:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004586:	e002      	b.n	800458e <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	3b01      	subs	r3, #1
 800458c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d1f9      	bne.n	8004588 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004594:	e05a      	b.n	800464c <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4a3b      	ldr	r2, [pc, #236]	; (8004688 <HAL_ADC_ConfigChannel+0x874>)
 800459c:	4293      	cmp	r3, r2
 800459e:	d125      	bne.n	80045ec <HAL_ADC_ConfigChannel+0x7d8>
 80045a0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80045a4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d11f      	bne.n	80045ec <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a31      	ldr	r2, [pc, #196]	; (8004678 <HAL_ADC_ConfigChannel+0x864>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d104      	bne.n	80045c0 <HAL_ADC_ConfigChannel+0x7ac>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4a34      	ldr	r2, [pc, #208]	; (800468c <HAL_ADC_ConfigChannel+0x878>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d047      	beq.n	8004650 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80045c8:	d004      	beq.n	80045d4 <HAL_ADC_ConfigChannel+0x7c0>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4a2a      	ldr	r2, [pc, #168]	; (8004678 <HAL_ADC_ConfigChannel+0x864>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d101      	bne.n	80045d8 <HAL_ADC_ConfigChannel+0x7c4>
 80045d4:	4a29      	ldr	r2, [pc, #164]	; (800467c <HAL_ADC_ConfigChannel+0x868>)
 80045d6:	e000      	b.n	80045da <HAL_ADC_ConfigChannel+0x7c6>
 80045d8:	4a23      	ldr	r2, [pc, #140]	; (8004668 <HAL_ADC_ConfigChannel+0x854>)
 80045da:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80045de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80045e2:	4619      	mov	r1, r3
 80045e4:	4610      	mov	r0, r2
 80045e6:	f7fe ff52 	bl	800348e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80045ea:	e031      	b.n	8004650 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a27      	ldr	r2, [pc, #156]	; (8004690 <HAL_ADC_ConfigChannel+0x87c>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d12d      	bne.n	8004652 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80045f6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80045fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d127      	bne.n	8004652 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4a1c      	ldr	r2, [pc, #112]	; (8004678 <HAL_ADC_ConfigChannel+0x864>)
 8004608:	4293      	cmp	r3, r2
 800460a:	d022      	beq.n	8004652 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004614:	d004      	beq.n	8004620 <HAL_ADC_ConfigChannel+0x80c>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a17      	ldr	r2, [pc, #92]	; (8004678 <HAL_ADC_ConfigChannel+0x864>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d101      	bne.n	8004624 <HAL_ADC_ConfigChannel+0x810>
 8004620:	4a16      	ldr	r2, [pc, #88]	; (800467c <HAL_ADC_ConfigChannel+0x868>)
 8004622:	e000      	b.n	8004626 <HAL_ADC_ConfigChannel+0x812>
 8004624:	4a10      	ldr	r2, [pc, #64]	; (8004668 <HAL_ADC_ConfigChannel+0x854>)
 8004626:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800462a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800462e:	4619      	mov	r1, r3
 8004630:	4610      	mov	r0, r2
 8004632:	f7fe ff2c 	bl	800348e <LL_ADC_SetCommonPathInternalCh>
 8004636:	e00c      	b.n	8004652 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800463c:	f043 0220 	orr.w	r2, r3, #32
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8004644:	2301      	movs	r3, #1
 8004646:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 800464a:	e002      	b.n	8004652 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800464c:	bf00      	nop
 800464e:	e000      	b.n	8004652 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004650:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2200      	movs	r2, #0
 8004656:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800465a:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800465e:	4618      	mov	r0, r3
 8004660:	37d8      	adds	r7, #216	; 0xd8
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}
 8004666:	bf00      	nop
 8004668:	50000700 	.word	0x50000700
 800466c:	c3210000 	.word	0xc3210000
 8004670:	90c00010 	.word	0x90c00010
 8004674:	50000600 	.word	0x50000600
 8004678:	50000100 	.word	0x50000100
 800467c:	50000300 	.word	0x50000300
 8004680:	20000000 	.word	0x20000000
 8004684:	053e2d63 	.word	0x053e2d63
 8004688:	c7520000 	.word	0xc7520000
 800468c:	50000500 	.word	0x50000500
 8004690:	cb840000 	.word	0xcb840000

08004694 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b084      	sub	sp, #16
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4618      	mov	r0, r3
 80046a2:	f7ff f8b5 	bl	8003810 <LL_ADC_IsEnabled>
 80046a6:	4603      	mov	r3, r0
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d14d      	bne.n	8004748 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	689a      	ldr	r2, [r3, #8]
 80046b2:	4b28      	ldr	r3, [pc, #160]	; (8004754 <ADC_Enable+0xc0>)
 80046b4:	4013      	ands	r3, r2
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d00d      	beq.n	80046d6 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046be:	f043 0210 	orr.w	r2, r3, #16
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046ca:	f043 0201 	orr.w	r2, r3, #1
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 80046d2:	2301      	movs	r3, #1
 80046d4:	e039      	b.n	800474a <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	4618      	mov	r0, r3
 80046dc:	f7ff f884 	bl	80037e8 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80046e0:	f7fe fe94 	bl	800340c <HAL_GetTick>
 80046e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80046e6:	e028      	b.n	800473a <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4618      	mov	r0, r3
 80046ee:	f7ff f88f 	bl	8003810 <LL_ADC_IsEnabled>
 80046f2:	4603      	mov	r3, r0
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d104      	bne.n	8004702 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4618      	mov	r0, r3
 80046fe:	f7ff f873 	bl	80037e8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004702:	f7fe fe83 	bl	800340c <HAL_GetTick>
 8004706:	4602      	mov	r2, r0
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	1ad3      	subs	r3, r2, r3
 800470c:	2b02      	cmp	r3, #2
 800470e:	d914      	bls.n	800473a <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f003 0301 	and.w	r3, r3, #1
 800471a:	2b01      	cmp	r3, #1
 800471c:	d00d      	beq.n	800473a <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004722:	f043 0210 	orr.w	r2, r3, #16
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800472e:	f043 0201 	orr.w	r2, r3, #1
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8004736:	2301      	movs	r3, #1
 8004738:	e007      	b.n	800474a <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f003 0301 	and.w	r3, r3, #1
 8004744:	2b01      	cmp	r3, #1
 8004746:	d1cf      	bne.n	80046e8 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004748:	2300      	movs	r3, #0
}
 800474a:	4618      	mov	r0, r3
 800474c:	3710      	adds	r7, #16
 800474e:	46bd      	mov	sp, r7
 8004750:	bd80      	pop	{r7, pc}
 8004752:	bf00      	nop
 8004754:	8000003f 	.word	0x8000003f

08004758 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b084      	sub	sp, #16
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004764:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800476a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800476e:	2b00      	cmp	r3, #0
 8004770:	d14b      	bne.n	800480a <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004776:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f003 0308 	and.w	r3, r3, #8
 8004788:	2b00      	cmp	r3, #0
 800478a:	d021      	beq.n	80047d0 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4618      	mov	r0, r3
 8004792:	f7fe ff3b 	bl	800360c <LL_ADC_REG_IsTriggerSourceSWStart>
 8004796:	4603      	mov	r3, r0
 8004798:	2b00      	cmp	r3, #0
 800479a:	d032      	beq.n	8004802 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	68db      	ldr	r3, [r3, #12]
 80047a2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d12b      	bne.n	8004802 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047ae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047ba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d11f      	bne.n	8004802 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047c6:	f043 0201 	orr.w	r2, r3, #1
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	65da      	str	r2, [r3, #92]	; 0x5c
 80047ce:	e018      	b.n	8004802 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	68db      	ldr	r3, [r3, #12]
 80047d6:	f003 0302 	and.w	r3, r3, #2
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d111      	bne.n	8004802 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047e2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047ee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d105      	bne.n	8004802 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047fa:	f043 0201 	orr.w	r2, r3, #1
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004802:	68f8      	ldr	r0, [r7, #12]
 8004804:	f7ff fae8 	bl	8003dd8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004808:	e00e      	b.n	8004828 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800480e:	f003 0310 	and.w	r3, r3, #16
 8004812:	2b00      	cmp	r3, #0
 8004814:	d003      	beq.n	800481e <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004816:	68f8      	ldr	r0, [r7, #12]
 8004818:	f7ff faf2 	bl	8003e00 <HAL_ADC_ErrorCallback>
}
 800481c:	e004      	b.n	8004828 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004822:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004824:	6878      	ldr	r0, [r7, #4]
 8004826:	4798      	blx	r3
}
 8004828:	bf00      	nop
 800482a:	3710      	adds	r7, #16
 800482c:	46bd      	mov	sp, r7
 800482e:	bd80      	pop	{r7, pc}

08004830 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b084      	sub	sp, #16
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800483c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800483e:	68f8      	ldr	r0, [r7, #12]
 8004840:	f7ff fad4 	bl	8003dec <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004844:	bf00      	nop
 8004846:	3710      	adds	r7, #16
 8004848:	46bd      	mov	sp, r7
 800484a:	bd80      	pop	{r7, pc}

0800484c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b084      	sub	sp, #16
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004858:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800485e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800486a:	f043 0204 	orr.w	r2, r3, #4
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004872:	68f8      	ldr	r0, [r7, #12]
 8004874:	f7ff fac4 	bl	8003e00 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004878:	bf00      	nop
 800487a:	3710      	adds	r7, #16
 800487c:	46bd      	mov	sp, r7
 800487e:	bd80      	pop	{r7, pc}

08004880 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004880:	b480      	push	{r7}
 8004882:	b085      	sub	sp, #20
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	f003 0307 	and.w	r3, r3, #7
 800488e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004890:	4b0c      	ldr	r3, [pc, #48]	; (80048c4 <__NVIC_SetPriorityGrouping+0x44>)
 8004892:	68db      	ldr	r3, [r3, #12]
 8004894:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004896:	68ba      	ldr	r2, [r7, #8]
 8004898:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800489c:	4013      	ands	r3, r2
 800489e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80048a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80048ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80048b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80048b2:	4a04      	ldr	r2, [pc, #16]	; (80048c4 <__NVIC_SetPriorityGrouping+0x44>)
 80048b4:	68bb      	ldr	r3, [r7, #8]
 80048b6:	60d3      	str	r3, [r2, #12]
}
 80048b8:	bf00      	nop
 80048ba:	3714      	adds	r7, #20
 80048bc:	46bd      	mov	sp, r7
 80048be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c2:	4770      	bx	lr
 80048c4:	e000ed00 	.word	0xe000ed00

080048c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80048c8:	b480      	push	{r7}
 80048ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80048cc:	4b04      	ldr	r3, [pc, #16]	; (80048e0 <__NVIC_GetPriorityGrouping+0x18>)
 80048ce:	68db      	ldr	r3, [r3, #12]
 80048d0:	0a1b      	lsrs	r3, r3, #8
 80048d2:	f003 0307 	and.w	r3, r3, #7
}
 80048d6:	4618      	mov	r0, r3
 80048d8:	46bd      	mov	sp, r7
 80048da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048de:	4770      	bx	lr
 80048e0:	e000ed00 	.word	0xe000ed00

080048e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80048e4:	b480      	push	{r7}
 80048e6:	b083      	sub	sp, #12
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	4603      	mov	r3, r0
 80048ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80048ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	db0b      	blt.n	800490e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80048f6:	79fb      	ldrb	r3, [r7, #7]
 80048f8:	f003 021f 	and.w	r2, r3, #31
 80048fc:	4907      	ldr	r1, [pc, #28]	; (800491c <__NVIC_EnableIRQ+0x38>)
 80048fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004902:	095b      	lsrs	r3, r3, #5
 8004904:	2001      	movs	r0, #1
 8004906:	fa00 f202 	lsl.w	r2, r0, r2
 800490a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800490e:	bf00      	nop
 8004910:	370c      	adds	r7, #12
 8004912:	46bd      	mov	sp, r7
 8004914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004918:	4770      	bx	lr
 800491a:	bf00      	nop
 800491c:	e000e100 	.word	0xe000e100

08004920 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004920:	b480      	push	{r7}
 8004922:	b083      	sub	sp, #12
 8004924:	af00      	add	r7, sp, #0
 8004926:	4603      	mov	r3, r0
 8004928:	6039      	str	r1, [r7, #0]
 800492a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800492c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004930:	2b00      	cmp	r3, #0
 8004932:	db0a      	blt.n	800494a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	b2da      	uxtb	r2, r3
 8004938:	490c      	ldr	r1, [pc, #48]	; (800496c <__NVIC_SetPriority+0x4c>)
 800493a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800493e:	0112      	lsls	r2, r2, #4
 8004940:	b2d2      	uxtb	r2, r2
 8004942:	440b      	add	r3, r1
 8004944:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004948:	e00a      	b.n	8004960 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	b2da      	uxtb	r2, r3
 800494e:	4908      	ldr	r1, [pc, #32]	; (8004970 <__NVIC_SetPriority+0x50>)
 8004950:	79fb      	ldrb	r3, [r7, #7]
 8004952:	f003 030f 	and.w	r3, r3, #15
 8004956:	3b04      	subs	r3, #4
 8004958:	0112      	lsls	r2, r2, #4
 800495a:	b2d2      	uxtb	r2, r2
 800495c:	440b      	add	r3, r1
 800495e:	761a      	strb	r2, [r3, #24]
}
 8004960:	bf00      	nop
 8004962:	370c      	adds	r7, #12
 8004964:	46bd      	mov	sp, r7
 8004966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496a:	4770      	bx	lr
 800496c:	e000e100 	.word	0xe000e100
 8004970:	e000ed00 	.word	0xe000ed00

08004974 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004974:	b480      	push	{r7}
 8004976:	b089      	sub	sp, #36	; 0x24
 8004978:	af00      	add	r7, sp, #0
 800497a:	60f8      	str	r0, [r7, #12]
 800497c:	60b9      	str	r1, [r7, #8]
 800497e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	f003 0307 	and.w	r3, r3, #7
 8004986:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004988:	69fb      	ldr	r3, [r7, #28]
 800498a:	f1c3 0307 	rsb	r3, r3, #7
 800498e:	2b04      	cmp	r3, #4
 8004990:	bf28      	it	cs
 8004992:	2304      	movcs	r3, #4
 8004994:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004996:	69fb      	ldr	r3, [r7, #28]
 8004998:	3304      	adds	r3, #4
 800499a:	2b06      	cmp	r3, #6
 800499c:	d902      	bls.n	80049a4 <NVIC_EncodePriority+0x30>
 800499e:	69fb      	ldr	r3, [r7, #28]
 80049a0:	3b03      	subs	r3, #3
 80049a2:	e000      	b.n	80049a6 <NVIC_EncodePriority+0x32>
 80049a4:	2300      	movs	r3, #0
 80049a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80049ac:	69bb      	ldr	r3, [r7, #24]
 80049ae:	fa02 f303 	lsl.w	r3, r2, r3
 80049b2:	43da      	mvns	r2, r3
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	401a      	ands	r2, r3
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80049bc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80049c0:	697b      	ldr	r3, [r7, #20]
 80049c2:	fa01 f303 	lsl.w	r3, r1, r3
 80049c6:	43d9      	mvns	r1, r3
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049cc:	4313      	orrs	r3, r2
         );
}
 80049ce:	4618      	mov	r0, r3
 80049d0:	3724      	adds	r7, #36	; 0x24
 80049d2:	46bd      	mov	sp, r7
 80049d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d8:	4770      	bx	lr
	...

080049dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b082      	sub	sp, #8
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	3b01      	subs	r3, #1
 80049e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80049ec:	d301      	bcc.n	80049f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80049ee:	2301      	movs	r3, #1
 80049f0:	e00f      	b.n	8004a12 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80049f2:	4a0a      	ldr	r2, [pc, #40]	; (8004a1c <SysTick_Config+0x40>)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	3b01      	subs	r3, #1
 80049f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80049fa:	210f      	movs	r1, #15
 80049fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004a00:	f7ff ff8e 	bl	8004920 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004a04:	4b05      	ldr	r3, [pc, #20]	; (8004a1c <SysTick_Config+0x40>)
 8004a06:	2200      	movs	r2, #0
 8004a08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004a0a:	4b04      	ldr	r3, [pc, #16]	; (8004a1c <SysTick_Config+0x40>)
 8004a0c:	2207      	movs	r2, #7
 8004a0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004a10:	2300      	movs	r3, #0
}
 8004a12:	4618      	mov	r0, r3
 8004a14:	3708      	adds	r7, #8
 8004a16:	46bd      	mov	sp, r7
 8004a18:	bd80      	pop	{r7, pc}
 8004a1a:	bf00      	nop
 8004a1c:	e000e010 	.word	0xe000e010

08004a20 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b082      	sub	sp, #8
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004a28:	6878      	ldr	r0, [r7, #4]
 8004a2a:	f7ff ff29 	bl	8004880 <__NVIC_SetPriorityGrouping>
}
 8004a2e:	bf00      	nop
 8004a30:	3708      	adds	r7, #8
 8004a32:	46bd      	mov	sp, r7
 8004a34:	bd80      	pop	{r7, pc}

08004a36 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004a36:	b580      	push	{r7, lr}
 8004a38:	b086      	sub	sp, #24
 8004a3a:	af00      	add	r7, sp, #0
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	60b9      	str	r1, [r7, #8]
 8004a40:	607a      	str	r2, [r7, #4]
 8004a42:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004a44:	f7ff ff40 	bl	80048c8 <__NVIC_GetPriorityGrouping>
 8004a48:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004a4a:	687a      	ldr	r2, [r7, #4]
 8004a4c:	68b9      	ldr	r1, [r7, #8]
 8004a4e:	6978      	ldr	r0, [r7, #20]
 8004a50:	f7ff ff90 	bl	8004974 <NVIC_EncodePriority>
 8004a54:	4602      	mov	r2, r0
 8004a56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a5a:	4611      	mov	r1, r2
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	f7ff ff5f 	bl	8004920 <__NVIC_SetPriority>
}
 8004a62:	bf00      	nop
 8004a64:	3718      	adds	r7, #24
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bd80      	pop	{r7, pc}

08004a6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a6a:	b580      	push	{r7, lr}
 8004a6c:	b082      	sub	sp, #8
 8004a6e:	af00      	add	r7, sp, #0
 8004a70:	4603      	mov	r3, r0
 8004a72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004a74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a78:	4618      	mov	r0, r3
 8004a7a:	f7ff ff33 	bl	80048e4 <__NVIC_EnableIRQ>
}
 8004a7e:	bf00      	nop
 8004a80:	3708      	adds	r7, #8
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}

08004a86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004a86:	b580      	push	{r7, lr}
 8004a88:	b082      	sub	sp, #8
 8004a8a:	af00      	add	r7, sp, #0
 8004a8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004a8e:	6878      	ldr	r0, [r7, #4]
 8004a90:	f7ff ffa4 	bl	80049dc <SysTick_Config>
 8004a94:	4603      	mov	r3, r0
}
 8004a96:	4618      	mov	r0, r3
 8004a98:	3708      	adds	r7, #8
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bd80      	pop	{r7, pc}
	...

08004aa0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b084      	sub	sp, #16
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d101      	bne.n	8004ab2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004aae:	2301      	movs	r3, #1
 8004ab0:	e08d      	b.n	8004bce <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	461a      	mov	r2, r3
 8004ab8:	4b47      	ldr	r3, [pc, #284]	; (8004bd8 <HAL_DMA_Init+0x138>)
 8004aba:	429a      	cmp	r2, r3
 8004abc:	d80f      	bhi.n	8004ade <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	461a      	mov	r2, r3
 8004ac4:	4b45      	ldr	r3, [pc, #276]	; (8004bdc <HAL_DMA_Init+0x13c>)
 8004ac6:	4413      	add	r3, r2
 8004ac8:	4a45      	ldr	r2, [pc, #276]	; (8004be0 <HAL_DMA_Init+0x140>)
 8004aca:	fba2 2303 	umull	r2, r3, r2, r3
 8004ace:	091b      	lsrs	r3, r3, #4
 8004ad0:	009a      	lsls	r2, r3, #2
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	4a42      	ldr	r2, [pc, #264]	; (8004be4 <HAL_DMA_Init+0x144>)
 8004ada:	641a      	str	r2, [r3, #64]	; 0x40
 8004adc:	e00e      	b.n	8004afc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	461a      	mov	r2, r3
 8004ae4:	4b40      	ldr	r3, [pc, #256]	; (8004be8 <HAL_DMA_Init+0x148>)
 8004ae6:	4413      	add	r3, r2
 8004ae8:	4a3d      	ldr	r2, [pc, #244]	; (8004be0 <HAL_DMA_Init+0x140>)
 8004aea:	fba2 2303 	umull	r2, r3, r2, r3
 8004aee:	091b      	lsrs	r3, r3, #4
 8004af0:	009a      	lsls	r2, r3, #2
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	4a3c      	ldr	r2, [pc, #240]	; (8004bec <HAL_DMA_Init+0x14c>)
 8004afa:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2202      	movs	r2, #2
 8004b00:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004b12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b16:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004b20:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	691b      	ldr	r3, [r3, #16]
 8004b26:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b2c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	699b      	ldr	r3, [r3, #24]
 8004b32:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b38:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6a1b      	ldr	r3, [r3, #32]
 8004b3e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004b40:	68fa      	ldr	r2, [r7, #12]
 8004b42:	4313      	orrs	r3, r2
 8004b44:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	68fa      	ldr	r2, [r7, #12]
 8004b4c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004b4e:	6878      	ldr	r0, [r7, #4]
 8004b50:	f000 f9b6 	bl	8004ec0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	689b      	ldr	r3, [r3, #8]
 8004b58:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004b5c:	d102      	bne.n	8004b64 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2200      	movs	r2, #0
 8004b62:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	685a      	ldr	r2, [r3, #4]
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b6c:	b2d2      	uxtb	r2, r2
 8004b6e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b74:	687a      	ldr	r2, [r7, #4]
 8004b76:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004b78:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	685b      	ldr	r3, [r3, #4]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d010      	beq.n	8004ba4 <HAL_DMA_Init+0x104>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	2b04      	cmp	r3, #4
 8004b88:	d80c      	bhi.n	8004ba4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004b8a:	6878      	ldr	r0, [r7, #4]
 8004b8c:	f000 f9d6 	bl	8004f3c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b94:	2200      	movs	r2, #0
 8004b96:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b9c:	687a      	ldr	r2, [r7, #4]
 8004b9e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004ba0:	605a      	str	r2, [r3, #4]
 8004ba2:	e008      	b.n	8004bb6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2200      	movs	r2, #0
 8004bae:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004bcc:	2300      	movs	r3, #0
}
 8004bce:	4618      	mov	r0, r3
 8004bd0:	3710      	adds	r7, #16
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bd80      	pop	{r7, pc}
 8004bd6:	bf00      	nop
 8004bd8:	40020407 	.word	0x40020407
 8004bdc:	bffdfff8 	.word	0xbffdfff8
 8004be0:	cccccccd 	.word	0xcccccccd
 8004be4:	40020000 	.word	0x40020000
 8004be8:	bffdfbf8 	.word	0xbffdfbf8
 8004bec:	40020400 	.word	0x40020400

08004bf0 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b086      	sub	sp, #24
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	60f8      	str	r0, [r7, #12]
 8004bf8:	60b9      	str	r1, [r7, #8]
 8004bfa:	607a      	str	r2, [r7, #4]
 8004bfc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004bfe:	2300      	movs	r3, #0
 8004c00:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004c08:	2b01      	cmp	r3, #1
 8004c0a:	d101      	bne.n	8004c10 <HAL_DMA_Start_IT+0x20>
 8004c0c:	2302      	movs	r3, #2
 8004c0e:	e066      	b.n	8004cde <HAL_DMA_Start_IT+0xee>
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	2201      	movs	r2, #1
 8004c14:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004c1e:	b2db      	uxtb	r3, r3
 8004c20:	2b01      	cmp	r3, #1
 8004c22:	d155      	bne.n	8004cd0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	2202      	movs	r2, #2
 8004c28:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	2200      	movs	r2, #0
 8004c30:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	681a      	ldr	r2, [r3, #0]
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f022 0201 	bic.w	r2, r2, #1
 8004c40:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	687a      	ldr	r2, [r7, #4]
 8004c46:	68b9      	ldr	r1, [r7, #8]
 8004c48:	68f8      	ldr	r0, [r7, #12]
 8004c4a:	f000 f8fb 	bl	8004e44 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d008      	beq.n	8004c68 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	681a      	ldr	r2, [r3, #0]
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f042 020e 	orr.w	r2, r2, #14
 8004c64:	601a      	str	r2, [r3, #0]
 8004c66:	e00f      	b.n	8004c88 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	681a      	ldr	r2, [r3, #0]
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f022 0204 	bic.w	r2, r2, #4
 8004c76:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	681a      	ldr	r2, [r3, #0]
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f042 020a 	orr.w	r2, r2, #10
 8004c86:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d007      	beq.n	8004ca6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c9a:	681a      	ldr	r2, [r3, #0]
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ca0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ca4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d007      	beq.n	8004cbe <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cb2:	681a      	ldr	r2, [r3, #0]
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cb8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004cbc:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	681a      	ldr	r2, [r3, #0]
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f042 0201 	orr.w	r2, r2, #1
 8004ccc:	601a      	str	r2, [r3, #0]
 8004cce:	e005      	b.n	8004cdc <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004cd8:	2302      	movs	r3, #2
 8004cda:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004cdc:	7dfb      	ldrb	r3, [r7, #23]
}
 8004cde:	4618      	mov	r0, r3
 8004ce0:	3718      	adds	r7, #24
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bd80      	pop	{r7, pc}

08004ce6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004ce6:	b580      	push	{r7, lr}
 8004ce8:	b084      	sub	sp, #16
 8004cea:	af00      	add	r7, sp, #0
 8004cec:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d02:	f003 031f 	and.w	r3, r3, #31
 8004d06:	2204      	movs	r2, #4
 8004d08:	409a      	lsls	r2, r3
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	4013      	ands	r3, r2
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d026      	beq.n	8004d60 <HAL_DMA_IRQHandler+0x7a>
 8004d12:	68bb      	ldr	r3, [r7, #8]
 8004d14:	f003 0304 	and.w	r3, r3, #4
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d021      	beq.n	8004d60 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f003 0320 	and.w	r3, r3, #32
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d107      	bne.n	8004d3a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	681a      	ldr	r2, [r3, #0]
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f022 0204 	bic.w	r2, r2, #4
 8004d38:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d3e:	f003 021f 	and.w	r2, r3, #31
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d46:	2104      	movs	r1, #4
 8004d48:	fa01 f202 	lsl.w	r2, r1, r2
 8004d4c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d071      	beq.n	8004e3a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d5a:	6878      	ldr	r0, [r7, #4]
 8004d5c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004d5e:	e06c      	b.n	8004e3a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d64:	f003 031f 	and.w	r3, r3, #31
 8004d68:	2202      	movs	r2, #2
 8004d6a:	409a      	lsls	r2, r3
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	4013      	ands	r3, r2
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d02e      	beq.n	8004dd2 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8004d74:	68bb      	ldr	r3, [r7, #8]
 8004d76:	f003 0302 	and.w	r3, r3, #2
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d029      	beq.n	8004dd2 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f003 0320 	and.w	r3, r3, #32
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d10b      	bne.n	8004da4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	681a      	ldr	r2, [r3, #0]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f022 020a 	bic.w	r2, r2, #10
 8004d9a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2201      	movs	r2, #1
 8004da0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004da8:	f003 021f 	and.w	r2, r3, #31
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004db0:	2102      	movs	r1, #2
 8004db2:	fa01 f202 	lsl.w	r2, r1, r2
 8004db6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2200      	movs	r2, #0
 8004dbc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d038      	beq.n	8004e3a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dcc:	6878      	ldr	r0, [r7, #4]
 8004dce:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004dd0:	e033      	b.n	8004e3a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dd6:	f003 031f 	and.w	r3, r3, #31
 8004dda:	2208      	movs	r2, #8
 8004ddc:	409a      	lsls	r2, r3
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	4013      	ands	r3, r2
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d02a      	beq.n	8004e3c <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8004de6:	68bb      	ldr	r3, [r7, #8]
 8004de8:	f003 0308 	and.w	r3, r3, #8
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d025      	beq.n	8004e3c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	681a      	ldr	r2, [r3, #0]
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f022 020e 	bic.w	r2, r2, #14
 8004dfe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e04:	f003 021f 	and.w	r2, r3, #31
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e0c:	2101      	movs	r1, #1
 8004e0e:	fa01 f202 	lsl.w	r2, r1, r2
 8004e12:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2201      	movs	r2, #1
 8004e18:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2201      	movs	r2, #1
 8004e1e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2200      	movs	r2, #0
 8004e26:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d004      	beq.n	8004e3c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e36:	6878      	ldr	r0, [r7, #4]
 8004e38:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004e3a:	bf00      	nop
 8004e3c:	bf00      	nop
}
 8004e3e:	3710      	adds	r7, #16
 8004e40:	46bd      	mov	sp, r7
 8004e42:	bd80      	pop	{r7, pc}

08004e44 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004e44:	b480      	push	{r7}
 8004e46:	b085      	sub	sp, #20
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	60f8      	str	r0, [r7, #12]
 8004e4c:	60b9      	str	r1, [r7, #8]
 8004e4e:	607a      	str	r2, [r7, #4]
 8004e50:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e56:	68fa      	ldr	r2, [r7, #12]
 8004e58:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004e5a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d004      	beq.n	8004e6e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e68:	68fa      	ldr	r2, [r7, #12]
 8004e6a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004e6c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e72:	f003 021f 	and.w	r2, r3, #31
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e7a:	2101      	movs	r1, #1
 8004e7c:	fa01 f202 	lsl.w	r2, r1, r2
 8004e80:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	683a      	ldr	r2, [r7, #0]
 8004e88:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	689b      	ldr	r3, [r3, #8]
 8004e8e:	2b10      	cmp	r3, #16
 8004e90:	d108      	bne.n	8004ea4 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	687a      	ldr	r2, [r7, #4]
 8004e98:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	68ba      	ldr	r2, [r7, #8]
 8004ea0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004ea2:	e007      	b.n	8004eb4 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	68ba      	ldr	r2, [r7, #8]
 8004eaa:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	687a      	ldr	r2, [r7, #4]
 8004eb2:	60da      	str	r2, [r3, #12]
}
 8004eb4:	bf00      	nop
 8004eb6:	3714      	adds	r7, #20
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebe:	4770      	bx	lr

08004ec0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	b087      	sub	sp, #28
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	461a      	mov	r2, r3
 8004ece:	4b16      	ldr	r3, [pc, #88]	; (8004f28 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004ed0:	429a      	cmp	r2, r3
 8004ed2:	d802      	bhi.n	8004eda <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004ed4:	4b15      	ldr	r3, [pc, #84]	; (8004f2c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004ed6:	617b      	str	r3, [r7, #20]
 8004ed8:	e001      	b.n	8004ede <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8004eda:	4b15      	ldr	r3, [pc, #84]	; (8004f30 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004edc:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	b2db      	uxtb	r3, r3
 8004ee8:	3b08      	subs	r3, #8
 8004eea:	4a12      	ldr	r2, [pc, #72]	; (8004f34 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004eec:	fba2 2303 	umull	r2, r3, r2, r3
 8004ef0:	091b      	lsrs	r3, r3, #4
 8004ef2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ef8:	089b      	lsrs	r3, r3, #2
 8004efa:	009a      	lsls	r2, r3, #2
 8004efc:	693b      	ldr	r3, [r7, #16]
 8004efe:	4413      	add	r3, r2
 8004f00:	461a      	mov	r2, r3
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	4a0b      	ldr	r2, [pc, #44]	; (8004f38 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004f0a:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	f003 031f 	and.w	r3, r3, #31
 8004f12:	2201      	movs	r2, #1
 8004f14:	409a      	lsls	r2, r3
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004f1a:	bf00      	nop
 8004f1c:	371c      	adds	r7, #28
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f24:	4770      	bx	lr
 8004f26:	bf00      	nop
 8004f28:	40020407 	.word	0x40020407
 8004f2c:	40020800 	.word	0x40020800
 8004f30:	40020820 	.word	0x40020820
 8004f34:	cccccccd 	.word	0xcccccccd
 8004f38:	40020880 	.word	0x40020880

08004f3c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	b085      	sub	sp, #20
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	685b      	ldr	r3, [r3, #4]
 8004f48:	b2db      	uxtb	r3, r3
 8004f4a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004f4c:	68fa      	ldr	r2, [r7, #12]
 8004f4e:	4b0b      	ldr	r3, [pc, #44]	; (8004f7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004f50:	4413      	add	r3, r2
 8004f52:	009b      	lsls	r3, r3, #2
 8004f54:	461a      	mov	r2, r3
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	4a08      	ldr	r2, [pc, #32]	; (8004f80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004f5e:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	3b01      	subs	r3, #1
 8004f64:	f003 031f 	and.w	r3, r3, #31
 8004f68:	2201      	movs	r2, #1
 8004f6a:	409a      	lsls	r2, r3
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8004f70:	bf00      	nop
 8004f72:	3714      	adds	r7, #20
 8004f74:	46bd      	mov	sp, r7
 8004f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7a:	4770      	bx	lr
 8004f7c:	1000823f 	.word	0x1000823f
 8004f80:	40020940 	.word	0x40020940

08004f84 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b084      	sub	sp, #16
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d101      	bne.n	8004f96 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8004f92:	2301      	movs	r3, #1
 8004f94:	e147      	b.n	8005226 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004f9c:	b2db      	uxtb	r3, r3
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d106      	bne.n	8004fb0 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8004faa:	6878      	ldr	r0, [r7, #4]
 8004fac:	f7fd fcac 	bl	8002908 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	699a      	ldr	r2, [r3, #24]
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f022 0210 	bic.w	r2, r2, #16
 8004fbe:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004fc0:	f7fe fa24 	bl	800340c <HAL_GetTick>
 8004fc4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004fc6:	e012      	b.n	8004fee <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004fc8:	f7fe fa20 	bl	800340c <HAL_GetTick>
 8004fcc:	4602      	mov	r2, r0
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	1ad3      	subs	r3, r2, r3
 8004fd2:	2b0a      	cmp	r3, #10
 8004fd4:	d90b      	bls.n	8004fee <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004fda:	f043 0201 	orr.w	r2, r3, #1
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2203      	movs	r2, #3
 8004fe6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8004fea:	2301      	movs	r3, #1
 8004fec:	e11b      	b.n	8005226 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	699b      	ldr	r3, [r3, #24]
 8004ff4:	f003 0308 	and.w	r3, r3, #8
 8004ff8:	2b08      	cmp	r3, #8
 8004ffa:	d0e5      	beq.n	8004fc8 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	699a      	ldr	r2, [r3, #24]
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f042 0201 	orr.w	r2, r2, #1
 800500a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800500c:	f7fe f9fe 	bl	800340c <HAL_GetTick>
 8005010:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005012:	e012      	b.n	800503a <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005014:	f7fe f9fa 	bl	800340c <HAL_GetTick>
 8005018:	4602      	mov	r2, r0
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	1ad3      	subs	r3, r2, r3
 800501e:	2b0a      	cmp	r3, #10
 8005020:	d90b      	bls.n	800503a <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005026:	f043 0201 	orr.w	r2, r3, #1
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2203      	movs	r2, #3
 8005032:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8005036:	2301      	movs	r3, #1
 8005038:	e0f5      	b.n	8005226 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	699b      	ldr	r3, [r3, #24]
 8005040:	f003 0301 	and.w	r3, r3, #1
 8005044:	2b00      	cmp	r3, #0
 8005046:	d0e5      	beq.n	8005014 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	699a      	ldr	r2, [r3, #24]
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f042 0202 	orr.w	r2, r2, #2
 8005056:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	4a74      	ldr	r2, [pc, #464]	; (8005230 <HAL_FDCAN_Init+0x2ac>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d103      	bne.n	800506a <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8005062:	4a74      	ldr	r2, [pc, #464]	; (8005234 <HAL_FDCAN_Init+0x2b0>)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	685b      	ldr	r3, [r3, #4]
 8005068:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	7c1b      	ldrb	r3, [r3, #16]
 800506e:	2b01      	cmp	r3, #1
 8005070:	d108      	bne.n	8005084 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	699a      	ldr	r2, [r3, #24]
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005080:	619a      	str	r2, [r3, #24]
 8005082:	e007      	b.n	8005094 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	699a      	ldr	r2, [r3, #24]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005092:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	7c5b      	ldrb	r3, [r3, #17]
 8005098:	2b01      	cmp	r3, #1
 800509a:	d108      	bne.n	80050ae <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	699a      	ldr	r2, [r3, #24]
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80050aa:	619a      	str	r2, [r3, #24]
 80050ac:	e007      	b.n	80050be <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	699a      	ldr	r2, [r3, #24]
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80050bc:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	7c9b      	ldrb	r3, [r3, #18]
 80050c2:	2b01      	cmp	r3, #1
 80050c4:	d108      	bne.n	80050d8 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	699a      	ldr	r2, [r3, #24]
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80050d4:	619a      	str	r2, [r3, #24]
 80050d6:	e007      	b.n	80050e8 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	699a      	ldr	r2, [r3, #24]
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80050e6:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	699b      	ldr	r3, [r3, #24]
 80050ee:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	689a      	ldr	r2, [r3, #8]
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	430a      	orrs	r2, r1
 80050fc:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	699a      	ldr	r2, [r3, #24]
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 800510c:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	691a      	ldr	r2, [r3, #16]
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f022 0210 	bic.w	r2, r2, #16
 800511c:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	68db      	ldr	r3, [r3, #12]
 8005122:	2b01      	cmp	r3, #1
 8005124:	d108      	bne.n	8005138 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	699a      	ldr	r2, [r3, #24]
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f042 0204 	orr.w	r2, r2, #4
 8005134:	619a      	str	r2, [r3, #24]
 8005136:	e02c      	b.n	8005192 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	68db      	ldr	r3, [r3, #12]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d028      	beq.n	8005192 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	68db      	ldr	r3, [r3, #12]
 8005144:	2b02      	cmp	r3, #2
 8005146:	d01c      	beq.n	8005182 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	699a      	ldr	r2, [r3, #24]
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005156:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	691a      	ldr	r2, [r3, #16]
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f042 0210 	orr.w	r2, r2, #16
 8005166:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	68db      	ldr	r3, [r3, #12]
 800516c:	2b03      	cmp	r3, #3
 800516e:	d110      	bne.n	8005192 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	699a      	ldr	r2, [r3, #24]
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f042 0220 	orr.w	r2, r2, #32
 800517e:	619a      	str	r2, [r3, #24]
 8005180:	e007      	b.n	8005192 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	699a      	ldr	r2, [r3, #24]
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f042 0220 	orr.w	r2, r2, #32
 8005190:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	699b      	ldr	r3, [r3, #24]
 8005196:	3b01      	subs	r3, #1
 8005198:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	69db      	ldr	r3, [r3, #28]
 800519e:	3b01      	subs	r3, #1
 80051a0:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80051a2:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6a1b      	ldr	r3, [r3, #32]
 80051a8:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80051aa:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	695b      	ldr	r3, [r3, #20]
 80051b2:	3b01      	subs	r3, #1
 80051b4:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80051ba:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80051bc:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	689b      	ldr	r3, [r3, #8]
 80051c2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80051c6:	d115      	bne.n	80051f4 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051cc:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051d2:	3b01      	subs	r3, #1
 80051d4:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80051d6:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051dc:	3b01      	subs	r3, #1
 80051de:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80051e0:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051e8:	3b01      	subs	r3, #1
 80051ea:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80051f0:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80051f2:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	430a      	orrs	r2, r1
 8005206:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800520a:	6878      	ldr	r0, [r7, #4]
 800520c:	f000 fc6e 	bl	8005aec <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2200      	movs	r2, #0
 8005214:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2200      	movs	r2, #0
 800521a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2201      	movs	r2, #1
 8005220:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 8005224:	2300      	movs	r3, #0
}
 8005226:	4618      	mov	r0, r3
 8005228:	3710      	adds	r7, #16
 800522a:	46bd      	mov	sp, r7
 800522c:	bd80      	pop	{r7, pc}
 800522e:	bf00      	nop
 8005230:	40006400 	.word	0x40006400
 8005234:	40006500 	.word	0x40006500

08005238 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, FDCAN_FilterTypeDef *sFilterConfig)
{
 8005238:	b480      	push	{r7}
 800523a:	b087      	sub	sp, #28
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
 8005240:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005248:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800524a:	7dfb      	ldrb	r3, [r7, #23]
 800524c:	2b01      	cmp	r3, #1
 800524e:	d002      	beq.n	8005256 <HAL_FDCAN_ConfigFilter+0x1e>
 8005250:	7dfb      	ldrb	r3, [r7, #23]
 8005252:	2b02      	cmp	r3, #2
 8005254:	d13d      	bne.n	80052d2 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d119      	bne.n	8005292 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	689b      	ldr	r3, [r3, #8]
 8005262:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	68db      	ldr	r3, [r3, #12]
 8005268:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800526a:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	691b      	ldr	r3, [r3, #16]
 8005270:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8005272:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8005278:	4313      	orrs	r3, r2
 800527a:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	009b      	lsls	r3, r3, #2
 8005286:	4413      	add	r3, r2
 8005288:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	693a      	ldr	r2, [r7, #16]
 800528e:	601a      	str	r2, [r3, #0]
 8005290:	e01d      	b.n	80052ce <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	68db      	ldr	r3, [r3, #12]
 8005296:	075a      	lsls	r2, r3, #29
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	691b      	ldr	r3, [r3, #16]
 800529c:	4313      	orrs	r3, r2
 800529e:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	689b      	ldr	r3, [r3, #8]
 80052a4:	079a      	lsls	r2, r3, #30
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	695b      	ldr	r3, [r3, #20]
 80052aa:	4313      	orrs	r3, r2
 80052ac:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	00db      	lsls	r3, r3, #3
 80052b8:	4413      	add	r3, r2
 80052ba:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80052bc:	68bb      	ldr	r3, [r7, #8]
 80052be:	693a      	ldr	r2, [r7, #16]
 80052c0:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	3304      	adds	r3, #4
 80052c6:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 80052c8:	68bb      	ldr	r3, [r7, #8]
 80052ca:	68fa      	ldr	r2, [r7, #12]
 80052cc:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 80052ce:	2300      	movs	r3, #0
 80052d0:	e006      	b.n	80052e0 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80052d6:	f043 0202 	orr.w	r2, r3, #2
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 80052de:	2301      	movs	r3, #1
  }
}
 80052e0:	4618      	mov	r0, r3
 80052e2:	371c      	adds	r7, #28
 80052e4:	46bd      	mov	sp, r7
 80052e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ea:	4770      	bx	lr

080052ec <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 80052ec:	b480      	push	{r7}
 80052ee:	b085      	sub	sp, #20
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	60f8      	str	r0, [r7, #12]
 80052f4:	60b9      	str	r1, [r7, #8]
 80052f6:	607a      	str	r2, [r7, #4]
 80052f8:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005300:	b2db      	uxtb	r3, r3
 8005302:	2b01      	cmp	r3, #1
 8005304:	d116      	bne.n	8005334 <HAL_FDCAN_ConfigGlobalFilter+0x48>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800530e:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005312:	68bb      	ldr	r3, [r7, #8]
 8005314:	011a      	lsls	r2, r3, #4
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	009b      	lsls	r3, r3, #2
 800531a:	431a      	orrs	r2, r3
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	005b      	lsls	r3, r3, #1
 8005320:	431a      	orrs	r2, r3
 8005322:	69bb      	ldr	r3, [r7, #24]
 8005324:	431a      	orrs	r2, r3
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	430a      	orrs	r2, r1
 800532c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
                (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 8005330:	2300      	movs	r3, #0
 8005332:	e006      	b.n	8005342 <HAL_FDCAN_ConfigGlobalFilter+0x56>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005338:	f043 0204 	orr.w	r2, r3, #4
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8005340:	2301      	movs	r3, #1
  }
}
 8005342:	4618      	mov	r0, r3
 8005344:	3714      	adds	r7, #20
 8005346:	46bd      	mov	sp, r7
 8005348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534c:	4770      	bx	lr

0800534e <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800534e:	b480      	push	{r7}
 8005350:	b083      	sub	sp, #12
 8005352:	af00      	add	r7, sp, #0
 8005354:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800535c:	b2db      	uxtb	r3, r3
 800535e:	2b01      	cmp	r3, #1
 8005360:	d110      	bne.n	8005384 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2202      	movs	r2, #2
 8005366:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	699a      	ldr	r2, [r3, #24]
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f022 0201 	bic.w	r2, r2, #1
 8005378:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2200      	movs	r2, #0
 800537e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Return function status */
    return HAL_OK;
 8005380:	2300      	movs	r3, #0
 8005382:	e006      	b.n	8005392 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005388:	f043 0204 	orr.w	r2, r3, #4
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8005390:	2301      	movs	r3, #1
  }
}
 8005392:	4618      	mov	r0, r3
 8005394:	370c      	adds	r7, #12
 8005396:	46bd      	mov	sp, r7
 8005398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539c:	4770      	bx	lr

0800539e <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader,
                                                uint8_t *pTxData)
{
 800539e:	b580      	push	{r7, lr}
 80053a0:	b086      	sub	sp, #24
 80053a2:	af00      	add	r7, sp, #0
 80053a4:	60f8      	str	r0, [r7, #12]
 80053a6:	60b9      	str	r1, [r7, #8]
 80053a8:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80053b0:	b2db      	uxtb	r3, r3
 80053b2:	2b02      	cmp	r3, #2
 80053b4:	d12c      	bne.n	8005410 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80053be:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d007      	beq.n	80053d6 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053ca:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 80053d2:	2301      	movs	r3, #1
 80053d4:	e023      	b.n	800541e <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80053de:	0c1b      	lsrs	r3, r3, #16
 80053e0:	f003 0303 	and.w	r3, r3, #3
 80053e4:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 80053e6:	697b      	ldr	r3, [r7, #20]
 80053e8:	687a      	ldr	r2, [r7, #4]
 80053ea:	68b9      	ldr	r1, [r7, #8]
 80053ec:	68f8      	ldr	r0, [r7, #12]
 80053ee:	f000 fbe9 	bl	8005bc4 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	2101      	movs	r1, #1
 80053f8:	697a      	ldr	r2, [r7, #20]
 80053fa:	fa01 f202 	lsl.w	r2, r1, r2
 80053fe:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8005402:	2201      	movs	r2, #1
 8005404:	697b      	ldr	r3, [r7, #20]
 8005406:	409a      	lsls	r2, r3
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return HAL_OK;
 800540c:	2300      	movs	r3, #0
 800540e:	e006      	b.n	800541e <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005414:	f043 0208 	orr.w	r2, r3, #8
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800541c:	2301      	movs	r3, #1
  }
}
 800541e:	4618      	mov	r0, r3
 8005420:	3718      	adds	r7, #24
 8005422:	46bd      	mov	sp, r7
 8005424:	bd80      	pop	{r7, pc}
	...

08005428 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8005428:	b480      	push	{r7}
 800542a:	b08b      	sub	sp, #44	; 0x2c
 800542c:	af00      	add	r7, sp, #0
 800542e:	60f8      	str	r0, [r7, #12]
 8005430:	60b9      	str	r1, [r7, #8]
 8005432:	607a      	str	r2, [r7, #4]
 8005434:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800543c:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 800543e:	7efb      	ldrb	r3, [r7, #27]
 8005440:	2b02      	cmp	r3, #2
 8005442:	f040 80bc 	bne.w	80055be <HAL_FDCAN_GetRxMessage+0x196>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8005446:	68bb      	ldr	r3, [r7, #8]
 8005448:	2b40      	cmp	r3, #64	; 0x40
 800544a:	d121      	bne.n	8005490 <HAL_FDCAN_GetRxMessage+0x68>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005454:	f003 030f 	and.w	r3, r3, #15
 8005458:	2b00      	cmp	r3, #0
 800545a:	d107      	bne.n	800546c <HAL_FDCAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005460:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8005468:	2301      	movs	r3, #1
 800546a:	e0af      	b.n	80055cc <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 0 element address */
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005474:	0a1b      	lsrs	r3, r3, #8
 8005476:	f003 0303 	and.w	r3, r3, #3
 800547a:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8005480:	69fa      	ldr	r2, [r7, #28]
 8005482:	4613      	mov	r3, r2
 8005484:	00db      	lsls	r3, r3, #3
 8005486:	4413      	add	r3, r2
 8005488:	00db      	lsls	r3, r3, #3
 800548a:	440b      	add	r3, r1
 800548c:	627b      	str	r3, [r7, #36]	; 0x24
 800548e:	e020      	b.n	80054d2 <HAL_FDCAN_GetRxMessage+0xaa>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005498:	f003 030f 	and.w	r3, r3, #15
 800549c:	2b00      	cmp	r3, #0
 800549e:	d107      	bne.n	80054b0 <HAL_FDCAN_GetRxMessage+0x88>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054a4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 80054ac:	2301      	movs	r3, #1
 80054ae:	e08d      	b.n	80055cc <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 1 element address */
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80054b8:	0a1b      	lsrs	r3, r3, #8
 80054ba:	f003 0303 	and.w	r3, r3, #3
 80054be:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80054c4:	69fa      	ldr	r2, [r7, #28]
 80054c6:	4613      	mov	r3, r2
 80054c8:	00db      	lsls	r3, r3, #3
 80054ca:	4413      	add	r3, r2
 80054cc:	00db      	lsls	r3, r3, #3
 80054ce:	440b      	add	r3, r1
 80054d0:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80054d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d107      	bne.n	80054f6 <HAL_FDCAN_GetRxMessage+0xce>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80054e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	0c9b      	lsrs	r3, r3, #18
 80054ec:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	601a      	str	r2, [r3, #0]
 80054f4:	e005      	b.n	8005502 <HAL_FDCAN_GetRxMessage+0xda>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80054f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8005502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800550e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 800551a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800551c:	3304      	adds	r3, #4
 800551e:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8005520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	b29a      	uxth	r2, r3
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 800552a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8005536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f403 1280 	and.w	r2, r3, #1048576	; 0x100000
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8005542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800554e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	0e1b      	lsrs	r3, r3, #24
 8005554:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800555c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	0fda      	lsrs	r2, r3, #31
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8005566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005568:	3304      	adds	r3, #4
 800556a:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800556c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800556e:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8005570:	2300      	movs	r3, #0
 8005572:	623b      	str	r3, [r7, #32]
 8005574:	e00a      	b.n	800558c <HAL_FDCAN_GetRxMessage+0x164>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8005576:	697a      	ldr	r2, [r7, #20]
 8005578:	6a3b      	ldr	r3, [r7, #32]
 800557a:	441a      	add	r2, r3
 800557c:	6839      	ldr	r1, [r7, #0]
 800557e:	6a3b      	ldr	r3, [r7, #32]
 8005580:	440b      	add	r3, r1
 8005582:	7812      	ldrb	r2, [r2, #0]
 8005584:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8005586:	6a3b      	ldr	r3, [r7, #32]
 8005588:	3301      	adds	r3, #1
 800558a:	623b      	str	r3, [r7, #32]
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	68db      	ldr	r3, [r3, #12]
 8005590:	0c1b      	lsrs	r3, r3, #16
 8005592:	4a11      	ldr	r2, [pc, #68]	; (80055d8 <HAL_FDCAN_GetRxMessage+0x1b0>)
 8005594:	5cd3      	ldrb	r3, [r2, r3]
 8005596:	461a      	mov	r2, r3
 8005598:	6a3b      	ldr	r3, [r7, #32]
 800559a:	4293      	cmp	r3, r2
 800559c:	d3eb      	bcc.n	8005576 <HAL_FDCAN_GetRxMessage+0x14e>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800559e:	68bb      	ldr	r3, [r7, #8]
 80055a0:	2b40      	cmp	r3, #64	; 0x40
 80055a2:	d105      	bne.n	80055b0 <HAL_FDCAN_GetRxMessage+0x188>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	69fa      	ldr	r2, [r7, #28]
 80055aa:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 80055ae:	e004      	b.n	80055ba <HAL_FDCAN_GetRxMessage+0x192>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	69fa      	ldr	r2, [r7, #28]
 80055b6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    }

    /* Return function status */
    return HAL_OK;
 80055ba:	2300      	movs	r3, #0
 80055bc:	e006      	b.n	80055cc <HAL_FDCAN_GetRxMessage+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055c2:	f043 0208 	orr.w	r2, r3, #8
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 80055ca:	2301      	movs	r3, #1
  }
}
 80055cc:	4618      	mov	r0, r3
 80055ce:	372c      	adds	r7, #44	; 0x2c
 80055d0:	46bd      	mov	sp, r7
 80055d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d6:	4770      	bx	lr
 80055d8:	080097c0 	.word	0x080097c0

080055dc <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 80055dc:	b480      	push	{r7}
 80055de:	b087      	sub	sp, #28
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	60f8      	str	r0, [r7, #12]
 80055e4:	60b9      	str	r1, [r7, #8]
 80055e6:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80055ee:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80055f0:	7dfb      	ldrb	r3, [r7, #23]
 80055f2:	2b01      	cmp	r3, #1
 80055f4:	d003      	beq.n	80055fe <HAL_FDCAN_ActivateNotification+0x22>
 80055f6:	7dfb      	ldrb	r3, [r7, #23]
 80055f8:	2b02      	cmp	r3, #2
 80055fa:	f040 80c8 	bne.w	800578e <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005604:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	f003 0307 	and.w	r3, r3, #7
 800560c:	2b00      	cmp	r3, #0
 800560e:	d004      	beq.n	800561a <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8005610:	693b      	ldr	r3, [r7, #16]
 8005612:	f003 0301 	and.w	r3, r3, #1
 8005616:	2b00      	cmp	r3, #0
 8005618:	d03b      	beq.n	8005692 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 800561a:	68bb      	ldr	r3, [r7, #8]
 800561c:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8005620:	2b00      	cmp	r3, #0
 8005622:	d004      	beq.n	800562e <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8005624:	693b      	ldr	r3, [r7, #16]
 8005626:	f003 0302 	and.w	r3, r3, #2
 800562a:	2b00      	cmp	r3, #0
 800562c:	d031      	beq.n	8005692 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 800562e:	68bb      	ldr	r3, [r7, #8]
 8005630:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8005634:	2b00      	cmp	r3, #0
 8005636:	d004      	beq.n	8005642 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8005638:	693b      	ldr	r3, [r7, #16]
 800563a:	f003 0304 	and.w	r3, r3, #4
 800563e:	2b00      	cmp	r3, #0
 8005640:	d027      	beq.n	8005692 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8005642:	68bb      	ldr	r3, [r7, #8]
 8005644:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8005648:	2b00      	cmp	r3, #0
 800564a:	d004      	beq.n	8005656 <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 800564c:	693b      	ldr	r3, [r7, #16]
 800564e:	f003 0308 	and.w	r3, r3, #8
 8005652:	2b00      	cmp	r3, #0
 8005654:	d01d      	beq.n	8005692 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 800565c:	2b00      	cmp	r3, #0
 800565e:	d004      	beq.n	800566a <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8005660:	693b      	ldr	r3, [r7, #16]
 8005662:	f003 0310 	and.w	r3, r3, #16
 8005666:	2b00      	cmp	r3, #0
 8005668:	d013      	beq.n	8005692 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 800566a:	68bb      	ldr	r3, [r7, #8]
 800566c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8005670:	2b00      	cmp	r3, #0
 8005672:	d004      	beq.n	800567e <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8005674:	693b      	ldr	r3, [r7, #16]
 8005676:	f003 0320 	and.w	r3, r3, #32
 800567a:	2b00      	cmp	r3, #0
 800567c:	d009      	beq.n	8005692 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 800567e:	68bb      	ldr	r3, [r7, #8]
 8005680:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8005684:	2b00      	cmp	r3, #0
 8005686:	d00c      	beq.n	80056a2 <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8005688:	693b      	ldr	r3, [r7, #16]
 800568a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800568e:	2b00      	cmp	r3, #0
 8005690:	d107      	bne.n	80056a2 <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f042 0201 	orr.w	r2, r2, #1
 80056a0:	65da      	str	r2, [r3, #92]	; 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 80056a2:	68bb      	ldr	r3, [r7, #8]
 80056a4:	f003 0307 	and.w	r3, r3, #7
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d004      	beq.n	80056b6 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 80056ac:	693b      	ldr	r3, [r7, #16]
 80056ae:	f003 0301 	and.w	r3, r3, #1
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d13b      	bne.n	800572e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d004      	beq.n	80056ca <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 80056c0:	693b      	ldr	r3, [r7, #16]
 80056c2:	f003 0302 	and.w	r3, r3, #2
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d131      	bne.n	800572e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80056ca:	68bb      	ldr	r3, [r7, #8]
 80056cc:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d004      	beq.n	80056de <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80056d4:	693b      	ldr	r3, [r7, #16]
 80056d6:	f003 0304 	and.w	r3, r3, #4
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d127      	bne.n	800572e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80056de:	68bb      	ldr	r3, [r7, #8]
 80056e0:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d004      	beq.n	80056f2 <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80056e8:	693b      	ldr	r3, [r7, #16]
 80056ea:	f003 0308 	and.w	r3, r3, #8
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d11d      	bne.n	800572e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80056f2:	68bb      	ldr	r3, [r7, #8]
 80056f4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d004      	beq.n	8005706 <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80056fc:	693b      	ldr	r3, [r7, #16]
 80056fe:	f003 0310 	and.w	r3, r3, #16
 8005702:	2b00      	cmp	r3, #0
 8005704:	d113      	bne.n	800572e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8005706:	68bb      	ldr	r3, [r7, #8]
 8005708:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 800570c:	2b00      	cmp	r3, #0
 800570e:	d004      	beq.n	800571a <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8005710:	693b      	ldr	r3, [r7, #16]
 8005712:	f003 0320 	and.w	r3, r3, #32
 8005716:	2b00      	cmp	r3, #0
 8005718:	d109      	bne.n	800572e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 800571a:	68bb      	ldr	r3, [r7, #8]
 800571c:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8005720:	2b00      	cmp	r3, #0
 8005722:	d00c      	beq.n	800573e <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8005724:	693b      	ldr	r3, [r7, #16]
 8005726:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800572a:	2b00      	cmp	r3, #0
 800572c:	d007      	beq.n	800573e <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f042 0202 	orr.w	r2, r2, #2
 800573c:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800573e:	68bb      	ldr	r3, [r7, #8]
 8005740:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005744:	2b00      	cmp	r3, #0
 8005746:	d009      	beq.n	800575c <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f8d3 10dc 	ldr.w	r1, [r3, #220]	; 0xdc
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	687a      	ldr	r2, [r7, #4]
 8005756:	430a      	orrs	r2, r1
 8005758:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005762:	2b00      	cmp	r3, #0
 8005764:	d009      	beq.n	800577a <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	687a      	ldr	r2, [r7, #4]
 8005774:	430a      	orrs	r2, r1
 8005776:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	68ba      	ldr	r2, [r7, #8]
 8005786:	430a      	orrs	r2, r1
 8005788:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return function status */
    return HAL_OK;
 800578a:	2300      	movs	r3, #0
 800578c:	e006      	b.n	800579c <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005792:	f043 0202 	orr.w	r2, r3, #2
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800579a:	2301      	movs	r3, #1
  }
}
 800579c:	4618      	mov	r0, r3
 800579e:	371c      	adds	r7, #28
 80057a0:	46bd      	mov	sp, r7
 80057a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a6:	4770      	bx	lr

080057a8 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b08a      	sub	sp, #40	; 0x28
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
  uint32_t Errors;
  uint32_t ErrorStatusITs;
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057b6:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 80057ba:	627b      	str	r3, [r7, #36]	; 0x24
  TxEventFifoITs &= hfdcan->Instance->IE;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057c4:	4013      	ands	r3, r2
 80057c6:	627b      	str	r3, [r7, #36]	; 0x24
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057ce:	f003 0307 	and.w	r3, r3, #7
 80057d2:	623b      	str	r3, [r7, #32]
  RxFifo0ITs &= hfdcan->Instance->IE;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057da:	6a3a      	ldr	r2, [r7, #32]
 80057dc:	4013      	ands	r3, r2
 80057de:	623b      	str	r3, [r7, #32]
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057e6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80057ea:	61fb      	str	r3, [r7, #28]
  RxFifo1ITs &= hfdcan->Instance->IE;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057f2:	69fa      	ldr	r2, [r7, #28]
 80057f4:	4013      	ands	r3, r2
 80057f6:	61fb      	str	r3, [r7, #28]
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057fe:	f403 0371 	and.w	r3, r3, #15794176	; 0xf10000
 8005802:	61bb      	str	r3, [r7, #24]
  Errors &= hfdcan->Instance->IE;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800580a:	69ba      	ldr	r2, [r7, #24]
 800580c:	4013      	ands	r3, r2
 800580e:	61bb      	str	r3, [r7, #24]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005816:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800581a:	617b      	str	r3, [r7, #20]
  ErrorStatusITs &= hfdcan->Instance->IE;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005822:	697a      	ldr	r2, [r7, #20]
 8005824:	4013      	ands	r3, r2
 8005826:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800582e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005832:	2b00      	cmp	r3, #0
 8005834:	d00d      	beq.n	8005852 <HAL_FDCAN_IRQHandler+0xaa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800583c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005840:	2b00      	cmp	r3, #0
 8005842:	d006      	beq.n	8005852 <HAL_FDCAN_IRQHandler+0xaa>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	2240      	movs	r2, #64	; 0x40
 800584a:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 800584c:	6878      	ldr	r0, [r7, #4]
 800584e:	f000 f92e 	bl	8005aae <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005858:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800585c:	2b00      	cmp	r3, #0
 800585e:	d01b      	beq.n	8005898 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005866:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800586a:	2b00      	cmp	r3, #0
 800586c:	d014      	beq.n	8005898 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8005876:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005880:	693a      	ldr	r2, [r7, #16]
 8005882:	4013      	ands	r3, r2
 8005884:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800588e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8005890:	6939      	ldr	r1, [r7, #16]
 8005892:	6878      	ldr	r0, [r7, #4]
 8005894:	f000 f8ec 	bl	8005a70 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8005898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800589a:	2b00      	cmp	r3, #0
 800589c:	d007      	beq.n	80058ae <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058a4:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 80058a6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80058a8:	6878      	ldr	r0, [r7, #4]
 80058aa:	f000 f8b6 	bl	8005a1a <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 80058ae:	6a3b      	ldr	r3, [r7, #32]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d007      	beq.n	80058c4 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	6a3a      	ldr	r2, [r7, #32]
 80058ba:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 80058bc:	6a39      	ldr	r1, [r7, #32]
 80058be:	6878      	ldr	r0, [r7, #4]
 80058c0:	f7fd fa5c 	bl	8002d7c <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 80058c4:	69fb      	ldr	r3, [r7, #28]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d007      	beq.n	80058da <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	69fa      	ldr	r2, [r7, #28]
 80058d0:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 80058d2:	69f9      	ldr	r1, [r7, #28]
 80058d4:	6878      	ldr	r0, [r7, #4]
 80058d6:	f000 f8ab 	bl	8005a30 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058e0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d00e      	beq.n	8005906 <HAL_FDCAN_IRQHandler+0x15e>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058ee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d007      	beq.n	8005906 <HAL_FDCAN_IRQHandler+0x15e>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80058fe:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8005900:	6878      	ldr	r0, [r7, #4]
 8005902:	f000 f8a0 	bl	8005a46 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800590c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005910:	2b00      	cmp	r3, #0
 8005912:	d01a      	beq.n	800594a <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800591a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800591e:	2b00      	cmp	r3, #0
 8005920:	d013      	beq.n	800594a <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800592a:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005934:	68fa      	ldr	r2, [r7, #12]
 8005936:	4013      	ands	r3, r2
 8005938:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	2280      	movs	r2, #128	; 0x80
 8005940:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8005942:	68f9      	ldr	r1, [r7, #12]
 8005944:	6878      	ldr	r0, [r7, #4]
 8005946:	f000 f888 	bl	8005a5a <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005950:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005954:	2b00      	cmp	r3, #0
 8005956:	d00e      	beq.n	8005976 <HAL_FDCAN_IRQHandler+0x1ce>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800595e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005962:	2b00      	cmp	r3, #0
 8005964:	d007      	beq.n	8005976 <HAL_FDCAN_IRQHandler+0x1ce>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800596e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8005970:	6878      	ldr	r0, [r7, #4]
 8005972:	f000 f888 	bl	8005a86 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800597c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005980:	2b00      	cmp	r3, #0
 8005982:	d00e      	beq.n	80059a2 <HAL_FDCAN_IRQHandler+0x1fa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800598a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800598e:	2b00      	cmp	r3, #0
 8005990:	d007      	beq.n	80059a2 <HAL_FDCAN_IRQHandler+0x1fa>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800599a:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 800599c:	6878      	ldr	r0, [r7, #4]
 800599e:	f000 f87c 	bl	8005a9a <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d011      	beq.n	80059d4 <HAL_FDCAN_IRQHandler+0x22c>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d00a      	beq.n	80059d4 <HAL_FDCAN_IRQHandler+0x22c>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80059c6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80059cc:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	661a      	str	r2, [r3, #96]	; 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 80059d4:	697b      	ldr	r3, [r7, #20]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d007      	beq.n	80059ea <HAL_FDCAN_IRQHandler+0x242>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	697a      	ldr	r2, [r7, #20]
 80059e0:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 80059e2:	6979      	ldr	r1, [r7, #20]
 80059e4:	6878      	ldr	r0, [r7, #4]
 80059e6:	f000 f876 	bl	8005ad6 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 80059ea:	69bb      	ldr	r3, [r7, #24]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d009      	beq.n	8005a04 <HAL_FDCAN_IRQHandler+0x25c>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	69ba      	ldr	r2, [r7, #24]
 80059f6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80059fc:	69bb      	ldr	r3, [r7, #24]
 80059fe:	431a      	orrs	r2, r3
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d002      	beq.n	8005a12 <HAL_FDCAN_IRQHandler+0x26a>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8005a0c:	6878      	ldr	r0, [r7, #4]
 8005a0e:	f000 f858 	bl	8005ac2 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8005a12:	bf00      	nop
 8005a14:	3728      	adds	r7, #40	; 0x28
 8005a16:	46bd      	mov	sp, r7
 8005a18:	bd80      	pop	{r7, pc}

08005a1a <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8005a1a:	b480      	push	{r7}
 8005a1c:	b083      	sub	sp, #12
 8005a1e:	af00      	add	r7, sp, #0
 8005a20:	6078      	str	r0, [r7, #4]
 8005a22:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8005a24:	bf00      	nop
 8005a26:	370c      	adds	r7, #12
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2e:	4770      	bx	lr

08005a30 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8005a30:	b480      	push	{r7}
 8005a32:	b083      	sub	sp, #12
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
 8005a38:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8005a3a:	bf00      	nop
 8005a3c:	370c      	adds	r7, #12
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a44:	4770      	bx	lr

08005a46 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005a46:	b480      	push	{r7}
 8005a48:	b083      	sub	sp, #12
 8005a4a:	af00      	add	r7, sp, #0
 8005a4c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8005a4e:	bf00      	nop
 8005a50:	370c      	adds	r7, #12
 8005a52:	46bd      	mov	sp, r7
 8005a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a58:	4770      	bx	lr

08005a5a <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005a5a:	b480      	push	{r7}
 8005a5c:	b083      	sub	sp, #12
 8005a5e:	af00      	add	r7, sp, #0
 8005a60:	6078      	str	r0, [r7, #4]
 8005a62:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8005a64:	bf00      	nop
 8005a66:	370c      	adds	r7, #12
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6e:	4770      	bx	lr

08005a70 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005a70:	b480      	push	{r7}
 8005a72:	b083      	sub	sp, #12
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
 8005a78:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8005a7a:	bf00      	nop
 8005a7c:	370c      	adds	r7, #12
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a84:	4770      	bx	lr

08005a86 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005a86:	b480      	push	{r7}
 8005a88:	b083      	sub	sp, #12
 8005a8a:	af00      	add	r7, sp, #0
 8005a8c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8005a8e:	bf00      	nop
 8005a90:	370c      	adds	r7, #12
 8005a92:	46bd      	mov	sp, r7
 8005a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a98:	4770      	bx	lr

08005a9a <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005a9a:	b480      	push	{r7}
 8005a9c:	b083      	sub	sp, #12
 8005a9e:	af00      	add	r7, sp, #0
 8005aa0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8005aa2:	bf00      	nop
 8005aa4:	370c      	adds	r7, #12
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aac:	4770      	bx	lr

08005aae <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005aae:	b480      	push	{r7}
 8005ab0:	b083      	sub	sp, #12
 8005ab2:	af00      	add	r7, sp, #0
 8005ab4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8005ab6:	bf00      	nop
 8005ab8:	370c      	adds	r7, #12
 8005aba:	46bd      	mov	sp, r7
 8005abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac0:	4770      	bx	lr

08005ac2 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005ac2:	b480      	push	{r7}
 8005ac4:	b083      	sub	sp, #12
 8005ac6:	af00      	add	r7, sp, #0
 8005ac8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8005aca:	bf00      	nop
 8005acc:	370c      	adds	r7, #12
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad4:	4770      	bx	lr

08005ad6 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8005ad6:	b480      	push	{r7}
 8005ad8:	b083      	sub	sp, #12
 8005ada:	af00      	add	r7, sp, #0
 8005adc:	6078      	str	r0, [r7, #4]
 8005ade:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8005ae0:	bf00      	nop
 8005ae2:	370c      	adds	r7, #12
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aea:	4770      	bx	lr

08005aec <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8005aec:	b480      	push	{r7}
 8005aee:	b085      	sub	sp, #20
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8005af4:	4b30      	ldr	r3, [pc, #192]	; (8005bb8 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 8005af6:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	4a2f      	ldr	r2, [pc, #188]	; (8005bbc <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d103      	bne.n	8005b0a <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8005b02:	68bb      	ldr	r3, [r7, #8]
 8005b04:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8005b08:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	4a2c      	ldr	r2, [pc, #176]	; (8005bc0 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8005b10:	4293      	cmp	r3, r2
 8005b12:	d103      	bne.n	8005b1c <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	f503 63d4 	add.w	r3, r3, #1696	; 0x6a0
 8005b1a:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	68ba      	ldr	r2, [r7, #8]
 8005b20:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005b2a:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b32:	041a      	lsls	r2, r3, #16
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	430a      	orrs	r2, r1
 8005b3a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	f103 0270 	add.w	r2, r3, #112	; 0x70
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005b50:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b58:	061a      	lsls	r2, r3, #24
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	430a      	orrs	r2, r1
 8005b60:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8005b64:	68bb      	ldr	r3, [r7, #8]
 8005b66:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8005b6e:	68bb      	ldr	r3, [r7, #8]
 8005b70:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8005b78:	68bb      	ldr	r3, [r7, #8]
 8005b7a:	f503 7218 	add.w	r2, r3, #608	; 0x260
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8005b82:	68bb      	ldr	r3, [r7, #8]
 8005b84:	f503 721e 	add.w	r2, r3, #632	; 0x278
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005b8c:	68bb      	ldr	r3, [r7, #8]
 8005b8e:	60fb      	str	r3, [r7, #12]
 8005b90:	e005      	b.n	8005b9e <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	2200      	movs	r2, #0
 8005b96:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	3304      	adds	r3, #4
 8005b9c:	60fb      	str	r3, [r7, #12]
 8005b9e:	68bb      	ldr	r3, [r7, #8]
 8005ba0:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8005ba4:	68fa      	ldr	r2, [r7, #12]
 8005ba6:	429a      	cmp	r2, r3
 8005ba8:	d3f3      	bcc.n	8005b92 <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 8005baa:	bf00      	nop
 8005bac:	bf00      	nop
 8005bae:	3714      	adds	r7, #20
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb6:	4770      	bx	lr
 8005bb8:	4000a400 	.word	0x4000a400
 8005bbc:	40006800 	.word	0x40006800
 8005bc0:	40006c00 	.word	0x40006c00

08005bc4 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData,
                                   uint32_t BufferIndex)
{
 8005bc4:	b480      	push	{r7}
 8005bc6:	b089      	sub	sp, #36	; 0x24
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	60f8      	str	r0, [r7, #12]
 8005bcc:	60b9      	str	r1, [r7, #8]
 8005bce:	607a      	str	r2, [r7, #4]
 8005bd0:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8005bd2:	68bb      	ldr	r3, [r7, #8]
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d10a      	bne.n	8005bf0 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005bda:	68bb      	ldr	r3, [r7, #8]
 8005bdc:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8005be2:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005bea:	4313      	orrs	r3, r2
 8005bec:	61fb      	str	r3, [r7, #28]
 8005bee:	e00a      	b.n	8005c06 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005bf0:	68bb      	ldr	r3, [r7, #8]
 8005bf2:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8005bf4:	68bb      	ldr	r3, [r7, #8]
 8005bf6:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8005bf8:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8005bfa:	68bb      	ldr	r3, [r7, #8]
 8005bfc:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8005bfe:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005c00:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005c04:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005c06:	68bb      	ldr	r3, [r7, #8]
 8005c08:	6a1b      	ldr	r3, [r3, #32]
 8005c0a:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8005c0c:	68bb      	ldr	r3, [r7, #8]
 8005c0e:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005c10:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8005c12:	68bb      	ldr	r3, [r7, #8]
 8005c14:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8005c16:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8005c18:	68bb      	ldr	r3, [r7, #8]
 8005c1a:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8005c1c:	431a      	orrs	r2, r3
                 pTxHeader->DataLength);
 8005c1e:	68bb      	ldr	r3, [r7, #8]
 8005c20:	68db      	ldr	r3, [r3, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005c22:	4313      	orrs	r3, r2
 8005c24:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005c2a:	683a      	ldr	r2, [r7, #0]
 8005c2c:	4613      	mov	r3, r2
 8005c2e:	00db      	lsls	r3, r3, #3
 8005c30:	4413      	add	r3, r2
 8005c32:	00db      	lsls	r3, r3, #3
 8005c34:	440b      	add	r3, r1
 8005c36:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8005c38:	69bb      	ldr	r3, [r7, #24]
 8005c3a:	69fa      	ldr	r2, [r7, #28]
 8005c3c:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8005c3e:	69bb      	ldr	r3, [r7, #24]
 8005c40:	3304      	adds	r3, #4
 8005c42:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8005c44:	69bb      	ldr	r3, [r7, #24]
 8005c46:	693a      	ldr	r2, [r7, #16]
 8005c48:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8005c4a:	69bb      	ldr	r3, [r7, #24]
 8005c4c:	3304      	adds	r3, #4
 8005c4e:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8005c50:	2300      	movs	r3, #0
 8005c52:	617b      	str	r3, [r7, #20]
 8005c54:	e020      	b.n	8005c98 <FDCAN_CopyMessageToRAM+0xd4>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005c56:	697b      	ldr	r3, [r7, #20]
 8005c58:	3303      	adds	r3, #3
 8005c5a:	687a      	ldr	r2, [r7, #4]
 8005c5c:	4413      	add	r3, r2
 8005c5e:	781b      	ldrb	r3, [r3, #0]
 8005c60:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8005c62:	697b      	ldr	r3, [r7, #20]
 8005c64:	3302      	adds	r3, #2
 8005c66:	6879      	ldr	r1, [r7, #4]
 8005c68:	440b      	add	r3, r1
 8005c6a:	781b      	ldrb	r3, [r3, #0]
 8005c6c:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005c6e:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8005c70:	697b      	ldr	r3, [r7, #20]
 8005c72:	3301      	adds	r3, #1
 8005c74:	6879      	ldr	r1, [r7, #4]
 8005c76:	440b      	add	r3, r1
 8005c78:	781b      	ldrb	r3, [r3, #0]
 8005c7a:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8005c7c:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8005c7e:	6879      	ldr	r1, [r7, #4]
 8005c80:	697a      	ldr	r2, [r7, #20]
 8005c82:	440a      	add	r2, r1
 8005c84:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8005c86:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005c88:	69bb      	ldr	r3, [r7, #24]
 8005c8a:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8005c8c:	69bb      	ldr	r3, [r7, #24]
 8005c8e:	3304      	adds	r3, #4
 8005c90:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8005c92:	697b      	ldr	r3, [r7, #20]
 8005c94:	3304      	adds	r3, #4
 8005c96:	617b      	str	r3, [r7, #20]
 8005c98:	68bb      	ldr	r3, [r7, #8]
 8005c9a:	68db      	ldr	r3, [r3, #12]
 8005c9c:	0c1b      	lsrs	r3, r3, #16
 8005c9e:	4a06      	ldr	r2, [pc, #24]	; (8005cb8 <FDCAN_CopyMessageToRAM+0xf4>)
 8005ca0:	5cd3      	ldrb	r3, [r2, r3]
 8005ca2:	461a      	mov	r2, r3
 8005ca4:	697b      	ldr	r3, [r7, #20]
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d3d5      	bcc.n	8005c56 <FDCAN_CopyMessageToRAM+0x92>
  }
}
 8005caa:	bf00      	nop
 8005cac:	bf00      	nop
 8005cae:	3724      	adds	r7, #36	; 0x24
 8005cb0:	46bd      	mov	sp, r7
 8005cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb6:	4770      	bx	lr
 8005cb8:	080097c0 	.word	0x080097c0

08005cbc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	b087      	sub	sp, #28
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
 8005cc4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005cca:	e15a      	b.n	8005f82 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	681a      	ldr	r2, [r3, #0]
 8005cd0:	2101      	movs	r1, #1
 8005cd2:	697b      	ldr	r3, [r7, #20]
 8005cd4:	fa01 f303 	lsl.w	r3, r1, r3
 8005cd8:	4013      	ands	r3, r2
 8005cda:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	f000 814c 	beq.w	8005f7c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	f003 0303 	and.w	r3, r3, #3
 8005cec:	2b01      	cmp	r3, #1
 8005cee:	d005      	beq.n	8005cfc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	685b      	ldr	r3, [r3, #4]
 8005cf4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005cf8:	2b02      	cmp	r3, #2
 8005cfa:	d130      	bne.n	8005d5e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	689b      	ldr	r3, [r3, #8]
 8005d00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005d02:	697b      	ldr	r3, [r7, #20]
 8005d04:	005b      	lsls	r3, r3, #1
 8005d06:	2203      	movs	r2, #3
 8005d08:	fa02 f303 	lsl.w	r3, r2, r3
 8005d0c:	43db      	mvns	r3, r3
 8005d0e:	693a      	ldr	r2, [r7, #16]
 8005d10:	4013      	ands	r3, r2
 8005d12:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	68da      	ldr	r2, [r3, #12]
 8005d18:	697b      	ldr	r3, [r7, #20]
 8005d1a:	005b      	lsls	r3, r3, #1
 8005d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8005d20:	693a      	ldr	r2, [r7, #16]
 8005d22:	4313      	orrs	r3, r2
 8005d24:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	693a      	ldr	r2, [r7, #16]
 8005d2a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	685b      	ldr	r3, [r3, #4]
 8005d30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005d32:	2201      	movs	r2, #1
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	fa02 f303 	lsl.w	r3, r2, r3
 8005d3a:	43db      	mvns	r3, r3
 8005d3c:	693a      	ldr	r2, [r7, #16]
 8005d3e:	4013      	ands	r3, r2
 8005d40:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	685b      	ldr	r3, [r3, #4]
 8005d46:	091b      	lsrs	r3, r3, #4
 8005d48:	f003 0201 	and.w	r2, r3, #1
 8005d4c:	697b      	ldr	r3, [r7, #20]
 8005d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8005d52:	693a      	ldr	r2, [r7, #16]
 8005d54:	4313      	orrs	r3, r2
 8005d56:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	693a      	ldr	r2, [r7, #16]
 8005d5c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	685b      	ldr	r3, [r3, #4]
 8005d62:	f003 0303 	and.w	r3, r3, #3
 8005d66:	2b03      	cmp	r3, #3
 8005d68:	d017      	beq.n	8005d9a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	68db      	ldr	r3, [r3, #12]
 8005d6e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005d70:	697b      	ldr	r3, [r7, #20]
 8005d72:	005b      	lsls	r3, r3, #1
 8005d74:	2203      	movs	r2, #3
 8005d76:	fa02 f303 	lsl.w	r3, r2, r3
 8005d7a:	43db      	mvns	r3, r3
 8005d7c:	693a      	ldr	r2, [r7, #16]
 8005d7e:	4013      	ands	r3, r2
 8005d80:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	689a      	ldr	r2, [r3, #8]
 8005d86:	697b      	ldr	r3, [r7, #20]
 8005d88:	005b      	lsls	r3, r3, #1
 8005d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8005d8e:	693a      	ldr	r2, [r7, #16]
 8005d90:	4313      	orrs	r3, r2
 8005d92:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	693a      	ldr	r2, [r7, #16]
 8005d98:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	f003 0303 	and.w	r3, r3, #3
 8005da2:	2b02      	cmp	r3, #2
 8005da4:	d123      	bne.n	8005dee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005da6:	697b      	ldr	r3, [r7, #20]
 8005da8:	08da      	lsrs	r2, r3, #3
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	3208      	adds	r2, #8
 8005dae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005db2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005db4:	697b      	ldr	r3, [r7, #20]
 8005db6:	f003 0307 	and.w	r3, r3, #7
 8005dba:	009b      	lsls	r3, r3, #2
 8005dbc:	220f      	movs	r2, #15
 8005dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8005dc2:	43db      	mvns	r3, r3
 8005dc4:	693a      	ldr	r2, [r7, #16]
 8005dc6:	4013      	ands	r3, r2
 8005dc8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	691a      	ldr	r2, [r3, #16]
 8005dce:	697b      	ldr	r3, [r7, #20]
 8005dd0:	f003 0307 	and.w	r3, r3, #7
 8005dd4:	009b      	lsls	r3, r3, #2
 8005dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8005dda:	693a      	ldr	r2, [r7, #16]
 8005ddc:	4313      	orrs	r3, r2
 8005dde:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005de0:	697b      	ldr	r3, [r7, #20]
 8005de2:	08da      	lsrs	r2, r3, #3
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	3208      	adds	r2, #8
 8005de8:	6939      	ldr	r1, [r7, #16]
 8005dea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005df4:	697b      	ldr	r3, [r7, #20]
 8005df6:	005b      	lsls	r3, r3, #1
 8005df8:	2203      	movs	r2, #3
 8005dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8005dfe:	43db      	mvns	r3, r3
 8005e00:	693a      	ldr	r2, [r7, #16]
 8005e02:	4013      	ands	r3, r2
 8005e04:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	685b      	ldr	r3, [r3, #4]
 8005e0a:	f003 0203 	and.w	r2, r3, #3
 8005e0e:	697b      	ldr	r3, [r7, #20]
 8005e10:	005b      	lsls	r3, r3, #1
 8005e12:	fa02 f303 	lsl.w	r3, r2, r3
 8005e16:	693a      	ldr	r2, [r7, #16]
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	693a      	ldr	r2, [r7, #16]
 8005e20:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	685b      	ldr	r3, [r3, #4]
 8005e26:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	f000 80a6 	beq.w	8005f7c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005e30:	4b5b      	ldr	r3, [pc, #364]	; (8005fa0 <HAL_GPIO_Init+0x2e4>)
 8005e32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e34:	4a5a      	ldr	r2, [pc, #360]	; (8005fa0 <HAL_GPIO_Init+0x2e4>)
 8005e36:	f043 0301 	orr.w	r3, r3, #1
 8005e3a:	6613      	str	r3, [r2, #96]	; 0x60
 8005e3c:	4b58      	ldr	r3, [pc, #352]	; (8005fa0 <HAL_GPIO_Init+0x2e4>)
 8005e3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e40:	f003 0301 	and.w	r3, r3, #1
 8005e44:	60bb      	str	r3, [r7, #8]
 8005e46:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005e48:	4a56      	ldr	r2, [pc, #344]	; (8005fa4 <HAL_GPIO_Init+0x2e8>)
 8005e4a:	697b      	ldr	r3, [r7, #20]
 8005e4c:	089b      	lsrs	r3, r3, #2
 8005e4e:	3302      	adds	r3, #2
 8005e50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e54:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005e56:	697b      	ldr	r3, [r7, #20]
 8005e58:	f003 0303 	and.w	r3, r3, #3
 8005e5c:	009b      	lsls	r3, r3, #2
 8005e5e:	220f      	movs	r2, #15
 8005e60:	fa02 f303 	lsl.w	r3, r2, r3
 8005e64:	43db      	mvns	r3, r3
 8005e66:	693a      	ldr	r2, [r7, #16]
 8005e68:	4013      	ands	r3, r2
 8005e6a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005e72:	d01f      	beq.n	8005eb4 <HAL_GPIO_Init+0x1f8>
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	4a4c      	ldr	r2, [pc, #304]	; (8005fa8 <HAL_GPIO_Init+0x2ec>)
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d019      	beq.n	8005eb0 <HAL_GPIO_Init+0x1f4>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	4a4b      	ldr	r2, [pc, #300]	; (8005fac <HAL_GPIO_Init+0x2f0>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d013      	beq.n	8005eac <HAL_GPIO_Init+0x1f0>
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	4a4a      	ldr	r2, [pc, #296]	; (8005fb0 <HAL_GPIO_Init+0x2f4>)
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	d00d      	beq.n	8005ea8 <HAL_GPIO_Init+0x1ec>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	4a49      	ldr	r2, [pc, #292]	; (8005fb4 <HAL_GPIO_Init+0x2f8>)
 8005e90:	4293      	cmp	r3, r2
 8005e92:	d007      	beq.n	8005ea4 <HAL_GPIO_Init+0x1e8>
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	4a48      	ldr	r2, [pc, #288]	; (8005fb8 <HAL_GPIO_Init+0x2fc>)
 8005e98:	4293      	cmp	r3, r2
 8005e9a:	d101      	bne.n	8005ea0 <HAL_GPIO_Init+0x1e4>
 8005e9c:	2305      	movs	r3, #5
 8005e9e:	e00a      	b.n	8005eb6 <HAL_GPIO_Init+0x1fa>
 8005ea0:	2306      	movs	r3, #6
 8005ea2:	e008      	b.n	8005eb6 <HAL_GPIO_Init+0x1fa>
 8005ea4:	2304      	movs	r3, #4
 8005ea6:	e006      	b.n	8005eb6 <HAL_GPIO_Init+0x1fa>
 8005ea8:	2303      	movs	r3, #3
 8005eaa:	e004      	b.n	8005eb6 <HAL_GPIO_Init+0x1fa>
 8005eac:	2302      	movs	r3, #2
 8005eae:	e002      	b.n	8005eb6 <HAL_GPIO_Init+0x1fa>
 8005eb0:	2301      	movs	r3, #1
 8005eb2:	e000      	b.n	8005eb6 <HAL_GPIO_Init+0x1fa>
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	697a      	ldr	r2, [r7, #20]
 8005eb8:	f002 0203 	and.w	r2, r2, #3
 8005ebc:	0092      	lsls	r2, r2, #2
 8005ebe:	4093      	lsls	r3, r2
 8005ec0:	693a      	ldr	r2, [r7, #16]
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005ec6:	4937      	ldr	r1, [pc, #220]	; (8005fa4 <HAL_GPIO_Init+0x2e8>)
 8005ec8:	697b      	ldr	r3, [r7, #20]
 8005eca:	089b      	lsrs	r3, r3, #2
 8005ecc:	3302      	adds	r3, #2
 8005ece:	693a      	ldr	r2, [r7, #16]
 8005ed0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005ed4:	4b39      	ldr	r3, [pc, #228]	; (8005fbc <HAL_GPIO_Init+0x300>)
 8005ed6:	689b      	ldr	r3, [r3, #8]
 8005ed8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	43db      	mvns	r3, r3
 8005ede:	693a      	ldr	r2, [r7, #16]
 8005ee0:	4013      	ands	r3, r2
 8005ee2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	685b      	ldr	r3, [r3, #4]
 8005ee8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d003      	beq.n	8005ef8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8005ef0:	693a      	ldr	r2, [r7, #16]
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	4313      	orrs	r3, r2
 8005ef6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005ef8:	4a30      	ldr	r2, [pc, #192]	; (8005fbc <HAL_GPIO_Init+0x300>)
 8005efa:	693b      	ldr	r3, [r7, #16]
 8005efc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005efe:	4b2f      	ldr	r3, [pc, #188]	; (8005fbc <HAL_GPIO_Init+0x300>)
 8005f00:	68db      	ldr	r3, [r3, #12]
 8005f02:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	43db      	mvns	r3, r3
 8005f08:	693a      	ldr	r2, [r7, #16]
 8005f0a:	4013      	ands	r3, r2
 8005f0c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	685b      	ldr	r3, [r3, #4]
 8005f12:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d003      	beq.n	8005f22 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8005f1a:	693a      	ldr	r2, [r7, #16]
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005f22:	4a26      	ldr	r2, [pc, #152]	; (8005fbc <HAL_GPIO_Init+0x300>)
 8005f24:	693b      	ldr	r3, [r7, #16]
 8005f26:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8005f28:	4b24      	ldr	r3, [pc, #144]	; (8005fbc <HAL_GPIO_Init+0x300>)
 8005f2a:	685b      	ldr	r3, [r3, #4]
 8005f2c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	43db      	mvns	r3, r3
 8005f32:	693a      	ldr	r2, [r7, #16]
 8005f34:	4013      	ands	r3, r2
 8005f36:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	685b      	ldr	r3, [r3, #4]
 8005f3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d003      	beq.n	8005f4c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005f44:	693a      	ldr	r2, [r7, #16]
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	4313      	orrs	r3, r2
 8005f4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005f4c:	4a1b      	ldr	r2, [pc, #108]	; (8005fbc <HAL_GPIO_Init+0x300>)
 8005f4e:	693b      	ldr	r3, [r7, #16]
 8005f50:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005f52:	4b1a      	ldr	r3, [pc, #104]	; (8005fbc <HAL_GPIO_Init+0x300>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	43db      	mvns	r3, r3
 8005f5c:	693a      	ldr	r2, [r7, #16]
 8005f5e:	4013      	ands	r3, r2
 8005f60:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	685b      	ldr	r3, [r3, #4]
 8005f66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d003      	beq.n	8005f76 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8005f6e:	693a      	ldr	r2, [r7, #16]
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	4313      	orrs	r3, r2
 8005f74:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005f76:	4a11      	ldr	r2, [pc, #68]	; (8005fbc <HAL_GPIO_Init+0x300>)
 8005f78:	693b      	ldr	r3, [r7, #16]
 8005f7a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005f7c:	697b      	ldr	r3, [r7, #20]
 8005f7e:	3301      	adds	r3, #1
 8005f80:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	681a      	ldr	r2, [r3, #0]
 8005f86:	697b      	ldr	r3, [r7, #20]
 8005f88:	fa22 f303 	lsr.w	r3, r2, r3
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	f47f ae9d 	bne.w	8005ccc <HAL_GPIO_Init+0x10>
  }
}
 8005f92:	bf00      	nop
 8005f94:	bf00      	nop
 8005f96:	371c      	adds	r7, #28
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9e:	4770      	bx	lr
 8005fa0:	40021000 	.word	0x40021000
 8005fa4:	40010000 	.word	0x40010000
 8005fa8:	48000400 	.word	0x48000400
 8005fac:	48000800 	.word	0x48000800
 8005fb0:	48000c00 	.word	0x48000c00
 8005fb4:	48001000 	.word	0x48001000
 8005fb8:	48001400 	.word	0x48001400
 8005fbc:	40010400 	.word	0x40010400

08005fc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005fc0:	b480      	push	{r7}
 8005fc2:	b083      	sub	sp, #12
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
 8005fc8:	460b      	mov	r3, r1
 8005fca:	807b      	strh	r3, [r7, #2]
 8005fcc:	4613      	mov	r3, r2
 8005fce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005fd0:	787b      	ldrb	r3, [r7, #1]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d003      	beq.n	8005fde <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005fd6:	887a      	ldrh	r2, [r7, #2]
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005fdc:	e002      	b.n	8005fe4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005fde:	887a      	ldrh	r2, [r7, #2]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005fe4:	bf00      	nop
 8005fe6:	370c      	adds	r7, #12
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fee:	4770      	bx	lr

08005ff0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b082      	sub	sp, #8
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d101      	bne.n	8006002 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005ffe:	2301      	movs	r3, #1
 8006000:	e081      	b.n	8006106 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006008:	b2db      	uxtb	r3, r3
 800600a:	2b00      	cmp	r3, #0
 800600c:	d106      	bne.n	800601c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	2200      	movs	r2, #0
 8006012:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006016:	6878      	ldr	r0, [r7, #4]
 8006018:	f7fc fd6c 	bl	8002af4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2224      	movs	r2, #36	; 0x24
 8006020:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	681a      	ldr	r2, [r3, #0]
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f022 0201 	bic.w	r2, r2, #1
 8006032:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	685a      	ldr	r2, [r3, #4]
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006040:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	689a      	ldr	r2, [r3, #8]
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006050:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	68db      	ldr	r3, [r3, #12]
 8006056:	2b01      	cmp	r3, #1
 8006058:	d107      	bne.n	800606a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	689a      	ldr	r2, [r3, #8]
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006066:	609a      	str	r2, [r3, #8]
 8006068:	e006      	b.n	8006078 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	689a      	ldr	r2, [r3, #8]
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8006076:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	68db      	ldr	r3, [r3, #12]
 800607c:	2b02      	cmp	r3, #2
 800607e:	d104      	bne.n	800608a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006088:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	685b      	ldr	r3, [r3, #4]
 8006090:	687a      	ldr	r2, [r7, #4]
 8006092:	6812      	ldr	r2, [r2, #0]
 8006094:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006098:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800609c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	68da      	ldr	r2, [r3, #12]
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80060ac:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	691a      	ldr	r2, [r3, #16]
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	695b      	ldr	r3, [r3, #20]
 80060b6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	699b      	ldr	r3, [r3, #24]
 80060be:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	430a      	orrs	r2, r1
 80060c6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	69d9      	ldr	r1, [r3, #28]
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6a1a      	ldr	r2, [r3, #32]
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	430a      	orrs	r2, r1
 80060d6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	681a      	ldr	r2, [r3, #0]
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f042 0201 	orr.w	r2, r2, #1
 80060e6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2200      	movs	r2, #0
 80060ec:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	2220      	movs	r2, #32
 80060f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2200      	movs	r2, #0
 80060fa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	2200      	movs	r2, #0
 8006100:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8006104:	2300      	movs	r3, #0
}
 8006106:	4618      	mov	r0, r3
 8006108:	3708      	adds	r7, #8
 800610a:	46bd      	mov	sp, r7
 800610c:	bd80      	pop	{r7, pc}
	...

08006110 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006110:	b580      	push	{r7, lr}
 8006112:	b088      	sub	sp, #32
 8006114:	af02      	add	r7, sp, #8
 8006116:	60f8      	str	r0, [r7, #12]
 8006118:	607a      	str	r2, [r7, #4]
 800611a:	461a      	mov	r2, r3
 800611c:	460b      	mov	r3, r1
 800611e:	817b      	strh	r3, [r7, #10]
 8006120:	4613      	mov	r3, r2
 8006122:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800612a:	b2db      	uxtb	r3, r3
 800612c:	2b20      	cmp	r3, #32
 800612e:	f040 80da 	bne.w	80062e6 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006138:	2b01      	cmp	r3, #1
 800613a:	d101      	bne.n	8006140 <HAL_I2C_Master_Transmit+0x30>
 800613c:	2302      	movs	r3, #2
 800613e:	e0d3      	b.n	80062e8 <HAL_I2C_Master_Transmit+0x1d8>
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	2201      	movs	r2, #1
 8006144:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006148:	f7fd f960 	bl	800340c <HAL_GetTick>
 800614c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800614e:	697b      	ldr	r3, [r7, #20]
 8006150:	9300      	str	r3, [sp, #0]
 8006152:	2319      	movs	r3, #25
 8006154:	2201      	movs	r2, #1
 8006156:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800615a:	68f8      	ldr	r0, [r7, #12]
 800615c:	f000 fb4e 	bl	80067fc <I2C_WaitOnFlagUntilTimeout>
 8006160:	4603      	mov	r3, r0
 8006162:	2b00      	cmp	r3, #0
 8006164:	d001      	beq.n	800616a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8006166:	2301      	movs	r3, #1
 8006168:	e0be      	b.n	80062e8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	2221      	movs	r2, #33	; 0x21
 800616e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	2210      	movs	r2, #16
 8006176:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	2200      	movs	r2, #0
 800617e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	687a      	ldr	r2, [r7, #4]
 8006184:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	893a      	ldrh	r2, [r7, #8]
 800618a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	2200      	movs	r2, #0
 8006190:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006196:	b29b      	uxth	r3, r3
 8006198:	2bff      	cmp	r3, #255	; 0xff
 800619a:	d90e      	bls.n	80061ba <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	22ff      	movs	r2, #255	; 0xff
 80061a0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061a6:	b2da      	uxtb	r2, r3
 80061a8:	8979      	ldrh	r1, [r7, #10]
 80061aa:	4b51      	ldr	r3, [pc, #324]	; (80062f0 <HAL_I2C_Master_Transmit+0x1e0>)
 80061ac:	9300      	str	r3, [sp, #0]
 80061ae:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80061b2:	68f8      	ldr	r0, [r7, #12]
 80061b4:	f000 fd44 	bl	8006c40 <I2C_TransferConfig>
 80061b8:	e06c      	b.n	8006294 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061be:	b29a      	uxth	r2, r3
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061c8:	b2da      	uxtb	r2, r3
 80061ca:	8979      	ldrh	r1, [r7, #10]
 80061cc:	4b48      	ldr	r3, [pc, #288]	; (80062f0 <HAL_I2C_Master_Transmit+0x1e0>)
 80061ce:	9300      	str	r3, [sp, #0]
 80061d0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80061d4:	68f8      	ldr	r0, [r7, #12]
 80061d6:	f000 fd33 	bl	8006c40 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80061da:	e05b      	b.n	8006294 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80061dc:	697a      	ldr	r2, [r7, #20]
 80061de:	6a39      	ldr	r1, [r7, #32]
 80061e0:	68f8      	ldr	r0, [r7, #12]
 80061e2:	f000 fb4b 	bl	800687c <I2C_WaitOnTXISFlagUntilTimeout>
 80061e6:	4603      	mov	r3, r0
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d001      	beq.n	80061f0 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80061ec:	2301      	movs	r3, #1
 80061ee:	e07b      	b.n	80062e8 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061f4:	781a      	ldrb	r2, [r3, #0]
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006200:	1c5a      	adds	r2, r3, #1
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800620a:	b29b      	uxth	r3, r3
 800620c:	3b01      	subs	r3, #1
 800620e:	b29a      	uxth	r2, r3
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006218:	3b01      	subs	r3, #1
 800621a:	b29a      	uxth	r2, r3
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006224:	b29b      	uxth	r3, r3
 8006226:	2b00      	cmp	r3, #0
 8006228:	d034      	beq.n	8006294 <HAL_I2C_Master_Transmit+0x184>
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800622e:	2b00      	cmp	r3, #0
 8006230:	d130      	bne.n	8006294 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	9300      	str	r3, [sp, #0]
 8006236:	6a3b      	ldr	r3, [r7, #32]
 8006238:	2200      	movs	r2, #0
 800623a:	2180      	movs	r1, #128	; 0x80
 800623c:	68f8      	ldr	r0, [r7, #12]
 800623e:	f000 fadd 	bl	80067fc <I2C_WaitOnFlagUntilTimeout>
 8006242:	4603      	mov	r3, r0
 8006244:	2b00      	cmp	r3, #0
 8006246:	d001      	beq.n	800624c <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8006248:	2301      	movs	r3, #1
 800624a:	e04d      	b.n	80062e8 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006250:	b29b      	uxth	r3, r3
 8006252:	2bff      	cmp	r3, #255	; 0xff
 8006254:	d90e      	bls.n	8006274 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	22ff      	movs	r2, #255	; 0xff
 800625a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006260:	b2da      	uxtb	r2, r3
 8006262:	8979      	ldrh	r1, [r7, #10]
 8006264:	2300      	movs	r3, #0
 8006266:	9300      	str	r3, [sp, #0]
 8006268:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800626c:	68f8      	ldr	r0, [r7, #12]
 800626e:	f000 fce7 	bl	8006c40 <I2C_TransferConfig>
 8006272:	e00f      	b.n	8006294 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006278:	b29a      	uxth	r2, r3
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006282:	b2da      	uxtb	r2, r3
 8006284:	8979      	ldrh	r1, [r7, #10]
 8006286:	2300      	movs	r3, #0
 8006288:	9300      	str	r3, [sp, #0]
 800628a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800628e:	68f8      	ldr	r0, [r7, #12]
 8006290:	f000 fcd6 	bl	8006c40 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006298:	b29b      	uxth	r3, r3
 800629a:	2b00      	cmp	r3, #0
 800629c:	d19e      	bne.n	80061dc <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800629e:	697a      	ldr	r2, [r7, #20]
 80062a0:	6a39      	ldr	r1, [r7, #32]
 80062a2:	68f8      	ldr	r0, [r7, #12]
 80062a4:	f000 fb2a 	bl	80068fc <I2C_WaitOnSTOPFlagUntilTimeout>
 80062a8:	4603      	mov	r3, r0
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d001      	beq.n	80062b2 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80062ae:	2301      	movs	r3, #1
 80062b0:	e01a      	b.n	80062e8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	2220      	movs	r2, #32
 80062b8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	6859      	ldr	r1, [r3, #4]
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681a      	ldr	r2, [r3, #0]
 80062c4:	4b0b      	ldr	r3, [pc, #44]	; (80062f4 <HAL_I2C_Master_Transmit+0x1e4>)
 80062c6:	400b      	ands	r3, r1
 80062c8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	2220      	movs	r2, #32
 80062ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	2200      	movs	r2, #0
 80062d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	2200      	movs	r2, #0
 80062de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80062e2:	2300      	movs	r3, #0
 80062e4:	e000      	b.n	80062e8 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80062e6:	2302      	movs	r3, #2
  }
}
 80062e8:	4618      	mov	r0, r3
 80062ea:	3718      	adds	r7, #24
 80062ec:	46bd      	mov	sp, r7
 80062ee:	bd80      	pop	{r7, pc}
 80062f0:	80002000 	.word	0x80002000
 80062f4:	fe00e800 	.word	0xfe00e800

080062f8 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b088      	sub	sp, #32
 80062fc:	af02      	add	r7, sp, #8
 80062fe:	60f8      	str	r0, [r7, #12]
 8006300:	607a      	str	r2, [r7, #4]
 8006302:	461a      	mov	r2, r3
 8006304:	460b      	mov	r3, r1
 8006306:	817b      	strh	r3, [r7, #10]
 8006308:	4613      	mov	r3, r2
 800630a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006312:	b2db      	uxtb	r3, r3
 8006314:	2b20      	cmp	r3, #32
 8006316:	f040 80db 	bne.w	80064d0 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006320:	2b01      	cmp	r3, #1
 8006322:	d101      	bne.n	8006328 <HAL_I2C_Master_Receive+0x30>
 8006324:	2302      	movs	r3, #2
 8006326:	e0d4      	b.n	80064d2 <HAL_I2C_Master_Receive+0x1da>
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	2201      	movs	r2, #1
 800632c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006330:	f7fd f86c 	bl	800340c <HAL_GetTick>
 8006334:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006336:	697b      	ldr	r3, [r7, #20]
 8006338:	9300      	str	r3, [sp, #0]
 800633a:	2319      	movs	r3, #25
 800633c:	2201      	movs	r2, #1
 800633e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006342:	68f8      	ldr	r0, [r7, #12]
 8006344:	f000 fa5a 	bl	80067fc <I2C_WaitOnFlagUntilTimeout>
 8006348:	4603      	mov	r3, r0
 800634a:	2b00      	cmp	r3, #0
 800634c:	d001      	beq.n	8006352 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800634e:	2301      	movs	r3, #1
 8006350:	e0bf      	b.n	80064d2 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	2222      	movs	r2, #34	; 0x22
 8006356:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	2210      	movs	r2, #16
 800635e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	2200      	movs	r2, #0
 8006366:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	687a      	ldr	r2, [r7, #4]
 800636c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	893a      	ldrh	r2, [r7, #8]
 8006372:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	2200      	movs	r2, #0
 8006378:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800637e:	b29b      	uxth	r3, r3
 8006380:	2bff      	cmp	r3, #255	; 0xff
 8006382:	d90e      	bls.n	80063a2 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	22ff      	movs	r2, #255	; 0xff
 8006388:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800638e:	b2da      	uxtb	r2, r3
 8006390:	8979      	ldrh	r1, [r7, #10]
 8006392:	4b52      	ldr	r3, [pc, #328]	; (80064dc <HAL_I2C_Master_Receive+0x1e4>)
 8006394:	9300      	str	r3, [sp, #0]
 8006396:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800639a:	68f8      	ldr	r0, [r7, #12]
 800639c:	f000 fc50 	bl	8006c40 <I2C_TransferConfig>
 80063a0:	e06d      	b.n	800647e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063a6:	b29a      	uxth	r2, r3
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063b0:	b2da      	uxtb	r2, r3
 80063b2:	8979      	ldrh	r1, [r7, #10]
 80063b4:	4b49      	ldr	r3, [pc, #292]	; (80064dc <HAL_I2C_Master_Receive+0x1e4>)
 80063b6:	9300      	str	r3, [sp, #0]
 80063b8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80063bc:	68f8      	ldr	r0, [r7, #12]
 80063be:	f000 fc3f 	bl	8006c40 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80063c2:	e05c      	b.n	800647e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80063c4:	697a      	ldr	r2, [r7, #20]
 80063c6:	6a39      	ldr	r1, [r7, #32]
 80063c8:	68f8      	ldr	r0, [r7, #12]
 80063ca:	f000 fad3 	bl	8006974 <I2C_WaitOnRXNEFlagUntilTimeout>
 80063ce:	4603      	mov	r3, r0
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d001      	beq.n	80063d8 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80063d4:	2301      	movs	r3, #1
 80063d6:	e07c      	b.n	80064d2 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063e2:	b2d2      	uxtb	r2, r2
 80063e4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063ea:	1c5a      	adds	r2, r3, #1
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063f4:	3b01      	subs	r3, #1
 80063f6:	b29a      	uxth	r2, r3
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006400:	b29b      	uxth	r3, r3
 8006402:	3b01      	subs	r3, #1
 8006404:	b29a      	uxth	r2, r3
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800640e:	b29b      	uxth	r3, r3
 8006410:	2b00      	cmp	r3, #0
 8006412:	d034      	beq.n	800647e <HAL_I2C_Master_Receive+0x186>
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006418:	2b00      	cmp	r3, #0
 800641a:	d130      	bne.n	800647e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800641c:	697b      	ldr	r3, [r7, #20]
 800641e:	9300      	str	r3, [sp, #0]
 8006420:	6a3b      	ldr	r3, [r7, #32]
 8006422:	2200      	movs	r2, #0
 8006424:	2180      	movs	r1, #128	; 0x80
 8006426:	68f8      	ldr	r0, [r7, #12]
 8006428:	f000 f9e8 	bl	80067fc <I2C_WaitOnFlagUntilTimeout>
 800642c:	4603      	mov	r3, r0
 800642e:	2b00      	cmp	r3, #0
 8006430:	d001      	beq.n	8006436 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8006432:	2301      	movs	r3, #1
 8006434:	e04d      	b.n	80064d2 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800643a:	b29b      	uxth	r3, r3
 800643c:	2bff      	cmp	r3, #255	; 0xff
 800643e:	d90e      	bls.n	800645e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	22ff      	movs	r2, #255	; 0xff
 8006444:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800644a:	b2da      	uxtb	r2, r3
 800644c:	8979      	ldrh	r1, [r7, #10]
 800644e:	2300      	movs	r3, #0
 8006450:	9300      	str	r3, [sp, #0]
 8006452:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006456:	68f8      	ldr	r0, [r7, #12]
 8006458:	f000 fbf2 	bl	8006c40 <I2C_TransferConfig>
 800645c:	e00f      	b.n	800647e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006462:	b29a      	uxth	r2, r3
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800646c:	b2da      	uxtb	r2, r3
 800646e:	8979      	ldrh	r1, [r7, #10]
 8006470:	2300      	movs	r3, #0
 8006472:	9300      	str	r3, [sp, #0]
 8006474:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006478:	68f8      	ldr	r0, [r7, #12]
 800647a:	f000 fbe1 	bl	8006c40 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006482:	b29b      	uxth	r3, r3
 8006484:	2b00      	cmp	r3, #0
 8006486:	d19d      	bne.n	80063c4 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006488:	697a      	ldr	r2, [r7, #20]
 800648a:	6a39      	ldr	r1, [r7, #32]
 800648c:	68f8      	ldr	r0, [r7, #12]
 800648e:	f000 fa35 	bl	80068fc <I2C_WaitOnSTOPFlagUntilTimeout>
 8006492:	4603      	mov	r3, r0
 8006494:	2b00      	cmp	r3, #0
 8006496:	d001      	beq.n	800649c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8006498:	2301      	movs	r3, #1
 800649a:	e01a      	b.n	80064d2 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	2220      	movs	r2, #32
 80064a2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	6859      	ldr	r1, [r3, #4]
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681a      	ldr	r2, [r3, #0]
 80064ae:	4b0c      	ldr	r3, [pc, #48]	; (80064e0 <HAL_I2C_Master_Receive+0x1e8>)
 80064b0:	400b      	ands	r3, r1
 80064b2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	2220      	movs	r2, #32
 80064b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	2200      	movs	r2, #0
 80064c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	2200      	movs	r2, #0
 80064c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80064cc:	2300      	movs	r3, #0
 80064ce:	e000      	b.n	80064d2 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80064d0:	2302      	movs	r3, #2
  }
}
 80064d2:	4618      	mov	r0, r3
 80064d4:	3718      	adds	r7, #24
 80064d6:	46bd      	mov	sp, r7
 80064d8:	bd80      	pop	{r7, pc}
 80064da:	bf00      	nop
 80064dc:	80002400 	.word	0x80002400
 80064e0:	fe00e800 	.word	0xfe00e800

080064e4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b088      	sub	sp, #32
 80064e8:	af02      	add	r7, sp, #8
 80064ea:	60f8      	str	r0, [r7, #12]
 80064ec:	4608      	mov	r0, r1
 80064ee:	4611      	mov	r1, r2
 80064f0:	461a      	mov	r2, r3
 80064f2:	4603      	mov	r3, r0
 80064f4:	817b      	strh	r3, [r7, #10]
 80064f6:	460b      	mov	r3, r1
 80064f8:	813b      	strh	r3, [r7, #8]
 80064fa:	4613      	mov	r3, r2
 80064fc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006504:	b2db      	uxtb	r3, r3
 8006506:	2b20      	cmp	r3, #32
 8006508:	f040 80f9 	bne.w	80066fe <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800650c:	6a3b      	ldr	r3, [r7, #32]
 800650e:	2b00      	cmp	r3, #0
 8006510:	d002      	beq.n	8006518 <HAL_I2C_Mem_Write+0x34>
 8006512:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006514:	2b00      	cmp	r3, #0
 8006516:	d105      	bne.n	8006524 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800651e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006520:	2301      	movs	r3, #1
 8006522:	e0ed      	b.n	8006700 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800652a:	2b01      	cmp	r3, #1
 800652c:	d101      	bne.n	8006532 <HAL_I2C_Mem_Write+0x4e>
 800652e:	2302      	movs	r3, #2
 8006530:	e0e6      	b.n	8006700 <HAL_I2C_Mem_Write+0x21c>
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	2201      	movs	r2, #1
 8006536:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800653a:	f7fc ff67 	bl	800340c <HAL_GetTick>
 800653e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006540:	697b      	ldr	r3, [r7, #20]
 8006542:	9300      	str	r3, [sp, #0]
 8006544:	2319      	movs	r3, #25
 8006546:	2201      	movs	r2, #1
 8006548:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800654c:	68f8      	ldr	r0, [r7, #12]
 800654e:	f000 f955 	bl	80067fc <I2C_WaitOnFlagUntilTimeout>
 8006552:	4603      	mov	r3, r0
 8006554:	2b00      	cmp	r3, #0
 8006556:	d001      	beq.n	800655c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8006558:	2301      	movs	r3, #1
 800655a:	e0d1      	b.n	8006700 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	2221      	movs	r2, #33	; 0x21
 8006560:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	2240      	movs	r2, #64	; 0x40
 8006568:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	2200      	movs	r2, #0
 8006570:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	6a3a      	ldr	r2, [r7, #32]
 8006576:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800657c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	2200      	movs	r2, #0
 8006582:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006584:	88f8      	ldrh	r0, [r7, #6]
 8006586:	893a      	ldrh	r2, [r7, #8]
 8006588:	8979      	ldrh	r1, [r7, #10]
 800658a:	697b      	ldr	r3, [r7, #20]
 800658c:	9301      	str	r3, [sp, #4]
 800658e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006590:	9300      	str	r3, [sp, #0]
 8006592:	4603      	mov	r3, r0
 8006594:	68f8      	ldr	r0, [r7, #12]
 8006596:	f000 f8b9 	bl	800670c <I2C_RequestMemoryWrite>
 800659a:	4603      	mov	r3, r0
 800659c:	2b00      	cmp	r3, #0
 800659e:	d005      	beq.n	80065ac <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	2200      	movs	r2, #0
 80065a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80065a8:	2301      	movs	r3, #1
 80065aa:	e0a9      	b.n	8006700 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065b0:	b29b      	uxth	r3, r3
 80065b2:	2bff      	cmp	r3, #255	; 0xff
 80065b4:	d90e      	bls.n	80065d4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	22ff      	movs	r2, #255	; 0xff
 80065ba:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065c0:	b2da      	uxtb	r2, r3
 80065c2:	8979      	ldrh	r1, [r7, #10]
 80065c4:	2300      	movs	r3, #0
 80065c6:	9300      	str	r3, [sp, #0]
 80065c8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80065cc:	68f8      	ldr	r0, [r7, #12]
 80065ce:	f000 fb37 	bl	8006c40 <I2C_TransferConfig>
 80065d2:	e00f      	b.n	80065f4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065d8:	b29a      	uxth	r2, r3
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065e2:	b2da      	uxtb	r2, r3
 80065e4:	8979      	ldrh	r1, [r7, #10]
 80065e6:	2300      	movs	r3, #0
 80065e8:	9300      	str	r3, [sp, #0]
 80065ea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80065ee:	68f8      	ldr	r0, [r7, #12]
 80065f0:	f000 fb26 	bl	8006c40 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80065f4:	697a      	ldr	r2, [r7, #20]
 80065f6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80065f8:	68f8      	ldr	r0, [r7, #12]
 80065fa:	f000 f93f 	bl	800687c <I2C_WaitOnTXISFlagUntilTimeout>
 80065fe:	4603      	mov	r3, r0
 8006600:	2b00      	cmp	r3, #0
 8006602:	d001      	beq.n	8006608 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8006604:	2301      	movs	r3, #1
 8006606:	e07b      	b.n	8006700 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800660c:	781a      	ldrb	r2, [r3, #0]
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006618:	1c5a      	adds	r2, r3, #1
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006622:	b29b      	uxth	r3, r3
 8006624:	3b01      	subs	r3, #1
 8006626:	b29a      	uxth	r2, r3
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006630:	3b01      	subs	r3, #1
 8006632:	b29a      	uxth	r2, r3
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800663c:	b29b      	uxth	r3, r3
 800663e:	2b00      	cmp	r3, #0
 8006640:	d034      	beq.n	80066ac <HAL_I2C_Mem_Write+0x1c8>
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006646:	2b00      	cmp	r3, #0
 8006648:	d130      	bne.n	80066ac <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800664a:	697b      	ldr	r3, [r7, #20]
 800664c:	9300      	str	r3, [sp, #0]
 800664e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006650:	2200      	movs	r2, #0
 8006652:	2180      	movs	r1, #128	; 0x80
 8006654:	68f8      	ldr	r0, [r7, #12]
 8006656:	f000 f8d1 	bl	80067fc <I2C_WaitOnFlagUntilTimeout>
 800665a:	4603      	mov	r3, r0
 800665c:	2b00      	cmp	r3, #0
 800665e:	d001      	beq.n	8006664 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8006660:	2301      	movs	r3, #1
 8006662:	e04d      	b.n	8006700 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006668:	b29b      	uxth	r3, r3
 800666a:	2bff      	cmp	r3, #255	; 0xff
 800666c:	d90e      	bls.n	800668c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	22ff      	movs	r2, #255	; 0xff
 8006672:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006678:	b2da      	uxtb	r2, r3
 800667a:	8979      	ldrh	r1, [r7, #10]
 800667c:	2300      	movs	r3, #0
 800667e:	9300      	str	r3, [sp, #0]
 8006680:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006684:	68f8      	ldr	r0, [r7, #12]
 8006686:	f000 fadb 	bl	8006c40 <I2C_TransferConfig>
 800668a:	e00f      	b.n	80066ac <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006690:	b29a      	uxth	r2, r3
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800669a:	b2da      	uxtb	r2, r3
 800669c:	8979      	ldrh	r1, [r7, #10]
 800669e:	2300      	movs	r3, #0
 80066a0:	9300      	str	r3, [sp, #0]
 80066a2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80066a6:	68f8      	ldr	r0, [r7, #12]
 80066a8:	f000 faca 	bl	8006c40 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066b0:	b29b      	uxth	r3, r3
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d19e      	bne.n	80065f4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80066b6:	697a      	ldr	r2, [r7, #20]
 80066b8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80066ba:	68f8      	ldr	r0, [r7, #12]
 80066bc:	f000 f91e 	bl	80068fc <I2C_WaitOnSTOPFlagUntilTimeout>
 80066c0:	4603      	mov	r3, r0
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d001      	beq.n	80066ca <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80066c6:	2301      	movs	r3, #1
 80066c8:	e01a      	b.n	8006700 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	2220      	movs	r2, #32
 80066d0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	6859      	ldr	r1, [r3, #4]
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	681a      	ldr	r2, [r3, #0]
 80066dc:	4b0a      	ldr	r3, [pc, #40]	; (8006708 <HAL_I2C_Mem_Write+0x224>)
 80066de:	400b      	ands	r3, r1
 80066e0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	2220      	movs	r2, #32
 80066e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	2200      	movs	r2, #0
 80066ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	2200      	movs	r2, #0
 80066f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80066fa:	2300      	movs	r3, #0
 80066fc:	e000      	b.n	8006700 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80066fe:	2302      	movs	r3, #2
  }
}
 8006700:	4618      	mov	r0, r3
 8006702:	3718      	adds	r7, #24
 8006704:	46bd      	mov	sp, r7
 8006706:	bd80      	pop	{r7, pc}
 8006708:	fe00e800 	.word	0xfe00e800

0800670c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800670c:	b580      	push	{r7, lr}
 800670e:	b086      	sub	sp, #24
 8006710:	af02      	add	r7, sp, #8
 8006712:	60f8      	str	r0, [r7, #12]
 8006714:	4608      	mov	r0, r1
 8006716:	4611      	mov	r1, r2
 8006718:	461a      	mov	r2, r3
 800671a:	4603      	mov	r3, r0
 800671c:	817b      	strh	r3, [r7, #10]
 800671e:	460b      	mov	r3, r1
 8006720:	813b      	strh	r3, [r7, #8]
 8006722:	4613      	mov	r3, r2
 8006724:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006726:	88fb      	ldrh	r3, [r7, #6]
 8006728:	b2da      	uxtb	r2, r3
 800672a:	8979      	ldrh	r1, [r7, #10]
 800672c:	4b20      	ldr	r3, [pc, #128]	; (80067b0 <I2C_RequestMemoryWrite+0xa4>)
 800672e:	9300      	str	r3, [sp, #0]
 8006730:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006734:	68f8      	ldr	r0, [r7, #12]
 8006736:	f000 fa83 	bl	8006c40 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800673a:	69fa      	ldr	r2, [r7, #28]
 800673c:	69b9      	ldr	r1, [r7, #24]
 800673e:	68f8      	ldr	r0, [r7, #12]
 8006740:	f000 f89c 	bl	800687c <I2C_WaitOnTXISFlagUntilTimeout>
 8006744:	4603      	mov	r3, r0
 8006746:	2b00      	cmp	r3, #0
 8006748:	d001      	beq.n	800674e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800674a:	2301      	movs	r3, #1
 800674c:	e02c      	b.n	80067a8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800674e:	88fb      	ldrh	r3, [r7, #6]
 8006750:	2b01      	cmp	r3, #1
 8006752:	d105      	bne.n	8006760 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006754:	893b      	ldrh	r3, [r7, #8]
 8006756:	b2da      	uxtb	r2, r3
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	629a      	str	r2, [r3, #40]	; 0x28
 800675e:	e015      	b.n	800678c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006760:	893b      	ldrh	r3, [r7, #8]
 8006762:	0a1b      	lsrs	r3, r3, #8
 8006764:	b29b      	uxth	r3, r3
 8006766:	b2da      	uxtb	r2, r3
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800676e:	69fa      	ldr	r2, [r7, #28]
 8006770:	69b9      	ldr	r1, [r7, #24]
 8006772:	68f8      	ldr	r0, [r7, #12]
 8006774:	f000 f882 	bl	800687c <I2C_WaitOnTXISFlagUntilTimeout>
 8006778:	4603      	mov	r3, r0
 800677a:	2b00      	cmp	r3, #0
 800677c:	d001      	beq.n	8006782 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800677e:	2301      	movs	r3, #1
 8006780:	e012      	b.n	80067a8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006782:	893b      	ldrh	r3, [r7, #8]
 8006784:	b2da      	uxtb	r2, r3
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800678c:	69fb      	ldr	r3, [r7, #28]
 800678e:	9300      	str	r3, [sp, #0]
 8006790:	69bb      	ldr	r3, [r7, #24]
 8006792:	2200      	movs	r2, #0
 8006794:	2180      	movs	r1, #128	; 0x80
 8006796:	68f8      	ldr	r0, [r7, #12]
 8006798:	f000 f830 	bl	80067fc <I2C_WaitOnFlagUntilTimeout>
 800679c:	4603      	mov	r3, r0
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d001      	beq.n	80067a6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80067a2:	2301      	movs	r3, #1
 80067a4:	e000      	b.n	80067a8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80067a6:	2300      	movs	r3, #0
}
 80067a8:	4618      	mov	r0, r3
 80067aa:	3710      	adds	r7, #16
 80067ac:	46bd      	mov	sp, r7
 80067ae:	bd80      	pop	{r7, pc}
 80067b0:	80002000 	.word	0x80002000

080067b4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80067b4:	b480      	push	{r7}
 80067b6:	b083      	sub	sp, #12
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	699b      	ldr	r3, [r3, #24]
 80067c2:	f003 0302 	and.w	r3, r3, #2
 80067c6:	2b02      	cmp	r3, #2
 80067c8:	d103      	bne.n	80067d2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	2200      	movs	r2, #0
 80067d0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	699b      	ldr	r3, [r3, #24]
 80067d8:	f003 0301 	and.w	r3, r3, #1
 80067dc:	2b01      	cmp	r3, #1
 80067de:	d007      	beq.n	80067f0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	699a      	ldr	r2, [r3, #24]
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f042 0201 	orr.w	r2, r2, #1
 80067ee:	619a      	str	r2, [r3, #24]
  }
}
 80067f0:	bf00      	nop
 80067f2:	370c      	adds	r7, #12
 80067f4:	46bd      	mov	sp, r7
 80067f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fa:	4770      	bx	lr

080067fc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b084      	sub	sp, #16
 8006800:	af00      	add	r7, sp, #0
 8006802:	60f8      	str	r0, [r7, #12]
 8006804:	60b9      	str	r1, [r7, #8]
 8006806:	603b      	str	r3, [r7, #0]
 8006808:	4613      	mov	r3, r2
 800680a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800680c:	e022      	b.n	8006854 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006814:	d01e      	beq.n	8006854 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006816:	f7fc fdf9 	bl	800340c <HAL_GetTick>
 800681a:	4602      	mov	r2, r0
 800681c:	69bb      	ldr	r3, [r7, #24]
 800681e:	1ad3      	subs	r3, r2, r3
 8006820:	683a      	ldr	r2, [r7, #0]
 8006822:	429a      	cmp	r2, r3
 8006824:	d302      	bcc.n	800682c <I2C_WaitOnFlagUntilTimeout+0x30>
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d113      	bne.n	8006854 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006830:	f043 0220 	orr.w	r2, r3, #32
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	2220      	movs	r2, #32
 800683c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	2200      	movs	r2, #0
 8006844:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	2200      	movs	r2, #0
 800684c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8006850:	2301      	movs	r3, #1
 8006852:	e00f      	b.n	8006874 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	699a      	ldr	r2, [r3, #24]
 800685a:	68bb      	ldr	r3, [r7, #8]
 800685c:	4013      	ands	r3, r2
 800685e:	68ba      	ldr	r2, [r7, #8]
 8006860:	429a      	cmp	r2, r3
 8006862:	bf0c      	ite	eq
 8006864:	2301      	moveq	r3, #1
 8006866:	2300      	movne	r3, #0
 8006868:	b2db      	uxtb	r3, r3
 800686a:	461a      	mov	r2, r3
 800686c:	79fb      	ldrb	r3, [r7, #7]
 800686e:	429a      	cmp	r2, r3
 8006870:	d0cd      	beq.n	800680e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006872:	2300      	movs	r3, #0
}
 8006874:	4618      	mov	r0, r3
 8006876:	3710      	adds	r7, #16
 8006878:	46bd      	mov	sp, r7
 800687a:	bd80      	pop	{r7, pc}

0800687c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b084      	sub	sp, #16
 8006880:	af00      	add	r7, sp, #0
 8006882:	60f8      	str	r0, [r7, #12]
 8006884:	60b9      	str	r1, [r7, #8]
 8006886:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006888:	e02c      	b.n	80068e4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800688a:	687a      	ldr	r2, [r7, #4]
 800688c:	68b9      	ldr	r1, [r7, #8]
 800688e:	68f8      	ldr	r0, [r7, #12]
 8006890:	f000 f8ea 	bl	8006a68 <I2C_IsErrorOccurred>
 8006894:	4603      	mov	r3, r0
 8006896:	2b00      	cmp	r3, #0
 8006898:	d001      	beq.n	800689e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800689a:	2301      	movs	r3, #1
 800689c:	e02a      	b.n	80068f4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800689e:	68bb      	ldr	r3, [r7, #8]
 80068a0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80068a4:	d01e      	beq.n	80068e4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068a6:	f7fc fdb1 	bl	800340c <HAL_GetTick>
 80068aa:	4602      	mov	r2, r0
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	1ad3      	subs	r3, r2, r3
 80068b0:	68ba      	ldr	r2, [r7, #8]
 80068b2:	429a      	cmp	r2, r3
 80068b4:	d302      	bcc.n	80068bc <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80068b6:	68bb      	ldr	r3, [r7, #8]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d113      	bne.n	80068e4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068c0:	f043 0220 	orr.w	r2, r3, #32
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	2220      	movs	r2, #32
 80068cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	2200      	movs	r2, #0
 80068d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	2200      	movs	r2, #0
 80068dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80068e0:	2301      	movs	r3, #1
 80068e2:	e007      	b.n	80068f4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	699b      	ldr	r3, [r3, #24]
 80068ea:	f003 0302 	and.w	r3, r3, #2
 80068ee:	2b02      	cmp	r3, #2
 80068f0:	d1cb      	bne.n	800688a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80068f2:	2300      	movs	r3, #0
}
 80068f4:	4618      	mov	r0, r3
 80068f6:	3710      	adds	r7, #16
 80068f8:	46bd      	mov	sp, r7
 80068fa:	bd80      	pop	{r7, pc}

080068fc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b084      	sub	sp, #16
 8006900:	af00      	add	r7, sp, #0
 8006902:	60f8      	str	r0, [r7, #12]
 8006904:	60b9      	str	r1, [r7, #8]
 8006906:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006908:	e028      	b.n	800695c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800690a:	687a      	ldr	r2, [r7, #4]
 800690c:	68b9      	ldr	r1, [r7, #8]
 800690e:	68f8      	ldr	r0, [r7, #12]
 8006910:	f000 f8aa 	bl	8006a68 <I2C_IsErrorOccurred>
 8006914:	4603      	mov	r3, r0
 8006916:	2b00      	cmp	r3, #0
 8006918:	d001      	beq.n	800691e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800691a:	2301      	movs	r3, #1
 800691c:	e026      	b.n	800696c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800691e:	f7fc fd75 	bl	800340c <HAL_GetTick>
 8006922:	4602      	mov	r2, r0
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	1ad3      	subs	r3, r2, r3
 8006928:	68ba      	ldr	r2, [r7, #8]
 800692a:	429a      	cmp	r2, r3
 800692c:	d302      	bcc.n	8006934 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800692e:	68bb      	ldr	r3, [r7, #8]
 8006930:	2b00      	cmp	r3, #0
 8006932:	d113      	bne.n	800695c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006938:	f043 0220 	orr.w	r2, r3, #32
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	2220      	movs	r2, #32
 8006944:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	2200      	movs	r2, #0
 800694c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	2200      	movs	r2, #0
 8006954:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006958:	2301      	movs	r3, #1
 800695a:	e007      	b.n	800696c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	699b      	ldr	r3, [r3, #24]
 8006962:	f003 0320 	and.w	r3, r3, #32
 8006966:	2b20      	cmp	r3, #32
 8006968:	d1cf      	bne.n	800690a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800696a:	2300      	movs	r3, #0
}
 800696c:	4618      	mov	r0, r3
 800696e:	3710      	adds	r7, #16
 8006970:	46bd      	mov	sp, r7
 8006972:	bd80      	pop	{r7, pc}

08006974 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b084      	sub	sp, #16
 8006978:	af00      	add	r7, sp, #0
 800697a:	60f8      	str	r0, [r7, #12]
 800697c:	60b9      	str	r1, [r7, #8]
 800697e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006980:	e064      	b.n	8006a4c <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006982:	687a      	ldr	r2, [r7, #4]
 8006984:	68b9      	ldr	r1, [r7, #8]
 8006986:	68f8      	ldr	r0, [r7, #12]
 8006988:	f000 f86e 	bl	8006a68 <I2C_IsErrorOccurred>
 800698c:	4603      	mov	r3, r0
 800698e:	2b00      	cmp	r3, #0
 8006990:	d001      	beq.n	8006996 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006992:	2301      	movs	r3, #1
 8006994:	e062      	b.n	8006a5c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	699b      	ldr	r3, [r3, #24]
 800699c:	f003 0320 	and.w	r3, r3, #32
 80069a0:	2b20      	cmp	r3, #32
 80069a2:	d138      	bne.n	8006a16 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	699b      	ldr	r3, [r3, #24]
 80069aa:	f003 0304 	and.w	r3, r3, #4
 80069ae:	2b04      	cmp	r3, #4
 80069b0:	d105      	bne.n	80069be <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d001      	beq.n	80069be <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80069ba:	2300      	movs	r3, #0
 80069bc:	e04e      	b.n	8006a5c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	699b      	ldr	r3, [r3, #24]
 80069c4:	f003 0310 	and.w	r3, r3, #16
 80069c8:	2b10      	cmp	r3, #16
 80069ca:	d107      	bne.n	80069dc <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	2210      	movs	r2, #16
 80069d2:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	2204      	movs	r2, #4
 80069d8:	645a      	str	r2, [r3, #68]	; 0x44
 80069da:	e002      	b.n	80069e2 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	2200      	movs	r2, #0
 80069e0:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	2220      	movs	r2, #32
 80069e8:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	6859      	ldr	r1, [r3, #4]
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	681a      	ldr	r2, [r3, #0]
 80069f4:	4b1b      	ldr	r3, [pc, #108]	; (8006a64 <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 80069f6:	400b      	ands	r3, r1
 80069f8:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	2220      	movs	r2, #32
 80069fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	2200      	movs	r2, #0
 8006a06:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8006a12:	2301      	movs	r3, #1
 8006a14:	e022      	b.n	8006a5c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a16:	f7fc fcf9 	bl	800340c <HAL_GetTick>
 8006a1a:	4602      	mov	r2, r0
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	1ad3      	subs	r3, r2, r3
 8006a20:	68ba      	ldr	r2, [r7, #8]
 8006a22:	429a      	cmp	r2, r3
 8006a24:	d302      	bcc.n	8006a2c <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8006a26:	68bb      	ldr	r3, [r7, #8]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d10f      	bne.n	8006a4c <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a30:	f043 0220 	orr.w	r2, r3, #32
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	2220      	movs	r2, #32
 8006a3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	2200      	movs	r2, #0
 8006a44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006a48:	2301      	movs	r3, #1
 8006a4a:	e007      	b.n	8006a5c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	699b      	ldr	r3, [r3, #24]
 8006a52:	f003 0304 	and.w	r3, r3, #4
 8006a56:	2b04      	cmp	r3, #4
 8006a58:	d193      	bne.n	8006982 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006a5a:	2300      	movs	r3, #0
}
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	3710      	adds	r7, #16
 8006a60:	46bd      	mov	sp, r7
 8006a62:	bd80      	pop	{r7, pc}
 8006a64:	fe00e800 	.word	0xfe00e800

08006a68 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	b08a      	sub	sp, #40	; 0x28
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	60f8      	str	r0, [r7, #12]
 8006a70:	60b9      	str	r1, [r7, #8]
 8006a72:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006a74:	2300      	movs	r3, #0
 8006a76:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	699b      	ldr	r3, [r3, #24]
 8006a80:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006a82:	2300      	movs	r3, #0
 8006a84:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006a8a:	69bb      	ldr	r3, [r7, #24]
 8006a8c:	f003 0310 	and.w	r3, r3, #16
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d075      	beq.n	8006b80 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	2210      	movs	r2, #16
 8006a9a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006a9c:	e056      	b.n	8006b4c <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006a9e:	68bb      	ldr	r3, [r7, #8]
 8006aa0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006aa4:	d052      	beq.n	8006b4c <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006aa6:	f7fc fcb1 	bl	800340c <HAL_GetTick>
 8006aaa:	4602      	mov	r2, r0
 8006aac:	69fb      	ldr	r3, [r7, #28]
 8006aae:	1ad3      	subs	r3, r2, r3
 8006ab0:	68ba      	ldr	r2, [r7, #8]
 8006ab2:	429a      	cmp	r2, r3
 8006ab4:	d302      	bcc.n	8006abc <I2C_IsErrorOccurred+0x54>
 8006ab6:	68bb      	ldr	r3, [r7, #8]
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d147      	bne.n	8006b4c <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006ac6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006ace:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	699b      	ldr	r3, [r3, #24]
 8006ad6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006ada:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ade:	d12e      	bne.n	8006b3e <I2C_IsErrorOccurred+0xd6>
 8006ae0:	697b      	ldr	r3, [r7, #20]
 8006ae2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006ae6:	d02a      	beq.n	8006b3e <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8006ae8:	7cfb      	ldrb	r3, [r7, #19]
 8006aea:	2b20      	cmp	r3, #32
 8006aec:	d027      	beq.n	8006b3e <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	685a      	ldr	r2, [r3, #4]
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006afc:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8006afe:	f7fc fc85 	bl	800340c <HAL_GetTick>
 8006b02:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006b04:	e01b      	b.n	8006b3e <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8006b06:	f7fc fc81 	bl	800340c <HAL_GetTick>
 8006b0a:	4602      	mov	r2, r0
 8006b0c:	69fb      	ldr	r3, [r7, #28]
 8006b0e:	1ad3      	subs	r3, r2, r3
 8006b10:	2b19      	cmp	r3, #25
 8006b12:	d914      	bls.n	8006b3e <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b18:	f043 0220 	orr.w	r2, r3, #32
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	2220      	movs	r2, #32
 8006b24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	2200      	movs	r2, #0
 8006b34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8006b38:	2301      	movs	r3, #1
 8006b3a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	699b      	ldr	r3, [r3, #24]
 8006b44:	f003 0320 	and.w	r3, r3, #32
 8006b48:	2b20      	cmp	r3, #32
 8006b4a:	d1dc      	bne.n	8006b06 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	699b      	ldr	r3, [r3, #24]
 8006b52:	f003 0320 	and.w	r3, r3, #32
 8006b56:	2b20      	cmp	r3, #32
 8006b58:	d003      	beq.n	8006b62 <I2C_IsErrorOccurred+0xfa>
 8006b5a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d09d      	beq.n	8006a9e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006b62:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d103      	bne.n	8006b72 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	2220      	movs	r2, #32
 8006b70:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006b72:	6a3b      	ldr	r3, [r7, #32]
 8006b74:	f043 0304 	orr.w	r3, r3, #4
 8006b78:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006b7a:	2301      	movs	r3, #1
 8006b7c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	699b      	ldr	r3, [r3, #24]
 8006b86:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006b88:	69bb      	ldr	r3, [r7, #24]
 8006b8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d00b      	beq.n	8006baa <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006b92:	6a3b      	ldr	r3, [r7, #32]
 8006b94:	f043 0301 	orr.w	r3, r3, #1
 8006b98:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006ba2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006ba4:	2301      	movs	r3, #1
 8006ba6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006baa:	69bb      	ldr	r3, [r7, #24]
 8006bac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d00b      	beq.n	8006bcc <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006bb4:	6a3b      	ldr	r3, [r7, #32]
 8006bb6:	f043 0308 	orr.w	r3, r3, #8
 8006bba:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006bc4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006bc6:	2301      	movs	r3, #1
 8006bc8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006bcc:	69bb      	ldr	r3, [r7, #24]
 8006bce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d00b      	beq.n	8006bee <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006bd6:	6a3b      	ldr	r3, [r7, #32]
 8006bd8:	f043 0302 	orr.w	r3, r3, #2
 8006bdc:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006be6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006be8:	2301      	movs	r3, #1
 8006bea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8006bee:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d01c      	beq.n	8006c30 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006bf6:	68f8      	ldr	r0, [r7, #12]
 8006bf8:	f7ff fddc 	bl	80067b4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	6859      	ldr	r1, [r3, #4]
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	681a      	ldr	r2, [r3, #0]
 8006c06:	4b0d      	ldr	r3, [pc, #52]	; (8006c3c <I2C_IsErrorOccurred+0x1d4>)
 8006c08:	400b      	ands	r3, r1
 8006c0a:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006c10:	6a3b      	ldr	r3, [r7, #32]
 8006c12:	431a      	orrs	r2, r3
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	2220      	movs	r2, #32
 8006c1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	2200      	movs	r2, #0
 8006c24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8006c30:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8006c34:	4618      	mov	r0, r3
 8006c36:	3728      	adds	r7, #40	; 0x28
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	bd80      	pop	{r7, pc}
 8006c3c:	fe00e800 	.word	0xfe00e800

08006c40 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006c40:	b480      	push	{r7}
 8006c42:	b087      	sub	sp, #28
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	60f8      	str	r0, [r7, #12]
 8006c48:	607b      	str	r3, [r7, #4]
 8006c4a:	460b      	mov	r3, r1
 8006c4c:	817b      	strh	r3, [r7, #10]
 8006c4e:	4613      	mov	r3, r2
 8006c50:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006c52:	897b      	ldrh	r3, [r7, #10]
 8006c54:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006c58:	7a7b      	ldrb	r3, [r7, #9]
 8006c5a:	041b      	lsls	r3, r3, #16
 8006c5c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006c60:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006c66:	6a3b      	ldr	r3, [r7, #32]
 8006c68:	4313      	orrs	r3, r2
 8006c6a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006c6e:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	685a      	ldr	r2, [r3, #4]
 8006c76:	6a3b      	ldr	r3, [r7, #32]
 8006c78:	0d5b      	lsrs	r3, r3, #21
 8006c7a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8006c7e:	4b08      	ldr	r3, [pc, #32]	; (8006ca0 <I2C_TransferConfig+0x60>)
 8006c80:	430b      	orrs	r3, r1
 8006c82:	43db      	mvns	r3, r3
 8006c84:	ea02 0103 	and.w	r1, r2, r3
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	697a      	ldr	r2, [r7, #20]
 8006c8e:	430a      	orrs	r2, r1
 8006c90:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006c92:	bf00      	nop
 8006c94:	371c      	adds	r7, #28
 8006c96:	46bd      	mov	sp, r7
 8006c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9c:	4770      	bx	lr
 8006c9e:	bf00      	nop
 8006ca0:	03ff63ff 	.word	0x03ff63ff

08006ca4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006ca4:	b480      	push	{r7}
 8006ca6:	b083      	sub	sp, #12
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
 8006cac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006cb4:	b2db      	uxtb	r3, r3
 8006cb6:	2b20      	cmp	r3, #32
 8006cb8:	d138      	bne.n	8006d2c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006cc0:	2b01      	cmp	r3, #1
 8006cc2:	d101      	bne.n	8006cc8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006cc4:	2302      	movs	r3, #2
 8006cc6:	e032      	b.n	8006d2e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2201      	movs	r2, #1
 8006ccc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2224      	movs	r2, #36	; 0x24
 8006cd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	681a      	ldr	r2, [r3, #0]
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f022 0201 	bic.w	r2, r2, #1
 8006ce6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	681a      	ldr	r2, [r3, #0]
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006cf6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	6819      	ldr	r1, [r3, #0]
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	683a      	ldr	r2, [r7, #0]
 8006d04:	430a      	orrs	r2, r1
 8006d06:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	681a      	ldr	r2, [r3, #0]
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f042 0201 	orr.w	r2, r2, #1
 8006d16:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2220      	movs	r2, #32
 8006d1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2200      	movs	r2, #0
 8006d24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006d28:	2300      	movs	r3, #0
 8006d2a:	e000      	b.n	8006d2e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006d2c:	2302      	movs	r3, #2
  }
}
 8006d2e:	4618      	mov	r0, r3
 8006d30:	370c      	adds	r7, #12
 8006d32:	46bd      	mov	sp, r7
 8006d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d38:	4770      	bx	lr

08006d3a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006d3a:	b480      	push	{r7}
 8006d3c:	b085      	sub	sp, #20
 8006d3e:	af00      	add	r7, sp, #0
 8006d40:	6078      	str	r0, [r7, #4]
 8006d42:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d4a:	b2db      	uxtb	r3, r3
 8006d4c:	2b20      	cmp	r3, #32
 8006d4e:	d139      	bne.n	8006dc4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006d56:	2b01      	cmp	r3, #1
 8006d58:	d101      	bne.n	8006d5e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006d5a:	2302      	movs	r3, #2
 8006d5c:	e033      	b.n	8006dc6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2201      	movs	r2, #1
 8006d62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2224      	movs	r2, #36	; 0x24
 8006d6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	681a      	ldr	r2, [r3, #0]
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f022 0201 	bic.w	r2, r2, #1
 8006d7c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006d8c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	021b      	lsls	r3, r3, #8
 8006d92:	68fa      	ldr	r2, [r7, #12]
 8006d94:	4313      	orrs	r3, r2
 8006d96:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	68fa      	ldr	r2, [r7, #12]
 8006d9e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	681a      	ldr	r2, [r3, #0]
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f042 0201 	orr.w	r2, r2, #1
 8006dae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2220      	movs	r2, #32
 8006db4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2200      	movs	r2, #0
 8006dbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	e000      	b.n	8006dc6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006dc4:	2302      	movs	r3, #2
  }
}
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	3714      	adds	r7, #20
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd0:	4770      	bx	lr
	...

08006dd4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006dd4:	b480      	push	{r7}
 8006dd6:	b085      	sub	sp, #20
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d141      	bne.n	8006e66 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006de2:	4b4b      	ldr	r3, [pc, #300]	; (8006f10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006dea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006dee:	d131      	bne.n	8006e54 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006df0:	4b47      	ldr	r3, [pc, #284]	; (8006f10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006df2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006df6:	4a46      	ldr	r2, [pc, #280]	; (8006f10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006df8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006dfc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006e00:	4b43      	ldr	r3, [pc, #268]	; (8006f10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006e08:	4a41      	ldr	r2, [pc, #260]	; (8006f10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006e0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006e0e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006e10:	4b40      	ldr	r3, [pc, #256]	; (8006f14 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	2232      	movs	r2, #50	; 0x32
 8006e16:	fb02 f303 	mul.w	r3, r2, r3
 8006e1a:	4a3f      	ldr	r2, [pc, #252]	; (8006f18 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006e1c:	fba2 2303 	umull	r2, r3, r2, r3
 8006e20:	0c9b      	lsrs	r3, r3, #18
 8006e22:	3301      	adds	r3, #1
 8006e24:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006e26:	e002      	b.n	8006e2e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	3b01      	subs	r3, #1
 8006e2c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006e2e:	4b38      	ldr	r3, [pc, #224]	; (8006f10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006e30:	695b      	ldr	r3, [r3, #20]
 8006e32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e3a:	d102      	bne.n	8006e42 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d1f2      	bne.n	8006e28 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006e42:	4b33      	ldr	r3, [pc, #204]	; (8006f10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006e44:	695b      	ldr	r3, [r3, #20]
 8006e46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e4e:	d158      	bne.n	8006f02 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006e50:	2303      	movs	r3, #3
 8006e52:	e057      	b.n	8006f04 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006e54:	4b2e      	ldr	r3, [pc, #184]	; (8006f10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006e56:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006e5a:	4a2d      	ldr	r2, [pc, #180]	; (8006f10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006e5c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006e60:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8006e64:	e04d      	b.n	8006f02 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006e6c:	d141      	bne.n	8006ef2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006e6e:	4b28      	ldr	r3, [pc, #160]	; (8006f10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006e76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e7a:	d131      	bne.n	8006ee0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006e7c:	4b24      	ldr	r3, [pc, #144]	; (8006f10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006e7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006e82:	4a23      	ldr	r2, [pc, #140]	; (8006f10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006e84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006e88:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006e8c:	4b20      	ldr	r3, [pc, #128]	; (8006f10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006e94:	4a1e      	ldr	r2, [pc, #120]	; (8006f10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006e96:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006e9a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006e9c:	4b1d      	ldr	r3, [pc, #116]	; (8006f14 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	2232      	movs	r2, #50	; 0x32
 8006ea2:	fb02 f303 	mul.w	r3, r2, r3
 8006ea6:	4a1c      	ldr	r2, [pc, #112]	; (8006f18 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006ea8:	fba2 2303 	umull	r2, r3, r2, r3
 8006eac:	0c9b      	lsrs	r3, r3, #18
 8006eae:	3301      	adds	r3, #1
 8006eb0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006eb2:	e002      	b.n	8006eba <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	3b01      	subs	r3, #1
 8006eb8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006eba:	4b15      	ldr	r3, [pc, #84]	; (8006f10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ebc:	695b      	ldr	r3, [r3, #20]
 8006ebe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ec2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ec6:	d102      	bne.n	8006ece <HAL_PWREx_ControlVoltageScaling+0xfa>
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d1f2      	bne.n	8006eb4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006ece:	4b10      	ldr	r3, [pc, #64]	; (8006f10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ed0:	695b      	ldr	r3, [r3, #20]
 8006ed2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ed6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006eda:	d112      	bne.n	8006f02 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006edc:	2303      	movs	r3, #3
 8006ede:	e011      	b.n	8006f04 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006ee0:	4b0b      	ldr	r3, [pc, #44]	; (8006f10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ee2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006ee6:	4a0a      	ldr	r2, [pc, #40]	; (8006f10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ee8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006eec:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8006ef0:	e007      	b.n	8006f02 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006ef2:	4b07      	ldr	r3, [pc, #28]	; (8006f10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006efa:	4a05      	ldr	r2, [pc, #20]	; (8006f10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006efc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006f00:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8006f02:	2300      	movs	r3, #0
}
 8006f04:	4618      	mov	r0, r3
 8006f06:	3714      	adds	r7, #20
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0e:	4770      	bx	lr
 8006f10:	40007000 	.word	0x40007000
 8006f14:	20000000 	.word	0x20000000
 8006f18:	431bde83 	.word	0x431bde83

08006f1c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b088      	sub	sp, #32
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d101      	bne.n	8006f2e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	e306      	b.n	800753c <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	f003 0301 	and.w	r3, r3, #1
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d075      	beq.n	8007026 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006f3a:	4b97      	ldr	r3, [pc, #604]	; (8007198 <HAL_RCC_OscConfig+0x27c>)
 8006f3c:	689b      	ldr	r3, [r3, #8]
 8006f3e:	f003 030c 	and.w	r3, r3, #12
 8006f42:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006f44:	4b94      	ldr	r3, [pc, #592]	; (8007198 <HAL_RCC_OscConfig+0x27c>)
 8006f46:	68db      	ldr	r3, [r3, #12]
 8006f48:	f003 0303 	and.w	r3, r3, #3
 8006f4c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8006f4e:	69bb      	ldr	r3, [r7, #24]
 8006f50:	2b0c      	cmp	r3, #12
 8006f52:	d102      	bne.n	8006f5a <HAL_RCC_OscConfig+0x3e>
 8006f54:	697b      	ldr	r3, [r7, #20]
 8006f56:	2b03      	cmp	r3, #3
 8006f58:	d002      	beq.n	8006f60 <HAL_RCC_OscConfig+0x44>
 8006f5a:	69bb      	ldr	r3, [r7, #24]
 8006f5c:	2b08      	cmp	r3, #8
 8006f5e:	d10b      	bne.n	8006f78 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006f60:	4b8d      	ldr	r3, [pc, #564]	; (8007198 <HAL_RCC_OscConfig+0x27c>)
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d05b      	beq.n	8007024 <HAL_RCC_OscConfig+0x108>
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	685b      	ldr	r3, [r3, #4]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d157      	bne.n	8007024 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006f74:	2301      	movs	r3, #1
 8006f76:	e2e1      	b.n	800753c <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	685b      	ldr	r3, [r3, #4]
 8006f7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f80:	d106      	bne.n	8006f90 <HAL_RCC_OscConfig+0x74>
 8006f82:	4b85      	ldr	r3, [pc, #532]	; (8007198 <HAL_RCC_OscConfig+0x27c>)
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	4a84      	ldr	r2, [pc, #528]	; (8007198 <HAL_RCC_OscConfig+0x27c>)
 8006f88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006f8c:	6013      	str	r3, [r2, #0]
 8006f8e:	e01d      	b.n	8006fcc <HAL_RCC_OscConfig+0xb0>
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	685b      	ldr	r3, [r3, #4]
 8006f94:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006f98:	d10c      	bne.n	8006fb4 <HAL_RCC_OscConfig+0x98>
 8006f9a:	4b7f      	ldr	r3, [pc, #508]	; (8007198 <HAL_RCC_OscConfig+0x27c>)
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	4a7e      	ldr	r2, [pc, #504]	; (8007198 <HAL_RCC_OscConfig+0x27c>)
 8006fa0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006fa4:	6013      	str	r3, [r2, #0]
 8006fa6:	4b7c      	ldr	r3, [pc, #496]	; (8007198 <HAL_RCC_OscConfig+0x27c>)
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	4a7b      	ldr	r2, [pc, #492]	; (8007198 <HAL_RCC_OscConfig+0x27c>)
 8006fac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006fb0:	6013      	str	r3, [r2, #0]
 8006fb2:	e00b      	b.n	8006fcc <HAL_RCC_OscConfig+0xb0>
 8006fb4:	4b78      	ldr	r3, [pc, #480]	; (8007198 <HAL_RCC_OscConfig+0x27c>)
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	4a77      	ldr	r2, [pc, #476]	; (8007198 <HAL_RCC_OscConfig+0x27c>)
 8006fba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006fbe:	6013      	str	r3, [r2, #0]
 8006fc0:	4b75      	ldr	r3, [pc, #468]	; (8007198 <HAL_RCC_OscConfig+0x27c>)
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	4a74      	ldr	r2, [pc, #464]	; (8007198 <HAL_RCC_OscConfig+0x27c>)
 8006fc6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006fca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	685b      	ldr	r3, [r3, #4]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d013      	beq.n	8006ffc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fd4:	f7fc fa1a 	bl	800340c <HAL_GetTick>
 8006fd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006fda:	e008      	b.n	8006fee <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006fdc:	f7fc fa16 	bl	800340c <HAL_GetTick>
 8006fe0:	4602      	mov	r2, r0
 8006fe2:	693b      	ldr	r3, [r7, #16]
 8006fe4:	1ad3      	subs	r3, r2, r3
 8006fe6:	2b64      	cmp	r3, #100	; 0x64
 8006fe8:	d901      	bls.n	8006fee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006fea:	2303      	movs	r3, #3
 8006fec:	e2a6      	b.n	800753c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006fee:	4b6a      	ldr	r3, [pc, #424]	; (8007198 <HAL_RCC_OscConfig+0x27c>)
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d0f0      	beq.n	8006fdc <HAL_RCC_OscConfig+0xc0>
 8006ffa:	e014      	b.n	8007026 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ffc:	f7fc fa06 	bl	800340c <HAL_GetTick>
 8007000:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007002:	e008      	b.n	8007016 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007004:	f7fc fa02 	bl	800340c <HAL_GetTick>
 8007008:	4602      	mov	r2, r0
 800700a:	693b      	ldr	r3, [r7, #16]
 800700c:	1ad3      	subs	r3, r2, r3
 800700e:	2b64      	cmp	r3, #100	; 0x64
 8007010:	d901      	bls.n	8007016 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007012:	2303      	movs	r3, #3
 8007014:	e292      	b.n	800753c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007016:	4b60      	ldr	r3, [pc, #384]	; (8007198 <HAL_RCC_OscConfig+0x27c>)
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800701e:	2b00      	cmp	r3, #0
 8007020:	d1f0      	bne.n	8007004 <HAL_RCC_OscConfig+0xe8>
 8007022:	e000      	b.n	8007026 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007024:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f003 0302 	and.w	r3, r3, #2
 800702e:	2b00      	cmp	r3, #0
 8007030:	d075      	beq.n	800711e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007032:	4b59      	ldr	r3, [pc, #356]	; (8007198 <HAL_RCC_OscConfig+0x27c>)
 8007034:	689b      	ldr	r3, [r3, #8]
 8007036:	f003 030c 	and.w	r3, r3, #12
 800703a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800703c:	4b56      	ldr	r3, [pc, #344]	; (8007198 <HAL_RCC_OscConfig+0x27c>)
 800703e:	68db      	ldr	r3, [r3, #12]
 8007040:	f003 0303 	and.w	r3, r3, #3
 8007044:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8007046:	69bb      	ldr	r3, [r7, #24]
 8007048:	2b0c      	cmp	r3, #12
 800704a:	d102      	bne.n	8007052 <HAL_RCC_OscConfig+0x136>
 800704c:	697b      	ldr	r3, [r7, #20]
 800704e:	2b02      	cmp	r3, #2
 8007050:	d002      	beq.n	8007058 <HAL_RCC_OscConfig+0x13c>
 8007052:	69bb      	ldr	r3, [r7, #24]
 8007054:	2b04      	cmp	r3, #4
 8007056:	d11f      	bne.n	8007098 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007058:	4b4f      	ldr	r3, [pc, #316]	; (8007198 <HAL_RCC_OscConfig+0x27c>)
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007060:	2b00      	cmp	r3, #0
 8007062:	d005      	beq.n	8007070 <HAL_RCC_OscConfig+0x154>
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	68db      	ldr	r3, [r3, #12]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d101      	bne.n	8007070 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800706c:	2301      	movs	r3, #1
 800706e:	e265      	b.n	800753c <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007070:	4b49      	ldr	r3, [pc, #292]	; (8007198 <HAL_RCC_OscConfig+0x27c>)
 8007072:	685b      	ldr	r3, [r3, #4]
 8007074:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	691b      	ldr	r3, [r3, #16]
 800707c:	061b      	lsls	r3, r3, #24
 800707e:	4946      	ldr	r1, [pc, #280]	; (8007198 <HAL_RCC_OscConfig+0x27c>)
 8007080:	4313      	orrs	r3, r2
 8007082:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007084:	4b45      	ldr	r3, [pc, #276]	; (800719c <HAL_RCC_OscConfig+0x280>)
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	4618      	mov	r0, r3
 800708a:	f7fc f973 	bl	8003374 <HAL_InitTick>
 800708e:	4603      	mov	r3, r0
 8007090:	2b00      	cmp	r3, #0
 8007092:	d043      	beq.n	800711c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8007094:	2301      	movs	r3, #1
 8007096:	e251      	b.n	800753c <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	68db      	ldr	r3, [r3, #12]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d023      	beq.n	80070e8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80070a0:	4b3d      	ldr	r3, [pc, #244]	; (8007198 <HAL_RCC_OscConfig+0x27c>)
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	4a3c      	ldr	r2, [pc, #240]	; (8007198 <HAL_RCC_OscConfig+0x27c>)
 80070a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80070aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070ac:	f7fc f9ae 	bl	800340c <HAL_GetTick>
 80070b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80070b2:	e008      	b.n	80070c6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80070b4:	f7fc f9aa 	bl	800340c <HAL_GetTick>
 80070b8:	4602      	mov	r2, r0
 80070ba:	693b      	ldr	r3, [r7, #16]
 80070bc:	1ad3      	subs	r3, r2, r3
 80070be:	2b02      	cmp	r3, #2
 80070c0:	d901      	bls.n	80070c6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80070c2:	2303      	movs	r3, #3
 80070c4:	e23a      	b.n	800753c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80070c6:	4b34      	ldr	r3, [pc, #208]	; (8007198 <HAL_RCC_OscConfig+0x27c>)
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d0f0      	beq.n	80070b4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80070d2:	4b31      	ldr	r3, [pc, #196]	; (8007198 <HAL_RCC_OscConfig+0x27c>)
 80070d4:	685b      	ldr	r3, [r3, #4]
 80070d6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	691b      	ldr	r3, [r3, #16]
 80070de:	061b      	lsls	r3, r3, #24
 80070e0:	492d      	ldr	r1, [pc, #180]	; (8007198 <HAL_RCC_OscConfig+0x27c>)
 80070e2:	4313      	orrs	r3, r2
 80070e4:	604b      	str	r3, [r1, #4]
 80070e6:	e01a      	b.n	800711e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80070e8:	4b2b      	ldr	r3, [pc, #172]	; (8007198 <HAL_RCC_OscConfig+0x27c>)
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	4a2a      	ldr	r2, [pc, #168]	; (8007198 <HAL_RCC_OscConfig+0x27c>)
 80070ee:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80070f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070f4:	f7fc f98a 	bl	800340c <HAL_GetTick>
 80070f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80070fa:	e008      	b.n	800710e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80070fc:	f7fc f986 	bl	800340c <HAL_GetTick>
 8007100:	4602      	mov	r2, r0
 8007102:	693b      	ldr	r3, [r7, #16]
 8007104:	1ad3      	subs	r3, r2, r3
 8007106:	2b02      	cmp	r3, #2
 8007108:	d901      	bls.n	800710e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800710a:	2303      	movs	r3, #3
 800710c:	e216      	b.n	800753c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800710e:	4b22      	ldr	r3, [pc, #136]	; (8007198 <HAL_RCC_OscConfig+0x27c>)
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007116:	2b00      	cmp	r3, #0
 8007118:	d1f0      	bne.n	80070fc <HAL_RCC_OscConfig+0x1e0>
 800711a:	e000      	b.n	800711e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800711c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f003 0308 	and.w	r3, r3, #8
 8007126:	2b00      	cmp	r3, #0
 8007128:	d041      	beq.n	80071ae <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	695b      	ldr	r3, [r3, #20]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d01c      	beq.n	800716c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007132:	4b19      	ldr	r3, [pc, #100]	; (8007198 <HAL_RCC_OscConfig+0x27c>)
 8007134:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007138:	4a17      	ldr	r2, [pc, #92]	; (8007198 <HAL_RCC_OscConfig+0x27c>)
 800713a:	f043 0301 	orr.w	r3, r3, #1
 800713e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007142:	f7fc f963 	bl	800340c <HAL_GetTick>
 8007146:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007148:	e008      	b.n	800715c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800714a:	f7fc f95f 	bl	800340c <HAL_GetTick>
 800714e:	4602      	mov	r2, r0
 8007150:	693b      	ldr	r3, [r7, #16]
 8007152:	1ad3      	subs	r3, r2, r3
 8007154:	2b02      	cmp	r3, #2
 8007156:	d901      	bls.n	800715c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007158:	2303      	movs	r3, #3
 800715a:	e1ef      	b.n	800753c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800715c:	4b0e      	ldr	r3, [pc, #56]	; (8007198 <HAL_RCC_OscConfig+0x27c>)
 800715e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007162:	f003 0302 	and.w	r3, r3, #2
 8007166:	2b00      	cmp	r3, #0
 8007168:	d0ef      	beq.n	800714a <HAL_RCC_OscConfig+0x22e>
 800716a:	e020      	b.n	80071ae <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800716c:	4b0a      	ldr	r3, [pc, #40]	; (8007198 <HAL_RCC_OscConfig+0x27c>)
 800716e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007172:	4a09      	ldr	r2, [pc, #36]	; (8007198 <HAL_RCC_OscConfig+0x27c>)
 8007174:	f023 0301 	bic.w	r3, r3, #1
 8007178:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800717c:	f7fc f946 	bl	800340c <HAL_GetTick>
 8007180:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007182:	e00d      	b.n	80071a0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007184:	f7fc f942 	bl	800340c <HAL_GetTick>
 8007188:	4602      	mov	r2, r0
 800718a:	693b      	ldr	r3, [r7, #16]
 800718c:	1ad3      	subs	r3, r2, r3
 800718e:	2b02      	cmp	r3, #2
 8007190:	d906      	bls.n	80071a0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007192:	2303      	movs	r3, #3
 8007194:	e1d2      	b.n	800753c <HAL_RCC_OscConfig+0x620>
 8007196:	bf00      	nop
 8007198:	40021000 	.word	0x40021000
 800719c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80071a0:	4b8c      	ldr	r3, [pc, #560]	; (80073d4 <HAL_RCC_OscConfig+0x4b8>)
 80071a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80071a6:	f003 0302 	and.w	r3, r3, #2
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d1ea      	bne.n	8007184 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	f003 0304 	and.w	r3, r3, #4
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	f000 80a6 	beq.w	8007308 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80071bc:	2300      	movs	r3, #0
 80071be:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80071c0:	4b84      	ldr	r3, [pc, #528]	; (80073d4 <HAL_RCC_OscConfig+0x4b8>)
 80071c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80071c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d101      	bne.n	80071d0 <HAL_RCC_OscConfig+0x2b4>
 80071cc:	2301      	movs	r3, #1
 80071ce:	e000      	b.n	80071d2 <HAL_RCC_OscConfig+0x2b6>
 80071d0:	2300      	movs	r3, #0
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d00d      	beq.n	80071f2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80071d6:	4b7f      	ldr	r3, [pc, #508]	; (80073d4 <HAL_RCC_OscConfig+0x4b8>)
 80071d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80071da:	4a7e      	ldr	r2, [pc, #504]	; (80073d4 <HAL_RCC_OscConfig+0x4b8>)
 80071dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80071e0:	6593      	str	r3, [r2, #88]	; 0x58
 80071e2:	4b7c      	ldr	r3, [pc, #496]	; (80073d4 <HAL_RCC_OscConfig+0x4b8>)
 80071e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80071e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80071ea:	60fb      	str	r3, [r7, #12]
 80071ec:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80071ee:	2301      	movs	r3, #1
 80071f0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80071f2:	4b79      	ldr	r3, [pc, #484]	; (80073d8 <HAL_RCC_OscConfig+0x4bc>)
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d118      	bne.n	8007230 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80071fe:	4b76      	ldr	r3, [pc, #472]	; (80073d8 <HAL_RCC_OscConfig+0x4bc>)
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	4a75      	ldr	r2, [pc, #468]	; (80073d8 <HAL_RCC_OscConfig+0x4bc>)
 8007204:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007208:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800720a:	f7fc f8ff 	bl	800340c <HAL_GetTick>
 800720e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007210:	e008      	b.n	8007224 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007212:	f7fc f8fb 	bl	800340c <HAL_GetTick>
 8007216:	4602      	mov	r2, r0
 8007218:	693b      	ldr	r3, [r7, #16]
 800721a:	1ad3      	subs	r3, r2, r3
 800721c:	2b02      	cmp	r3, #2
 800721e:	d901      	bls.n	8007224 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8007220:	2303      	movs	r3, #3
 8007222:	e18b      	b.n	800753c <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007224:	4b6c      	ldr	r3, [pc, #432]	; (80073d8 <HAL_RCC_OscConfig+0x4bc>)
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800722c:	2b00      	cmp	r3, #0
 800722e:	d0f0      	beq.n	8007212 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	689b      	ldr	r3, [r3, #8]
 8007234:	2b01      	cmp	r3, #1
 8007236:	d108      	bne.n	800724a <HAL_RCC_OscConfig+0x32e>
 8007238:	4b66      	ldr	r3, [pc, #408]	; (80073d4 <HAL_RCC_OscConfig+0x4b8>)
 800723a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800723e:	4a65      	ldr	r2, [pc, #404]	; (80073d4 <HAL_RCC_OscConfig+0x4b8>)
 8007240:	f043 0301 	orr.w	r3, r3, #1
 8007244:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007248:	e024      	b.n	8007294 <HAL_RCC_OscConfig+0x378>
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	689b      	ldr	r3, [r3, #8]
 800724e:	2b05      	cmp	r3, #5
 8007250:	d110      	bne.n	8007274 <HAL_RCC_OscConfig+0x358>
 8007252:	4b60      	ldr	r3, [pc, #384]	; (80073d4 <HAL_RCC_OscConfig+0x4b8>)
 8007254:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007258:	4a5e      	ldr	r2, [pc, #376]	; (80073d4 <HAL_RCC_OscConfig+0x4b8>)
 800725a:	f043 0304 	orr.w	r3, r3, #4
 800725e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007262:	4b5c      	ldr	r3, [pc, #368]	; (80073d4 <HAL_RCC_OscConfig+0x4b8>)
 8007264:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007268:	4a5a      	ldr	r2, [pc, #360]	; (80073d4 <HAL_RCC_OscConfig+0x4b8>)
 800726a:	f043 0301 	orr.w	r3, r3, #1
 800726e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007272:	e00f      	b.n	8007294 <HAL_RCC_OscConfig+0x378>
 8007274:	4b57      	ldr	r3, [pc, #348]	; (80073d4 <HAL_RCC_OscConfig+0x4b8>)
 8007276:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800727a:	4a56      	ldr	r2, [pc, #344]	; (80073d4 <HAL_RCC_OscConfig+0x4b8>)
 800727c:	f023 0301 	bic.w	r3, r3, #1
 8007280:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007284:	4b53      	ldr	r3, [pc, #332]	; (80073d4 <HAL_RCC_OscConfig+0x4b8>)
 8007286:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800728a:	4a52      	ldr	r2, [pc, #328]	; (80073d4 <HAL_RCC_OscConfig+0x4b8>)
 800728c:	f023 0304 	bic.w	r3, r3, #4
 8007290:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	689b      	ldr	r3, [r3, #8]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d016      	beq.n	80072ca <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800729c:	f7fc f8b6 	bl	800340c <HAL_GetTick>
 80072a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80072a2:	e00a      	b.n	80072ba <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80072a4:	f7fc f8b2 	bl	800340c <HAL_GetTick>
 80072a8:	4602      	mov	r2, r0
 80072aa:	693b      	ldr	r3, [r7, #16]
 80072ac:	1ad3      	subs	r3, r2, r3
 80072ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80072b2:	4293      	cmp	r3, r2
 80072b4:	d901      	bls.n	80072ba <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80072b6:	2303      	movs	r3, #3
 80072b8:	e140      	b.n	800753c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80072ba:	4b46      	ldr	r3, [pc, #280]	; (80073d4 <HAL_RCC_OscConfig+0x4b8>)
 80072bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80072c0:	f003 0302 	and.w	r3, r3, #2
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d0ed      	beq.n	80072a4 <HAL_RCC_OscConfig+0x388>
 80072c8:	e015      	b.n	80072f6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80072ca:	f7fc f89f 	bl	800340c <HAL_GetTick>
 80072ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80072d0:	e00a      	b.n	80072e8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80072d2:	f7fc f89b 	bl	800340c <HAL_GetTick>
 80072d6:	4602      	mov	r2, r0
 80072d8:	693b      	ldr	r3, [r7, #16]
 80072da:	1ad3      	subs	r3, r2, r3
 80072dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80072e0:	4293      	cmp	r3, r2
 80072e2:	d901      	bls.n	80072e8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80072e4:	2303      	movs	r3, #3
 80072e6:	e129      	b.n	800753c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80072e8:	4b3a      	ldr	r3, [pc, #232]	; (80073d4 <HAL_RCC_OscConfig+0x4b8>)
 80072ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80072ee:	f003 0302 	and.w	r3, r3, #2
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d1ed      	bne.n	80072d2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80072f6:	7ffb      	ldrb	r3, [r7, #31]
 80072f8:	2b01      	cmp	r3, #1
 80072fa:	d105      	bne.n	8007308 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80072fc:	4b35      	ldr	r3, [pc, #212]	; (80073d4 <HAL_RCC_OscConfig+0x4b8>)
 80072fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007300:	4a34      	ldr	r2, [pc, #208]	; (80073d4 <HAL_RCC_OscConfig+0x4b8>)
 8007302:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007306:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f003 0320 	and.w	r3, r3, #32
 8007310:	2b00      	cmp	r3, #0
 8007312:	d03c      	beq.n	800738e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	699b      	ldr	r3, [r3, #24]
 8007318:	2b00      	cmp	r3, #0
 800731a:	d01c      	beq.n	8007356 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800731c:	4b2d      	ldr	r3, [pc, #180]	; (80073d4 <HAL_RCC_OscConfig+0x4b8>)
 800731e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007322:	4a2c      	ldr	r2, [pc, #176]	; (80073d4 <HAL_RCC_OscConfig+0x4b8>)
 8007324:	f043 0301 	orr.w	r3, r3, #1
 8007328:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800732c:	f7fc f86e 	bl	800340c <HAL_GetTick>
 8007330:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007332:	e008      	b.n	8007346 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007334:	f7fc f86a 	bl	800340c <HAL_GetTick>
 8007338:	4602      	mov	r2, r0
 800733a:	693b      	ldr	r3, [r7, #16]
 800733c:	1ad3      	subs	r3, r2, r3
 800733e:	2b02      	cmp	r3, #2
 8007340:	d901      	bls.n	8007346 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8007342:	2303      	movs	r3, #3
 8007344:	e0fa      	b.n	800753c <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007346:	4b23      	ldr	r3, [pc, #140]	; (80073d4 <HAL_RCC_OscConfig+0x4b8>)
 8007348:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800734c:	f003 0302 	and.w	r3, r3, #2
 8007350:	2b00      	cmp	r3, #0
 8007352:	d0ef      	beq.n	8007334 <HAL_RCC_OscConfig+0x418>
 8007354:	e01b      	b.n	800738e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007356:	4b1f      	ldr	r3, [pc, #124]	; (80073d4 <HAL_RCC_OscConfig+0x4b8>)
 8007358:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800735c:	4a1d      	ldr	r2, [pc, #116]	; (80073d4 <HAL_RCC_OscConfig+0x4b8>)
 800735e:	f023 0301 	bic.w	r3, r3, #1
 8007362:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007366:	f7fc f851 	bl	800340c <HAL_GetTick>
 800736a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800736c:	e008      	b.n	8007380 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800736e:	f7fc f84d 	bl	800340c <HAL_GetTick>
 8007372:	4602      	mov	r2, r0
 8007374:	693b      	ldr	r3, [r7, #16]
 8007376:	1ad3      	subs	r3, r2, r3
 8007378:	2b02      	cmp	r3, #2
 800737a:	d901      	bls.n	8007380 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800737c:	2303      	movs	r3, #3
 800737e:	e0dd      	b.n	800753c <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007380:	4b14      	ldr	r3, [pc, #80]	; (80073d4 <HAL_RCC_OscConfig+0x4b8>)
 8007382:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007386:	f003 0302 	and.w	r3, r3, #2
 800738a:	2b00      	cmp	r3, #0
 800738c:	d1ef      	bne.n	800736e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	69db      	ldr	r3, [r3, #28]
 8007392:	2b00      	cmp	r3, #0
 8007394:	f000 80d1 	beq.w	800753a <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007398:	4b0e      	ldr	r3, [pc, #56]	; (80073d4 <HAL_RCC_OscConfig+0x4b8>)
 800739a:	689b      	ldr	r3, [r3, #8]
 800739c:	f003 030c 	and.w	r3, r3, #12
 80073a0:	2b0c      	cmp	r3, #12
 80073a2:	f000 808b 	beq.w	80074bc <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	69db      	ldr	r3, [r3, #28]
 80073aa:	2b02      	cmp	r3, #2
 80073ac:	d15e      	bne.n	800746c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80073ae:	4b09      	ldr	r3, [pc, #36]	; (80073d4 <HAL_RCC_OscConfig+0x4b8>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	4a08      	ldr	r2, [pc, #32]	; (80073d4 <HAL_RCC_OscConfig+0x4b8>)
 80073b4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80073b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073ba:	f7fc f827 	bl	800340c <HAL_GetTick>
 80073be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80073c0:	e00c      	b.n	80073dc <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80073c2:	f7fc f823 	bl	800340c <HAL_GetTick>
 80073c6:	4602      	mov	r2, r0
 80073c8:	693b      	ldr	r3, [r7, #16]
 80073ca:	1ad3      	subs	r3, r2, r3
 80073cc:	2b02      	cmp	r3, #2
 80073ce:	d905      	bls.n	80073dc <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80073d0:	2303      	movs	r3, #3
 80073d2:	e0b3      	b.n	800753c <HAL_RCC_OscConfig+0x620>
 80073d4:	40021000 	.word	0x40021000
 80073d8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80073dc:	4b59      	ldr	r3, [pc, #356]	; (8007544 <HAL_RCC_OscConfig+0x628>)
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d1ec      	bne.n	80073c2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80073e8:	4b56      	ldr	r3, [pc, #344]	; (8007544 <HAL_RCC_OscConfig+0x628>)
 80073ea:	68da      	ldr	r2, [r3, #12]
 80073ec:	4b56      	ldr	r3, [pc, #344]	; (8007548 <HAL_RCC_OscConfig+0x62c>)
 80073ee:	4013      	ands	r3, r2
 80073f0:	687a      	ldr	r2, [r7, #4]
 80073f2:	6a11      	ldr	r1, [r2, #32]
 80073f4:	687a      	ldr	r2, [r7, #4]
 80073f6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80073f8:	3a01      	subs	r2, #1
 80073fa:	0112      	lsls	r2, r2, #4
 80073fc:	4311      	orrs	r1, r2
 80073fe:	687a      	ldr	r2, [r7, #4]
 8007400:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8007402:	0212      	lsls	r2, r2, #8
 8007404:	4311      	orrs	r1, r2
 8007406:	687a      	ldr	r2, [r7, #4]
 8007408:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800740a:	0852      	lsrs	r2, r2, #1
 800740c:	3a01      	subs	r2, #1
 800740e:	0552      	lsls	r2, r2, #21
 8007410:	4311      	orrs	r1, r2
 8007412:	687a      	ldr	r2, [r7, #4]
 8007414:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007416:	0852      	lsrs	r2, r2, #1
 8007418:	3a01      	subs	r2, #1
 800741a:	0652      	lsls	r2, r2, #25
 800741c:	4311      	orrs	r1, r2
 800741e:	687a      	ldr	r2, [r7, #4]
 8007420:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8007422:	06d2      	lsls	r2, r2, #27
 8007424:	430a      	orrs	r2, r1
 8007426:	4947      	ldr	r1, [pc, #284]	; (8007544 <HAL_RCC_OscConfig+0x628>)
 8007428:	4313      	orrs	r3, r2
 800742a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800742c:	4b45      	ldr	r3, [pc, #276]	; (8007544 <HAL_RCC_OscConfig+0x628>)
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	4a44      	ldr	r2, [pc, #272]	; (8007544 <HAL_RCC_OscConfig+0x628>)
 8007432:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007436:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007438:	4b42      	ldr	r3, [pc, #264]	; (8007544 <HAL_RCC_OscConfig+0x628>)
 800743a:	68db      	ldr	r3, [r3, #12]
 800743c:	4a41      	ldr	r2, [pc, #260]	; (8007544 <HAL_RCC_OscConfig+0x628>)
 800743e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007442:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007444:	f7fb ffe2 	bl	800340c <HAL_GetTick>
 8007448:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800744a:	e008      	b.n	800745e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800744c:	f7fb ffde 	bl	800340c <HAL_GetTick>
 8007450:	4602      	mov	r2, r0
 8007452:	693b      	ldr	r3, [r7, #16]
 8007454:	1ad3      	subs	r3, r2, r3
 8007456:	2b02      	cmp	r3, #2
 8007458:	d901      	bls.n	800745e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800745a:	2303      	movs	r3, #3
 800745c:	e06e      	b.n	800753c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800745e:	4b39      	ldr	r3, [pc, #228]	; (8007544 <HAL_RCC_OscConfig+0x628>)
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007466:	2b00      	cmp	r3, #0
 8007468:	d0f0      	beq.n	800744c <HAL_RCC_OscConfig+0x530>
 800746a:	e066      	b.n	800753a <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800746c:	4b35      	ldr	r3, [pc, #212]	; (8007544 <HAL_RCC_OscConfig+0x628>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	4a34      	ldr	r2, [pc, #208]	; (8007544 <HAL_RCC_OscConfig+0x628>)
 8007472:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007476:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8007478:	4b32      	ldr	r3, [pc, #200]	; (8007544 <HAL_RCC_OscConfig+0x628>)
 800747a:	68db      	ldr	r3, [r3, #12]
 800747c:	4a31      	ldr	r2, [pc, #196]	; (8007544 <HAL_RCC_OscConfig+0x628>)
 800747e:	f023 0303 	bic.w	r3, r3, #3
 8007482:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8007484:	4b2f      	ldr	r3, [pc, #188]	; (8007544 <HAL_RCC_OscConfig+0x628>)
 8007486:	68db      	ldr	r3, [r3, #12]
 8007488:	4a2e      	ldr	r2, [pc, #184]	; (8007544 <HAL_RCC_OscConfig+0x628>)
 800748a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800748e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007492:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007494:	f7fb ffba 	bl	800340c <HAL_GetTick>
 8007498:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800749a:	e008      	b.n	80074ae <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800749c:	f7fb ffb6 	bl	800340c <HAL_GetTick>
 80074a0:	4602      	mov	r2, r0
 80074a2:	693b      	ldr	r3, [r7, #16]
 80074a4:	1ad3      	subs	r3, r2, r3
 80074a6:	2b02      	cmp	r3, #2
 80074a8:	d901      	bls.n	80074ae <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 80074aa:	2303      	movs	r3, #3
 80074ac:	e046      	b.n	800753c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80074ae:	4b25      	ldr	r3, [pc, #148]	; (8007544 <HAL_RCC_OscConfig+0x628>)
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d1f0      	bne.n	800749c <HAL_RCC_OscConfig+0x580>
 80074ba:	e03e      	b.n	800753a <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	69db      	ldr	r3, [r3, #28]
 80074c0:	2b01      	cmp	r3, #1
 80074c2:	d101      	bne.n	80074c8 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 80074c4:	2301      	movs	r3, #1
 80074c6:	e039      	b.n	800753c <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80074c8:	4b1e      	ldr	r3, [pc, #120]	; (8007544 <HAL_RCC_OscConfig+0x628>)
 80074ca:	68db      	ldr	r3, [r3, #12]
 80074cc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80074ce:	697b      	ldr	r3, [r7, #20]
 80074d0:	f003 0203 	and.w	r2, r3, #3
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	6a1b      	ldr	r3, [r3, #32]
 80074d8:	429a      	cmp	r2, r3
 80074da:	d12c      	bne.n	8007536 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80074dc:	697b      	ldr	r3, [r7, #20]
 80074de:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074e6:	3b01      	subs	r3, #1
 80074e8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80074ea:	429a      	cmp	r2, r3
 80074ec:	d123      	bne.n	8007536 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80074ee:	697b      	ldr	r3, [r7, #20]
 80074f0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074f8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80074fa:	429a      	cmp	r2, r3
 80074fc:	d11b      	bne.n	8007536 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80074fe:	697b      	ldr	r3, [r7, #20]
 8007500:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007508:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800750a:	429a      	cmp	r2, r3
 800750c:	d113      	bne.n	8007536 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800750e:	697b      	ldr	r3, [r7, #20]
 8007510:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007518:	085b      	lsrs	r3, r3, #1
 800751a:	3b01      	subs	r3, #1
 800751c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800751e:	429a      	cmp	r2, r3
 8007520:	d109      	bne.n	8007536 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007522:	697b      	ldr	r3, [r7, #20]
 8007524:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800752c:	085b      	lsrs	r3, r3, #1
 800752e:	3b01      	subs	r3, #1
 8007530:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007532:	429a      	cmp	r2, r3
 8007534:	d001      	beq.n	800753a <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8007536:	2301      	movs	r3, #1
 8007538:	e000      	b.n	800753c <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 800753a:	2300      	movs	r3, #0
}
 800753c:	4618      	mov	r0, r3
 800753e:	3720      	adds	r7, #32
 8007540:	46bd      	mov	sp, r7
 8007542:	bd80      	pop	{r7, pc}
 8007544:	40021000 	.word	0x40021000
 8007548:	019f800c 	.word	0x019f800c

0800754c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800754c:	b580      	push	{r7, lr}
 800754e:	b086      	sub	sp, #24
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
 8007554:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007556:	2300      	movs	r3, #0
 8007558:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2b00      	cmp	r3, #0
 800755e:	d101      	bne.n	8007564 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007560:	2301      	movs	r3, #1
 8007562:	e11e      	b.n	80077a2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007564:	4b91      	ldr	r3, [pc, #580]	; (80077ac <HAL_RCC_ClockConfig+0x260>)
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	f003 030f 	and.w	r3, r3, #15
 800756c:	683a      	ldr	r2, [r7, #0]
 800756e:	429a      	cmp	r2, r3
 8007570:	d910      	bls.n	8007594 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007572:	4b8e      	ldr	r3, [pc, #568]	; (80077ac <HAL_RCC_ClockConfig+0x260>)
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	f023 020f 	bic.w	r2, r3, #15
 800757a:	498c      	ldr	r1, [pc, #560]	; (80077ac <HAL_RCC_ClockConfig+0x260>)
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	4313      	orrs	r3, r2
 8007580:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007582:	4b8a      	ldr	r3, [pc, #552]	; (80077ac <HAL_RCC_ClockConfig+0x260>)
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f003 030f 	and.w	r3, r3, #15
 800758a:	683a      	ldr	r2, [r7, #0]
 800758c:	429a      	cmp	r2, r3
 800758e:	d001      	beq.n	8007594 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007590:	2301      	movs	r3, #1
 8007592:	e106      	b.n	80077a2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f003 0301 	and.w	r3, r3, #1
 800759c:	2b00      	cmp	r3, #0
 800759e:	d073      	beq.n	8007688 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	685b      	ldr	r3, [r3, #4]
 80075a4:	2b03      	cmp	r3, #3
 80075a6:	d129      	bne.n	80075fc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80075a8:	4b81      	ldr	r3, [pc, #516]	; (80077b0 <HAL_RCC_ClockConfig+0x264>)
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d101      	bne.n	80075b8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80075b4:	2301      	movs	r3, #1
 80075b6:	e0f4      	b.n	80077a2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80075b8:	f000 f99e 	bl	80078f8 <RCC_GetSysClockFreqFromPLLSource>
 80075bc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80075be:	693b      	ldr	r3, [r7, #16]
 80075c0:	4a7c      	ldr	r2, [pc, #496]	; (80077b4 <HAL_RCC_ClockConfig+0x268>)
 80075c2:	4293      	cmp	r3, r2
 80075c4:	d93f      	bls.n	8007646 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80075c6:	4b7a      	ldr	r3, [pc, #488]	; (80077b0 <HAL_RCC_ClockConfig+0x264>)
 80075c8:	689b      	ldr	r3, [r3, #8]
 80075ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d009      	beq.n	80075e6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d033      	beq.n	8007646 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d12f      	bne.n	8007646 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80075e6:	4b72      	ldr	r3, [pc, #456]	; (80077b0 <HAL_RCC_ClockConfig+0x264>)
 80075e8:	689b      	ldr	r3, [r3, #8]
 80075ea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80075ee:	4a70      	ldr	r2, [pc, #448]	; (80077b0 <HAL_RCC_ClockConfig+0x264>)
 80075f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80075f4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80075f6:	2380      	movs	r3, #128	; 0x80
 80075f8:	617b      	str	r3, [r7, #20]
 80075fa:	e024      	b.n	8007646 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	685b      	ldr	r3, [r3, #4]
 8007600:	2b02      	cmp	r3, #2
 8007602:	d107      	bne.n	8007614 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007604:	4b6a      	ldr	r3, [pc, #424]	; (80077b0 <HAL_RCC_ClockConfig+0x264>)
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800760c:	2b00      	cmp	r3, #0
 800760e:	d109      	bne.n	8007624 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007610:	2301      	movs	r3, #1
 8007612:	e0c6      	b.n	80077a2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007614:	4b66      	ldr	r3, [pc, #408]	; (80077b0 <HAL_RCC_ClockConfig+0x264>)
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800761c:	2b00      	cmp	r3, #0
 800761e:	d101      	bne.n	8007624 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007620:	2301      	movs	r3, #1
 8007622:	e0be      	b.n	80077a2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8007624:	f000 f8ce 	bl	80077c4 <HAL_RCC_GetSysClockFreq>
 8007628:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800762a:	693b      	ldr	r3, [r7, #16]
 800762c:	4a61      	ldr	r2, [pc, #388]	; (80077b4 <HAL_RCC_ClockConfig+0x268>)
 800762e:	4293      	cmp	r3, r2
 8007630:	d909      	bls.n	8007646 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007632:	4b5f      	ldr	r3, [pc, #380]	; (80077b0 <HAL_RCC_ClockConfig+0x264>)
 8007634:	689b      	ldr	r3, [r3, #8]
 8007636:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800763a:	4a5d      	ldr	r2, [pc, #372]	; (80077b0 <HAL_RCC_ClockConfig+0x264>)
 800763c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007640:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8007642:	2380      	movs	r3, #128	; 0x80
 8007644:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007646:	4b5a      	ldr	r3, [pc, #360]	; (80077b0 <HAL_RCC_ClockConfig+0x264>)
 8007648:	689b      	ldr	r3, [r3, #8]
 800764a:	f023 0203 	bic.w	r2, r3, #3
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	685b      	ldr	r3, [r3, #4]
 8007652:	4957      	ldr	r1, [pc, #348]	; (80077b0 <HAL_RCC_ClockConfig+0x264>)
 8007654:	4313      	orrs	r3, r2
 8007656:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007658:	f7fb fed8 	bl	800340c <HAL_GetTick>
 800765c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800765e:	e00a      	b.n	8007676 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007660:	f7fb fed4 	bl	800340c <HAL_GetTick>
 8007664:	4602      	mov	r2, r0
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	1ad3      	subs	r3, r2, r3
 800766a:	f241 3288 	movw	r2, #5000	; 0x1388
 800766e:	4293      	cmp	r3, r2
 8007670:	d901      	bls.n	8007676 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8007672:	2303      	movs	r3, #3
 8007674:	e095      	b.n	80077a2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007676:	4b4e      	ldr	r3, [pc, #312]	; (80077b0 <HAL_RCC_ClockConfig+0x264>)
 8007678:	689b      	ldr	r3, [r3, #8]
 800767a:	f003 020c 	and.w	r2, r3, #12
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	685b      	ldr	r3, [r3, #4]
 8007682:	009b      	lsls	r3, r3, #2
 8007684:	429a      	cmp	r2, r3
 8007686:	d1eb      	bne.n	8007660 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f003 0302 	and.w	r3, r3, #2
 8007690:	2b00      	cmp	r3, #0
 8007692:	d023      	beq.n	80076dc <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f003 0304 	and.w	r3, r3, #4
 800769c:	2b00      	cmp	r3, #0
 800769e:	d005      	beq.n	80076ac <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80076a0:	4b43      	ldr	r3, [pc, #268]	; (80077b0 <HAL_RCC_ClockConfig+0x264>)
 80076a2:	689b      	ldr	r3, [r3, #8]
 80076a4:	4a42      	ldr	r2, [pc, #264]	; (80077b0 <HAL_RCC_ClockConfig+0x264>)
 80076a6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80076aa:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f003 0308 	and.w	r3, r3, #8
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d007      	beq.n	80076c8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80076b8:	4b3d      	ldr	r3, [pc, #244]	; (80077b0 <HAL_RCC_ClockConfig+0x264>)
 80076ba:	689b      	ldr	r3, [r3, #8]
 80076bc:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80076c0:	4a3b      	ldr	r2, [pc, #236]	; (80077b0 <HAL_RCC_ClockConfig+0x264>)
 80076c2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80076c6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80076c8:	4b39      	ldr	r3, [pc, #228]	; (80077b0 <HAL_RCC_ClockConfig+0x264>)
 80076ca:	689b      	ldr	r3, [r3, #8]
 80076cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	689b      	ldr	r3, [r3, #8]
 80076d4:	4936      	ldr	r1, [pc, #216]	; (80077b0 <HAL_RCC_ClockConfig+0x264>)
 80076d6:	4313      	orrs	r3, r2
 80076d8:	608b      	str	r3, [r1, #8]
 80076da:	e008      	b.n	80076ee <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80076dc:	697b      	ldr	r3, [r7, #20]
 80076de:	2b80      	cmp	r3, #128	; 0x80
 80076e0:	d105      	bne.n	80076ee <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80076e2:	4b33      	ldr	r3, [pc, #204]	; (80077b0 <HAL_RCC_ClockConfig+0x264>)
 80076e4:	689b      	ldr	r3, [r3, #8]
 80076e6:	4a32      	ldr	r2, [pc, #200]	; (80077b0 <HAL_RCC_ClockConfig+0x264>)
 80076e8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80076ec:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80076ee:	4b2f      	ldr	r3, [pc, #188]	; (80077ac <HAL_RCC_ClockConfig+0x260>)
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	f003 030f 	and.w	r3, r3, #15
 80076f6:	683a      	ldr	r2, [r7, #0]
 80076f8:	429a      	cmp	r2, r3
 80076fa:	d21d      	bcs.n	8007738 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80076fc:	4b2b      	ldr	r3, [pc, #172]	; (80077ac <HAL_RCC_ClockConfig+0x260>)
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	f023 020f 	bic.w	r2, r3, #15
 8007704:	4929      	ldr	r1, [pc, #164]	; (80077ac <HAL_RCC_ClockConfig+0x260>)
 8007706:	683b      	ldr	r3, [r7, #0]
 8007708:	4313      	orrs	r3, r2
 800770a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800770c:	f7fb fe7e 	bl	800340c <HAL_GetTick>
 8007710:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007712:	e00a      	b.n	800772a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007714:	f7fb fe7a 	bl	800340c <HAL_GetTick>
 8007718:	4602      	mov	r2, r0
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	1ad3      	subs	r3, r2, r3
 800771e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007722:	4293      	cmp	r3, r2
 8007724:	d901      	bls.n	800772a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8007726:	2303      	movs	r3, #3
 8007728:	e03b      	b.n	80077a2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800772a:	4b20      	ldr	r3, [pc, #128]	; (80077ac <HAL_RCC_ClockConfig+0x260>)
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	f003 030f 	and.w	r3, r3, #15
 8007732:	683a      	ldr	r2, [r7, #0]
 8007734:	429a      	cmp	r2, r3
 8007736:	d1ed      	bne.n	8007714 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	f003 0304 	and.w	r3, r3, #4
 8007740:	2b00      	cmp	r3, #0
 8007742:	d008      	beq.n	8007756 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007744:	4b1a      	ldr	r3, [pc, #104]	; (80077b0 <HAL_RCC_ClockConfig+0x264>)
 8007746:	689b      	ldr	r3, [r3, #8]
 8007748:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	68db      	ldr	r3, [r3, #12]
 8007750:	4917      	ldr	r1, [pc, #92]	; (80077b0 <HAL_RCC_ClockConfig+0x264>)
 8007752:	4313      	orrs	r3, r2
 8007754:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	f003 0308 	and.w	r3, r3, #8
 800775e:	2b00      	cmp	r3, #0
 8007760:	d009      	beq.n	8007776 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007762:	4b13      	ldr	r3, [pc, #76]	; (80077b0 <HAL_RCC_ClockConfig+0x264>)
 8007764:	689b      	ldr	r3, [r3, #8]
 8007766:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	691b      	ldr	r3, [r3, #16]
 800776e:	00db      	lsls	r3, r3, #3
 8007770:	490f      	ldr	r1, [pc, #60]	; (80077b0 <HAL_RCC_ClockConfig+0x264>)
 8007772:	4313      	orrs	r3, r2
 8007774:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007776:	f000 f825 	bl	80077c4 <HAL_RCC_GetSysClockFreq>
 800777a:	4602      	mov	r2, r0
 800777c:	4b0c      	ldr	r3, [pc, #48]	; (80077b0 <HAL_RCC_ClockConfig+0x264>)
 800777e:	689b      	ldr	r3, [r3, #8]
 8007780:	091b      	lsrs	r3, r3, #4
 8007782:	f003 030f 	and.w	r3, r3, #15
 8007786:	490c      	ldr	r1, [pc, #48]	; (80077b8 <HAL_RCC_ClockConfig+0x26c>)
 8007788:	5ccb      	ldrb	r3, [r1, r3]
 800778a:	f003 031f 	and.w	r3, r3, #31
 800778e:	fa22 f303 	lsr.w	r3, r2, r3
 8007792:	4a0a      	ldr	r2, [pc, #40]	; (80077bc <HAL_RCC_ClockConfig+0x270>)
 8007794:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8007796:	4b0a      	ldr	r3, [pc, #40]	; (80077c0 <HAL_RCC_ClockConfig+0x274>)
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	4618      	mov	r0, r3
 800779c:	f7fb fdea 	bl	8003374 <HAL_InitTick>
 80077a0:	4603      	mov	r3, r0
}
 80077a2:	4618      	mov	r0, r3
 80077a4:	3718      	adds	r7, #24
 80077a6:	46bd      	mov	sp, r7
 80077a8:	bd80      	pop	{r7, pc}
 80077aa:	bf00      	nop
 80077ac:	40022000 	.word	0x40022000
 80077b0:	40021000 	.word	0x40021000
 80077b4:	04c4b400 	.word	0x04c4b400
 80077b8:	080097a8 	.word	0x080097a8
 80077bc:	20000000 	.word	0x20000000
 80077c0:	20000004 	.word	0x20000004

080077c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80077c4:	b480      	push	{r7}
 80077c6:	b087      	sub	sp, #28
 80077c8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80077ca:	4b2c      	ldr	r3, [pc, #176]	; (800787c <HAL_RCC_GetSysClockFreq+0xb8>)
 80077cc:	689b      	ldr	r3, [r3, #8]
 80077ce:	f003 030c 	and.w	r3, r3, #12
 80077d2:	2b04      	cmp	r3, #4
 80077d4:	d102      	bne.n	80077dc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80077d6:	4b2a      	ldr	r3, [pc, #168]	; (8007880 <HAL_RCC_GetSysClockFreq+0xbc>)
 80077d8:	613b      	str	r3, [r7, #16]
 80077da:	e047      	b.n	800786c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80077dc:	4b27      	ldr	r3, [pc, #156]	; (800787c <HAL_RCC_GetSysClockFreq+0xb8>)
 80077de:	689b      	ldr	r3, [r3, #8]
 80077e0:	f003 030c 	and.w	r3, r3, #12
 80077e4:	2b08      	cmp	r3, #8
 80077e6:	d102      	bne.n	80077ee <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80077e8:	4b26      	ldr	r3, [pc, #152]	; (8007884 <HAL_RCC_GetSysClockFreq+0xc0>)
 80077ea:	613b      	str	r3, [r7, #16]
 80077ec:	e03e      	b.n	800786c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80077ee:	4b23      	ldr	r3, [pc, #140]	; (800787c <HAL_RCC_GetSysClockFreq+0xb8>)
 80077f0:	689b      	ldr	r3, [r3, #8]
 80077f2:	f003 030c 	and.w	r3, r3, #12
 80077f6:	2b0c      	cmp	r3, #12
 80077f8:	d136      	bne.n	8007868 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80077fa:	4b20      	ldr	r3, [pc, #128]	; (800787c <HAL_RCC_GetSysClockFreq+0xb8>)
 80077fc:	68db      	ldr	r3, [r3, #12]
 80077fe:	f003 0303 	and.w	r3, r3, #3
 8007802:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007804:	4b1d      	ldr	r3, [pc, #116]	; (800787c <HAL_RCC_GetSysClockFreq+0xb8>)
 8007806:	68db      	ldr	r3, [r3, #12]
 8007808:	091b      	lsrs	r3, r3, #4
 800780a:	f003 030f 	and.w	r3, r3, #15
 800780e:	3301      	adds	r3, #1
 8007810:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	2b03      	cmp	r3, #3
 8007816:	d10c      	bne.n	8007832 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007818:	4a1a      	ldr	r2, [pc, #104]	; (8007884 <HAL_RCC_GetSysClockFreq+0xc0>)
 800781a:	68bb      	ldr	r3, [r7, #8]
 800781c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007820:	4a16      	ldr	r2, [pc, #88]	; (800787c <HAL_RCC_GetSysClockFreq+0xb8>)
 8007822:	68d2      	ldr	r2, [r2, #12]
 8007824:	0a12      	lsrs	r2, r2, #8
 8007826:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800782a:	fb02 f303 	mul.w	r3, r2, r3
 800782e:	617b      	str	r3, [r7, #20]
      break;
 8007830:	e00c      	b.n	800784c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007832:	4a13      	ldr	r2, [pc, #76]	; (8007880 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007834:	68bb      	ldr	r3, [r7, #8]
 8007836:	fbb2 f3f3 	udiv	r3, r2, r3
 800783a:	4a10      	ldr	r2, [pc, #64]	; (800787c <HAL_RCC_GetSysClockFreq+0xb8>)
 800783c:	68d2      	ldr	r2, [r2, #12]
 800783e:	0a12      	lsrs	r2, r2, #8
 8007840:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007844:	fb02 f303 	mul.w	r3, r2, r3
 8007848:	617b      	str	r3, [r7, #20]
      break;
 800784a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800784c:	4b0b      	ldr	r3, [pc, #44]	; (800787c <HAL_RCC_GetSysClockFreq+0xb8>)
 800784e:	68db      	ldr	r3, [r3, #12]
 8007850:	0e5b      	lsrs	r3, r3, #25
 8007852:	f003 0303 	and.w	r3, r3, #3
 8007856:	3301      	adds	r3, #1
 8007858:	005b      	lsls	r3, r3, #1
 800785a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800785c:	697a      	ldr	r2, [r7, #20]
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	fbb2 f3f3 	udiv	r3, r2, r3
 8007864:	613b      	str	r3, [r7, #16]
 8007866:	e001      	b.n	800786c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8007868:	2300      	movs	r3, #0
 800786a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800786c:	693b      	ldr	r3, [r7, #16]
}
 800786e:	4618      	mov	r0, r3
 8007870:	371c      	adds	r7, #28
 8007872:	46bd      	mov	sp, r7
 8007874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007878:	4770      	bx	lr
 800787a:	bf00      	nop
 800787c:	40021000 	.word	0x40021000
 8007880:	00f42400 	.word	0x00f42400
 8007884:	007a1200 	.word	0x007a1200

08007888 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007888:	b480      	push	{r7}
 800788a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800788c:	4b03      	ldr	r3, [pc, #12]	; (800789c <HAL_RCC_GetHCLKFreq+0x14>)
 800788e:	681b      	ldr	r3, [r3, #0]
}
 8007890:	4618      	mov	r0, r3
 8007892:	46bd      	mov	sp, r7
 8007894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007898:	4770      	bx	lr
 800789a:	bf00      	nop
 800789c:	20000000 	.word	0x20000000

080078a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80078a4:	f7ff fff0 	bl	8007888 <HAL_RCC_GetHCLKFreq>
 80078a8:	4602      	mov	r2, r0
 80078aa:	4b06      	ldr	r3, [pc, #24]	; (80078c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80078ac:	689b      	ldr	r3, [r3, #8]
 80078ae:	0a1b      	lsrs	r3, r3, #8
 80078b0:	f003 0307 	and.w	r3, r3, #7
 80078b4:	4904      	ldr	r1, [pc, #16]	; (80078c8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80078b6:	5ccb      	ldrb	r3, [r1, r3]
 80078b8:	f003 031f 	and.w	r3, r3, #31
 80078bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80078c0:	4618      	mov	r0, r3
 80078c2:	bd80      	pop	{r7, pc}
 80078c4:	40021000 	.word	0x40021000
 80078c8:	080097b8 	.word	0x080097b8

080078cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80078d0:	f7ff ffda 	bl	8007888 <HAL_RCC_GetHCLKFreq>
 80078d4:	4602      	mov	r2, r0
 80078d6:	4b06      	ldr	r3, [pc, #24]	; (80078f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80078d8:	689b      	ldr	r3, [r3, #8]
 80078da:	0adb      	lsrs	r3, r3, #11
 80078dc:	f003 0307 	and.w	r3, r3, #7
 80078e0:	4904      	ldr	r1, [pc, #16]	; (80078f4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80078e2:	5ccb      	ldrb	r3, [r1, r3]
 80078e4:	f003 031f 	and.w	r3, r3, #31
 80078e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80078ec:	4618      	mov	r0, r3
 80078ee:	bd80      	pop	{r7, pc}
 80078f0:	40021000 	.word	0x40021000
 80078f4:	080097b8 	.word	0x080097b8

080078f8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80078f8:	b480      	push	{r7}
 80078fa:	b087      	sub	sp, #28
 80078fc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80078fe:	4b1e      	ldr	r3, [pc, #120]	; (8007978 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007900:	68db      	ldr	r3, [r3, #12]
 8007902:	f003 0303 	and.w	r3, r3, #3
 8007906:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007908:	4b1b      	ldr	r3, [pc, #108]	; (8007978 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800790a:	68db      	ldr	r3, [r3, #12]
 800790c:	091b      	lsrs	r3, r3, #4
 800790e:	f003 030f 	and.w	r3, r3, #15
 8007912:	3301      	adds	r3, #1
 8007914:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8007916:	693b      	ldr	r3, [r7, #16]
 8007918:	2b03      	cmp	r3, #3
 800791a:	d10c      	bne.n	8007936 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800791c:	4a17      	ldr	r2, [pc, #92]	; (800797c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	fbb2 f3f3 	udiv	r3, r2, r3
 8007924:	4a14      	ldr	r2, [pc, #80]	; (8007978 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007926:	68d2      	ldr	r2, [r2, #12]
 8007928:	0a12      	lsrs	r2, r2, #8
 800792a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800792e:	fb02 f303 	mul.w	r3, r2, r3
 8007932:	617b      	str	r3, [r7, #20]
    break;
 8007934:	e00c      	b.n	8007950 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007936:	4a12      	ldr	r2, [pc, #72]	; (8007980 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	fbb2 f3f3 	udiv	r3, r2, r3
 800793e:	4a0e      	ldr	r2, [pc, #56]	; (8007978 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007940:	68d2      	ldr	r2, [r2, #12]
 8007942:	0a12      	lsrs	r2, r2, #8
 8007944:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007948:	fb02 f303 	mul.w	r3, r2, r3
 800794c:	617b      	str	r3, [r7, #20]
    break;
 800794e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007950:	4b09      	ldr	r3, [pc, #36]	; (8007978 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007952:	68db      	ldr	r3, [r3, #12]
 8007954:	0e5b      	lsrs	r3, r3, #25
 8007956:	f003 0303 	and.w	r3, r3, #3
 800795a:	3301      	adds	r3, #1
 800795c:	005b      	lsls	r3, r3, #1
 800795e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8007960:	697a      	ldr	r2, [r7, #20]
 8007962:	68bb      	ldr	r3, [r7, #8]
 8007964:	fbb2 f3f3 	udiv	r3, r2, r3
 8007968:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800796a:	687b      	ldr	r3, [r7, #4]
}
 800796c:	4618      	mov	r0, r3
 800796e:	371c      	adds	r7, #28
 8007970:	46bd      	mov	sp, r7
 8007972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007976:	4770      	bx	lr
 8007978:	40021000 	.word	0x40021000
 800797c:	007a1200 	.word	0x007a1200
 8007980:	00f42400 	.word	0x00f42400

08007984 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007984:	b580      	push	{r7, lr}
 8007986:	b086      	sub	sp, #24
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800798c:	2300      	movs	r3, #0
 800798e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007990:	2300      	movs	r3, #0
 8007992:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800799c:	2b00      	cmp	r3, #0
 800799e:	f000 8098 	beq.w	8007ad2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80079a2:	2300      	movs	r3, #0
 80079a4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80079a6:	4b43      	ldr	r3, [pc, #268]	; (8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80079a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80079aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d10d      	bne.n	80079ce <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80079b2:	4b40      	ldr	r3, [pc, #256]	; (8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80079b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80079b6:	4a3f      	ldr	r2, [pc, #252]	; (8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80079b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80079bc:	6593      	str	r3, [r2, #88]	; 0x58
 80079be:	4b3d      	ldr	r3, [pc, #244]	; (8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80079c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80079c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80079c6:	60bb      	str	r3, [r7, #8]
 80079c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80079ca:	2301      	movs	r3, #1
 80079cc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80079ce:	4b3a      	ldr	r3, [pc, #232]	; (8007ab8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	4a39      	ldr	r2, [pc, #228]	; (8007ab8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80079d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80079d8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80079da:	f7fb fd17 	bl	800340c <HAL_GetTick>
 80079de:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80079e0:	e009      	b.n	80079f6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80079e2:	f7fb fd13 	bl	800340c <HAL_GetTick>
 80079e6:	4602      	mov	r2, r0
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	1ad3      	subs	r3, r2, r3
 80079ec:	2b02      	cmp	r3, #2
 80079ee:	d902      	bls.n	80079f6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80079f0:	2303      	movs	r3, #3
 80079f2:	74fb      	strb	r3, [r7, #19]
        break;
 80079f4:	e005      	b.n	8007a02 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80079f6:	4b30      	ldr	r3, [pc, #192]	; (8007ab8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d0ef      	beq.n	80079e2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8007a02:	7cfb      	ldrb	r3, [r7, #19]
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d159      	bne.n	8007abc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007a08:	4b2a      	ldr	r3, [pc, #168]	; (8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007a0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007a12:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007a14:	697b      	ldr	r3, [r7, #20]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d01e      	beq.n	8007a58 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a1e:	697a      	ldr	r2, [r7, #20]
 8007a20:	429a      	cmp	r2, r3
 8007a22:	d019      	beq.n	8007a58 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007a24:	4b23      	ldr	r3, [pc, #140]	; (8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007a26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a2a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a2e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007a30:	4b20      	ldr	r3, [pc, #128]	; (8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007a32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a36:	4a1f      	ldr	r2, [pc, #124]	; (8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007a38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007a3c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007a40:	4b1c      	ldr	r3, [pc, #112]	; (8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007a42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a46:	4a1b      	ldr	r2, [pc, #108]	; (8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007a48:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007a4c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007a50:	4a18      	ldr	r2, [pc, #96]	; (8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007a52:	697b      	ldr	r3, [r7, #20]
 8007a54:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007a58:	697b      	ldr	r3, [r7, #20]
 8007a5a:	f003 0301 	and.w	r3, r3, #1
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d016      	beq.n	8007a90 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a62:	f7fb fcd3 	bl	800340c <HAL_GetTick>
 8007a66:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007a68:	e00b      	b.n	8007a82 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007a6a:	f7fb fccf 	bl	800340c <HAL_GetTick>
 8007a6e:	4602      	mov	r2, r0
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	1ad3      	subs	r3, r2, r3
 8007a74:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a78:	4293      	cmp	r3, r2
 8007a7a:	d902      	bls.n	8007a82 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8007a7c:	2303      	movs	r3, #3
 8007a7e:	74fb      	strb	r3, [r7, #19]
            break;
 8007a80:	e006      	b.n	8007a90 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007a82:	4b0c      	ldr	r3, [pc, #48]	; (8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007a84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a88:	f003 0302 	and.w	r3, r3, #2
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d0ec      	beq.n	8007a6a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8007a90:	7cfb      	ldrb	r3, [r7, #19]
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d10b      	bne.n	8007aae <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007a96:	4b07      	ldr	r3, [pc, #28]	; (8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007a98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a9c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007aa4:	4903      	ldr	r1, [pc, #12]	; (8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007aa6:	4313      	orrs	r3, r2
 8007aa8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8007aac:	e008      	b.n	8007ac0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007aae:	7cfb      	ldrb	r3, [r7, #19]
 8007ab0:	74bb      	strb	r3, [r7, #18]
 8007ab2:	e005      	b.n	8007ac0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8007ab4:	40021000 	.word	0x40021000
 8007ab8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007abc:	7cfb      	ldrb	r3, [r7, #19]
 8007abe:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007ac0:	7c7b      	ldrb	r3, [r7, #17]
 8007ac2:	2b01      	cmp	r3, #1
 8007ac4:	d105      	bne.n	8007ad2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007ac6:	4ba7      	ldr	r3, [pc, #668]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ac8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007aca:	4aa6      	ldr	r2, [pc, #664]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007acc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007ad0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f003 0301 	and.w	r3, r3, #1
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d00a      	beq.n	8007af4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007ade:	4ba1      	ldr	r3, [pc, #644]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ae0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ae4:	f023 0203 	bic.w	r2, r3, #3
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	685b      	ldr	r3, [r3, #4]
 8007aec:	499d      	ldr	r1, [pc, #628]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007aee:	4313      	orrs	r3, r2
 8007af0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	f003 0302 	and.w	r3, r3, #2
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d00a      	beq.n	8007b16 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007b00:	4b98      	ldr	r3, [pc, #608]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b06:	f023 020c 	bic.w	r2, r3, #12
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	689b      	ldr	r3, [r3, #8]
 8007b0e:	4995      	ldr	r1, [pc, #596]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b10:	4313      	orrs	r3, r2
 8007b12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	f003 0304 	and.w	r3, r3, #4
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d00a      	beq.n	8007b38 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007b22:	4b90      	ldr	r3, [pc, #576]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b28:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	68db      	ldr	r3, [r3, #12]
 8007b30:	498c      	ldr	r1, [pc, #560]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b32:	4313      	orrs	r3, r2
 8007b34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	f003 0308 	and.w	r3, r3, #8
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d00a      	beq.n	8007b5a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007b44:	4b87      	ldr	r3, [pc, #540]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b4a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	691b      	ldr	r3, [r3, #16]
 8007b52:	4984      	ldr	r1, [pc, #528]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b54:	4313      	orrs	r3, r2
 8007b56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f003 0310 	and.w	r3, r3, #16
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d00a      	beq.n	8007b7c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007b66:	4b7f      	ldr	r3, [pc, #508]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b6c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	695b      	ldr	r3, [r3, #20]
 8007b74:	497b      	ldr	r1, [pc, #492]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b76:	4313      	orrs	r3, r2
 8007b78:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	f003 0320 	and.w	r3, r3, #32
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d00a      	beq.n	8007b9e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007b88:	4b76      	ldr	r3, [pc, #472]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b8e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	699b      	ldr	r3, [r3, #24]
 8007b96:	4973      	ldr	r1, [pc, #460]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b98:	4313      	orrs	r3, r2
 8007b9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d00a      	beq.n	8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007baa:	4b6e      	ldr	r3, [pc, #440]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007bac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007bb0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	69db      	ldr	r3, [r3, #28]
 8007bb8:	496a      	ldr	r1, [pc, #424]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007bba:	4313      	orrs	r3, r2
 8007bbc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d00a      	beq.n	8007be2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007bcc:	4b65      	ldr	r3, [pc, #404]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007bce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007bd2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	6a1b      	ldr	r3, [r3, #32]
 8007bda:	4962      	ldr	r1, [pc, #392]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007bdc:	4313      	orrs	r3, r2
 8007bde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d00a      	beq.n	8007c04 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007bee:	4b5d      	ldr	r3, [pc, #372]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007bf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007bf4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bfc:	4959      	ldr	r1, [pc, #356]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007bfe:	4313      	orrs	r3, r2
 8007c00:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d00a      	beq.n	8007c26 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007c10:	4b54      	ldr	r3, [pc, #336]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c12:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007c16:	f023 0203 	bic.w	r2, r3, #3
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c1e:	4951      	ldr	r1, [pc, #324]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c20:	4313      	orrs	r3, r2
 8007c22:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d00a      	beq.n	8007c48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007c32:	4b4c      	ldr	r3, [pc, #304]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c38:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c40:	4948      	ldr	r1, [pc, #288]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c42:	4313      	orrs	r3, r2
 8007c44:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d015      	beq.n	8007c80 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007c54:	4b43      	ldr	r3, [pc, #268]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c5a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c62:	4940      	ldr	r1, [pc, #256]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c64:	4313      	orrs	r3, r2
 8007c66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c6e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007c72:	d105      	bne.n	8007c80 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007c74:	4b3b      	ldr	r3, [pc, #236]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c76:	68db      	ldr	r3, [r3, #12]
 8007c78:	4a3a      	ldr	r2, [pc, #232]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c7a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007c7e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d015      	beq.n	8007cb8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007c8c:	4b35      	ldr	r3, [pc, #212]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c92:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c9a:	4932      	ldr	r1, [pc, #200]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c9c:	4313      	orrs	r3, r2
 8007c9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ca6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007caa:	d105      	bne.n	8007cb8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007cac:	4b2d      	ldr	r3, [pc, #180]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007cae:	68db      	ldr	r3, [r3, #12]
 8007cb0:	4a2c      	ldr	r2, [pc, #176]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007cb2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007cb6:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d015      	beq.n	8007cf0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007cc4:	4b27      	ldr	r3, [pc, #156]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007cc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007cca:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cd2:	4924      	ldr	r1, [pc, #144]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007cd4:	4313      	orrs	r3, r2
 8007cd6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cde:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007ce2:	d105      	bne.n	8007cf0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007ce4:	4b1f      	ldr	r3, [pc, #124]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ce6:	68db      	ldr	r3, [r3, #12]
 8007ce8:	4a1e      	ldr	r2, [pc, #120]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007cea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007cee:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d015      	beq.n	8007d28 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007cfc:	4b19      	ldr	r3, [pc, #100]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007cfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d02:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d0a:	4916      	ldr	r1, [pc, #88]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d0c:	4313      	orrs	r3, r2
 8007d0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d16:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007d1a:	d105      	bne.n	8007d28 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007d1c:	4b11      	ldr	r3, [pc, #68]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d1e:	68db      	ldr	r3, [r3, #12]
 8007d20:	4a10      	ldr	r2, [pc, #64]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d22:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007d26:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d019      	beq.n	8007d68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007d34:	4b0b      	ldr	r3, [pc, #44]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d3a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d42:	4908      	ldr	r1, [pc, #32]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d44:	4313      	orrs	r3, r2
 8007d46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d4e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007d52:	d109      	bne.n	8007d68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007d54:	4b03      	ldr	r3, [pc, #12]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d56:	68db      	ldr	r3, [r3, #12]
 8007d58:	4a02      	ldr	r2, [pc, #8]	; (8007d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d5a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007d5e:	60d3      	str	r3, [r2, #12]
 8007d60:	e002      	b.n	8007d68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8007d62:	bf00      	nop
 8007d64:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d015      	beq.n	8007da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007d74:	4b29      	ldr	r3, [pc, #164]	; (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007d76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d7a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d82:	4926      	ldr	r1, [pc, #152]	; (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007d84:	4313      	orrs	r3, r2
 8007d86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d8e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007d92:	d105      	bne.n	8007da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007d94:	4b21      	ldr	r3, [pc, #132]	; (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007d96:	68db      	ldr	r3, [r3, #12]
 8007d98:	4a20      	ldr	r2, [pc, #128]	; (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007d9a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007d9e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d015      	beq.n	8007dd8 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8007dac:	4b1b      	ldr	r3, [pc, #108]	; (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007dae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007db2:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007dba:	4918      	ldr	r1, [pc, #96]	; (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007dbc:	4313      	orrs	r3, r2
 8007dbe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007dc6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007dca:	d105      	bne.n	8007dd8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007dcc:	4b13      	ldr	r3, [pc, #76]	; (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007dce:	68db      	ldr	r3, [r3, #12]
 8007dd0:	4a12      	ldr	r2, [pc, #72]	; (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007dd2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007dd6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d015      	beq.n	8007e10 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007de4:	4b0d      	ldr	r3, [pc, #52]	; (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007de6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007dea:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007df2:	490a      	ldr	r1, [pc, #40]	; (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007df4:	4313      	orrs	r3, r2
 8007df6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007dfe:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007e02:	d105      	bne.n	8007e10 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007e04:	4b05      	ldr	r3, [pc, #20]	; (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007e06:	68db      	ldr	r3, [r3, #12]
 8007e08:	4a04      	ldr	r2, [pc, #16]	; (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007e0a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007e0e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8007e10:	7cbb      	ldrb	r3, [r7, #18]
}
 8007e12:	4618      	mov	r0, r3
 8007e14:	3718      	adds	r7, #24
 8007e16:	46bd      	mov	sp, r7
 8007e18:	bd80      	pop	{r7, pc}
 8007e1a:	bf00      	nop
 8007e1c:	40021000 	.word	0x40021000

08007e20 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007e20:	b580      	push	{r7, lr}
 8007e22:	b082      	sub	sp, #8
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d101      	bne.n	8007e32 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007e2e:	2301      	movs	r3, #1
 8007e30:	e049      	b.n	8007ec6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e38:	b2db      	uxtb	r3, r3
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d106      	bne.n	8007e4c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	2200      	movs	r2, #0
 8007e42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007e46:	6878      	ldr	r0, [r7, #4]
 8007e48:	f7fb f8e6 	bl	8003018 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2202      	movs	r2, #2
 8007e50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681a      	ldr	r2, [r3, #0]
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	3304      	adds	r3, #4
 8007e5c:	4619      	mov	r1, r3
 8007e5e:	4610      	mov	r0, r2
 8007e60:	f000 fb6c 	bl	800853c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	2201      	movs	r2, #1
 8007e68:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2201      	movs	r2, #1
 8007e70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2201      	movs	r2, #1
 8007e78:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	2201      	movs	r2, #1
 8007e80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2201      	movs	r2, #1
 8007e88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	2201      	movs	r2, #1
 8007e90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	2201      	movs	r2, #1
 8007e98:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2201      	movs	r2, #1
 8007ea0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	2201      	movs	r2, #1
 8007ea8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2201      	movs	r2, #1
 8007eb0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2201      	movs	r2, #1
 8007eb8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	2201      	movs	r2, #1
 8007ec0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007ec4:	2300      	movs	r3, #0
}
 8007ec6:	4618      	mov	r0, r3
 8007ec8:	3708      	adds	r7, #8
 8007eca:	46bd      	mov	sp, r7
 8007ecc:	bd80      	pop	{r7, pc}
	...

08007ed0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007ed0:	b480      	push	{r7}
 8007ed2:	b085      	sub	sp, #20
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ede:	b2db      	uxtb	r3, r3
 8007ee0:	2b01      	cmp	r3, #1
 8007ee2:	d001      	beq.n	8007ee8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007ee4:	2301      	movs	r3, #1
 8007ee6:	e054      	b.n	8007f92 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2202      	movs	r2, #2
 8007eec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	68da      	ldr	r2, [r3, #12]
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	f042 0201 	orr.w	r2, r2, #1
 8007efe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	4a26      	ldr	r2, [pc, #152]	; (8007fa0 <HAL_TIM_Base_Start_IT+0xd0>)
 8007f06:	4293      	cmp	r3, r2
 8007f08:	d022      	beq.n	8007f50 <HAL_TIM_Base_Start_IT+0x80>
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f12:	d01d      	beq.n	8007f50 <HAL_TIM_Base_Start_IT+0x80>
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	4a22      	ldr	r2, [pc, #136]	; (8007fa4 <HAL_TIM_Base_Start_IT+0xd4>)
 8007f1a:	4293      	cmp	r3, r2
 8007f1c:	d018      	beq.n	8007f50 <HAL_TIM_Base_Start_IT+0x80>
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	4a21      	ldr	r2, [pc, #132]	; (8007fa8 <HAL_TIM_Base_Start_IT+0xd8>)
 8007f24:	4293      	cmp	r3, r2
 8007f26:	d013      	beq.n	8007f50 <HAL_TIM_Base_Start_IT+0x80>
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	4a1f      	ldr	r2, [pc, #124]	; (8007fac <HAL_TIM_Base_Start_IT+0xdc>)
 8007f2e:	4293      	cmp	r3, r2
 8007f30:	d00e      	beq.n	8007f50 <HAL_TIM_Base_Start_IT+0x80>
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	4a1e      	ldr	r2, [pc, #120]	; (8007fb0 <HAL_TIM_Base_Start_IT+0xe0>)
 8007f38:	4293      	cmp	r3, r2
 8007f3a:	d009      	beq.n	8007f50 <HAL_TIM_Base_Start_IT+0x80>
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	4a1c      	ldr	r2, [pc, #112]	; (8007fb4 <HAL_TIM_Base_Start_IT+0xe4>)
 8007f42:	4293      	cmp	r3, r2
 8007f44:	d004      	beq.n	8007f50 <HAL_TIM_Base_Start_IT+0x80>
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	4a1b      	ldr	r2, [pc, #108]	; (8007fb8 <HAL_TIM_Base_Start_IT+0xe8>)
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	d115      	bne.n	8007f7c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	689a      	ldr	r2, [r3, #8]
 8007f56:	4b19      	ldr	r3, [pc, #100]	; (8007fbc <HAL_TIM_Base_Start_IT+0xec>)
 8007f58:	4013      	ands	r3, r2
 8007f5a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	2b06      	cmp	r3, #6
 8007f60:	d015      	beq.n	8007f8e <HAL_TIM_Base_Start_IT+0xbe>
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007f68:	d011      	beq.n	8007f8e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	681a      	ldr	r2, [r3, #0]
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	f042 0201 	orr.w	r2, r2, #1
 8007f78:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f7a:	e008      	b.n	8007f8e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	681a      	ldr	r2, [r3, #0]
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	f042 0201 	orr.w	r2, r2, #1
 8007f8a:	601a      	str	r2, [r3, #0]
 8007f8c:	e000      	b.n	8007f90 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f8e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007f90:	2300      	movs	r3, #0
}
 8007f92:	4618      	mov	r0, r3
 8007f94:	3714      	adds	r7, #20
 8007f96:	46bd      	mov	sp, r7
 8007f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9c:	4770      	bx	lr
 8007f9e:	bf00      	nop
 8007fa0:	40012c00 	.word	0x40012c00
 8007fa4:	40000400 	.word	0x40000400
 8007fa8:	40000800 	.word	0x40000800
 8007fac:	40000c00 	.word	0x40000c00
 8007fb0:	40013400 	.word	0x40013400
 8007fb4:	40014000 	.word	0x40014000
 8007fb8:	40015000 	.word	0x40015000
 8007fbc:	00010007 	.word	0x00010007

08007fc0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b082      	sub	sp, #8
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	691b      	ldr	r3, [r3, #16]
 8007fce:	f003 0302 	and.w	r3, r3, #2
 8007fd2:	2b02      	cmp	r3, #2
 8007fd4:	d122      	bne.n	800801c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	68db      	ldr	r3, [r3, #12]
 8007fdc:	f003 0302 	and.w	r3, r3, #2
 8007fe0:	2b02      	cmp	r3, #2
 8007fe2:	d11b      	bne.n	800801c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f06f 0202 	mvn.w	r2, #2
 8007fec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	2201      	movs	r2, #1
 8007ff2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	699b      	ldr	r3, [r3, #24]
 8007ffa:	f003 0303 	and.w	r3, r3, #3
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d003      	beq.n	800800a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008002:	6878      	ldr	r0, [r7, #4]
 8008004:	f000 fa7c 	bl	8008500 <HAL_TIM_IC_CaptureCallback>
 8008008:	e005      	b.n	8008016 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800800a:	6878      	ldr	r0, [r7, #4]
 800800c:	f000 fa6e 	bl	80084ec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008010:	6878      	ldr	r0, [r7, #4]
 8008012:	f000 fa7f 	bl	8008514 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	2200      	movs	r2, #0
 800801a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	691b      	ldr	r3, [r3, #16]
 8008022:	f003 0304 	and.w	r3, r3, #4
 8008026:	2b04      	cmp	r3, #4
 8008028:	d122      	bne.n	8008070 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	68db      	ldr	r3, [r3, #12]
 8008030:	f003 0304 	and.w	r3, r3, #4
 8008034:	2b04      	cmp	r3, #4
 8008036:	d11b      	bne.n	8008070 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	f06f 0204 	mvn.w	r2, #4
 8008040:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	2202      	movs	r2, #2
 8008046:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	699b      	ldr	r3, [r3, #24]
 800804e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008052:	2b00      	cmp	r3, #0
 8008054:	d003      	beq.n	800805e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008056:	6878      	ldr	r0, [r7, #4]
 8008058:	f000 fa52 	bl	8008500 <HAL_TIM_IC_CaptureCallback>
 800805c:	e005      	b.n	800806a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800805e:	6878      	ldr	r0, [r7, #4]
 8008060:	f000 fa44 	bl	80084ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008064:	6878      	ldr	r0, [r7, #4]
 8008066:	f000 fa55 	bl	8008514 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	2200      	movs	r2, #0
 800806e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	691b      	ldr	r3, [r3, #16]
 8008076:	f003 0308 	and.w	r3, r3, #8
 800807a:	2b08      	cmp	r3, #8
 800807c:	d122      	bne.n	80080c4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	68db      	ldr	r3, [r3, #12]
 8008084:	f003 0308 	and.w	r3, r3, #8
 8008088:	2b08      	cmp	r3, #8
 800808a:	d11b      	bne.n	80080c4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	f06f 0208 	mvn.w	r2, #8
 8008094:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	2204      	movs	r2, #4
 800809a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	69db      	ldr	r3, [r3, #28]
 80080a2:	f003 0303 	and.w	r3, r3, #3
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d003      	beq.n	80080b2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80080aa:	6878      	ldr	r0, [r7, #4]
 80080ac:	f000 fa28 	bl	8008500 <HAL_TIM_IC_CaptureCallback>
 80080b0:	e005      	b.n	80080be <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80080b2:	6878      	ldr	r0, [r7, #4]
 80080b4:	f000 fa1a 	bl	80084ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80080b8:	6878      	ldr	r0, [r7, #4]
 80080ba:	f000 fa2b 	bl	8008514 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	2200      	movs	r2, #0
 80080c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	691b      	ldr	r3, [r3, #16]
 80080ca:	f003 0310 	and.w	r3, r3, #16
 80080ce:	2b10      	cmp	r3, #16
 80080d0:	d122      	bne.n	8008118 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	68db      	ldr	r3, [r3, #12]
 80080d8:	f003 0310 	and.w	r3, r3, #16
 80080dc:	2b10      	cmp	r3, #16
 80080de:	d11b      	bne.n	8008118 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	f06f 0210 	mvn.w	r2, #16
 80080e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	2208      	movs	r2, #8
 80080ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	69db      	ldr	r3, [r3, #28]
 80080f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d003      	beq.n	8008106 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80080fe:	6878      	ldr	r0, [r7, #4]
 8008100:	f000 f9fe 	bl	8008500 <HAL_TIM_IC_CaptureCallback>
 8008104:	e005      	b.n	8008112 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008106:	6878      	ldr	r0, [r7, #4]
 8008108:	f000 f9f0 	bl	80084ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800810c:	6878      	ldr	r0, [r7, #4]
 800810e:	f000 fa01 	bl	8008514 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	2200      	movs	r2, #0
 8008116:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	691b      	ldr	r3, [r3, #16]
 800811e:	f003 0301 	and.w	r3, r3, #1
 8008122:	2b01      	cmp	r3, #1
 8008124:	d10e      	bne.n	8008144 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	68db      	ldr	r3, [r3, #12]
 800812c:	f003 0301 	and.w	r3, r3, #1
 8008130:	2b01      	cmp	r3, #1
 8008132:	d107      	bne.n	8008144 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	f06f 0201 	mvn.w	r2, #1
 800813c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800813e:	6878      	ldr	r0, [r7, #4]
 8008140:	f7fa fe4a 	bl	8002dd8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	691b      	ldr	r3, [r3, #16]
 800814a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800814e:	2b80      	cmp	r3, #128	; 0x80
 8008150:	d10e      	bne.n	8008170 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	68db      	ldr	r3, [r3, #12]
 8008158:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800815c:	2b80      	cmp	r3, #128	; 0x80
 800815e:	d107      	bne.n	8008170 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008168:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800816a:	6878      	ldr	r0, [r7, #4]
 800816c:	f000 fbca 	bl	8008904 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	691b      	ldr	r3, [r3, #16]
 8008176:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800817a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800817e:	d10e      	bne.n	800819e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	68db      	ldr	r3, [r3, #12]
 8008186:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800818a:	2b80      	cmp	r3, #128	; 0x80
 800818c:	d107      	bne.n	800819e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008196:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008198:	6878      	ldr	r0, [r7, #4]
 800819a:	f000 fbbd 	bl	8008918 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	691b      	ldr	r3, [r3, #16]
 80081a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081a8:	2b40      	cmp	r3, #64	; 0x40
 80081aa:	d10e      	bne.n	80081ca <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	68db      	ldr	r3, [r3, #12]
 80081b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081b6:	2b40      	cmp	r3, #64	; 0x40
 80081b8:	d107      	bne.n	80081ca <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80081c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80081c4:	6878      	ldr	r0, [r7, #4]
 80081c6:	f000 f9af 	bl	8008528 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	691b      	ldr	r3, [r3, #16]
 80081d0:	f003 0320 	and.w	r3, r3, #32
 80081d4:	2b20      	cmp	r3, #32
 80081d6:	d10e      	bne.n	80081f6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	68db      	ldr	r3, [r3, #12]
 80081de:	f003 0320 	and.w	r3, r3, #32
 80081e2:	2b20      	cmp	r3, #32
 80081e4:	d107      	bne.n	80081f6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	f06f 0220 	mvn.w	r2, #32
 80081ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80081f0:	6878      	ldr	r0, [r7, #4]
 80081f2:	f000 fb7d 	bl	80088f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	691b      	ldr	r3, [r3, #16]
 80081fc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008200:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008204:	d10f      	bne.n	8008226 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	68db      	ldr	r3, [r3, #12]
 800820c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008210:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008214:	d107      	bne.n	8008226 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800821e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8008220:	6878      	ldr	r0, [r7, #4]
 8008222:	f000 fb83 	bl	800892c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	691b      	ldr	r3, [r3, #16]
 800822c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008230:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008234:	d10f      	bne.n	8008256 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	68db      	ldr	r3, [r3, #12]
 800823c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008240:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008244:	d107      	bne.n	8008256 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800824e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8008250:	6878      	ldr	r0, [r7, #4]
 8008252:	f000 fb75 	bl	8008940 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	691b      	ldr	r3, [r3, #16]
 800825c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008260:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008264:	d10f      	bne.n	8008286 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	68db      	ldr	r3, [r3, #12]
 800826c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008270:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008274:	d107      	bne.n	8008286 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800827e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8008280:	6878      	ldr	r0, [r7, #4]
 8008282:	f000 fb67 	bl	8008954 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	691b      	ldr	r3, [r3, #16]
 800828c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008290:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008294:	d10f      	bne.n	80082b6 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	68db      	ldr	r3, [r3, #12]
 800829c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80082a0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80082a4:	d107      	bne.n	80082b6 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 80082ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80082b0:	6878      	ldr	r0, [r7, #4]
 80082b2:	f000 fb59 	bl	8008968 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80082b6:	bf00      	nop
 80082b8:	3708      	adds	r7, #8
 80082ba:	46bd      	mov	sp, r7
 80082bc:	bd80      	pop	{r7, pc}
	...

080082c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80082c0:	b580      	push	{r7, lr}
 80082c2:	b084      	sub	sp, #16
 80082c4:	af00      	add	r7, sp, #0
 80082c6:	6078      	str	r0, [r7, #4]
 80082c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80082ca:	2300      	movs	r3, #0
 80082cc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80082d4:	2b01      	cmp	r3, #1
 80082d6:	d101      	bne.n	80082dc <HAL_TIM_ConfigClockSource+0x1c>
 80082d8:	2302      	movs	r3, #2
 80082da:	e0f6      	b.n	80084ca <HAL_TIM_ConfigClockSource+0x20a>
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	2201      	movs	r2, #1
 80082e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	2202      	movs	r2, #2
 80082e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	689b      	ldr	r3, [r3, #8]
 80082f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80082f4:	68bb      	ldr	r3, [r7, #8]
 80082f6:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 80082fa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80082fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008300:	68bb      	ldr	r3, [r7, #8]
 8008302:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008306:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	68ba      	ldr	r2, [r7, #8]
 800830e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008310:	683b      	ldr	r3, [r7, #0]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	4a6f      	ldr	r2, [pc, #444]	; (80084d4 <HAL_TIM_ConfigClockSource+0x214>)
 8008316:	4293      	cmp	r3, r2
 8008318:	f000 80c1 	beq.w	800849e <HAL_TIM_ConfigClockSource+0x1de>
 800831c:	4a6d      	ldr	r2, [pc, #436]	; (80084d4 <HAL_TIM_ConfigClockSource+0x214>)
 800831e:	4293      	cmp	r3, r2
 8008320:	f200 80c6 	bhi.w	80084b0 <HAL_TIM_ConfigClockSource+0x1f0>
 8008324:	4a6c      	ldr	r2, [pc, #432]	; (80084d8 <HAL_TIM_ConfigClockSource+0x218>)
 8008326:	4293      	cmp	r3, r2
 8008328:	f000 80b9 	beq.w	800849e <HAL_TIM_ConfigClockSource+0x1de>
 800832c:	4a6a      	ldr	r2, [pc, #424]	; (80084d8 <HAL_TIM_ConfigClockSource+0x218>)
 800832e:	4293      	cmp	r3, r2
 8008330:	f200 80be 	bhi.w	80084b0 <HAL_TIM_ConfigClockSource+0x1f0>
 8008334:	4a69      	ldr	r2, [pc, #420]	; (80084dc <HAL_TIM_ConfigClockSource+0x21c>)
 8008336:	4293      	cmp	r3, r2
 8008338:	f000 80b1 	beq.w	800849e <HAL_TIM_ConfigClockSource+0x1de>
 800833c:	4a67      	ldr	r2, [pc, #412]	; (80084dc <HAL_TIM_ConfigClockSource+0x21c>)
 800833e:	4293      	cmp	r3, r2
 8008340:	f200 80b6 	bhi.w	80084b0 <HAL_TIM_ConfigClockSource+0x1f0>
 8008344:	4a66      	ldr	r2, [pc, #408]	; (80084e0 <HAL_TIM_ConfigClockSource+0x220>)
 8008346:	4293      	cmp	r3, r2
 8008348:	f000 80a9 	beq.w	800849e <HAL_TIM_ConfigClockSource+0x1de>
 800834c:	4a64      	ldr	r2, [pc, #400]	; (80084e0 <HAL_TIM_ConfigClockSource+0x220>)
 800834e:	4293      	cmp	r3, r2
 8008350:	f200 80ae 	bhi.w	80084b0 <HAL_TIM_ConfigClockSource+0x1f0>
 8008354:	4a63      	ldr	r2, [pc, #396]	; (80084e4 <HAL_TIM_ConfigClockSource+0x224>)
 8008356:	4293      	cmp	r3, r2
 8008358:	f000 80a1 	beq.w	800849e <HAL_TIM_ConfigClockSource+0x1de>
 800835c:	4a61      	ldr	r2, [pc, #388]	; (80084e4 <HAL_TIM_ConfigClockSource+0x224>)
 800835e:	4293      	cmp	r3, r2
 8008360:	f200 80a6 	bhi.w	80084b0 <HAL_TIM_ConfigClockSource+0x1f0>
 8008364:	4a60      	ldr	r2, [pc, #384]	; (80084e8 <HAL_TIM_ConfigClockSource+0x228>)
 8008366:	4293      	cmp	r3, r2
 8008368:	f000 8099 	beq.w	800849e <HAL_TIM_ConfigClockSource+0x1de>
 800836c:	4a5e      	ldr	r2, [pc, #376]	; (80084e8 <HAL_TIM_ConfigClockSource+0x228>)
 800836e:	4293      	cmp	r3, r2
 8008370:	f200 809e 	bhi.w	80084b0 <HAL_TIM_ConfigClockSource+0x1f0>
 8008374:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8008378:	f000 8091 	beq.w	800849e <HAL_TIM_ConfigClockSource+0x1de>
 800837c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8008380:	f200 8096 	bhi.w	80084b0 <HAL_TIM_ConfigClockSource+0x1f0>
 8008384:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008388:	f000 8089 	beq.w	800849e <HAL_TIM_ConfigClockSource+0x1de>
 800838c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008390:	f200 808e 	bhi.w	80084b0 <HAL_TIM_ConfigClockSource+0x1f0>
 8008394:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008398:	d03e      	beq.n	8008418 <HAL_TIM_ConfigClockSource+0x158>
 800839a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800839e:	f200 8087 	bhi.w	80084b0 <HAL_TIM_ConfigClockSource+0x1f0>
 80083a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80083a6:	f000 8086 	beq.w	80084b6 <HAL_TIM_ConfigClockSource+0x1f6>
 80083aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80083ae:	d87f      	bhi.n	80084b0 <HAL_TIM_ConfigClockSource+0x1f0>
 80083b0:	2b70      	cmp	r3, #112	; 0x70
 80083b2:	d01a      	beq.n	80083ea <HAL_TIM_ConfigClockSource+0x12a>
 80083b4:	2b70      	cmp	r3, #112	; 0x70
 80083b6:	d87b      	bhi.n	80084b0 <HAL_TIM_ConfigClockSource+0x1f0>
 80083b8:	2b60      	cmp	r3, #96	; 0x60
 80083ba:	d050      	beq.n	800845e <HAL_TIM_ConfigClockSource+0x19e>
 80083bc:	2b60      	cmp	r3, #96	; 0x60
 80083be:	d877      	bhi.n	80084b0 <HAL_TIM_ConfigClockSource+0x1f0>
 80083c0:	2b50      	cmp	r3, #80	; 0x50
 80083c2:	d03c      	beq.n	800843e <HAL_TIM_ConfigClockSource+0x17e>
 80083c4:	2b50      	cmp	r3, #80	; 0x50
 80083c6:	d873      	bhi.n	80084b0 <HAL_TIM_ConfigClockSource+0x1f0>
 80083c8:	2b40      	cmp	r3, #64	; 0x40
 80083ca:	d058      	beq.n	800847e <HAL_TIM_ConfigClockSource+0x1be>
 80083cc:	2b40      	cmp	r3, #64	; 0x40
 80083ce:	d86f      	bhi.n	80084b0 <HAL_TIM_ConfigClockSource+0x1f0>
 80083d0:	2b30      	cmp	r3, #48	; 0x30
 80083d2:	d064      	beq.n	800849e <HAL_TIM_ConfigClockSource+0x1de>
 80083d4:	2b30      	cmp	r3, #48	; 0x30
 80083d6:	d86b      	bhi.n	80084b0 <HAL_TIM_ConfigClockSource+0x1f0>
 80083d8:	2b20      	cmp	r3, #32
 80083da:	d060      	beq.n	800849e <HAL_TIM_ConfigClockSource+0x1de>
 80083dc:	2b20      	cmp	r3, #32
 80083de:	d867      	bhi.n	80084b0 <HAL_TIM_ConfigClockSource+0x1f0>
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d05c      	beq.n	800849e <HAL_TIM_ConfigClockSource+0x1de>
 80083e4:	2b10      	cmp	r3, #16
 80083e6:	d05a      	beq.n	800849e <HAL_TIM_ConfigClockSource+0x1de>
 80083e8:	e062      	b.n	80084b0 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	6818      	ldr	r0, [r3, #0]
 80083ee:	683b      	ldr	r3, [r7, #0]
 80083f0:	6899      	ldr	r1, [r3, #8]
 80083f2:	683b      	ldr	r3, [r7, #0]
 80083f4:	685a      	ldr	r2, [r3, #4]
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	68db      	ldr	r3, [r3, #12]
 80083fa:	f000 f9c3 	bl	8008784 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	689b      	ldr	r3, [r3, #8]
 8008404:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008406:	68bb      	ldr	r3, [r7, #8]
 8008408:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800840c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	68ba      	ldr	r2, [r7, #8]
 8008414:	609a      	str	r2, [r3, #8]
      break;
 8008416:	e04f      	b.n	80084b8 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	6818      	ldr	r0, [r3, #0]
 800841c:	683b      	ldr	r3, [r7, #0]
 800841e:	6899      	ldr	r1, [r3, #8]
 8008420:	683b      	ldr	r3, [r7, #0]
 8008422:	685a      	ldr	r2, [r3, #4]
 8008424:	683b      	ldr	r3, [r7, #0]
 8008426:	68db      	ldr	r3, [r3, #12]
 8008428:	f000 f9ac 	bl	8008784 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	689a      	ldr	r2, [r3, #8]
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800843a:	609a      	str	r2, [r3, #8]
      break;
 800843c:	e03c      	b.n	80084b8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6818      	ldr	r0, [r3, #0]
 8008442:	683b      	ldr	r3, [r7, #0]
 8008444:	6859      	ldr	r1, [r3, #4]
 8008446:	683b      	ldr	r3, [r7, #0]
 8008448:	68db      	ldr	r3, [r3, #12]
 800844a:	461a      	mov	r2, r3
 800844c:	f000 f91e 	bl	800868c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	2150      	movs	r1, #80	; 0x50
 8008456:	4618      	mov	r0, r3
 8008458:	f000 f977 	bl	800874a <TIM_ITRx_SetConfig>
      break;
 800845c:	e02c      	b.n	80084b8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	6818      	ldr	r0, [r3, #0]
 8008462:	683b      	ldr	r3, [r7, #0]
 8008464:	6859      	ldr	r1, [r3, #4]
 8008466:	683b      	ldr	r3, [r7, #0]
 8008468:	68db      	ldr	r3, [r3, #12]
 800846a:	461a      	mov	r2, r3
 800846c:	f000 f93d 	bl	80086ea <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	2160      	movs	r1, #96	; 0x60
 8008476:	4618      	mov	r0, r3
 8008478:	f000 f967 	bl	800874a <TIM_ITRx_SetConfig>
      break;
 800847c:	e01c      	b.n	80084b8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	6818      	ldr	r0, [r3, #0]
 8008482:	683b      	ldr	r3, [r7, #0]
 8008484:	6859      	ldr	r1, [r3, #4]
 8008486:	683b      	ldr	r3, [r7, #0]
 8008488:	68db      	ldr	r3, [r3, #12]
 800848a:	461a      	mov	r2, r3
 800848c:	f000 f8fe 	bl	800868c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	2140      	movs	r1, #64	; 0x40
 8008496:	4618      	mov	r0, r3
 8008498:	f000 f957 	bl	800874a <TIM_ITRx_SetConfig>
      break;
 800849c:	e00c      	b.n	80084b8 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681a      	ldr	r2, [r3, #0]
 80084a2:	683b      	ldr	r3, [r7, #0]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	4619      	mov	r1, r3
 80084a8:	4610      	mov	r0, r2
 80084aa:	f000 f94e 	bl	800874a <TIM_ITRx_SetConfig>
      break;
 80084ae:	e003      	b.n	80084b8 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 80084b0:	2301      	movs	r3, #1
 80084b2:	73fb      	strb	r3, [r7, #15]
      break;
 80084b4:	e000      	b.n	80084b8 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 80084b6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2201      	movs	r2, #1
 80084bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2200      	movs	r2, #0
 80084c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80084c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80084ca:	4618      	mov	r0, r3
 80084cc:	3710      	adds	r7, #16
 80084ce:	46bd      	mov	sp, r7
 80084d0:	bd80      	pop	{r7, pc}
 80084d2:	bf00      	nop
 80084d4:	00100070 	.word	0x00100070
 80084d8:	00100060 	.word	0x00100060
 80084dc:	00100050 	.word	0x00100050
 80084e0:	00100040 	.word	0x00100040
 80084e4:	00100030 	.word	0x00100030
 80084e8:	00100020 	.word	0x00100020

080084ec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80084ec:	b480      	push	{r7}
 80084ee:	b083      	sub	sp, #12
 80084f0:	af00      	add	r7, sp, #0
 80084f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80084f4:	bf00      	nop
 80084f6:	370c      	adds	r7, #12
 80084f8:	46bd      	mov	sp, r7
 80084fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fe:	4770      	bx	lr

08008500 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008500:	b480      	push	{r7}
 8008502:	b083      	sub	sp, #12
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008508:	bf00      	nop
 800850a:	370c      	adds	r7, #12
 800850c:	46bd      	mov	sp, r7
 800850e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008512:	4770      	bx	lr

08008514 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008514:	b480      	push	{r7}
 8008516:	b083      	sub	sp, #12
 8008518:	af00      	add	r7, sp, #0
 800851a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800851c:	bf00      	nop
 800851e:	370c      	adds	r7, #12
 8008520:	46bd      	mov	sp, r7
 8008522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008526:	4770      	bx	lr

08008528 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008528:	b480      	push	{r7}
 800852a:	b083      	sub	sp, #12
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008530:	bf00      	nop
 8008532:	370c      	adds	r7, #12
 8008534:	46bd      	mov	sp, r7
 8008536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853a:	4770      	bx	lr

0800853c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800853c:	b480      	push	{r7}
 800853e:	b085      	sub	sp, #20
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
 8008544:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	4a46      	ldr	r2, [pc, #280]	; (8008668 <TIM_Base_SetConfig+0x12c>)
 8008550:	4293      	cmp	r3, r2
 8008552:	d017      	beq.n	8008584 <TIM_Base_SetConfig+0x48>
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800855a:	d013      	beq.n	8008584 <TIM_Base_SetConfig+0x48>
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	4a43      	ldr	r2, [pc, #268]	; (800866c <TIM_Base_SetConfig+0x130>)
 8008560:	4293      	cmp	r3, r2
 8008562:	d00f      	beq.n	8008584 <TIM_Base_SetConfig+0x48>
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	4a42      	ldr	r2, [pc, #264]	; (8008670 <TIM_Base_SetConfig+0x134>)
 8008568:	4293      	cmp	r3, r2
 800856a:	d00b      	beq.n	8008584 <TIM_Base_SetConfig+0x48>
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	4a41      	ldr	r2, [pc, #260]	; (8008674 <TIM_Base_SetConfig+0x138>)
 8008570:	4293      	cmp	r3, r2
 8008572:	d007      	beq.n	8008584 <TIM_Base_SetConfig+0x48>
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	4a40      	ldr	r2, [pc, #256]	; (8008678 <TIM_Base_SetConfig+0x13c>)
 8008578:	4293      	cmp	r3, r2
 800857a:	d003      	beq.n	8008584 <TIM_Base_SetConfig+0x48>
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	4a3f      	ldr	r2, [pc, #252]	; (800867c <TIM_Base_SetConfig+0x140>)
 8008580:	4293      	cmp	r3, r2
 8008582:	d108      	bne.n	8008596 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800858a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	685b      	ldr	r3, [r3, #4]
 8008590:	68fa      	ldr	r2, [r7, #12]
 8008592:	4313      	orrs	r3, r2
 8008594:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	4a33      	ldr	r2, [pc, #204]	; (8008668 <TIM_Base_SetConfig+0x12c>)
 800859a:	4293      	cmp	r3, r2
 800859c:	d023      	beq.n	80085e6 <TIM_Base_SetConfig+0xaa>
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085a4:	d01f      	beq.n	80085e6 <TIM_Base_SetConfig+0xaa>
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	4a30      	ldr	r2, [pc, #192]	; (800866c <TIM_Base_SetConfig+0x130>)
 80085aa:	4293      	cmp	r3, r2
 80085ac:	d01b      	beq.n	80085e6 <TIM_Base_SetConfig+0xaa>
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	4a2f      	ldr	r2, [pc, #188]	; (8008670 <TIM_Base_SetConfig+0x134>)
 80085b2:	4293      	cmp	r3, r2
 80085b4:	d017      	beq.n	80085e6 <TIM_Base_SetConfig+0xaa>
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	4a2e      	ldr	r2, [pc, #184]	; (8008674 <TIM_Base_SetConfig+0x138>)
 80085ba:	4293      	cmp	r3, r2
 80085bc:	d013      	beq.n	80085e6 <TIM_Base_SetConfig+0xaa>
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	4a2d      	ldr	r2, [pc, #180]	; (8008678 <TIM_Base_SetConfig+0x13c>)
 80085c2:	4293      	cmp	r3, r2
 80085c4:	d00f      	beq.n	80085e6 <TIM_Base_SetConfig+0xaa>
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	4a2d      	ldr	r2, [pc, #180]	; (8008680 <TIM_Base_SetConfig+0x144>)
 80085ca:	4293      	cmp	r3, r2
 80085cc:	d00b      	beq.n	80085e6 <TIM_Base_SetConfig+0xaa>
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	4a2c      	ldr	r2, [pc, #176]	; (8008684 <TIM_Base_SetConfig+0x148>)
 80085d2:	4293      	cmp	r3, r2
 80085d4:	d007      	beq.n	80085e6 <TIM_Base_SetConfig+0xaa>
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	4a2b      	ldr	r2, [pc, #172]	; (8008688 <TIM_Base_SetConfig+0x14c>)
 80085da:	4293      	cmp	r3, r2
 80085dc:	d003      	beq.n	80085e6 <TIM_Base_SetConfig+0xaa>
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	4a26      	ldr	r2, [pc, #152]	; (800867c <TIM_Base_SetConfig+0x140>)
 80085e2:	4293      	cmp	r3, r2
 80085e4:	d108      	bne.n	80085f8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80085ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80085ee:	683b      	ldr	r3, [r7, #0]
 80085f0:	68db      	ldr	r3, [r3, #12]
 80085f2:	68fa      	ldr	r2, [r7, #12]
 80085f4:	4313      	orrs	r3, r2
 80085f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80085fe:	683b      	ldr	r3, [r7, #0]
 8008600:	695b      	ldr	r3, [r3, #20]
 8008602:	4313      	orrs	r3, r2
 8008604:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	68fa      	ldr	r2, [r7, #12]
 800860a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800860c:	683b      	ldr	r3, [r7, #0]
 800860e:	689a      	ldr	r2, [r3, #8]
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008614:	683b      	ldr	r3, [r7, #0]
 8008616:	681a      	ldr	r2, [r3, #0]
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	4a12      	ldr	r2, [pc, #72]	; (8008668 <TIM_Base_SetConfig+0x12c>)
 8008620:	4293      	cmp	r3, r2
 8008622:	d013      	beq.n	800864c <TIM_Base_SetConfig+0x110>
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	4a14      	ldr	r2, [pc, #80]	; (8008678 <TIM_Base_SetConfig+0x13c>)
 8008628:	4293      	cmp	r3, r2
 800862a:	d00f      	beq.n	800864c <TIM_Base_SetConfig+0x110>
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	4a14      	ldr	r2, [pc, #80]	; (8008680 <TIM_Base_SetConfig+0x144>)
 8008630:	4293      	cmp	r3, r2
 8008632:	d00b      	beq.n	800864c <TIM_Base_SetConfig+0x110>
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	4a13      	ldr	r2, [pc, #76]	; (8008684 <TIM_Base_SetConfig+0x148>)
 8008638:	4293      	cmp	r3, r2
 800863a:	d007      	beq.n	800864c <TIM_Base_SetConfig+0x110>
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	4a12      	ldr	r2, [pc, #72]	; (8008688 <TIM_Base_SetConfig+0x14c>)
 8008640:	4293      	cmp	r3, r2
 8008642:	d003      	beq.n	800864c <TIM_Base_SetConfig+0x110>
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	4a0d      	ldr	r2, [pc, #52]	; (800867c <TIM_Base_SetConfig+0x140>)
 8008648:	4293      	cmp	r3, r2
 800864a:	d103      	bne.n	8008654 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800864c:	683b      	ldr	r3, [r7, #0]
 800864e:	691a      	ldr	r2, [r3, #16]
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2201      	movs	r2, #1
 8008658:	615a      	str	r2, [r3, #20]
}
 800865a:	bf00      	nop
 800865c:	3714      	adds	r7, #20
 800865e:	46bd      	mov	sp, r7
 8008660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008664:	4770      	bx	lr
 8008666:	bf00      	nop
 8008668:	40012c00 	.word	0x40012c00
 800866c:	40000400 	.word	0x40000400
 8008670:	40000800 	.word	0x40000800
 8008674:	40000c00 	.word	0x40000c00
 8008678:	40013400 	.word	0x40013400
 800867c:	40015000 	.word	0x40015000
 8008680:	40014000 	.word	0x40014000
 8008684:	40014400 	.word	0x40014400
 8008688:	40014800 	.word	0x40014800

0800868c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800868c:	b480      	push	{r7}
 800868e:	b087      	sub	sp, #28
 8008690:	af00      	add	r7, sp, #0
 8008692:	60f8      	str	r0, [r7, #12]
 8008694:	60b9      	str	r1, [r7, #8]
 8008696:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	6a1b      	ldr	r3, [r3, #32]
 800869c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	6a1b      	ldr	r3, [r3, #32]
 80086a2:	f023 0201 	bic.w	r2, r3, #1
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	699b      	ldr	r3, [r3, #24]
 80086ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80086b0:	693b      	ldr	r3, [r7, #16]
 80086b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80086b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	011b      	lsls	r3, r3, #4
 80086bc:	693a      	ldr	r2, [r7, #16]
 80086be:	4313      	orrs	r3, r2
 80086c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80086c2:	697b      	ldr	r3, [r7, #20]
 80086c4:	f023 030a 	bic.w	r3, r3, #10
 80086c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80086ca:	697a      	ldr	r2, [r7, #20]
 80086cc:	68bb      	ldr	r3, [r7, #8]
 80086ce:	4313      	orrs	r3, r2
 80086d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	693a      	ldr	r2, [r7, #16]
 80086d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	697a      	ldr	r2, [r7, #20]
 80086dc:	621a      	str	r2, [r3, #32]
}
 80086de:	bf00      	nop
 80086e0:	371c      	adds	r7, #28
 80086e2:	46bd      	mov	sp, r7
 80086e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e8:	4770      	bx	lr

080086ea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80086ea:	b480      	push	{r7}
 80086ec:	b087      	sub	sp, #28
 80086ee:	af00      	add	r7, sp, #0
 80086f0:	60f8      	str	r0, [r7, #12]
 80086f2:	60b9      	str	r1, [r7, #8]
 80086f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	6a1b      	ldr	r3, [r3, #32]
 80086fa:	f023 0210 	bic.w	r2, r3, #16
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	699b      	ldr	r3, [r3, #24]
 8008706:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	6a1b      	ldr	r3, [r3, #32]
 800870c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800870e:	697b      	ldr	r3, [r7, #20]
 8008710:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008714:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	031b      	lsls	r3, r3, #12
 800871a:	697a      	ldr	r2, [r7, #20]
 800871c:	4313      	orrs	r3, r2
 800871e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008720:	693b      	ldr	r3, [r7, #16]
 8008722:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008726:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008728:	68bb      	ldr	r3, [r7, #8]
 800872a:	011b      	lsls	r3, r3, #4
 800872c:	693a      	ldr	r2, [r7, #16]
 800872e:	4313      	orrs	r3, r2
 8008730:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	697a      	ldr	r2, [r7, #20]
 8008736:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	693a      	ldr	r2, [r7, #16]
 800873c:	621a      	str	r2, [r3, #32]
}
 800873e:	bf00      	nop
 8008740:	371c      	adds	r7, #28
 8008742:	46bd      	mov	sp, r7
 8008744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008748:	4770      	bx	lr

0800874a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800874a:	b480      	push	{r7}
 800874c:	b085      	sub	sp, #20
 800874e:	af00      	add	r7, sp, #0
 8008750:	6078      	str	r0, [r7, #4]
 8008752:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	689b      	ldr	r3, [r3, #8]
 8008758:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8008760:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008764:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008766:	683a      	ldr	r2, [r7, #0]
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	4313      	orrs	r3, r2
 800876c:	f043 0307 	orr.w	r3, r3, #7
 8008770:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	68fa      	ldr	r2, [r7, #12]
 8008776:	609a      	str	r2, [r3, #8]
}
 8008778:	bf00      	nop
 800877a:	3714      	adds	r7, #20
 800877c:	46bd      	mov	sp, r7
 800877e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008782:	4770      	bx	lr

08008784 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008784:	b480      	push	{r7}
 8008786:	b087      	sub	sp, #28
 8008788:	af00      	add	r7, sp, #0
 800878a:	60f8      	str	r0, [r7, #12]
 800878c:	60b9      	str	r1, [r7, #8]
 800878e:	607a      	str	r2, [r7, #4]
 8008790:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	689b      	ldr	r3, [r3, #8]
 8008796:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008798:	697b      	ldr	r3, [r7, #20]
 800879a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800879e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80087a0:	683b      	ldr	r3, [r7, #0]
 80087a2:	021a      	lsls	r2, r3, #8
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	431a      	orrs	r2, r3
 80087a8:	68bb      	ldr	r3, [r7, #8]
 80087aa:	4313      	orrs	r3, r2
 80087ac:	697a      	ldr	r2, [r7, #20]
 80087ae:	4313      	orrs	r3, r2
 80087b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	697a      	ldr	r2, [r7, #20]
 80087b6:	609a      	str	r2, [r3, #8]
}
 80087b8:	bf00      	nop
 80087ba:	371c      	adds	r7, #28
 80087bc:	46bd      	mov	sp, r7
 80087be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c2:	4770      	bx	lr

080087c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80087c4:	b480      	push	{r7}
 80087c6:	b085      	sub	sp, #20
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
 80087cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80087d4:	2b01      	cmp	r3, #1
 80087d6:	d101      	bne.n	80087dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80087d8:	2302      	movs	r3, #2
 80087da:	e074      	b.n	80088c6 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	2201      	movs	r2, #1
 80087e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2202      	movs	r2, #2
 80087e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	685b      	ldr	r3, [r3, #4]
 80087f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	689b      	ldr	r3, [r3, #8]
 80087fa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	4a34      	ldr	r2, [pc, #208]	; (80088d4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008802:	4293      	cmp	r3, r2
 8008804:	d009      	beq.n	800881a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	4a33      	ldr	r2, [pc, #204]	; (80088d8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800880c:	4293      	cmp	r3, r2
 800880e:	d004      	beq.n	800881a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	4a31      	ldr	r2, [pc, #196]	; (80088dc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008816:	4293      	cmp	r3, r2
 8008818:	d108      	bne.n	800882c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008820:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008822:	683b      	ldr	r3, [r7, #0]
 8008824:	685b      	ldr	r3, [r3, #4]
 8008826:	68fa      	ldr	r2, [r7, #12]
 8008828:	4313      	orrs	r3, r2
 800882a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008832:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008836:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008838:	683b      	ldr	r3, [r7, #0]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	68fa      	ldr	r2, [r7, #12]
 800883e:	4313      	orrs	r3, r2
 8008840:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	68fa      	ldr	r2, [r7, #12]
 8008848:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	4a21      	ldr	r2, [pc, #132]	; (80088d4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008850:	4293      	cmp	r3, r2
 8008852:	d022      	beq.n	800889a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800885c:	d01d      	beq.n	800889a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	4a1f      	ldr	r2, [pc, #124]	; (80088e0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8008864:	4293      	cmp	r3, r2
 8008866:	d018      	beq.n	800889a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	4a1d      	ldr	r2, [pc, #116]	; (80088e4 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800886e:	4293      	cmp	r3, r2
 8008870:	d013      	beq.n	800889a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	4a1c      	ldr	r2, [pc, #112]	; (80088e8 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8008878:	4293      	cmp	r3, r2
 800887a:	d00e      	beq.n	800889a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	4a15      	ldr	r2, [pc, #84]	; (80088d8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008882:	4293      	cmp	r3, r2
 8008884:	d009      	beq.n	800889a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	4a18      	ldr	r2, [pc, #96]	; (80088ec <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800888c:	4293      	cmp	r3, r2
 800888e:	d004      	beq.n	800889a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	4a11      	ldr	r2, [pc, #68]	; (80088dc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008896:	4293      	cmp	r3, r2
 8008898:	d10c      	bne.n	80088b4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800889a:	68bb      	ldr	r3, [r7, #8]
 800889c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80088a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80088a2:	683b      	ldr	r3, [r7, #0]
 80088a4:	689b      	ldr	r3, [r3, #8]
 80088a6:	68ba      	ldr	r2, [r7, #8]
 80088a8:	4313      	orrs	r3, r2
 80088aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	68ba      	ldr	r2, [r7, #8]
 80088b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2201      	movs	r2, #1
 80088b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	2200      	movs	r2, #0
 80088c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80088c4:	2300      	movs	r3, #0
}
 80088c6:	4618      	mov	r0, r3
 80088c8:	3714      	adds	r7, #20
 80088ca:	46bd      	mov	sp, r7
 80088cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d0:	4770      	bx	lr
 80088d2:	bf00      	nop
 80088d4:	40012c00 	.word	0x40012c00
 80088d8:	40013400 	.word	0x40013400
 80088dc:	40015000 	.word	0x40015000
 80088e0:	40000400 	.word	0x40000400
 80088e4:	40000800 	.word	0x40000800
 80088e8:	40000c00 	.word	0x40000c00
 80088ec:	40014000 	.word	0x40014000

080088f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80088f0:	b480      	push	{r7}
 80088f2:	b083      	sub	sp, #12
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80088f8:	bf00      	nop
 80088fa:	370c      	adds	r7, #12
 80088fc:	46bd      	mov	sp, r7
 80088fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008902:	4770      	bx	lr

08008904 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008904:	b480      	push	{r7}
 8008906:	b083      	sub	sp, #12
 8008908:	af00      	add	r7, sp, #0
 800890a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800890c:	bf00      	nop
 800890e:	370c      	adds	r7, #12
 8008910:	46bd      	mov	sp, r7
 8008912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008916:	4770      	bx	lr

08008918 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008918:	b480      	push	{r7}
 800891a:	b083      	sub	sp, #12
 800891c:	af00      	add	r7, sp, #0
 800891e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008920:	bf00      	nop
 8008922:	370c      	adds	r7, #12
 8008924:	46bd      	mov	sp, r7
 8008926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892a:	4770      	bx	lr

0800892c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800892c:	b480      	push	{r7}
 800892e:	b083      	sub	sp, #12
 8008930:	af00      	add	r7, sp, #0
 8008932:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8008934:	bf00      	nop
 8008936:	370c      	adds	r7, #12
 8008938:	46bd      	mov	sp, r7
 800893a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893e:	4770      	bx	lr

08008940 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8008940:	b480      	push	{r7}
 8008942:	b083      	sub	sp, #12
 8008944:	af00      	add	r7, sp, #0
 8008946:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8008948:	bf00      	nop
 800894a:	370c      	adds	r7, #12
 800894c:	46bd      	mov	sp, r7
 800894e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008952:	4770      	bx	lr

08008954 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8008954:	b480      	push	{r7}
 8008956:	b083      	sub	sp, #12
 8008958:	af00      	add	r7, sp, #0
 800895a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800895c:	bf00      	nop
 800895e:	370c      	adds	r7, #12
 8008960:	46bd      	mov	sp, r7
 8008962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008966:	4770      	bx	lr

08008968 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8008968:	b480      	push	{r7}
 800896a:	b083      	sub	sp, #12
 800896c:	af00      	add	r7, sp, #0
 800896e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8008970:	bf00      	nop
 8008972:	370c      	adds	r7, #12
 8008974:	46bd      	mov	sp, r7
 8008976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897a:	4770      	bx	lr

0800897c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800897c:	b580      	push	{r7, lr}
 800897e:	b082      	sub	sp, #8
 8008980:	af00      	add	r7, sp, #0
 8008982:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	2b00      	cmp	r3, #0
 8008988:	d101      	bne.n	800898e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800898a:	2301      	movs	r3, #1
 800898c:	e042      	b.n	8008a14 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008994:	2b00      	cmp	r3, #0
 8008996:	d106      	bne.n	80089a6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	2200      	movs	r2, #0
 800899c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80089a0:	6878      	ldr	r0, [r7, #4]
 80089a2:	f7fa fbf7 	bl	8003194 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	2224      	movs	r2, #36	; 0x24
 80089aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	681a      	ldr	r2, [r3, #0]
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	f022 0201 	bic.w	r2, r2, #1
 80089bc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80089be:	6878      	ldr	r0, [r7, #4]
 80089c0:	f000 f82c 	bl	8008a1c <UART_SetConfig>
 80089c4:	4603      	mov	r3, r0
 80089c6:	2b01      	cmp	r3, #1
 80089c8:	d101      	bne.n	80089ce <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80089ca:	2301      	movs	r3, #1
 80089cc:	e022      	b.n	8008a14 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d002      	beq.n	80089dc <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80089d6:	6878      	ldr	r0, [r7, #4]
 80089d8:	f000 fb1c 	bl	8009014 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	685a      	ldr	r2, [r3, #4]
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80089ea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	689a      	ldr	r2, [r3, #8]
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80089fa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	681a      	ldr	r2, [r3, #0]
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	f042 0201 	orr.w	r2, r2, #1
 8008a0a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008a0c:	6878      	ldr	r0, [r7, #4]
 8008a0e:	f000 fba3 	bl	8009158 <UART_CheckIdleState>
 8008a12:	4603      	mov	r3, r0
}
 8008a14:	4618      	mov	r0, r3
 8008a16:	3708      	adds	r7, #8
 8008a18:	46bd      	mov	sp, r7
 8008a1a:	bd80      	pop	{r7, pc}

08008a1c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008a1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008a20:	b08c      	sub	sp, #48	; 0x30
 8008a22:	af00      	add	r7, sp, #0
 8008a24:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008a26:	2300      	movs	r3, #0
 8008a28:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008a2c:	697b      	ldr	r3, [r7, #20]
 8008a2e:	689a      	ldr	r2, [r3, #8]
 8008a30:	697b      	ldr	r3, [r7, #20]
 8008a32:	691b      	ldr	r3, [r3, #16]
 8008a34:	431a      	orrs	r2, r3
 8008a36:	697b      	ldr	r3, [r7, #20]
 8008a38:	695b      	ldr	r3, [r3, #20]
 8008a3a:	431a      	orrs	r2, r3
 8008a3c:	697b      	ldr	r3, [r7, #20]
 8008a3e:	69db      	ldr	r3, [r3, #28]
 8008a40:	4313      	orrs	r3, r2
 8008a42:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008a44:	697b      	ldr	r3, [r7, #20]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	681a      	ldr	r2, [r3, #0]
 8008a4a:	4baa      	ldr	r3, [pc, #680]	; (8008cf4 <UART_SetConfig+0x2d8>)
 8008a4c:	4013      	ands	r3, r2
 8008a4e:	697a      	ldr	r2, [r7, #20]
 8008a50:	6812      	ldr	r2, [r2, #0]
 8008a52:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008a54:	430b      	orrs	r3, r1
 8008a56:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008a58:	697b      	ldr	r3, [r7, #20]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	685b      	ldr	r3, [r3, #4]
 8008a5e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008a62:	697b      	ldr	r3, [r7, #20]
 8008a64:	68da      	ldr	r2, [r3, #12]
 8008a66:	697b      	ldr	r3, [r7, #20]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	430a      	orrs	r2, r1
 8008a6c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008a6e:	697b      	ldr	r3, [r7, #20]
 8008a70:	699b      	ldr	r3, [r3, #24]
 8008a72:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008a74:	697b      	ldr	r3, [r7, #20]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	4a9f      	ldr	r2, [pc, #636]	; (8008cf8 <UART_SetConfig+0x2dc>)
 8008a7a:	4293      	cmp	r3, r2
 8008a7c:	d004      	beq.n	8008a88 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008a7e:	697b      	ldr	r3, [r7, #20]
 8008a80:	6a1b      	ldr	r3, [r3, #32]
 8008a82:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008a84:	4313      	orrs	r3, r2
 8008a86:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008a88:	697b      	ldr	r3, [r7, #20]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	689b      	ldr	r3, [r3, #8]
 8008a8e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8008a92:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8008a96:	697a      	ldr	r2, [r7, #20]
 8008a98:	6812      	ldr	r2, [r2, #0]
 8008a9a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008a9c:	430b      	orrs	r3, r1
 8008a9e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008aa0:	697b      	ldr	r3, [r7, #20]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008aa6:	f023 010f 	bic.w	r1, r3, #15
 8008aaa:	697b      	ldr	r3, [r7, #20]
 8008aac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008aae:	697b      	ldr	r3, [r7, #20]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	430a      	orrs	r2, r1
 8008ab4:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008ab6:	697b      	ldr	r3, [r7, #20]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	4a90      	ldr	r2, [pc, #576]	; (8008cfc <UART_SetConfig+0x2e0>)
 8008abc:	4293      	cmp	r3, r2
 8008abe:	d125      	bne.n	8008b0c <UART_SetConfig+0xf0>
 8008ac0:	4b8f      	ldr	r3, [pc, #572]	; (8008d00 <UART_SetConfig+0x2e4>)
 8008ac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ac6:	f003 0303 	and.w	r3, r3, #3
 8008aca:	2b03      	cmp	r3, #3
 8008acc:	d81a      	bhi.n	8008b04 <UART_SetConfig+0xe8>
 8008ace:	a201      	add	r2, pc, #4	; (adr r2, 8008ad4 <UART_SetConfig+0xb8>)
 8008ad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ad4:	08008ae5 	.word	0x08008ae5
 8008ad8:	08008af5 	.word	0x08008af5
 8008adc:	08008aed 	.word	0x08008aed
 8008ae0:	08008afd 	.word	0x08008afd
 8008ae4:	2301      	movs	r3, #1
 8008ae6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008aea:	e116      	b.n	8008d1a <UART_SetConfig+0x2fe>
 8008aec:	2302      	movs	r3, #2
 8008aee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008af2:	e112      	b.n	8008d1a <UART_SetConfig+0x2fe>
 8008af4:	2304      	movs	r3, #4
 8008af6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008afa:	e10e      	b.n	8008d1a <UART_SetConfig+0x2fe>
 8008afc:	2308      	movs	r3, #8
 8008afe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b02:	e10a      	b.n	8008d1a <UART_SetConfig+0x2fe>
 8008b04:	2310      	movs	r3, #16
 8008b06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b0a:	e106      	b.n	8008d1a <UART_SetConfig+0x2fe>
 8008b0c:	697b      	ldr	r3, [r7, #20]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	4a7c      	ldr	r2, [pc, #496]	; (8008d04 <UART_SetConfig+0x2e8>)
 8008b12:	4293      	cmp	r3, r2
 8008b14:	d138      	bne.n	8008b88 <UART_SetConfig+0x16c>
 8008b16:	4b7a      	ldr	r3, [pc, #488]	; (8008d00 <UART_SetConfig+0x2e4>)
 8008b18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008b1c:	f003 030c 	and.w	r3, r3, #12
 8008b20:	2b0c      	cmp	r3, #12
 8008b22:	d82d      	bhi.n	8008b80 <UART_SetConfig+0x164>
 8008b24:	a201      	add	r2, pc, #4	; (adr r2, 8008b2c <UART_SetConfig+0x110>)
 8008b26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b2a:	bf00      	nop
 8008b2c:	08008b61 	.word	0x08008b61
 8008b30:	08008b81 	.word	0x08008b81
 8008b34:	08008b81 	.word	0x08008b81
 8008b38:	08008b81 	.word	0x08008b81
 8008b3c:	08008b71 	.word	0x08008b71
 8008b40:	08008b81 	.word	0x08008b81
 8008b44:	08008b81 	.word	0x08008b81
 8008b48:	08008b81 	.word	0x08008b81
 8008b4c:	08008b69 	.word	0x08008b69
 8008b50:	08008b81 	.word	0x08008b81
 8008b54:	08008b81 	.word	0x08008b81
 8008b58:	08008b81 	.word	0x08008b81
 8008b5c:	08008b79 	.word	0x08008b79
 8008b60:	2300      	movs	r3, #0
 8008b62:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b66:	e0d8      	b.n	8008d1a <UART_SetConfig+0x2fe>
 8008b68:	2302      	movs	r3, #2
 8008b6a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b6e:	e0d4      	b.n	8008d1a <UART_SetConfig+0x2fe>
 8008b70:	2304      	movs	r3, #4
 8008b72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b76:	e0d0      	b.n	8008d1a <UART_SetConfig+0x2fe>
 8008b78:	2308      	movs	r3, #8
 8008b7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b7e:	e0cc      	b.n	8008d1a <UART_SetConfig+0x2fe>
 8008b80:	2310      	movs	r3, #16
 8008b82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b86:	e0c8      	b.n	8008d1a <UART_SetConfig+0x2fe>
 8008b88:	697b      	ldr	r3, [r7, #20]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	4a5e      	ldr	r2, [pc, #376]	; (8008d08 <UART_SetConfig+0x2ec>)
 8008b8e:	4293      	cmp	r3, r2
 8008b90:	d125      	bne.n	8008bde <UART_SetConfig+0x1c2>
 8008b92:	4b5b      	ldr	r3, [pc, #364]	; (8008d00 <UART_SetConfig+0x2e4>)
 8008b94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008b98:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008b9c:	2b30      	cmp	r3, #48	; 0x30
 8008b9e:	d016      	beq.n	8008bce <UART_SetConfig+0x1b2>
 8008ba0:	2b30      	cmp	r3, #48	; 0x30
 8008ba2:	d818      	bhi.n	8008bd6 <UART_SetConfig+0x1ba>
 8008ba4:	2b20      	cmp	r3, #32
 8008ba6:	d00a      	beq.n	8008bbe <UART_SetConfig+0x1a2>
 8008ba8:	2b20      	cmp	r3, #32
 8008baa:	d814      	bhi.n	8008bd6 <UART_SetConfig+0x1ba>
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d002      	beq.n	8008bb6 <UART_SetConfig+0x19a>
 8008bb0:	2b10      	cmp	r3, #16
 8008bb2:	d008      	beq.n	8008bc6 <UART_SetConfig+0x1aa>
 8008bb4:	e00f      	b.n	8008bd6 <UART_SetConfig+0x1ba>
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008bbc:	e0ad      	b.n	8008d1a <UART_SetConfig+0x2fe>
 8008bbe:	2302      	movs	r3, #2
 8008bc0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008bc4:	e0a9      	b.n	8008d1a <UART_SetConfig+0x2fe>
 8008bc6:	2304      	movs	r3, #4
 8008bc8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008bcc:	e0a5      	b.n	8008d1a <UART_SetConfig+0x2fe>
 8008bce:	2308      	movs	r3, #8
 8008bd0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008bd4:	e0a1      	b.n	8008d1a <UART_SetConfig+0x2fe>
 8008bd6:	2310      	movs	r3, #16
 8008bd8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008bdc:	e09d      	b.n	8008d1a <UART_SetConfig+0x2fe>
 8008bde:	697b      	ldr	r3, [r7, #20]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	4a4a      	ldr	r2, [pc, #296]	; (8008d0c <UART_SetConfig+0x2f0>)
 8008be4:	4293      	cmp	r3, r2
 8008be6:	d125      	bne.n	8008c34 <UART_SetConfig+0x218>
 8008be8:	4b45      	ldr	r3, [pc, #276]	; (8008d00 <UART_SetConfig+0x2e4>)
 8008bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008bee:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008bf2:	2bc0      	cmp	r3, #192	; 0xc0
 8008bf4:	d016      	beq.n	8008c24 <UART_SetConfig+0x208>
 8008bf6:	2bc0      	cmp	r3, #192	; 0xc0
 8008bf8:	d818      	bhi.n	8008c2c <UART_SetConfig+0x210>
 8008bfa:	2b80      	cmp	r3, #128	; 0x80
 8008bfc:	d00a      	beq.n	8008c14 <UART_SetConfig+0x1f8>
 8008bfe:	2b80      	cmp	r3, #128	; 0x80
 8008c00:	d814      	bhi.n	8008c2c <UART_SetConfig+0x210>
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d002      	beq.n	8008c0c <UART_SetConfig+0x1f0>
 8008c06:	2b40      	cmp	r3, #64	; 0x40
 8008c08:	d008      	beq.n	8008c1c <UART_SetConfig+0x200>
 8008c0a:	e00f      	b.n	8008c2c <UART_SetConfig+0x210>
 8008c0c:	2300      	movs	r3, #0
 8008c0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008c12:	e082      	b.n	8008d1a <UART_SetConfig+0x2fe>
 8008c14:	2302      	movs	r3, #2
 8008c16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008c1a:	e07e      	b.n	8008d1a <UART_SetConfig+0x2fe>
 8008c1c:	2304      	movs	r3, #4
 8008c1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008c22:	e07a      	b.n	8008d1a <UART_SetConfig+0x2fe>
 8008c24:	2308      	movs	r3, #8
 8008c26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008c2a:	e076      	b.n	8008d1a <UART_SetConfig+0x2fe>
 8008c2c:	2310      	movs	r3, #16
 8008c2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008c32:	e072      	b.n	8008d1a <UART_SetConfig+0x2fe>
 8008c34:	697b      	ldr	r3, [r7, #20]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	4a35      	ldr	r2, [pc, #212]	; (8008d10 <UART_SetConfig+0x2f4>)
 8008c3a:	4293      	cmp	r3, r2
 8008c3c:	d12a      	bne.n	8008c94 <UART_SetConfig+0x278>
 8008c3e:	4b30      	ldr	r3, [pc, #192]	; (8008d00 <UART_SetConfig+0x2e4>)
 8008c40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008c44:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008c48:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008c4c:	d01a      	beq.n	8008c84 <UART_SetConfig+0x268>
 8008c4e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008c52:	d81b      	bhi.n	8008c8c <UART_SetConfig+0x270>
 8008c54:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008c58:	d00c      	beq.n	8008c74 <UART_SetConfig+0x258>
 8008c5a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008c5e:	d815      	bhi.n	8008c8c <UART_SetConfig+0x270>
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d003      	beq.n	8008c6c <UART_SetConfig+0x250>
 8008c64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008c68:	d008      	beq.n	8008c7c <UART_SetConfig+0x260>
 8008c6a:	e00f      	b.n	8008c8c <UART_SetConfig+0x270>
 8008c6c:	2300      	movs	r3, #0
 8008c6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008c72:	e052      	b.n	8008d1a <UART_SetConfig+0x2fe>
 8008c74:	2302      	movs	r3, #2
 8008c76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008c7a:	e04e      	b.n	8008d1a <UART_SetConfig+0x2fe>
 8008c7c:	2304      	movs	r3, #4
 8008c7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008c82:	e04a      	b.n	8008d1a <UART_SetConfig+0x2fe>
 8008c84:	2308      	movs	r3, #8
 8008c86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008c8a:	e046      	b.n	8008d1a <UART_SetConfig+0x2fe>
 8008c8c:	2310      	movs	r3, #16
 8008c8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008c92:	e042      	b.n	8008d1a <UART_SetConfig+0x2fe>
 8008c94:	697b      	ldr	r3, [r7, #20]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	4a17      	ldr	r2, [pc, #92]	; (8008cf8 <UART_SetConfig+0x2dc>)
 8008c9a:	4293      	cmp	r3, r2
 8008c9c:	d13a      	bne.n	8008d14 <UART_SetConfig+0x2f8>
 8008c9e:	4b18      	ldr	r3, [pc, #96]	; (8008d00 <UART_SetConfig+0x2e4>)
 8008ca0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ca4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008ca8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008cac:	d01a      	beq.n	8008ce4 <UART_SetConfig+0x2c8>
 8008cae:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008cb2:	d81b      	bhi.n	8008cec <UART_SetConfig+0x2d0>
 8008cb4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008cb8:	d00c      	beq.n	8008cd4 <UART_SetConfig+0x2b8>
 8008cba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008cbe:	d815      	bhi.n	8008cec <UART_SetConfig+0x2d0>
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d003      	beq.n	8008ccc <UART_SetConfig+0x2b0>
 8008cc4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008cc8:	d008      	beq.n	8008cdc <UART_SetConfig+0x2c0>
 8008cca:	e00f      	b.n	8008cec <UART_SetConfig+0x2d0>
 8008ccc:	2300      	movs	r3, #0
 8008cce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008cd2:	e022      	b.n	8008d1a <UART_SetConfig+0x2fe>
 8008cd4:	2302      	movs	r3, #2
 8008cd6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008cda:	e01e      	b.n	8008d1a <UART_SetConfig+0x2fe>
 8008cdc:	2304      	movs	r3, #4
 8008cde:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008ce2:	e01a      	b.n	8008d1a <UART_SetConfig+0x2fe>
 8008ce4:	2308      	movs	r3, #8
 8008ce6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008cea:	e016      	b.n	8008d1a <UART_SetConfig+0x2fe>
 8008cec:	2310      	movs	r3, #16
 8008cee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008cf2:	e012      	b.n	8008d1a <UART_SetConfig+0x2fe>
 8008cf4:	cfff69f3 	.word	0xcfff69f3
 8008cf8:	40008000 	.word	0x40008000
 8008cfc:	40013800 	.word	0x40013800
 8008d00:	40021000 	.word	0x40021000
 8008d04:	40004400 	.word	0x40004400
 8008d08:	40004800 	.word	0x40004800
 8008d0c:	40004c00 	.word	0x40004c00
 8008d10:	40005000 	.word	0x40005000
 8008d14:	2310      	movs	r3, #16
 8008d16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008d1a:	697b      	ldr	r3, [r7, #20]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	4aae      	ldr	r2, [pc, #696]	; (8008fd8 <UART_SetConfig+0x5bc>)
 8008d20:	4293      	cmp	r3, r2
 8008d22:	f040 8097 	bne.w	8008e54 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008d26:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008d2a:	2b08      	cmp	r3, #8
 8008d2c:	d823      	bhi.n	8008d76 <UART_SetConfig+0x35a>
 8008d2e:	a201      	add	r2, pc, #4	; (adr r2, 8008d34 <UART_SetConfig+0x318>)
 8008d30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d34:	08008d59 	.word	0x08008d59
 8008d38:	08008d77 	.word	0x08008d77
 8008d3c:	08008d61 	.word	0x08008d61
 8008d40:	08008d77 	.word	0x08008d77
 8008d44:	08008d67 	.word	0x08008d67
 8008d48:	08008d77 	.word	0x08008d77
 8008d4c:	08008d77 	.word	0x08008d77
 8008d50:	08008d77 	.word	0x08008d77
 8008d54:	08008d6f 	.word	0x08008d6f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008d58:	f7fe fda2 	bl	80078a0 <HAL_RCC_GetPCLK1Freq>
 8008d5c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008d5e:	e010      	b.n	8008d82 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008d60:	4b9e      	ldr	r3, [pc, #632]	; (8008fdc <UART_SetConfig+0x5c0>)
 8008d62:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008d64:	e00d      	b.n	8008d82 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008d66:	f7fe fd2d 	bl	80077c4 <HAL_RCC_GetSysClockFreq>
 8008d6a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008d6c:	e009      	b.n	8008d82 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008d6e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008d72:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008d74:	e005      	b.n	8008d82 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8008d76:	2300      	movs	r3, #0
 8008d78:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008d7a:	2301      	movs	r3, #1
 8008d7c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008d80:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	f000 8130 	beq.w	8008fea <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008d8a:	697b      	ldr	r3, [r7, #20]
 8008d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d8e:	4a94      	ldr	r2, [pc, #592]	; (8008fe0 <UART_SetConfig+0x5c4>)
 8008d90:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008d94:	461a      	mov	r2, r3
 8008d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d98:	fbb3 f3f2 	udiv	r3, r3, r2
 8008d9c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008d9e:	697b      	ldr	r3, [r7, #20]
 8008da0:	685a      	ldr	r2, [r3, #4]
 8008da2:	4613      	mov	r3, r2
 8008da4:	005b      	lsls	r3, r3, #1
 8008da6:	4413      	add	r3, r2
 8008da8:	69ba      	ldr	r2, [r7, #24]
 8008daa:	429a      	cmp	r2, r3
 8008dac:	d305      	bcc.n	8008dba <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008dae:	697b      	ldr	r3, [r7, #20]
 8008db0:	685b      	ldr	r3, [r3, #4]
 8008db2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008db4:	69ba      	ldr	r2, [r7, #24]
 8008db6:	429a      	cmp	r2, r3
 8008db8:	d903      	bls.n	8008dc2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8008dba:	2301      	movs	r3, #1
 8008dbc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008dc0:	e113      	b.n	8008fea <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dc4:	2200      	movs	r2, #0
 8008dc6:	60bb      	str	r3, [r7, #8]
 8008dc8:	60fa      	str	r2, [r7, #12]
 8008dca:	697b      	ldr	r3, [r7, #20]
 8008dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dce:	4a84      	ldr	r2, [pc, #528]	; (8008fe0 <UART_SetConfig+0x5c4>)
 8008dd0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008dd4:	b29b      	uxth	r3, r3
 8008dd6:	2200      	movs	r2, #0
 8008dd8:	603b      	str	r3, [r7, #0]
 8008dda:	607a      	str	r2, [r7, #4]
 8008ddc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008de0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008de4:	f7f7 fa18 	bl	8000218 <__aeabi_uldivmod>
 8008de8:	4602      	mov	r2, r0
 8008dea:	460b      	mov	r3, r1
 8008dec:	4610      	mov	r0, r2
 8008dee:	4619      	mov	r1, r3
 8008df0:	f04f 0200 	mov.w	r2, #0
 8008df4:	f04f 0300 	mov.w	r3, #0
 8008df8:	020b      	lsls	r3, r1, #8
 8008dfa:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008dfe:	0202      	lsls	r2, r0, #8
 8008e00:	6979      	ldr	r1, [r7, #20]
 8008e02:	6849      	ldr	r1, [r1, #4]
 8008e04:	0849      	lsrs	r1, r1, #1
 8008e06:	2000      	movs	r0, #0
 8008e08:	460c      	mov	r4, r1
 8008e0a:	4605      	mov	r5, r0
 8008e0c:	eb12 0804 	adds.w	r8, r2, r4
 8008e10:	eb43 0905 	adc.w	r9, r3, r5
 8008e14:	697b      	ldr	r3, [r7, #20]
 8008e16:	685b      	ldr	r3, [r3, #4]
 8008e18:	2200      	movs	r2, #0
 8008e1a:	469a      	mov	sl, r3
 8008e1c:	4693      	mov	fp, r2
 8008e1e:	4652      	mov	r2, sl
 8008e20:	465b      	mov	r3, fp
 8008e22:	4640      	mov	r0, r8
 8008e24:	4649      	mov	r1, r9
 8008e26:	f7f7 f9f7 	bl	8000218 <__aeabi_uldivmod>
 8008e2a:	4602      	mov	r2, r0
 8008e2c:	460b      	mov	r3, r1
 8008e2e:	4613      	mov	r3, r2
 8008e30:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008e32:	6a3b      	ldr	r3, [r7, #32]
 8008e34:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008e38:	d308      	bcc.n	8008e4c <UART_SetConfig+0x430>
 8008e3a:	6a3b      	ldr	r3, [r7, #32]
 8008e3c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008e40:	d204      	bcs.n	8008e4c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8008e42:	697b      	ldr	r3, [r7, #20]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	6a3a      	ldr	r2, [r7, #32]
 8008e48:	60da      	str	r2, [r3, #12]
 8008e4a:	e0ce      	b.n	8008fea <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8008e4c:	2301      	movs	r3, #1
 8008e4e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008e52:	e0ca      	b.n	8008fea <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008e54:	697b      	ldr	r3, [r7, #20]
 8008e56:	69db      	ldr	r3, [r3, #28]
 8008e58:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008e5c:	d166      	bne.n	8008f2c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8008e5e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008e62:	2b08      	cmp	r3, #8
 8008e64:	d827      	bhi.n	8008eb6 <UART_SetConfig+0x49a>
 8008e66:	a201      	add	r2, pc, #4	; (adr r2, 8008e6c <UART_SetConfig+0x450>)
 8008e68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e6c:	08008e91 	.word	0x08008e91
 8008e70:	08008e99 	.word	0x08008e99
 8008e74:	08008ea1 	.word	0x08008ea1
 8008e78:	08008eb7 	.word	0x08008eb7
 8008e7c:	08008ea7 	.word	0x08008ea7
 8008e80:	08008eb7 	.word	0x08008eb7
 8008e84:	08008eb7 	.word	0x08008eb7
 8008e88:	08008eb7 	.word	0x08008eb7
 8008e8c:	08008eaf 	.word	0x08008eaf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008e90:	f7fe fd06 	bl	80078a0 <HAL_RCC_GetPCLK1Freq>
 8008e94:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008e96:	e014      	b.n	8008ec2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008e98:	f7fe fd18 	bl	80078cc <HAL_RCC_GetPCLK2Freq>
 8008e9c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008e9e:	e010      	b.n	8008ec2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008ea0:	4b4e      	ldr	r3, [pc, #312]	; (8008fdc <UART_SetConfig+0x5c0>)
 8008ea2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008ea4:	e00d      	b.n	8008ec2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008ea6:	f7fe fc8d 	bl	80077c4 <HAL_RCC_GetSysClockFreq>
 8008eaa:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008eac:	e009      	b.n	8008ec2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008eae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008eb2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008eb4:	e005      	b.n	8008ec2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8008eb6:	2300      	movs	r3, #0
 8008eb8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008eba:	2301      	movs	r3, #1
 8008ebc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008ec0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	f000 8090 	beq.w	8008fea <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008eca:	697b      	ldr	r3, [r7, #20]
 8008ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ece:	4a44      	ldr	r2, [pc, #272]	; (8008fe0 <UART_SetConfig+0x5c4>)
 8008ed0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008ed4:	461a      	mov	r2, r3
 8008ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ed8:	fbb3 f3f2 	udiv	r3, r3, r2
 8008edc:	005a      	lsls	r2, r3, #1
 8008ede:	697b      	ldr	r3, [r7, #20]
 8008ee0:	685b      	ldr	r3, [r3, #4]
 8008ee2:	085b      	lsrs	r3, r3, #1
 8008ee4:	441a      	add	r2, r3
 8008ee6:	697b      	ldr	r3, [r7, #20]
 8008ee8:	685b      	ldr	r3, [r3, #4]
 8008eea:	fbb2 f3f3 	udiv	r3, r2, r3
 8008eee:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008ef0:	6a3b      	ldr	r3, [r7, #32]
 8008ef2:	2b0f      	cmp	r3, #15
 8008ef4:	d916      	bls.n	8008f24 <UART_SetConfig+0x508>
 8008ef6:	6a3b      	ldr	r3, [r7, #32]
 8008ef8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008efc:	d212      	bcs.n	8008f24 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008efe:	6a3b      	ldr	r3, [r7, #32]
 8008f00:	b29b      	uxth	r3, r3
 8008f02:	f023 030f 	bic.w	r3, r3, #15
 8008f06:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008f08:	6a3b      	ldr	r3, [r7, #32]
 8008f0a:	085b      	lsrs	r3, r3, #1
 8008f0c:	b29b      	uxth	r3, r3
 8008f0e:	f003 0307 	and.w	r3, r3, #7
 8008f12:	b29a      	uxth	r2, r3
 8008f14:	8bfb      	ldrh	r3, [r7, #30]
 8008f16:	4313      	orrs	r3, r2
 8008f18:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008f1a:	697b      	ldr	r3, [r7, #20]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	8bfa      	ldrh	r2, [r7, #30]
 8008f20:	60da      	str	r2, [r3, #12]
 8008f22:	e062      	b.n	8008fea <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8008f24:	2301      	movs	r3, #1
 8008f26:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008f2a:	e05e      	b.n	8008fea <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008f2c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008f30:	2b08      	cmp	r3, #8
 8008f32:	d828      	bhi.n	8008f86 <UART_SetConfig+0x56a>
 8008f34:	a201      	add	r2, pc, #4	; (adr r2, 8008f3c <UART_SetConfig+0x520>)
 8008f36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f3a:	bf00      	nop
 8008f3c:	08008f61 	.word	0x08008f61
 8008f40:	08008f69 	.word	0x08008f69
 8008f44:	08008f71 	.word	0x08008f71
 8008f48:	08008f87 	.word	0x08008f87
 8008f4c:	08008f77 	.word	0x08008f77
 8008f50:	08008f87 	.word	0x08008f87
 8008f54:	08008f87 	.word	0x08008f87
 8008f58:	08008f87 	.word	0x08008f87
 8008f5c:	08008f7f 	.word	0x08008f7f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008f60:	f7fe fc9e 	bl	80078a0 <HAL_RCC_GetPCLK1Freq>
 8008f64:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008f66:	e014      	b.n	8008f92 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008f68:	f7fe fcb0 	bl	80078cc <HAL_RCC_GetPCLK2Freq>
 8008f6c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008f6e:	e010      	b.n	8008f92 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008f70:	4b1a      	ldr	r3, [pc, #104]	; (8008fdc <UART_SetConfig+0x5c0>)
 8008f72:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008f74:	e00d      	b.n	8008f92 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008f76:	f7fe fc25 	bl	80077c4 <HAL_RCC_GetSysClockFreq>
 8008f7a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008f7c:	e009      	b.n	8008f92 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008f7e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008f82:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008f84:	e005      	b.n	8008f92 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8008f86:	2300      	movs	r3, #0
 8008f88:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008f8a:	2301      	movs	r3, #1
 8008f8c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008f90:	bf00      	nop
    }

    if (pclk != 0U)
 8008f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d028      	beq.n	8008fea <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008f98:	697b      	ldr	r3, [r7, #20]
 8008f9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f9c:	4a10      	ldr	r2, [pc, #64]	; (8008fe0 <UART_SetConfig+0x5c4>)
 8008f9e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008fa2:	461a      	mov	r2, r3
 8008fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fa6:	fbb3 f2f2 	udiv	r2, r3, r2
 8008faa:	697b      	ldr	r3, [r7, #20]
 8008fac:	685b      	ldr	r3, [r3, #4]
 8008fae:	085b      	lsrs	r3, r3, #1
 8008fb0:	441a      	add	r2, r3
 8008fb2:	697b      	ldr	r3, [r7, #20]
 8008fb4:	685b      	ldr	r3, [r3, #4]
 8008fb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fba:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008fbc:	6a3b      	ldr	r3, [r7, #32]
 8008fbe:	2b0f      	cmp	r3, #15
 8008fc0:	d910      	bls.n	8008fe4 <UART_SetConfig+0x5c8>
 8008fc2:	6a3b      	ldr	r3, [r7, #32]
 8008fc4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008fc8:	d20c      	bcs.n	8008fe4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008fca:	6a3b      	ldr	r3, [r7, #32]
 8008fcc:	b29a      	uxth	r2, r3
 8008fce:	697b      	ldr	r3, [r7, #20]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	60da      	str	r2, [r3, #12]
 8008fd4:	e009      	b.n	8008fea <UART_SetConfig+0x5ce>
 8008fd6:	bf00      	nop
 8008fd8:	40008000 	.word	0x40008000
 8008fdc:	00f42400 	.word	0x00f42400
 8008fe0:	080097d0 	.word	0x080097d0
      }
      else
      {
        ret = HAL_ERROR;
 8008fe4:	2301      	movs	r3, #1
 8008fe6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008fea:	697b      	ldr	r3, [r7, #20]
 8008fec:	2201      	movs	r2, #1
 8008fee:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8008ff2:	697b      	ldr	r3, [r7, #20]
 8008ff4:	2201      	movs	r2, #1
 8008ff6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008ffa:	697b      	ldr	r3, [r7, #20]
 8008ffc:	2200      	movs	r2, #0
 8008ffe:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8009000:	697b      	ldr	r3, [r7, #20]
 8009002:	2200      	movs	r2, #0
 8009004:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8009006:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800900a:	4618      	mov	r0, r3
 800900c:	3730      	adds	r7, #48	; 0x30
 800900e:	46bd      	mov	sp, r7
 8009010:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08009014 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009014:	b480      	push	{r7}
 8009016:	b083      	sub	sp, #12
 8009018:	af00      	add	r7, sp, #0
 800901a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009020:	f003 0301 	and.w	r3, r3, #1
 8009024:	2b00      	cmp	r3, #0
 8009026:	d00a      	beq.n	800903e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	685b      	ldr	r3, [r3, #4]
 800902e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	430a      	orrs	r2, r1
 800903c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009042:	f003 0302 	and.w	r3, r3, #2
 8009046:	2b00      	cmp	r3, #0
 8009048:	d00a      	beq.n	8009060 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	685b      	ldr	r3, [r3, #4]
 8009050:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	430a      	orrs	r2, r1
 800905e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009064:	f003 0304 	and.w	r3, r3, #4
 8009068:	2b00      	cmp	r3, #0
 800906a:	d00a      	beq.n	8009082 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	685b      	ldr	r3, [r3, #4]
 8009072:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	430a      	orrs	r2, r1
 8009080:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009086:	f003 0308 	and.w	r3, r3, #8
 800908a:	2b00      	cmp	r3, #0
 800908c:	d00a      	beq.n	80090a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	685b      	ldr	r3, [r3, #4]
 8009094:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	430a      	orrs	r2, r1
 80090a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090a8:	f003 0310 	and.w	r3, r3, #16
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d00a      	beq.n	80090c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	689b      	ldr	r3, [r3, #8]
 80090b6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	430a      	orrs	r2, r1
 80090c4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090ca:	f003 0320 	and.w	r3, r3, #32
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d00a      	beq.n	80090e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	689b      	ldr	r3, [r3, #8]
 80090d8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	430a      	orrs	r2, r1
 80090e6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d01a      	beq.n	800912a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	685b      	ldr	r3, [r3, #4]
 80090fa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	430a      	orrs	r2, r1
 8009108:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800910e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009112:	d10a      	bne.n	800912a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	685b      	ldr	r3, [r3, #4]
 800911a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	430a      	orrs	r2, r1
 8009128:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800912e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009132:	2b00      	cmp	r3, #0
 8009134:	d00a      	beq.n	800914c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	685b      	ldr	r3, [r3, #4]
 800913c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	430a      	orrs	r2, r1
 800914a:	605a      	str	r2, [r3, #4]
  }
}
 800914c:	bf00      	nop
 800914e:	370c      	adds	r7, #12
 8009150:	46bd      	mov	sp, r7
 8009152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009156:	4770      	bx	lr

08009158 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009158:	b580      	push	{r7, lr}
 800915a:	b086      	sub	sp, #24
 800915c:	af02      	add	r7, sp, #8
 800915e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	2200      	movs	r2, #0
 8009164:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009168:	f7fa f950 	bl	800340c <HAL_GetTick>
 800916c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	f003 0308 	and.w	r3, r3, #8
 8009178:	2b08      	cmp	r3, #8
 800917a:	d10e      	bne.n	800919a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800917c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009180:	9300      	str	r3, [sp, #0]
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	2200      	movs	r2, #0
 8009186:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800918a:	6878      	ldr	r0, [r7, #4]
 800918c:	f000 f82f 	bl	80091ee <UART_WaitOnFlagUntilTimeout>
 8009190:	4603      	mov	r3, r0
 8009192:	2b00      	cmp	r3, #0
 8009194:	d001      	beq.n	800919a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009196:	2303      	movs	r3, #3
 8009198:	e025      	b.n	80091e6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	f003 0304 	and.w	r3, r3, #4
 80091a4:	2b04      	cmp	r3, #4
 80091a6:	d10e      	bne.n	80091c6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80091a8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80091ac:	9300      	str	r3, [sp, #0]
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	2200      	movs	r2, #0
 80091b2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80091b6:	6878      	ldr	r0, [r7, #4]
 80091b8:	f000 f819 	bl	80091ee <UART_WaitOnFlagUntilTimeout>
 80091bc:	4603      	mov	r3, r0
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d001      	beq.n	80091c6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80091c2:	2303      	movs	r3, #3
 80091c4:	e00f      	b.n	80091e6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	2220      	movs	r2, #32
 80091ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	2220      	movs	r2, #32
 80091d2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	2200      	movs	r2, #0
 80091da:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	2200      	movs	r2, #0
 80091e0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80091e4:	2300      	movs	r3, #0
}
 80091e6:	4618      	mov	r0, r3
 80091e8:	3710      	adds	r7, #16
 80091ea:	46bd      	mov	sp, r7
 80091ec:	bd80      	pop	{r7, pc}

080091ee <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80091ee:	b580      	push	{r7, lr}
 80091f0:	b09c      	sub	sp, #112	; 0x70
 80091f2:	af00      	add	r7, sp, #0
 80091f4:	60f8      	str	r0, [r7, #12]
 80091f6:	60b9      	str	r1, [r7, #8]
 80091f8:	603b      	str	r3, [r7, #0]
 80091fa:	4613      	mov	r3, r2
 80091fc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80091fe:	e0a9      	b.n	8009354 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009200:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009202:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009206:	f000 80a5 	beq.w	8009354 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800920a:	f7fa f8ff 	bl	800340c <HAL_GetTick>
 800920e:	4602      	mov	r2, r0
 8009210:	683b      	ldr	r3, [r7, #0]
 8009212:	1ad3      	subs	r3, r2, r3
 8009214:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8009216:	429a      	cmp	r2, r3
 8009218:	d302      	bcc.n	8009220 <UART_WaitOnFlagUntilTimeout+0x32>
 800921a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800921c:	2b00      	cmp	r3, #0
 800921e:	d140      	bne.n	80092a2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009226:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009228:	e853 3f00 	ldrex	r3, [r3]
 800922c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800922e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009230:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009234:	667b      	str	r3, [r7, #100]	; 0x64
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	461a      	mov	r2, r3
 800923c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800923e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009240:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009242:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009244:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009246:	e841 2300 	strex	r3, r2, [r1]
 800924a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800924c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800924e:	2b00      	cmp	r3, #0
 8009250:	d1e6      	bne.n	8009220 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	3308      	adds	r3, #8
 8009258:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800925a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800925c:	e853 3f00 	ldrex	r3, [r3]
 8009260:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009262:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009264:	f023 0301 	bic.w	r3, r3, #1
 8009268:	663b      	str	r3, [r7, #96]	; 0x60
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	3308      	adds	r3, #8
 8009270:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009272:	64ba      	str	r2, [r7, #72]	; 0x48
 8009274:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009276:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009278:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800927a:	e841 2300 	strex	r3, r2, [r1]
 800927e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8009280:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009282:	2b00      	cmp	r3, #0
 8009284:	d1e5      	bne.n	8009252 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	2220      	movs	r2, #32
 800928a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	2220      	movs	r2, #32
 8009292:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	2200      	movs	r2, #0
 800929a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800929e:	2303      	movs	r3, #3
 80092a0:	e069      	b.n	8009376 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	f003 0304 	and.w	r3, r3, #4
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d051      	beq.n	8009354 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	69db      	ldr	r3, [r3, #28]
 80092b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80092ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80092be:	d149      	bne.n	8009354 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80092c8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092d2:	e853 3f00 	ldrex	r3, [r3]
 80092d6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80092d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092da:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80092de:	66fb      	str	r3, [r7, #108]	; 0x6c
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	461a      	mov	r2, r3
 80092e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80092e8:	637b      	str	r3, [r7, #52]	; 0x34
 80092ea:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092ec:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80092ee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80092f0:	e841 2300 	strex	r3, r2, [r1]
 80092f4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80092f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d1e6      	bne.n	80092ca <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	3308      	adds	r3, #8
 8009302:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009304:	697b      	ldr	r3, [r7, #20]
 8009306:	e853 3f00 	ldrex	r3, [r3]
 800930a:	613b      	str	r3, [r7, #16]
   return(result);
 800930c:	693b      	ldr	r3, [r7, #16]
 800930e:	f023 0301 	bic.w	r3, r3, #1
 8009312:	66bb      	str	r3, [r7, #104]	; 0x68
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	3308      	adds	r3, #8
 800931a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800931c:	623a      	str	r2, [r7, #32]
 800931e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009320:	69f9      	ldr	r1, [r7, #28]
 8009322:	6a3a      	ldr	r2, [r7, #32]
 8009324:	e841 2300 	strex	r3, r2, [r1]
 8009328:	61bb      	str	r3, [r7, #24]
   return(result);
 800932a:	69bb      	ldr	r3, [r7, #24]
 800932c:	2b00      	cmp	r3, #0
 800932e:	d1e5      	bne.n	80092fc <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	2220      	movs	r2, #32
 8009334:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	2220      	movs	r2, #32
 800933c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	2220      	movs	r2, #32
 8009344:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	2200      	movs	r2, #0
 800934c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8009350:	2303      	movs	r3, #3
 8009352:	e010      	b.n	8009376 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	69da      	ldr	r2, [r3, #28]
 800935a:	68bb      	ldr	r3, [r7, #8]
 800935c:	4013      	ands	r3, r2
 800935e:	68ba      	ldr	r2, [r7, #8]
 8009360:	429a      	cmp	r2, r3
 8009362:	bf0c      	ite	eq
 8009364:	2301      	moveq	r3, #1
 8009366:	2300      	movne	r3, #0
 8009368:	b2db      	uxtb	r3, r3
 800936a:	461a      	mov	r2, r3
 800936c:	79fb      	ldrb	r3, [r7, #7]
 800936e:	429a      	cmp	r2, r3
 8009370:	f43f af46 	beq.w	8009200 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009374:	2300      	movs	r3, #0
}
 8009376:	4618      	mov	r0, r3
 8009378:	3770      	adds	r7, #112	; 0x70
 800937a:	46bd      	mov	sp, r7
 800937c:	bd80      	pop	{r7, pc}

0800937e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800937e:	b480      	push	{r7}
 8009380:	b085      	sub	sp, #20
 8009382:	af00      	add	r7, sp, #0
 8009384:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800938c:	2b01      	cmp	r3, #1
 800938e:	d101      	bne.n	8009394 <HAL_UARTEx_DisableFifoMode+0x16>
 8009390:	2302      	movs	r3, #2
 8009392:	e027      	b.n	80093e4 <HAL_UARTEx_DisableFifoMode+0x66>
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	2201      	movs	r2, #1
 8009398:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	2224      	movs	r2, #36	; 0x24
 80093a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	681a      	ldr	r2, [r3, #0]
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	f022 0201 	bic.w	r2, r2, #1
 80093ba:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80093c2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	2200      	movs	r2, #0
 80093c8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	68fa      	ldr	r2, [r7, #12]
 80093d0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	2220      	movs	r2, #32
 80093d6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	2200      	movs	r2, #0
 80093de:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80093e2:	2300      	movs	r3, #0
}
 80093e4:	4618      	mov	r0, r3
 80093e6:	3714      	adds	r7, #20
 80093e8:	46bd      	mov	sp, r7
 80093ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ee:	4770      	bx	lr

080093f0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80093f0:	b580      	push	{r7, lr}
 80093f2:	b084      	sub	sp, #16
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	6078      	str	r0, [r7, #4]
 80093f8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009400:	2b01      	cmp	r3, #1
 8009402:	d101      	bne.n	8009408 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009404:	2302      	movs	r3, #2
 8009406:	e02d      	b.n	8009464 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	2201      	movs	r2, #1
 800940c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	2224      	movs	r2, #36	; 0x24
 8009414:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	681a      	ldr	r2, [r3, #0]
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	f022 0201 	bic.w	r2, r2, #1
 800942e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	689b      	ldr	r3, [r3, #8]
 8009436:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	683a      	ldr	r2, [r7, #0]
 8009440:	430a      	orrs	r2, r1
 8009442:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009444:	6878      	ldr	r0, [r7, #4]
 8009446:	f000 f84f 	bl	80094e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	68fa      	ldr	r2, [r7, #12]
 8009450:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	2220      	movs	r2, #32
 8009456:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	2200      	movs	r2, #0
 800945e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009462:	2300      	movs	r3, #0
}
 8009464:	4618      	mov	r0, r3
 8009466:	3710      	adds	r7, #16
 8009468:	46bd      	mov	sp, r7
 800946a:	bd80      	pop	{r7, pc}

0800946c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800946c:	b580      	push	{r7, lr}
 800946e:	b084      	sub	sp, #16
 8009470:	af00      	add	r7, sp, #0
 8009472:	6078      	str	r0, [r7, #4]
 8009474:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800947c:	2b01      	cmp	r3, #1
 800947e:	d101      	bne.n	8009484 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009480:	2302      	movs	r3, #2
 8009482:	e02d      	b.n	80094e0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	2201      	movs	r2, #1
 8009488:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	2224      	movs	r2, #36	; 0x24
 8009490:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	681a      	ldr	r2, [r3, #0]
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	f022 0201 	bic.w	r2, r2, #1
 80094aa:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	689b      	ldr	r3, [r3, #8]
 80094b2:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	683a      	ldr	r2, [r7, #0]
 80094bc:	430a      	orrs	r2, r1
 80094be:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80094c0:	6878      	ldr	r0, [r7, #4]
 80094c2:	f000 f811 	bl	80094e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	68fa      	ldr	r2, [r7, #12]
 80094cc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	2220      	movs	r2, #32
 80094d2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	2200      	movs	r2, #0
 80094da:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80094de:	2300      	movs	r3, #0
}
 80094e0:	4618      	mov	r0, r3
 80094e2:	3710      	adds	r7, #16
 80094e4:	46bd      	mov	sp, r7
 80094e6:	bd80      	pop	{r7, pc}

080094e8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80094e8:	b480      	push	{r7}
 80094ea:	b085      	sub	sp, #20
 80094ec:	af00      	add	r7, sp, #0
 80094ee:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d108      	bne.n	800950a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	2201      	movs	r2, #1
 80094fc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	2201      	movs	r2, #1
 8009504:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009508:	e031      	b.n	800956e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800950a:	2308      	movs	r3, #8
 800950c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800950e:	2308      	movs	r3, #8
 8009510:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	689b      	ldr	r3, [r3, #8]
 8009518:	0e5b      	lsrs	r3, r3, #25
 800951a:	b2db      	uxtb	r3, r3
 800951c:	f003 0307 	and.w	r3, r3, #7
 8009520:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	689b      	ldr	r3, [r3, #8]
 8009528:	0f5b      	lsrs	r3, r3, #29
 800952a:	b2db      	uxtb	r3, r3
 800952c:	f003 0307 	and.w	r3, r3, #7
 8009530:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009532:	7bbb      	ldrb	r3, [r7, #14]
 8009534:	7b3a      	ldrb	r2, [r7, #12]
 8009536:	4911      	ldr	r1, [pc, #68]	; (800957c <UARTEx_SetNbDataToProcess+0x94>)
 8009538:	5c8a      	ldrb	r2, [r1, r2]
 800953a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800953e:	7b3a      	ldrb	r2, [r7, #12]
 8009540:	490f      	ldr	r1, [pc, #60]	; (8009580 <UARTEx_SetNbDataToProcess+0x98>)
 8009542:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009544:	fb93 f3f2 	sdiv	r3, r3, r2
 8009548:	b29a      	uxth	r2, r3
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009550:	7bfb      	ldrb	r3, [r7, #15]
 8009552:	7b7a      	ldrb	r2, [r7, #13]
 8009554:	4909      	ldr	r1, [pc, #36]	; (800957c <UARTEx_SetNbDataToProcess+0x94>)
 8009556:	5c8a      	ldrb	r2, [r1, r2]
 8009558:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800955c:	7b7a      	ldrb	r2, [r7, #13]
 800955e:	4908      	ldr	r1, [pc, #32]	; (8009580 <UARTEx_SetNbDataToProcess+0x98>)
 8009560:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009562:	fb93 f3f2 	sdiv	r3, r3, r2
 8009566:	b29a      	uxth	r2, r3
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800956e:	bf00      	nop
 8009570:	3714      	adds	r7, #20
 8009572:	46bd      	mov	sp, r7
 8009574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009578:	4770      	bx	lr
 800957a:	bf00      	nop
 800957c:	080097e8 	.word	0x080097e8
 8009580:	080097f0 	.word	0x080097f0

08009584 <malloc>:
 8009584:	4b02      	ldr	r3, [pc, #8]	; (8009590 <malloc+0xc>)
 8009586:	4601      	mov	r1, r0
 8009588:	6818      	ldr	r0, [r3, #0]
 800958a:	f000 b823 	b.w	80095d4 <_malloc_r>
 800958e:	bf00      	nop
 8009590:	20000058 	.word	0x20000058

08009594 <sbrk_aligned>:
 8009594:	b570      	push	{r4, r5, r6, lr}
 8009596:	4e0e      	ldr	r6, [pc, #56]	; (80095d0 <sbrk_aligned+0x3c>)
 8009598:	460c      	mov	r4, r1
 800959a:	6831      	ldr	r1, [r6, #0]
 800959c:	4605      	mov	r5, r0
 800959e:	b911      	cbnz	r1, 80095a6 <sbrk_aligned+0x12>
 80095a0:	f000 f8ac 	bl	80096fc <_sbrk_r>
 80095a4:	6030      	str	r0, [r6, #0]
 80095a6:	4621      	mov	r1, r4
 80095a8:	4628      	mov	r0, r5
 80095aa:	f000 f8a7 	bl	80096fc <_sbrk_r>
 80095ae:	1c43      	adds	r3, r0, #1
 80095b0:	d00a      	beq.n	80095c8 <sbrk_aligned+0x34>
 80095b2:	1cc4      	adds	r4, r0, #3
 80095b4:	f024 0403 	bic.w	r4, r4, #3
 80095b8:	42a0      	cmp	r0, r4
 80095ba:	d007      	beq.n	80095cc <sbrk_aligned+0x38>
 80095bc:	1a21      	subs	r1, r4, r0
 80095be:	4628      	mov	r0, r5
 80095c0:	f000 f89c 	bl	80096fc <_sbrk_r>
 80095c4:	3001      	adds	r0, #1
 80095c6:	d101      	bne.n	80095cc <sbrk_aligned+0x38>
 80095c8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80095cc:	4620      	mov	r0, r4
 80095ce:	bd70      	pop	{r4, r5, r6, pc}
 80095d0:	20000560 	.word	0x20000560

080095d4 <_malloc_r>:
 80095d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80095d8:	1ccd      	adds	r5, r1, #3
 80095da:	f025 0503 	bic.w	r5, r5, #3
 80095de:	3508      	adds	r5, #8
 80095e0:	2d0c      	cmp	r5, #12
 80095e2:	bf38      	it	cc
 80095e4:	250c      	movcc	r5, #12
 80095e6:	2d00      	cmp	r5, #0
 80095e8:	4607      	mov	r7, r0
 80095ea:	db01      	blt.n	80095f0 <_malloc_r+0x1c>
 80095ec:	42a9      	cmp	r1, r5
 80095ee:	d905      	bls.n	80095fc <_malloc_r+0x28>
 80095f0:	230c      	movs	r3, #12
 80095f2:	603b      	str	r3, [r7, #0]
 80095f4:	2600      	movs	r6, #0
 80095f6:	4630      	mov	r0, r6
 80095f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80095fc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80096d0 <_malloc_r+0xfc>
 8009600:	f000 f868 	bl	80096d4 <__malloc_lock>
 8009604:	f8d8 3000 	ldr.w	r3, [r8]
 8009608:	461c      	mov	r4, r3
 800960a:	bb5c      	cbnz	r4, 8009664 <_malloc_r+0x90>
 800960c:	4629      	mov	r1, r5
 800960e:	4638      	mov	r0, r7
 8009610:	f7ff ffc0 	bl	8009594 <sbrk_aligned>
 8009614:	1c43      	adds	r3, r0, #1
 8009616:	4604      	mov	r4, r0
 8009618:	d155      	bne.n	80096c6 <_malloc_r+0xf2>
 800961a:	f8d8 4000 	ldr.w	r4, [r8]
 800961e:	4626      	mov	r6, r4
 8009620:	2e00      	cmp	r6, #0
 8009622:	d145      	bne.n	80096b0 <_malloc_r+0xdc>
 8009624:	2c00      	cmp	r4, #0
 8009626:	d048      	beq.n	80096ba <_malloc_r+0xe6>
 8009628:	6823      	ldr	r3, [r4, #0]
 800962a:	4631      	mov	r1, r6
 800962c:	4638      	mov	r0, r7
 800962e:	eb04 0903 	add.w	r9, r4, r3
 8009632:	f000 f863 	bl	80096fc <_sbrk_r>
 8009636:	4581      	cmp	r9, r0
 8009638:	d13f      	bne.n	80096ba <_malloc_r+0xe6>
 800963a:	6821      	ldr	r1, [r4, #0]
 800963c:	1a6d      	subs	r5, r5, r1
 800963e:	4629      	mov	r1, r5
 8009640:	4638      	mov	r0, r7
 8009642:	f7ff ffa7 	bl	8009594 <sbrk_aligned>
 8009646:	3001      	adds	r0, #1
 8009648:	d037      	beq.n	80096ba <_malloc_r+0xe6>
 800964a:	6823      	ldr	r3, [r4, #0]
 800964c:	442b      	add	r3, r5
 800964e:	6023      	str	r3, [r4, #0]
 8009650:	f8d8 3000 	ldr.w	r3, [r8]
 8009654:	2b00      	cmp	r3, #0
 8009656:	d038      	beq.n	80096ca <_malloc_r+0xf6>
 8009658:	685a      	ldr	r2, [r3, #4]
 800965a:	42a2      	cmp	r2, r4
 800965c:	d12b      	bne.n	80096b6 <_malloc_r+0xe2>
 800965e:	2200      	movs	r2, #0
 8009660:	605a      	str	r2, [r3, #4]
 8009662:	e00f      	b.n	8009684 <_malloc_r+0xb0>
 8009664:	6822      	ldr	r2, [r4, #0]
 8009666:	1b52      	subs	r2, r2, r5
 8009668:	d41f      	bmi.n	80096aa <_malloc_r+0xd6>
 800966a:	2a0b      	cmp	r2, #11
 800966c:	d917      	bls.n	800969e <_malloc_r+0xca>
 800966e:	1961      	adds	r1, r4, r5
 8009670:	42a3      	cmp	r3, r4
 8009672:	6025      	str	r5, [r4, #0]
 8009674:	bf18      	it	ne
 8009676:	6059      	strne	r1, [r3, #4]
 8009678:	6863      	ldr	r3, [r4, #4]
 800967a:	bf08      	it	eq
 800967c:	f8c8 1000 	streq.w	r1, [r8]
 8009680:	5162      	str	r2, [r4, r5]
 8009682:	604b      	str	r3, [r1, #4]
 8009684:	4638      	mov	r0, r7
 8009686:	f104 060b 	add.w	r6, r4, #11
 800968a:	f000 f829 	bl	80096e0 <__malloc_unlock>
 800968e:	f026 0607 	bic.w	r6, r6, #7
 8009692:	1d23      	adds	r3, r4, #4
 8009694:	1af2      	subs	r2, r6, r3
 8009696:	d0ae      	beq.n	80095f6 <_malloc_r+0x22>
 8009698:	1b9b      	subs	r3, r3, r6
 800969a:	50a3      	str	r3, [r4, r2]
 800969c:	e7ab      	b.n	80095f6 <_malloc_r+0x22>
 800969e:	42a3      	cmp	r3, r4
 80096a0:	6862      	ldr	r2, [r4, #4]
 80096a2:	d1dd      	bne.n	8009660 <_malloc_r+0x8c>
 80096a4:	f8c8 2000 	str.w	r2, [r8]
 80096a8:	e7ec      	b.n	8009684 <_malloc_r+0xb0>
 80096aa:	4623      	mov	r3, r4
 80096ac:	6864      	ldr	r4, [r4, #4]
 80096ae:	e7ac      	b.n	800960a <_malloc_r+0x36>
 80096b0:	4634      	mov	r4, r6
 80096b2:	6876      	ldr	r6, [r6, #4]
 80096b4:	e7b4      	b.n	8009620 <_malloc_r+0x4c>
 80096b6:	4613      	mov	r3, r2
 80096b8:	e7cc      	b.n	8009654 <_malloc_r+0x80>
 80096ba:	230c      	movs	r3, #12
 80096bc:	603b      	str	r3, [r7, #0]
 80096be:	4638      	mov	r0, r7
 80096c0:	f000 f80e 	bl	80096e0 <__malloc_unlock>
 80096c4:	e797      	b.n	80095f6 <_malloc_r+0x22>
 80096c6:	6025      	str	r5, [r4, #0]
 80096c8:	e7dc      	b.n	8009684 <_malloc_r+0xb0>
 80096ca:	605b      	str	r3, [r3, #4]
 80096cc:	deff      	udf	#255	; 0xff
 80096ce:	bf00      	nop
 80096d0:	2000055c 	.word	0x2000055c

080096d4 <__malloc_lock>:
 80096d4:	4801      	ldr	r0, [pc, #4]	; (80096dc <__malloc_lock+0x8>)
 80096d6:	f000 b84b 	b.w	8009770 <__retarget_lock_acquire_recursive>
 80096da:	bf00      	nop
 80096dc:	200006a0 	.word	0x200006a0

080096e0 <__malloc_unlock>:
 80096e0:	4801      	ldr	r0, [pc, #4]	; (80096e8 <__malloc_unlock+0x8>)
 80096e2:	f000 b846 	b.w	8009772 <__retarget_lock_release_recursive>
 80096e6:	bf00      	nop
 80096e8:	200006a0 	.word	0x200006a0

080096ec <memset>:
 80096ec:	4402      	add	r2, r0
 80096ee:	4603      	mov	r3, r0
 80096f0:	4293      	cmp	r3, r2
 80096f2:	d100      	bne.n	80096f6 <memset+0xa>
 80096f4:	4770      	bx	lr
 80096f6:	f803 1b01 	strb.w	r1, [r3], #1
 80096fa:	e7f9      	b.n	80096f0 <memset+0x4>

080096fc <_sbrk_r>:
 80096fc:	b538      	push	{r3, r4, r5, lr}
 80096fe:	4d06      	ldr	r5, [pc, #24]	; (8009718 <_sbrk_r+0x1c>)
 8009700:	2300      	movs	r3, #0
 8009702:	4604      	mov	r4, r0
 8009704:	4608      	mov	r0, r1
 8009706:	602b      	str	r3, [r5, #0]
 8009708:	f7f9 fbee 	bl	8002ee8 <_sbrk>
 800970c:	1c43      	adds	r3, r0, #1
 800970e:	d102      	bne.n	8009716 <_sbrk_r+0x1a>
 8009710:	682b      	ldr	r3, [r5, #0]
 8009712:	b103      	cbz	r3, 8009716 <_sbrk_r+0x1a>
 8009714:	6023      	str	r3, [r4, #0]
 8009716:	bd38      	pop	{r3, r4, r5, pc}
 8009718:	2000069c 	.word	0x2000069c

0800971c <__errno>:
 800971c:	4b01      	ldr	r3, [pc, #4]	; (8009724 <__errno+0x8>)
 800971e:	6818      	ldr	r0, [r3, #0]
 8009720:	4770      	bx	lr
 8009722:	bf00      	nop
 8009724:	20000058 	.word	0x20000058

08009728 <__libc_init_array>:
 8009728:	b570      	push	{r4, r5, r6, lr}
 800972a:	4d0d      	ldr	r5, [pc, #52]	; (8009760 <__libc_init_array+0x38>)
 800972c:	4c0d      	ldr	r4, [pc, #52]	; (8009764 <__libc_init_array+0x3c>)
 800972e:	1b64      	subs	r4, r4, r5
 8009730:	10a4      	asrs	r4, r4, #2
 8009732:	2600      	movs	r6, #0
 8009734:	42a6      	cmp	r6, r4
 8009736:	d109      	bne.n	800974c <__libc_init_array+0x24>
 8009738:	4d0b      	ldr	r5, [pc, #44]	; (8009768 <__libc_init_array+0x40>)
 800973a:	4c0c      	ldr	r4, [pc, #48]	; (800976c <__libc_init_array+0x44>)
 800973c:	f000 f828 	bl	8009790 <_init>
 8009740:	1b64      	subs	r4, r4, r5
 8009742:	10a4      	asrs	r4, r4, #2
 8009744:	2600      	movs	r6, #0
 8009746:	42a6      	cmp	r6, r4
 8009748:	d105      	bne.n	8009756 <__libc_init_array+0x2e>
 800974a:	bd70      	pop	{r4, r5, r6, pc}
 800974c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009750:	4798      	blx	r3
 8009752:	3601      	adds	r6, #1
 8009754:	e7ee      	b.n	8009734 <__libc_init_array+0xc>
 8009756:	f855 3b04 	ldr.w	r3, [r5], #4
 800975a:	4798      	blx	r3
 800975c:	3601      	adds	r6, #1
 800975e:	e7f2      	b.n	8009746 <__libc_init_array+0x1e>
 8009760:	08009800 	.word	0x08009800
 8009764:	08009800 	.word	0x08009800
 8009768:	08009800 	.word	0x08009800
 800976c:	08009804 	.word	0x08009804

08009770 <__retarget_lock_acquire_recursive>:
 8009770:	4770      	bx	lr

08009772 <__retarget_lock_release_recursive>:
 8009772:	4770      	bx	lr

08009774 <memcpy>:
 8009774:	440a      	add	r2, r1
 8009776:	4291      	cmp	r1, r2
 8009778:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800977c:	d100      	bne.n	8009780 <memcpy+0xc>
 800977e:	4770      	bx	lr
 8009780:	b510      	push	{r4, lr}
 8009782:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009786:	f803 4f01 	strb.w	r4, [r3, #1]!
 800978a:	4291      	cmp	r1, r2
 800978c:	d1f9      	bne.n	8009782 <memcpy+0xe>
 800978e:	bd10      	pop	{r4, pc}

08009790 <_init>:
 8009790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009792:	bf00      	nop
 8009794:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009796:	bc08      	pop	{r3}
 8009798:	469e      	mov	lr, r3
 800979a:	4770      	bx	lr

0800979c <_fini>:
 800979c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800979e:	bf00      	nop
 80097a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097a2:	bc08      	pop	{r3}
 80097a4:	469e      	mov	lr, r3
 80097a6:	4770      	bx	lr
