Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Feb 22 05:09:14 2019
| Host         : H370HD3 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file top_zedboard_timing_summary_routed.rpt -pb top_zedboard_timing_summary_routed.pb -rpx top_zedboard_timing_summary_routed.rpx -warn_on_violation
| Design       : top_zedboard
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.159        0.000                      0                 4541        0.056        0.000                      0                 4541        4.020        0.000                       0                  1487  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.159        0.000                      0                 3080        0.056        0.000                      0                 3080        4.020        0.000                       0                  1487  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      2.513        0.000                      0                 1461        0.568        0.000                      0                 1461  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.690ns  (logic 3.121ns (35.917%)  route 5.569ns (64.083%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 15.167 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.831     5.594    u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X4Y6          RAMB36E1                                     r  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     8.048 r  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=259, routed)         4.839    12.886    u_top_core/u_register_file/douta[0]
    SLICE_X111Y60        LUT6 (Prop_lut6_I4_O)        0.124    13.010 r  u_top_core/u_register_file/buffer_reg[19]_i_11__0/O
                         net (fo=1, routed)           0.000    13.010    u_top_core/u_register_file/buffer_reg[19]_i_11__0_n_0
    SLICE_X111Y60        MUXF7 (Prop_muxf7_I1_O)      0.245    13.255 r  u_top_core/u_register_file/buffer_reg_reg[19]_i_4__0/O
                         net (fo=1, routed)           0.730    13.985    u_top_core/u_register_file/buffer_reg_reg[19]_i_4__0_n_0
    SLICE_X109Y57        LUT6 (Prop_lut6_I3_O)        0.298    14.283 r  u_top_core/u_register_file/buffer_reg[19]_i_1__1/O
                         net (fo=1, routed)           0.000    14.283    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[31]_9[19]
    SLICE_X109Y57        FDCE                                         r  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.685    15.167    u_top_core/u_instruction_decode/u_o5/clk_IBUF_BUFG
    SLICE_X109Y57        FDCE                                         r  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[19]/C
                         clock pessimism              0.280    15.447    
                         clock uncertainty           -0.035    15.412    
    SLICE_X109Y57        FDCE (Setup_fdce_C_D)        0.031    15.443    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         15.443    
                         arrival time                         -14.283    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.357ns  (required time - arrival time)
  Source:                 u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 3.114ns (36.662%)  route 5.380ns (63.338%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.831     5.594    u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X4Y6          RAMB36E1                                     r  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     8.048 r  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=259, routed)         4.344    12.392    u_top_core/u_register_file/douta[0]
    SLICE_X105Y51        LUT6 (Prop_lut6_I4_O)        0.124    12.516 r  u_top_core/u_register_file/buffer_reg[14]_i_10__0/O
                         net (fo=1, routed)           0.000    12.516    u_top_core/u_register_file/buffer_reg[14]_i_10__0_n_0
    SLICE_X105Y51        MUXF7 (Prop_muxf7_I0_O)      0.238    12.754 r  u_top_core/u_register_file/buffer_reg_reg[14]_i_4__0/O
                         net (fo=1, routed)           1.035    13.790    u_top_core/u_register_file/buffer_reg_reg[14]_i_4__0_n_0
    SLICE_X106Y51        LUT6 (Prop_lut6_I3_O)        0.298    14.088 r  u_top_core/u_register_file/buffer_reg[14]_i_1__1/O
                         net (fo=1, routed)           0.000    14.088    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[31]_9[14]
    SLICE_X106Y51        FDCE                                         r  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.687    15.169    u_top_core/u_instruction_decode/u_o5/clk_IBUF_BUFG
    SLICE_X106Y51        FDCE                                         r  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[14]/C
                         clock pessimism              0.280    15.449    
                         clock uncertainty           -0.035    15.414    
    SLICE_X106Y51        FDCE (Setup_fdce_C_D)        0.031    15.445    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.445    
                         arrival time                         -14.088    
  -------------------------------------------------------------------
                         slack                                  1.357    

Slack (MET) :             1.414ns  (required time - arrival time)
  Source:                 u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.408ns  (logic 3.117ns (37.071%)  route 5.291ns (62.929%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.831     5.594    u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X4Y6          RAMB36E1                                     r  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     8.048 r  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=259, routed)         4.248    12.296    u_top_core/u_register_file/douta[0]
    SLICE_X98Y62         LUT6 (Prop_lut6_I4_O)        0.124    12.420 r  u_top_core/u_register_file/buffer_reg[23]_i_10__0/O
                         net (fo=1, routed)           0.000    12.420    u_top_core/u_register_file/buffer_reg[23]_i_10__0_n_0
    SLICE_X98Y62         MUXF7 (Prop_muxf7_I0_O)      0.241    12.661 r  u_top_core/u_register_file/buffer_reg_reg[23]_i_4__0/O
                         net (fo=1, routed)           1.043    13.704    u_top_core/u_register_file/buffer_reg_reg[23]_i_4__0_n_0
    SLICE_X100Y58        LUT6 (Prop_lut6_I3_O)        0.298    14.002 r  u_top_core/u_register_file/buffer_reg[23]_i_1__1/O
                         net (fo=1, routed)           0.000    14.002    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[31]_9[23]
    SLICE_X100Y58        FDCE                                         r  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.610    15.092    u_top_core/u_instruction_decode/u_o5/clk_IBUF_BUFG
    SLICE_X100Y58        FDCE                                         r  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[23]/C
                         clock pessimism              0.280    15.372    
                         clock uncertainty           -0.035    15.337    
    SLICE_X100Y58        FDCE (Setup_fdce_C_D)        0.079    15.416    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         15.416    
                         arrival time                         -14.002    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.440ns  (required time - arrival time)
  Source:                 u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.456ns  (logic 3.114ns (36.827%)  route 5.342ns (63.173%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.166ns = ( 15.166 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.831     5.594    u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X4Y6          RAMB36E1                                     r  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     8.048 r  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=259, routed)         4.838    12.886    u_top_core/u_register_file/douta[0]
    SLICE_X110Y59        LUT5 (Prop_lut5_I3_O)        0.124    13.010 r  u_top_core/u_register_file/buffer_reg[25]_i_12__0/O
                         net (fo=1, routed)           0.000    13.010    u_top_core/u_register_file/buffer_reg[25]_i_12__0_n_0
    SLICE_X110Y59        MUXF7 (Prop_muxf7_I0_O)      0.238    13.248 r  u_top_core/u_register_file/buffer_reg_reg[25]_i_5__0/O
                         net (fo=1, routed)           0.503    13.752    u_top_core/u_register_file/buffer_reg_reg[25]_i_5__0_n_0
    SLICE_X108Y59        LUT6 (Prop_lut6_I5_O)        0.298    14.050 r  u_top_core/u_register_file/buffer_reg[25]_i_1__1/O
                         net (fo=1, routed)           0.000    14.050    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[31]_9[25]
    SLICE_X108Y59        FDCE                                         r  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.684    15.166    u_top_core/u_instruction_decode/u_o5/clk_IBUF_BUFG
    SLICE_X108Y59        FDCE                                         r  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[25]/C
                         clock pessimism              0.280    15.446    
                         clock uncertainty           -0.035    15.411    
    SLICE_X108Y59        FDCE (Setup_fdce_C_D)        0.079    15.490    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         15.490    
                         arrival time                         -14.050    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.369ns  (logic 3.123ns (37.314%)  route 5.246ns (62.686%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.831     5.594    u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X4Y6          RAMB36E1                                     r  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     8.048 r  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=258, routed)         4.291    12.339    u_top_core/u_register_file/douta[1]
    SLICE_X102Y56        LUT6 (Prop_lut6_I2_O)        0.124    12.463 r  u_top_core/u_register_file/buffer_reg[31]_i_7/O
                         net (fo=1, routed)           0.000    12.463    u_top_core/u_register_file/buffer_reg[31]_i_7_n_0
    SLICE_X102Y56        MUXF7 (Prop_muxf7_I1_O)      0.247    12.710 r  u_top_core/u_register_file/buffer_reg_reg[31]_i_2__0/O
                         net (fo=1, routed)           0.955    13.665    u_top_core/u_register_file/buffer_reg_reg[31]_i_2__0_n_0
    SLICE_X102Y57        LUT6 (Prop_lut6_I0_O)        0.298    13.963 r  u_top_core/u_register_file/buffer_reg[31]_i_1__1/O
                         net (fo=1, routed)           0.000    13.963    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[31]_9[31]
    SLICE_X102Y57        FDCE                                         r  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.611    15.093    u_top_core/u_instruction_decode/u_o5/clk_IBUF_BUFG
    SLICE_X102Y57        FDCE                                         r  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[31]/C
                         clock pessimism              0.280    15.373    
                         clock uncertainty           -0.035    15.338    
    SLICE_X102Y57        FDCE (Setup_fdce_C_D)        0.081    15.419    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         15.419    
                         arrival time                         -13.963    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.432ns  (logic 3.117ns (36.965%)  route 5.315ns (63.035%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns = ( 15.168 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.831     5.594    u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X4Y6          RAMB36E1                                     r  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     8.048 r  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=259, routed)         4.855    12.902    u_top_core/u_register_file/douta[0]
    SLICE_X108Y56        LUT5 (Prop_lut5_I3_O)        0.124    13.026 r  u_top_core/u_register_file/buffer_reg[26]_i_12__0/O
                         net (fo=1, routed)           0.000    13.026    u_top_core/u_register_file/buffer_reg[26]_i_12__0_n_0
    SLICE_X108Y56        MUXF7 (Prop_muxf7_I0_O)      0.241    13.267 r  u_top_core/u_register_file/buffer_reg_reg[26]_i_5__0/O
                         net (fo=1, routed)           0.461    13.728    u_top_core/u_register_file/buffer_reg_reg[26]_i_5__0_n_0
    SLICE_X108Y53        LUT6 (Prop_lut6_I5_O)        0.298    14.026 r  u_top_core/u_register_file/buffer_reg[26]_i_1__1/O
                         net (fo=1, routed)           0.000    14.026    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[31]_9[26]
    SLICE_X108Y53        FDCE                                         r  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.686    15.168    u_top_core/u_instruction_decode/u_o5/clk_IBUF_BUFG
    SLICE_X108Y53        FDCE                                         r  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[26]/C
                         clock pessimism              0.280    15.448    
                         clock uncertainty           -0.035    15.413    
    SLICE_X108Y53        FDCE (Setup_fdce_C_D)        0.079    15.492    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                         -14.026    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.346ns  (logic 3.089ns (37.012%)  route 5.257ns (62.988%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.831     5.594    u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X4Y6          RAMB36E1                                     r  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     8.048 r  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=258, routed)         4.312    12.360    u_top_core/u_register_file/douta[1]
    SLICE_X98Y54         LUT6 (Prop_lut6_I2_O)        0.124    12.484 r  u_top_core/u_register_file/buffer_reg[22]_i_11__0/O
                         net (fo=1, routed)           0.000    12.484    u_top_core/u_register_file/buffer_reg[22]_i_11__0_n_0
    SLICE_X98Y54         MUXF7 (Prop_muxf7_I1_O)      0.214    12.698 r  u_top_core/u_register_file/buffer_reg_reg[22]_i_4__0/O
                         net (fo=1, routed)           0.945    13.643    u_top_core/u_register_file/buffer_reg_reg[22]_i_4__0_n_0
    SLICE_X96Y55         LUT6 (Prop_lut6_I3_O)        0.297    13.940 r  u_top_core/u_register_file/buffer_reg[22]_i_1__1/O
                         net (fo=1, routed)           0.000    13.940    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[31]_9[22]
    SLICE_X96Y55         FDCE                                         r  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.611    15.093    u_top_core/u_instruction_decode/u_o5/clk_IBUF_BUFG
    SLICE_X96Y55         FDCE                                         r  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[22]/C
                         clock pessimism              0.280    15.373    
                         clock uncertainty           -0.035    15.338    
    SLICE_X96Y55         FDCE (Setup_fdce_C_D)        0.081    15.419    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         15.419    
                         arrival time                         -13.940    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.553ns  (required time - arrival time)
  Source:                 u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.213ns  (logic 3.570ns (43.469%)  route 4.643ns (56.531%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.602ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.839     5.602    u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X5Y7          RAMB36E1                                     r  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     8.056 f  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=19, routed)          1.273     9.328    u_inst_memory/inst_data[5]
    SLICE_X97Y38         LUT3 (Prop_lut3_I2_O)        0.150     9.478 r  u_inst_memory/buffer_reg[31]_i_13/O
                         net (fo=7, routed)           0.803    10.281    u_inst_memory/buffer_reg[31]_i_13_n_0
    SLICE_X101Y42        LUT6 (Prop_lut6_I4_O)        0.326    10.607 r  u_inst_memory/buffer_reg[31]_i_18/O
                         net (fo=128, routed)         1.484    12.091    u_top_core/u_register_file/rs1sel[1]
    SLICE_X107Y61        LUT6 (Prop_lut6_I2_O)        0.124    12.215 r  u_top_core/u_register_file/buffer_reg[21]_i_11/O
                         net (fo=1, routed)           0.000    12.215    u_top_core/u_register_file/buffer_reg[21]_i_11_n_0
    SLICE_X107Y61        MUXF7 (Prop_muxf7_I1_O)      0.217    12.432 r  u_top_core/u_register_file/buffer_reg_reg[21]_i_4/O
                         net (fo=1, routed)           1.084    13.516    u_top_core/u_register_file/buffer_reg_reg[21]_i_4_n_0
    SLICE_X105Y56        LUT6 (Prop_lut6_I3_O)        0.299    13.815 r  u_top_core/u_register_file/buffer_reg[21]_i_1__0/O
                         net (fo=1, routed)           0.000    13.815    u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[31]_6[21]
    SLICE_X105Y56        FDCE                                         r  u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.612    15.094    u_top_core/u_instruction_decode/u_o4/clk_IBUF_BUFG
    SLICE_X105Y56        FDCE                                         r  u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[21]/C
                         clock pessimism              0.280    15.374    
                         clock uncertainty           -0.035    15.339    
    SLICE_X105Y56        FDCE (Setup_fdce_C_D)        0.029    15.368    u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                         -13.815    
  -------------------------------------------------------------------
                         slack                                  1.553    

Slack (MET) :             1.561ns  (required time - arrival time)
  Source:                 u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.337ns  (logic 3.114ns (37.354%)  route 5.223ns (62.646%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.166ns = ( 15.166 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.831     5.594    u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X4Y6          RAMB36E1                                     r  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     8.048 r  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=259, routed)         4.628    12.676    u_top_core/u_register_file/douta[0]
    SLICE_X109Y60        LUT6 (Prop_lut6_I4_O)        0.124    12.800 r  u_top_core/u_register_file/buffer_reg[24]_i_8__0/O
                         net (fo=1, routed)           0.000    12.800    u_top_core/u_register_file/buffer_reg[24]_i_8__0_n_0
    SLICE_X109Y60        MUXF7 (Prop_muxf7_I0_O)      0.238    13.038 r  u_top_core/u_register_file/buffer_reg_reg[24]_i_3__0/O
                         net (fo=1, routed)           0.595    13.632    u_top_core/u_register_file/buffer_reg_reg[24]_i_3__0_n_0
    SLICE_X108Y59        LUT6 (Prop_lut6_I1_O)        0.298    13.930 r  u_top_core/u_register_file/buffer_reg[24]_i_1__1/O
                         net (fo=1, routed)           0.000    13.930    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[31]_9[24]
    SLICE_X108Y59        FDCE                                         r  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.684    15.166    u_top_core/u_instruction_decode/u_o5/clk_IBUF_BUFG
    SLICE_X108Y59        FDCE                                         r  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[24]/C
                         clock pessimism              0.280    15.446    
                         clock uncertainty           -0.035    15.411    
    SLICE_X108Y59        FDCE (Setup_fdce_C_D)        0.081    15.492    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                         -13.930    
  -------------------------------------------------------------------
                         slack                                  1.561    

Slack (MET) :             1.633ns  (required time - arrival time)
  Source:                 u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.190ns  (logic 3.114ns (38.022%)  route 5.076ns (61.978%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.831     5.594    u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X4Y6          RAMB36E1                                     r  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     8.048 r  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=258, routed)         4.220    12.268    u_top_core/u_register_file/douta[1]
    SLICE_X99Y54         LUT6 (Prop_lut6_I2_O)        0.124    12.392 r  u_top_core/u_register_file/buffer_reg[27]_i_6__0/O
                         net (fo=1, routed)           0.000    12.392    u_top_core/u_register_file/buffer_reg[27]_i_6__0_n_0
    SLICE_X99Y54         MUXF7 (Prop_muxf7_I0_O)      0.238    12.630 r  u_top_core/u_register_file/buffer_reg_reg[27]_i_2__0/O
                         net (fo=1, routed)           0.856    13.486    u_top_core/u_register_file/buffer_reg_reg[27]_i_2__0_n_0
    SLICE_X96Y55         LUT6 (Prop_lut6_I0_O)        0.298    13.784 r  u_top_core/u_register_file/buffer_reg[27]_i_1__1/O
                         net (fo=1, routed)           0.000    13.784    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[31]_9[27]
    SLICE_X96Y55         FDCE                                         r  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.611    15.093    u_top_core/u_instruction_decode/u_o5/clk_IBUF_BUFG
    SLICE_X96Y55         FDCE                                         r  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[27]/C
                         clock pessimism              0.280    15.373    
                         clock uncertainty           -0.035    15.338    
    SLICE_X96Y55         FDCE (Setup_fdce_C_D)        0.079    15.417    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         15.417    
                         arrival time                         -13.784    
  -------------------------------------------------------------------
                         slack                                  1.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_top_core/u_top_execute/latch_execute_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_data_memory/U_ram/genblk1[1].RAM_reg_3/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.610     1.557    u_top_core/u_top_execute/clk_IBUF_BUFG
    SLICE_X90Y45         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y45         FDCE (Prop_fdce_C_Q)         0.164     1.721 r  u_top_core/u_top_execute/latch_execute_reg[31]/Q
                         net (fo=1, routed)           0.107     1.828    u_data_memory/U_ram/Q[26]
    RAMB36_X4Y9          RAMB36E1                                     r  u_data_memory/U_ram/genblk1[1].RAM_reg_3/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.922     2.117    u_data_memory/U_ram/clk_IBUF_BUFG
    RAMB36_X4Y9          RAMB36E1                                     r  u_data_memory/U_ram/genblk1[1].RAM_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.616    
    RAMB36_X4Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.771    u_data_memory/U_ram/genblk1[1].RAM_reg_3
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_top_core/u_top_execute/latch_execute_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_data_memory/U_ram/genblk1[1].RAM_reg_3/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.610     1.557    u_top_core/u_top_execute/clk_IBUF_BUFG
    SLICE_X90Y45         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y45         FDCE (Prop_fdce_C_Q)         0.164     1.721 r  u_top_core/u_top_execute/latch_execute_reg[33]/Q
                         net (fo=1, routed)           0.107     1.828    u_data_memory/U_ram/Q[28]
    RAMB36_X4Y9          RAMB36E1                                     r  u_data_memory/U_ram/genblk1[1].RAM_reg_3/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.922     2.117    u_data_memory/U_ram/clk_IBUF_BUFG
    RAMB36_X4Y9          RAMB36E1                                     r  u_data_memory/U_ram/genblk1[1].RAM_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.616    
    RAMB36_X4Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     1.771    u_data_memory/U_ram/genblk1[1].RAM_reg_3
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_top_core/u_top_execute/latch_execute_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_data_memory/U_ram/genblk1[1].RAM_reg_2/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.429%)  route 0.163ns (53.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.613     1.560    u_top_core/u_top_execute/clk_IBUF_BUFG
    SLICE_X105Y48        FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y48        FDCE (Prop_fdce_C_Q)         0.141     1.701 r  u_top_core/u_top_execute/latch_execute_reg[24]/Q
                         net (fo=1, routed)           0.163     1.864    u_data_memory/U_ram/Q[19]
    RAMB36_X5Y9          RAMB36E1                                     r  u_data_memory/U_ram/genblk1[1].RAM_reg_2/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.925     2.120    u_data_memory/U_ram/clk_IBUF_BUFG
    RAMB36_X5Y9          RAMB36E1                                     r  u_data_memory/U_ram/genblk1[1].RAM_reg_2/CLKARDCLK
                         clock pessimism             -0.501     1.618    
    RAMB36_X5Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155     1.773    u_data_memory/U_ram/genblk1[1].RAM_reg_2
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_top_core/u_top_execute/latch_execute_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_data_memory/U_ram/genblk1[1].RAM_reg_3/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.361%)  route 0.184ns (56.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.611     1.558    u_top_core/u_top_execute/clk_IBUF_BUFG
    SLICE_X93Y47         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y47         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  u_top_core/u_top_execute/latch_execute_reg[35]/Q
                         net (fo=1, routed)           0.184     1.883    u_data_memory/U_ram/Q[30]
    RAMB36_X4Y9          RAMB36E1                                     r  u_data_memory/U_ram/genblk1[1].RAM_reg_3/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.922     2.117    u_data_memory/U_ram/clk_IBUF_BUFG
    RAMB36_X4Y9          RAMB36E1                                     r  u_data_memory/U_ram/genblk1[1].RAM_reg_3/CLKARDCLK
                         clock pessimism             -0.480     1.636    
    RAMB36_X4Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     1.791    u_data_memory/U_ram/genblk1[1].RAM_reg_3
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_top_core/u_top_fetch/program_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_top_fetch/latch_fetch_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.892%)  route 0.247ns (60.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.609     1.556    u_top_core/u_top_fetch/clk_IBUF_BUFG
    SLICE_X90Y50         FDCE                                         r  u_top_core/u_top_fetch/program_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y50         FDCE (Prop_fdce_C_Q)         0.164     1.720 r  u_top_core/u_top_fetch/program_counter_reg[25]/Q
                         net (fo=2, routed)           0.247     1.967    u_top_core/u_top_fetch/D[56]
    SLICE_X88Y48         FDCE                                         r  u_top_core/u_top_fetch/latch_fetch_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.857     2.051    u_top_core/u_top_fetch/clk_IBUF_BUFG
    SLICE_X88Y48         FDCE                                         r  u_top_core/u_top_fetch/latch_fetch_reg[57]/C
                         clock pessimism             -0.247     1.804    
    SLICE_X88Y48         FDCE (Hold_fdce_C_D)         0.071     1.875    u_top_core/u_top_fetch/latch_fetch_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_top_core/u_top_execute/latch_execute_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_data_memory/U_ram/genblk1[1].RAM_reg_0/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.787%)  route 0.167ns (54.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.608     1.555    u_top_core/u_top_execute/clk_IBUF_BUFG
    SLICE_X91Y38         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y38         FDCE (Prop_fdce_C_Q)         0.141     1.696 r  u_top_core/u_top_execute/latch_execute_reg[11]/Q
                         net (fo=1, routed)           0.167     1.863    u_data_memory/U_ram/Q[6]
    RAMB36_X4Y7          RAMB36E1                                     r  u_data_memory/U_ram/genblk1[1].RAM_reg_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.919     2.114    u_data_memory/U_ram/clk_IBUF_BUFG
    RAMB36_X4Y7          RAMB36E1                                     r  u_data_memory/U_ram/genblk1[1].RAM_reg_0/CLKARDCLK
                         clock pessimism             -0.500     1.613    
    RAMB36_X4Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     1.768    u_data_memory/U_ram/genblk1[1].RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_top_core/u_top_execute/latch_execute_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.525%)  route 0.298ns (64.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.586     1.533    u_top_core/u_top_execute/clk_IBUF_BUFG
    SLICE_X86Y50         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDCE (Prop_fdce_C_Q)         0.164     1.697 r  u_top_core/u_top_execute/latch_execute_reg[69]/Q
                         net (fo=1, routed)           0.298     1.995    u_top_core/u_top_memoryaccess/Q[33]
    SLICE_X91Y48         FDCE                                         r  u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.880     2.074    u_top_core/u_top_memoryaccess/clk_IBUF_BUFG
    SLICE_X91Y48         FDCE                                         r  u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[37]/C
                         clock pessimism             -0.247     1.827    
    SLICE_X91Y48         FDCE (Hold_fdce_C_D)         0.070     1.897    u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_top_core/u_statemachine/FSM_onehot_current_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_top_execute/latch_execute_reg[103]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.974%)  route 0.193ns (54.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.609     1.556    u_top_core/u_statemachine/clk_IBUF_BUFG
    SLICE_X92Y51         FDCE                                         r  u_top_core/u_statemachine/FSM_onehot_current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y51         FDCE (Prop_fdce_C_Q)         0.164     1.720 r  u_top_core/u_statemachine/FSM_onehot_current_reg[3]/Q
                         net (fo=110, routed)         0.193     1.913    u_top_core/u_top_execute/latch_execute_reg[111]_0[0]
    SLICE_X94Y49         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[103]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.882     2.076    u_top_core/u_top_execute/clk_IBUF_BUFG
    SLICE_X94Y49         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[103]/C
                         clock pessimism             -0.247     1.829    
    SLICE_X94Y49         FDCE (Hold_fdce_C_CE)       -0.016     1.813    u_top_core/u_top_execute/latch_execute_reg[103]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_top_core/u_statemachine/FSM_onehot_current_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_top_execute/latch_execute_reg[104]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.974%)  route 0.193ns (54.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.609     1.556    u_top_core/u_statemachine/clk_IBUF_BUFG
    SLICE_X92Y51         FDCE                                         r  u_top_core/u_statemachine/FSM_onehot_current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y51         FDCE (Prop_fdce_C_Q)         0.164     1.720 r  u_top_core/u_statemachine/FSM_onehot_current_reg[3]/Q
                         net (fo=110, routed)         0.193     1.913    u_top_core/u_top_execute/latch_execute_reg[111]_0[0]
    SLICE_X94Y49         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[104]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.882     2.076    u_top_core/u_top_execute/clk_IBUF_BUFG
    SLICE_X94Y49         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[104]/C
                         clock pessimism             -0.247     1.829    
    SLICE_X94Y49         FDCE (Hold_fdce_C_CE)       -0.016     1.813    u_top_core/u_top_execute/latch_execute_reg[104]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_top_execute/latch_execute_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.458%)  route 0.286ns (63.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.610     1.557    u_top_core/u_instruction_decode/u_o5/clk_IBUF_BUFG
    SLICE_X104Y53        FDCE                                         r  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y53        FDCE (Prop_fdce_C_Q)         0.164     1.721 r  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[20]/Q
                         net (fo=8, routed)           0.286     2.007    u_top_core/u_top_execute/D[25]
    SLICE_X105Y48        FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.883     2.077    u_top_core/u_top_execute/clk_IBUF_BUFG
    SLICE_X105Y48        FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[25]/C
                         clock pessimism             -0.247     1.830    
    SLICE_X105Y48        FDCE (Hold_fdce_C_D)         0.075     1.905    u_top_core/u_top_execute/latch_execute_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y8    u_data_memory/U_ram/genblk1[1].RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y9    u_data_memory/U_ram/genblk1[1].RAM_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y9    u_data_memory/U_ram/genblk1[1].RAM_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y7    u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y7    u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y8    u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y8    u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y6    u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y6    u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y6    u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X92Y55   u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X92Y55   u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X97Y61   u_top_core/u_register_file/x16/data_reg[23]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X94Y61   u_top_core/u_register_file/x16/data_reg[29]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X95Y61   u_top_core/u_register_file/x17/data_reg[23]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X95Y61   u_top_core/u_register_file/x17/data_reg[29]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X96Y61   u_top_core/u_register_file/x12/data_reg[23]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X96Y61   u_top_core/u_register_file/x12/data_reg[30]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X108Y53  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X100Y52  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[15]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X92Y55   u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X92Y55   u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X90Y63   cnt_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X90Y64   cnt_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X90Y64   cnt_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X90Y64   cnt_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X91Y64   cnt_reg[4]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X90Y64   cnt_reg[5]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X91Y64   cnt_reg[6]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X91Y64   cnt_reg[7]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.568ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x14/data_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.960ns  (logic 0.773ns (11.107%)  route 6.187ns (88.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.548ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.786     5.548    clk_IBUF_BUFG
    SLICE_X92Y56         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y56         FDRE (Prop_fdre_C_Q)         0.478     6.026 r  rst_n_reg/Q
                         net (fo=14, routed)          0.984     7.011    u_top_core/u_register_file/x14/data_reg[31]_0
    SLICE_X97Y54         LUT1 (Prop_lut1_I0_O)        0.295     7.306 f  u_top_core/u_register_file/x14/data[28]_i_1/O
                         net (fo=128, routed)         5.202    12.508    u_top_core/u_register_file/x14/rst_n_reg
    SLICE_X111Y46        FDCE                                         f  u_top_core/u_register_file/x14/data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.699    15.182    u_top_core/u_register_file/x14/clk_IBUF_BUFG
    SLICE_X111Y46        FDCE                                         r  u_top_core/u_register_file/x14/data_reg[3]/C
                         clock pessimism              0.280    15.462    
                         clock uncertainty           -0.035    15.426    
    SLICE_X111Y46        FDCE (Recov_fdce_C_CLR)     -0.405    15.021    u_top_core/u_register_file/x14/data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -12.508    
  -------------------------------------------------------------------
                         slack                                  2.513    

Slack (MET) :             2.590ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x10/data_reg[0]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.883ns  (logic 0.773ns (11.231%)  route 6.110ns (88.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.548ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.786     5.548    clk_IBUF_BUFG
    SLICE_X92Y56         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y56         FDRE (Prop_fdre_C_Q)         0.478     6.026 r  rst_n_reg/Q
                         net (fo=14, routed)          0.984     7.011    u_top_core/u_register_file/x14/data_reg[31]_0
    SLICE_X97Y54         LUT1 (Prop_lut1_I0_O)        0.295     7.306 f  u_top_core/u_register_file/x14/data[28]_i_1/O
                         net (fo=128, routed)         5.126    12.431    u_top_core/u_register_file/x10/data_reg[28]_0
    SLICE_X111Y45        FDCE                                         f  u_top_core/u_register_file/x10/data_reg[0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.699    15.182    u_top_core/u_register_file/x10/clk_IBUF_BUFG
    SLICE_X111Y45        FDCE                                         r  u_top_core/u_register_file/x10/data_reg[0]_lopt_replica/C
                         clock pessimism              0.280    15.462    
                         clock uncertainty           -0.035    15.426    
    SLICE_X111Y45        FDCE (Recov_fdce_C_CLR)     -0.405    15.021    u_top_core/u_register_file/x10/data_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -12.431    
  -------------------------------------------------------------------
                         slack                                  2.590    

Slack (MET) :             2.590ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x10/data_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.883ns  (logic 0.773ns (11.231%)  route 6.110ns (88.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.548ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.786     5.548    clk_IBUF_BUFG
    SLICE_X92Y56         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y56         FDRE (Prop_fdre_C_Q)         0.478     6.026 r  rst_n_reg/Q
                         net (fo=14, routed)          0.984     7.011    u_top_core/u_register_file/x14/data_reg[31]_0
    SLICE_X97Y54         LUT1 (Prop_lut1_I0_O)        0.295     7.306 f  u_top_core/u_register_file/x14/data[28]_i_1/O
                         net (fo=128, routed)         5.126    12.431    u_top_core/u_register_file/x10/data_reg[28]_0
    SLICE_X111Y45        FDCE                                         f  u_top_core/u_register_file/x10/data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.699    15.182    u_top_core/u_register_file/x10/clk_IBUF_BUFG
    SLICE_X111Y45        FDCE                                         r  u_top_core/u_register_file/x10/data_reg[1]/C
                         clock pessimism              0.280    15.462    
                         clock uncertainty           -0.035    15.426    
    SLICE_X111Y45        FDCE (Recov_fdce_C_CLR)     -0.405    15.021    u_top_core/u_register_file/x10/data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -12.431    
  -------------------------------------------------------------------
                         slack                                  2.590    

Slack (MET) :             2.590ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x10/data_reg[2]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.883ns  (logic 0.773ns (11.231%)  route 6.110ns (88.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.548ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.786     5.548    clk_IBUF_BUFG
    SLICE_X92Y56         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y56         FDRE (Prop_fdre_C_Q)         0.478     6.026 r  rst_n_reg/Q
                         net (fo=14, routed)          0.984     7.011    u_top_core/u_register_file/x14/data_reg[31]_0
    SLICE_X97Y54         LUT1 (Prop_lut1_I0_O)        0.295     7.306 f  u_top_core/u_register_file/x14/data[28]_i_1/O
                         net (fo=128, routed)         5.126    12.431    u_top_core/u_register_file/x10/data_reg[28]_0
    SLICE_X111Y45        FDCE                                         f  u_top_core/u_register_file/x10/data_reg[2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.699    15.182    u_top_core/u_register_file/x10/clk_IBUF_BUFG
    SLICE_X111Y45        FDCE                                         r  u_top_core/u_register_file/x10/data_reg[2]_lopt_replica/C
                         clock pessimism              0.280    15.462    
                         clock uncertainty           -0.035    15.426    
    SLICE_X111Y45        FDCE (Recov_fdce_C_CLR)     -0.405    15.021    u_top_core/u_register_file/x10/data_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -12.431    
  -------------------------------------------------------------------
                         slack                                  2.590    

Slack (MET) :             2.590ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x10/data_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.883ns  (logic 0.773ns (11.231%)  route 6.110ns (88.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.548ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.786     5.548    clk_IBUF_BUFG
    SLICE_X92Y56         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y56         FDRE (Prop_fdre_C_Q)         0.478     6.026 r  rst_n_reg/Q
                         net (fo=14, routed)          0.984     7.011    u_top_core/u_register_file/x14/data_reg[31]_0
    SLICE_X97Y54         LUT1 (Prop_lut1_I0_O)        0.295     7.306 f  u_top_core/u_register_file/x14/data[28]_i_1/O
                         net (fo=128, routed)         5.126    12.431    u_top_core/u_register_file/x10/data_reg[28]_0
    SLICE_X111Y45        FDCE                                         f  u_top_core/u_register_file/x10/data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.699    15.182    u_top_core/u_register_file/x10/clk_IBUF_BUFG
    SLICE_X111Y45        FDCE                                         r  u_top_core/u_register_file/x10/data_reg[3]/C
                         clock pessimism              0.280    15.462    
                         clock uncertainty           -0.035    15.426    
    SLICE_X111Y45        FDCE (Recov_fdce_C_CLR)     -0.405    15.021    u_top_core/u_register_file/x10/data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -12.431    
  -------------------------------------------------------------------
                         slack                                  2.590    

Slack (MET) :             2.626ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x16/data_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.933ns  (logic 0.773ns (11.150%)  route 6.160ns (88.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.548ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.786     5.548    clk_IBUF_BUFG
    SLICE_X92Y56         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y56         FDRE (Prop_fdre_C_Q)         0.478     6.026 r  rst_n_reg/Q
                         net (fo=14, routed)          0.984     7.011    u_top_core/u_register_file/x14/data_reg[31]_0
    SLICE_X97Y54         LUT1 (Prop_lut1_I0_O)        0.295     7.306 f  u_top_core/u_register_file/x14/data[28]_i_1/O
                         net (fo=128, routed)         5.176    12.481    u_top_core/u_register_file/x16/data_reg[31]_0
    SLICE_X112Y45        FDCE                                         f  u_top_core/u_register_file/x16/data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.699    15.182    u_top_core/u_register_file/x16/clk_IBUF_BUFG
    SLICE_X112Y45        FDCE                                         r  u_top_core/u_register_file/x16/data_reg[7]/C
                         clock pessimism              0.280    15.462    
                         clock uncertainty           -0.035    15.426    
    SLICE_X112Y45        FDCE (Recov_fdce_C_CLR)     -0.319    15.107    u_top_core/u_register_file/x16/data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -12.481    
  -------------------------------------------------------------------
                         slack                                  2.626    

Slack (MET) :             2.994ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x10/data_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.477ns  (logic 0.773ns (11.934%)  route 5.704ns (88.066%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.548ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.786     5.548    clk_IBUF_BUFG
    SLICE_X92Y56         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y56         FDRE (Prop_fdre_C_Q)         0.478     6.026 r  rst_n_reg/Q
                         net (fo=14, routed)          0.984     7.011    u_top_core/u_register_file/x14/data_reg[31]_0
    SLICE_X97Y54         LUT1 (Prop_lut1_I0_O)        0.295     7.306 f  u_top_core/u_register_file/x14/data[28]_i_1/O
                         net (fo=128, routed)         4.720    12.026    u_top_core/u_register_file/x10/data_reg[28]_0
    SLICE_X106Y43        FDCE                                         f  u_top_core/u_register_file/x10/data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.697    15.180    u_top_core/u_register_file/x10/clk_IBUF_BUFG
    SLICE_X106Y43        FDCE                                         r  u_top_core/u_register_file/x10/data_reg[0]/C
                         clock pessimism              0.280    15.460    
                         clock uncertainty           -0.035    15.424    
    SLICE_X106Y43        FDCE (Recov_fdce_C_CLR)     -0.405    15.019    u_top_core/u_register_file/x10/data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -12.026    
  -------------------------------------------------------------------
                         slack                                  2.994    

Slack (MET) :             2.994ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x10/data_reg[8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.477ns  (logic 0.773ns (11.934%)  route 5.704ns (88.066%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.548ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.786     5.548    clk_IBUF_BUFG
    SLICE_X92Y56         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y56         FDRE (Prop_fdre_C_Q)         0.478     6.026 r  rst_n_reg/Q
                         net (fo=14, routed)          0.984     7.011    u_top_core/u_register_file/x14/data_reg[31]_0
    SLICE_X97Y54         LUT1 (Prop_lut1_I0_O)        0.295     7.306 f  u_top_core/u_register_file/x14/data[28]_i_1/O
                         net (fo=128, routed)         4.720    12.026    u_top_core/u_register_file/x10/data_reg[28]_0
    SLICE_X106Y43        FDCE                                         f  u_top_core/u_register_file/x10/data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.697    15.180    u_top_core/u_register_file/x10/clk_IBUF_BUFG
    SLICE_X106Y43        FDCE                                         r  u_top_core/u_register_file/x10/data_reg[8]/C
                         clock pessimism              0.280    15.460    
                         clock uncertainty           -0.035    15.424    
    SLICE_X106Y43        FDCE (Recov_fdce_C_CLR)     -0.405    15.019    u_top_core/u_register_file/x10/data_reg[8]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -12.026    
  -------------------------------------------------------------------
                         slack                                  2.994    

Slack (MET) :             3.011ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x10/data_reg[4]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.462ns  (logic 0.773ns (11.962%)  route 5.689ns (88.038%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.548ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.786     5.548    clk_IBUF_BUFG
    SLICE_X92Y56         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y56         FDRE (Prop_fdre_C_Q)         0.478     6.026 r  rst_n_reg/Q
                         net (fo=14, routed)          0.984     7.011    u_top_core/u_register_file/x14/data_reg[31]_0
    SLICE_X97Y54         LUT1 (Prop_lut1_I0_O)        0.295     7.306 f  u_top_core/u_register_file/x14/data[28]_i_1/O
                         net (fo=128, routed)         4.705    12.010    u_top_core/u_register_file/x10/data_reg[28]_0
    SLICE_X113Y43        FDCE                                         f  u_top_core/u_register_file/x10/data_reg[4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.699    15.182    u_top_core/u_register_file/x10/clk_IBUF_BUFG
    SLICE_X113Y43        FDCE                                         r  u_top_core/u_register_file/x10/data_reg[4]_lopt_replica/C
                         clock pessimism              0.280    15.462    
                         clock uncertainty           -0.035    15.426    
    SLICE_X113Y43        FDCE (Recov_fdce_C_CLR)     -0.405    15.021    u_top_core/u_register_file/x10/data_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -12.010    
  -------------------------------------------------------------------
                         slack                                  3.011    

Slack (MET) :             3.011ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x10/data_reg[5]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.462ns  (logic 0.773ns (11.962%)  route 5.689ns (88.038%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.548ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.786     5.548    clk_IBUF_BUFG
    SLICE_X92Y56         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y56         FDRE (Prop_fdre_C_Q)         0.478     6.026 r  rst_n_reg/Q
                         net (fo=14, routed)          0.984     7.011    u_top_core/u_register_file/x14/data_reg[31]_0
    SLICE_X97Y54         LUT1 (Prop_lut1_I0_O)        0.295     7.306 f  u_top_core/u_register_file/x14/data[28]_i_1/O
                         net (fo=128, routed)         4.705    12.010    u_top_core/u_register_file/x10/data_reg[28]_0
    SLICE_X113Y43        FDCE                                         f  u_top_core/u_register_file/x10/data_reg[5]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        1.699    15.182    u_top_core/u_register_file/x10/clk_IBUF_BUFG
    SLICE_X113Y43        FDCE                                         r  u_top_core/u_register_file/x10/data_reg[5]_lopt_replica/C
                         clock pessimism              0.280    15.462    
                         clock uncertainty           -0.035    15.426    
    SLICE_X113Y43        FDCE (Recov_fdce_C_CLR)     -0.405    15.021    u_top_core/u_register_file/x10/data_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -12.010    
  -------------------------------------------------------------------
                         slack                                  3.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_instruction_decode/u_o3/buffer_reg_reg[21]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.246ns (33.938%)  route 0.479ns (66.062%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.608     1.555    clk_IBUF_BUFG
    SLICE_X92Y56         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y56         FDRE (Prop_fdre_C_Q)         0.148     1.703 r  rst_n_reg/Q
                         net (fo=14, routed)          0.134     1.837    u_top_core/u_instruction_decode/u_o1/buffer_reg_reg[0]_3
    SLICE_X92Y56         LUT1 (Prop_lut1_I0_O)        0.098     1.935 f  u_top_core/u_instruction_decode/u_o1/latch_fetch[8]_i_2/O
                         net (fo=120, routed)         0.345     2.280    u_top_core/u_instruction_decode/u_o3/buffer_reg_reg[21]_0
    SLICE_X87Y48         FDCE                                         f  u_top_core/u_instruction_decode/u_o3/buffer_reg_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.857     2.051    u_top_core/u_instruction_decode/u_o3/clk_IBUF_BUFG
    SLICE_X87Y48         FDCE                                         r  u_top_core/u_instruction_decode/u_o3/buffer_reg_reg[21]/C
                         clock pessimism             -0.247     1.804    
    SLICE_X87Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.712    u_top_core/u_instruction_decode/u_o3/buffer_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_instruction_decode/u_o3/buffer_reg_reg[22]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.246ns (33.938%)  route 0.479ns (66.062%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.608     1.555    clk_IBUF_BUFG
    SLICE_X92Y56         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y56         FDRE (Prop_fdre_C_Q)         0.148     1.703 r  rst_n_reg/Q
                         net (fo=14, routed)          0.134     1.837    u_top_core/u_instruction_decode/u_o1/buffer_reg_reg[0]_3
    SLICE_X92Y56         LUT1 (Prop_lut1_I0_O)        0.098     1.935 f  u_top_core/u_instruction_decode/u_o1/latch_fetch[8]_i_2/O
                         net (fo=120, routed)         0.345     2.280    u_top_core/u_instruction_decode/u_o3/buffer_reg_reg[21]_0
    SLICE_X87Y48         FDCE                                         f  u_top_core/u_instruction_decode/u_o3/buffer_reg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.857     2.051    u_top_core/u_instruction_decode/u_o3/clk_IBUF_BUFG
    SLICE_X87Y48         FDCE                                         r  u_top_core/u_instruction_decode/u_o3/buffer_reg_reg[22]/C
                         clock pessimism             -0.247     1.804    
    SLICE_X87Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.712    u_top_core/u_instruction_decode/u_o3/buffer_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_instruction_decode/u_o3/buffer_reg_reg[29]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.246ns (33.938%)  route 0.479ns (66.062%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.608     1.555    clk_IBUF_BUFG
    SLICE_X92Y56         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y56         FDRE (Prop_fdre_C_Q)         0.148     1.703 r  rst_n_reg/Q
                         net (fo=14, routed)          0.134     1.837    u_top_core/u_instruction_decode/u_o1/buffer_reg_reg[0]_3
    SLICE_X92Y56         LUT1 (Prop_lut1_I0_O)        0.098     1.935 f  u_top_core/u_instruction_decode/u_o1/latch_fetch[8]_i_2/O
                         net (fo=120, routed)         0.345     2.280    u_top_core/u_instruction_decode/u_o3/buffer_reg_reg[21]_0
    SLICE_X87Y48         FDCE                                         f  u_top_core/u_instruction_decode/u_o3/buffer_reg_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.857     2.051    u_top_core/u_instruction_decode/u_o3/clk_IBUF_BUFG
    SLICE_X87Y48         FDCE                                         r  u_top_core/u_instruction_decode/u_o3/buffer_reg_reg[29]/C
                         clock pessimism             -0.247     1.804    
    SLICE_X87Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.712    u_top_core/u_instruction_decode/u_o3/buffer_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.246ns (28.639%)  route 0.613ns (71.361%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.608     1.555    clk_IBUF_BUFG
    SLICE_X92Y56         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y56         FDRE (Prop_fdre_C_Q)         0.148     1.703 r  rst_n_reg/Q
                         net (fo=14, routed)          0.134     1.837    u_top_core/u_instruction_decode/u_o1/buffer_reg_reg[0]_3
    SLICE_X92Y56         LUT1 (Prop_lut1_I0_O)        0.098     1.935 f  u_top_core/u_instruction_decode/u_o1/latch_fetch[8]_i_2/O
                         net (fo=120, routed)         0.479     2.414    u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[29]_1
    SLICE_X98Y49         FDCE                                         f  u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.882     2.076    u_top_core/u_instruction_decode/u_o4/clk_IBUF_BUFG
    SLICE_X98Y49         FDCE                                         r  u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[9]/C
                         clock pessimism             -0.247     1.829    
    SLICE_X98Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.762    u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[22]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.246ns (37.305%)  route 0.413ns (62.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.608     1.555    clk_IBUF_BUFG
    SLICE_X92Y56         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y56         FDRE (Prop_fdre_C_Q)         0.148     1.703 r  rst_n_reg/Q
                         net (fo=14, routed)          0.134     1.837    u_top_core/u_instruction_decode/u_o1/buffer_reg_reg[0]_3
    SLICE_X92Y56         LUT1 (Prop_lut1_I0_O)        0.098     1.935 f  u_top_core/u_instruction_decode/u_o1/latch_fetch[8]_i_2/O
                         net (fo=120, routed)         0.280     2.214    u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[29]_1
    SLICE_X96Y55         FDCE                                         f  u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.879     2.073    u_top_core/u_instruction_decode/u_o4/clk_IBUF_BUFG
    SLICE_X96Y55         FDCE                                         r  u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[22]/C
                         clock pessimism             -0.481     1.592    
    SLICE_X96Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.525    u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[27]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.246ns (37.305%)  route 0.413ns (62.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.608     1.555    clk_IBUF_BUFG
    SLICE_X92Y56         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y56         FDRE (Prop_fdre_C_Q)         0.148     1.703 r  rst_n_reg/Q
                         net (fo=14, routed)          0.134     1.837    u_top_core/u_instruction_decode/u_o1/buffer_reg_reg[0]_3
    SLICE_X92Y56         LUT1 (Prop_lut1_I0_O)        0.098     1.935 f  u_top_core/u_instruction_decode/u_o1/latch_fetch[8]_i_2/O
                         net (fo=120, routed)         0.280     2.214    u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[29]_1
    SLICE_X96Y55         FDCE                                         f  u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.879     2.073    u_top_core/u_instruction_decode/u_o4/clk_IBUF_BUFG
    SLICE_X96Y55         FDCE                                         r  u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[27]/C
                         clock pessimism             -0.481     1.592    
    SLICE_X96Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.525    u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[22]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.246ns (37.305%)  route 0.413ns (62.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.608     1.555    clk_IBUF_BUFG
    SLICE_X92Y56         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y56         FDRE (Prop_fdre_C_Q)         0.148     1.703 r  rst_n_reg/Q
                         net (fo=14, routed)          0.134     1.837    u_top_core/u_instruction_decode/u_o1/buffer_reg_reg[0]_3
    SLICE_X92Y56         LUT1 (Prop_lut1_I0_O)        0.098     1.935 f  u_top_core/u_instruction_decode/u_o1/latch_fetch[8]_i_2/O
                         net (fo=120, routed)         0.280     2.214    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[12]_0
    SLICE_X96Y55         FDCE                                         f  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.879     2.073    u_top_core/u_instruction_decode/u_o5/clk_IBUF_BUFG
    SLICE_X96Y55         FDCE                                         r  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[22]/C
                         clock pessimism             -0.481     1.592    
    SLICE_X96Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.525    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[27]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.246ns (37.305%)  route 0.413ns (62.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.608     1.555    clk_IBUF_BUFG
    SLICE_X92Y56         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y56         FDRE (Prop_fdre_C_Q)         0.148     1.703 r  rst_n_reg/Q
                         net (fo=14, routed)          0.134     1.837    u_top_core/u_instruction_decode/u_o1/buffer_reg_reg[0]_3
    SLICE_X92Y56         LUT1 (Prop_lut1_I0_O)        0.098     1.935 f  u_top_core/u_instruction_decode/u_o1/latch_fetch[8]_i_2/O
                         net (fo=120, routed)         0.280     2.214    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[12]_0
    SLICE_X96Y55         FDCE                                         f  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.879     2.073    u_top_core/u_instruction_decode/u_o5/clk_IBUF_BUFG
    SLICE_X96Y55         FDCE                                         r  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[27]/C
                         clock pessimism             -0.481     1.592    
    SLICE_X96Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.525    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[38]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.246ns (28.126%)  route 0.629ns (71.874%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.608     1.555    clk_IBUF_BUFG
    SLICE_X92Y56         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y56         FDRE (Prop_fdre_C_Q)         0.148     1.703 r  rst_n_reg/Q
                         net (fo=14, routed)          0.368     2.071    u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[7]_0
    SLICE_X92Y51         LUT1 (Prop_lut1_I0_O)        0.098     2.169 f  u_top_core/u_top_memoryaccess/FSM_onehot_current[5]_i_1/O
                         net (fo=120, routed)         0.260     2.430    u_top_core/u_top_memoryaccess/rst_n_reg
    SLICE_X93Y49         FDCE                                         f  u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.881     2.075    u_top_core/u_top_memoryaccess/clk_IBUF_BUFG
    SLICE_X93Y49         FDCE                                         r  u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[38]/C
                         clock pessimism             -0.247     1.828    
    SLICE_X93Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.736    u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           2.430    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[70]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.246ns (28.126%)  route 0.629ns (71.874%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.608     1.555    clk_IBUF_BUFG
    SLICE_X92Y56         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y56         FDRE (Prop_fdre_C_Q)         0.148     1.703 r  rst_n_reg/Q
                         net (fo=14, routed)          0.368     2.071    u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[7]_0
    SLICE_X92Y51         LUT1 (Prop_lut1_I0_O)        0.098     2.169 f  u_top_core/u_top_memoryaccess/FSM_onehot_current[5]_i_1/O
                         net (fo=120, routed)         0.260     2.430    u_top_core/u_top_memoryaccess/rst_n_reg
    SLICE_X93Y49         FDCE                                         f  u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[70]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1486, routed)        0.881     2.075    u_top_core/u_top_memoryaccess/clk_IBUF_BUFG
    SLICE_X93Y49         FDCE                                         r  u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[70]/C
                         clock pessimism             -0.247     1.828    
    SLICE_X93Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.736    u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[70]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           2.430    
  -------------------------------------------------------------------
                         slack                                  0.693    





