{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "NCO_bb:nco_inst\|NCO:nco_c1\|SINCOS:u\|quadrant_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"NCO_bb:nco_inst\|NCO:nco_c1\|SINCOS:u\|quadrant_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 0 1489051273411 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 28 " "Parameter TAP_DISTANCE set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 0 1489051273411 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 0 1489051273411 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051273411 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 0 1489051273411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_bb:nco_inst\|NCO:nco_c1\|SINCOS:u\|altshift_taps:quadrant_rtl_0 " "Elaborated megafunction instantiation \"NCO_bb:nco_inst\|NCO:nco_c1\|SINCOS:u\|altshift_taps:quadrant_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051273464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_bb:nco_inst\|NCO:nco_c1\|SINCOS:u\|altshift_taps:quadrant_rtl_0 " "Instantiated megafunction \"NCO_bb:nco_inst\|NCO:nco_c1\|SINCOS:u\|altshift_taps:quadrant_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1489051273465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 28 " "Parameter \"TAP_DISTANCE\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1489051273465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1489051273465 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1489051273465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_55m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_55m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_55m " "Found entity 1: shift_taps_55m" {  } { { "db/shift_taps_55m.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/shift_taps_55m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1489051273522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1489051273522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vc81 " "Found entity 1: altsyncram_vc81" {  } { { "db/altsyncram_vc81.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/altsyncram_vc81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1489051273593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1489051273593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lpf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lpf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lpf " "Found entity 1: cntr_lpf" {  } { { "db/cntr_lpf.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/cntr_lpf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1489051273657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1489051273657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ifc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ifc " "Found entity 1: cmpr_ifc" {  } { { "db/cmpr_ifc.tdf" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/cmpr_ifc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1489051273731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1489051273731 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1489051274180 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[0\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[0\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[0\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[1\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[1\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[1\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[2\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[2\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[2\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[3\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[3\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[3\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[4\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[4\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[4\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[5\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[5\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[5\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[6\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[6\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[6\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[7\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[7\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[7\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[8\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[8\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[8\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[9\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[9\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[9\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[10\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[10\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[10\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[11\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[11\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[11\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[12\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[12\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[12\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[13\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[13\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[13\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[14\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[14\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[14\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[15\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[15\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[15\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[16\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[16\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[16\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[17\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[17\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[17\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[18\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[18\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[18\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[19\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[19\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[19\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[20\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[20\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[20\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[21\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[21\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[21\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[22\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[22\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[22\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[23\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[23\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[23\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[24\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[24\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[24\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[25\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[25\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[25\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[26\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[26\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[26\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[27\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[27\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[27\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[28\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[28\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[28\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[29\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[29\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[29\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[30\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[30\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[30\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[31\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[31\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[31\]\" into a wire" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 89 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 0 1489051274243 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 0 1489051274243 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[0\]~synth " "Node \"USB3_DQ\[0\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[1\]~synth " "Node \"USB3_DQ\[1\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[2\]~synth " "Node \"USB3_DQ\[2\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[3\]~synth " "Node \"USB3_DQ\[3\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[4\]~synth " "Node \"USB3_DQ\[4\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[5\]~synth " "Node \"USB3_DQ\[5\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[6\]~synth " "Node \"USB3_DQ\[6\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[7\]~synth " "Node \"USB3_DQ\[7\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[8\]~synth " "Node \"USB3_DQ\[8\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[9\]~synth " "Node \"USB3_DQ\[9\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[10\]~synth " "Node \"USB3_DQ\[10\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[11\]~synth " "Node \"USB3_DQ\[11\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[12\]~synth " "Node \"USB3_DQ\[12\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[13\]~synth " "Node \"USB3_DQ\[13\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[14\]~synth " "Node \"USB3_DQ\[14\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[15\]~synth " "Node \"USB3_DQ\[15\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[16\]~synth " "Node \"USB3_DQ\[16\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[17\]~synth " "Node \"USB3_DQ\[17\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[18\]~synth " "Node \"USB3_DQ\[18\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[19\]~synth " "Node \"USB3_DQ\[19\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[20\]~synth " "Node \"USB3_DQ\[20\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[21\]~synth " "Node \"USB3_DQ\[21\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[22\]~synth " "Node \"USB3_DQ\[22\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[23\]~synth " "Node \"USB3_DQ\[23\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[24\]~synth " "Node \"USB3_DQ\[24\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[25\]~synth " "Node \"USB3_DQ\[25\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[26\]~synth " "Node \"USB3_DQ\[26\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[27\]~synth " "Node \"USB3_DQ\[27\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[28\]~synth " "Node \"USB3_DQ\[28\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[29\]~synth " "Node \"USB3_DQ\[29\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[30\]~synth " "Node \"USB3_DQ\[30\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[31\]~synth " "Node \"USB3_DQ\[31\]~synth\"" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274434 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Quartus II" 0 0 1489051274434 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "USB3_CTL1 VCC " "Pin \"USB3_CTL1\" is stuck at VCC" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|USB3_CTL1"} { "Warning" "WMLS_MLS_STUCK_PIN" "USB3_CTL11 VCC " "Pin \"USB3_CTL11\" is stuck at VCC" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|USB3_CTL11"} { "Warning" "WMLS_MLS_STUCK_PIN" "USB3_CTL12 VCC " "Pin \"USB3_CTL12\" is stuck at VCC" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|USB3_CTL12"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC2\[0\] GND " "Pin \"DAC2\[0\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC2\[1\] GND " "Pin \"DAC2\[1\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC2\[2\] GND " "Pin \"DAC2\[2\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC2\[3\] GND " "Pin \"DAC2\[3\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC2\[4\] GND " "Pin \"DAC2\[4\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC2\[5\] GND " "Pin \"DAC2\[5\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC2\[6\] GND " "Pin \"DAC2\[6\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC2\[7\] GND " "Pin \"DAC2\[7\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC2\[8\] GND " "Pin \"DAC2\[8\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC2\[9\] GND " "Pin \"DAC2\[9\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC2\[10\] GND " "Pin \"DAC2\[10\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC2\[11\] GND " "Pin \"DAC2\[11\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC2\[12\] GND " "Pin \"DAC2\[12\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC2\[13\] GND " "Pin \"DAC2\[13\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC3\[0\] GND " "Pin \"DAC3\[0\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC3\[1\] GND " "Pin \"DAC3\[1\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC3\[2\] GND " "Pin \"DAC3\[2\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC3\[3\] GND " "Pin \"DAC3\[3\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC3\[4\] GND " "Pin \"DAC3\[4\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC3\[5\] GND " "Pin \"DAC3\[5\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC3\[6\] GND " "Pin \"DAC3\[6\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC3\[7\] GND " "Pin \"DAC3\[7\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC3\[8\] GND " "Pin \"DAC3\[8\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC3[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC3\[9\] GND " "Pin \"DAC3\[9\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC3[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC3\[10\] GND " "Pin \"DAC3\[10\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC3[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC3\[11\] GND " "Pin \"DAC3\[11\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC3[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC3\[12\] GND " "Pin \"DAC3\[12\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC3[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC3\[13\] GND " "Pin \"DAC3\[13\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC3[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC4\[0\] GND " "Pin \"DAC4\[0\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC4\[1\] GND " "Pin \"DAC4\[1\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC4\[2\] GND " "Pin \"DAC4\[2\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC4\[3\] GND " "Pin \"DAC4\[3\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC4\[4\] GND " "Pin \"DAC4\[4\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC4\[5\] GND " "Pin \"DAC4\[5\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC4\[6\] GND " "Pin \"DAC4\[6\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC4\[7\] GND " "Pin \"DAC4\[7\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC4\[8\] GND " "Pin \"DAC4\[8\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC4[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC4\[9\] GND " "Pin \"DAC4\[9\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC4[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC4\[10\] GND " "Pin \"DAC4\[10\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC4[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC4\[11\] GND " "Pin \"DAC4\[11\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC4[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC4\[12\] GND " "Pin \"DAC4\[12\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC4[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC4\[13\] GND " "Pin \"DAC4\[13\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC4[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC5\[0\] GND " "Pin \"DAC5\[0\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC5\[1\] GND " "Pin \"DAC5\[1\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC5\[2\] GND " "Pin \"DAC5\[2\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC5\[3\] GND " "Pin \"DAC5\[3\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC5\[4\] GND " "Pin \"DAC5\[4\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC5\[5\] GND " "Pin \"DAC5\[5\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC5\[6\] GND " "Pin \"DAC5\[6\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC5\[7\] GND " "Pin \"DAC5\[7\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC5\[8\] GND " "Pin \"DAC5\[8\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC5[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC5\[9\] GND " "Pin \"DAC5\[9\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC5[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC5\[10\] GND " "Pin \"DAC5\[10\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC5[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC5\[11\] GND " "Pin \"DAC5\[11\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC5[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC5\[12\] GND " "Pin \"DAC5\[12\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC5[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC5\[13\] GND " "Pin \"DAC5\[13\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC5[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC6\[0\] GND " "Pin \"DAC6\[0\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC6\[1\] GND " "Pin \"DAC6\[1\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC6\[2\] GND " "Pin \"DAC6\[2\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC6\[3\] GND " "Pin \"DAC6\[3\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC6\[4\] GND " "Pin \"DAC6\[4\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC6\[5\] GND " "Pin \"DAC6\[5\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC6\[6\] GND " "Pin \"DAC6\[6\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC6\[7\] GND " "Pin \"DAC6\[7\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC6[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC6\[8\] GND " "Pin \"DAC6\[8\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC6[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC6\[9\] GND " "Pin \"DAC6\[9\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC6[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC6\[10\] GND " "Pin \"DAC6\[10\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC6[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC6\[11\] GND " "Pin \"DAC6\[11\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC6[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC6\[12\] GND " "Pin \"DAC6\[12\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC6[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC6\[13\] GND " "Pin \"DAC6\[13\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC6[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC7\[0\] GND " "Pin \"DAC7\[0\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC7\[1\] GND " "Pin \"DAC7\[1\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC7\[2\] GND " "Pin \"DAC7\[2\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC7\[3\] GND " "Pin \"DAC7\[3\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC7\[4\] GND " "Pin \"DAC7\[4\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC7\[5\] GND " "Pin \"DAC7\[5\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC7\[6\] GND " "Pin \"DAC7\[6\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC7\[7\] GND " "Pin \"DAC7\[7\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC7[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC7\[8\] GND " "Pin \"DAC7\[8\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC7[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC7\[9\] GND " "Pin \"DAC7\[9\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC7[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC7\[10\] GND " "Pin \"DAC7\[10\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC7[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC7\[11\] GND " "Pin \"DAC7\[11\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC7[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC7\[12\] GND " "Pin \"DAC7\[12\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC7[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC7\[13\] GND " "Pin \"DAC7\[13\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC7[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC8\[0\] GND " "Pin \"DAC8\[0\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC8[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC8\[1\] GND " "Pin \"DAC8\[1\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC8\[2\] GND " "Pin \"DAC8\[2\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC8\[3\] GND " "Pin \"DAC8\[3\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC8\[4\] GND " "Pin \"DAC8\[4\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC8[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC8\[5\] GND " "Pin \"DAC8\[5\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC8\[6\] GND " "Pin \"DAC8\[6\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC8[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC8\[7\] GND " "Pin \"DAC8\[7\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC8[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC8\[8\] GND " "Pin \"DAC8\[8\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC8[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC8\[9\] GND " "Pin \"DAC8\[9\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC8[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC8\[10\] GND " "Pin \"DAC8\[10\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC8[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC8\[11\] GND " "Pin \"DAC8\[11\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC8[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC8\[12\] GND " "Pin \"DAC8\[12\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC8[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC8\[13\] GND " "Pin \"DAC8\[13\]\" is stuck at GND" {  } { { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1489051274436 "|FPGA|DAC8[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 0 1489051274436 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 0 1489051274784 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 0 1489051275825 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3537 " "Implemented 3537 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1489051275858 ""} { "Info" "ICUT_CUT_TM_OPINS" "242 " "Implemented 242 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1489051275858 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 0 1489051275858 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3223 " "Implemented 3223 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1489051275858 ""} { "Info" "ICUT_CUT_TM_RAMS" "34 " "Implemented 34 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 0 1489051275858 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 0 1489051275858 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1489051275858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 168 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 168 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "545 " "Peak virtual memory: 545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1489051276085 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 09 17:21:16 2017 " "Processing ended: Thu Mar 09 17:21:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1489051276085 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1489051276085 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1489051276085 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1489051276085 ""}
