Warning: Use -per_clock_root option along with -type latency option to split the reporting of a clock to per clock root, so that the clock trees associated with different root pins are reported separately
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
****************************************
Report : clock qor
        -type latency
        -show_paths
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 13 17:38:42 2024
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

========================================================================
==== Latency Reporting for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
========================================================================

====================================== Summary Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ======================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock                                   M,D       139        --    0.0042        --    0.0482    0.0440    0.0464    0.0013        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0042        --    0.0482    0.0440        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================= Details Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest =============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_33_/CP
                                                                        0.0482 r    0.0482 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_36_/CP
                                                                        0.0482 r    0.0482 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_34_/CP
                                                                        0.0482 r    0.0482 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_35_/CP
                                                                        0.0482 r    0.0482 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_54_/CP
                                                                        0.0482 r    0.0482 r        --          --
                                   S   i_img2_jtag_attn_cont_shift_reg_reg_0_/CP
                                                                        0.0440 r    0.0440 r        --          --
                                   S   i_img2_jtag_attn_cont_shift_reg_reg_1_/CP
                                                                        0.0440 r    0.0440 r        --          --
                                   S   i_img2_jtag_attn_cont_shift_reg_reg_2_/CP
                                                                        0.0440 r    0.0440 r        --          --
                                   S   i_img2_jtag_attn_cont_reg_reg_3_/CP
                                                                        0.0440 r    0.0440 r        --          --
                                   S   i_img2_jtag_attn_cont_reg_reg_2_/CP
                                                                        0.0440 r    0.0440 r        --          --


===================================================================
==== Path Reports for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
===================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_33_/CP
Latency             : 0.0482
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0526    0.0000
  tck (in)                                          2      0.0100    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0079    0.0055    0.0152    0.0152 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0055    0.0002    0.0154 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0080    0.0055    0.0097    0.0252 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0056    0.0002    0.0253 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0095    0.0059    0.0098    0.0352 r
  ctstcts_inv_7961004/I (DCCKND10BWP16P90CPDULVT)                    0.0059    0.0002    0.0353 r
  ctstcts_inv_7961004/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0240    0.0058    0.0050    0.0403 f
  ctstcts_inv_791999/I (DCCKND8BWP16P90CPDULVT)                      0.0060    0.0005    0.0408 f
  ctstcts_inv_791999/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0290    0.0094    0.0065    0.0473 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_33_/CP (DFCNQD1BWP16P90CPD)     0.0095    0.0009    0.0482 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0482


---------------------------------------------
Largest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_36_/CP
Latency             : 0.0482
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0526    0.0000
  tck (in)                                          2      0.0100    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0079    0.0055    0.0152    0.0152 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0055    0.0002    0.0154 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0080    0.0055    0.0097    0.0252 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0056    0.0002    0.0253 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0095    0.0059    0.0098    0.0352 r
  ctstcts_inv_7961004/I (DCCKND10BWP16P90CPDULVT)                    0.0059    0.0002    0.0353 r
  ctstcts_inv_7961004/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0240    0.0058    0.0050    0.0403 f
  ctstcts_inv_791999/I (DCCKND8BWP16P90CPDULVT)                      0.0060    0.0005    0.0408 f
  ctstcts_inv_791999/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0290    0.0094    0.0065    0.0473 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_36_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0095    0.0009    0.0482 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0482


---------------------------------------------
Largest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_34_/CP
Latency             : 0.0482
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0526    0.0000
  tck (in)                                          2      0.0100    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0079    0.0055    0.0152    0.0152 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0055    0.0002    0.0154 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0080    0.0055    0.0097    0.0252 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0056    0.0002    0.0253 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0095    0.0059    0.0098    0.0352 r
  ctstcts_inv_7961004/I (DCCKND10BWP16P90CPDULVT)                    0.0059    0.0002    0.0353 r
  ctstcts_inv_7961004/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0240    0.0058    0.0050    0.0403 f
  ctstcts_inv_791999/I (DCCKND8BWP16P90CPDULVT)                      0.0060    0.0005    0.0408 f
  ctstcts_inv_791999/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0290    0.0094    0.0065    0.0473 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_34_/CP (DFCNQD1BWP16P90CPD)     0.0095    0.0009    0.0482 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0482


---------------------------------------------
Largest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_35_/CP
Latency             : 0.0482
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0526    0.0000
  tck (in)                                          2      0.0100    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0079    0.0055    0.0152    0.0152 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0055    0.0002    0.0154 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0080    0.0055    0.0097    0.0252 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0056    0.0002    0.0253 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0095    0.0059    0.0098    0.0352 r
  ctstcts_inv_7961004/I (DCCKND10BWP16P90CPDULVT)                    0.0059    0.0002    0.0353 r
  ctstcts_inv_7961004/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0240    0.0058    0.0050    0.0403 f
  ctstcts_inv_791999/I (DCCKND8BWP16P90CPDULVT)                      0.0060    0.0005    0.0408 f
  ctstcts_inv_791999/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0290    0.0094    0.0065    0.0473 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_35_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0095    0.0009    0.0482 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0482


---------------------------------------------
Largest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_54_/CP
Latency             : 0.0482
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0526    0.0000
  tck (in)                                          2      0.0100    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0079    0.0055    0.0152    0.0152 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0055    0.0002    0.0154 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0080    0.0055    0.0097    0.0252 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0056    0.0002    0.0253 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0095    0.0059    0.0098    0.0352 r
  ctstcts_inv_7961004/I (DCCKND10BWP16P90CPDULVT)                    0.0059    0.0002    0.0353 r
  ctstcts_inv_7961004/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0240    0.0058    0.0050    0.0403 f
  ctstcts_inv_791999/I (DCCKND8BWP16P90CPDULVT)                      0.0060    0.0005    0.0408 f
  ctstcts_inv_791999/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0290    0.0094    0.0065    0.0473 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_54_/CP (DFCNQD1BWP16P90CPD)     0.0095    0.0008    0.0482 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0482


---------------------------------------------
Smallest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_shift_reg_reg_0_/CP
Latency             : 0.0440
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0526    0.0000
  tck (in)                                          2      0.0100    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0079    0.0055    0.0152    0.0152 r
  ctstcto_buf_1218/I (CKBD2BWP16P90CPDULVT)                          0.0055    0.0002    0.0154 r
  ctstcto_buf_1218/Z (CKBD2BWP16P90CPDULVT)         1      0.0046    0.0058    0.0087    0.0241 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0058    0.0001    0.0243 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0149    0.0175    0.0197    0.0440 r
  i_img2_jtag_attn_cont_shift_reg_reg_0_/CP (DFCNQD1BWP16P90CPD)     0.0175    0.0000    0.0440 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0440


---------------------------------------------
Smallest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_shift_reg_reg_1_/CP
Latency             : 0.0440
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0526    0.0000
  tck (in)                                          2      0.0100    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0079    0.0055    0.0152    0.0152 r
  ctstcto_buf_1218/I (CKBD2BWP16P90CPDULVT)                          0.0055    0.0002    0.0154 r
  ctstcto_buf_1218/Z (CKBD2BWP16P90CPDULVT)         1      0.0046    0.0058    0.0087    0.0241 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0058    0.0001    0.0243 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0149    0.0175    0.0197    0.0440 r
  i_img2_jtag_attn_cont_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPD)     0.0175    0.0000    0.0440 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0440


---------------------------------------------
Smallest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_shift_reg_reg_2_/CP
Latency             : 0.0440
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0526    0.0000
  tck (in)                                          2      0.0100    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0079    0.0055    0.0152    0.0152 r
  ctstcto_buf_1218/I (CKBD2BWP16P90CPDULVT)                          0.0055    0.0002    0.0154 r
  ctstcto_buf_1218/Z (CKBD2BWP16P90CPDULVT)         1      0.0046    0.0058    0.0087    0.0241 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0058    0.0001    0.0243 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0149    0.0175    0.0197    0.0440 r
  i_img2_jtag_attn_cont_shift_reg_reg_2_/CP (DFCNQD1BWP16P90CPD)     0.0175    0.0000    0.0440 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0440


---------------------------------------------
Smallest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_reg_reg_3_/CP
Latency             : 0.0440
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0526    0.0000
  tck (in)                                          2      0.0100    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0079    0.0055    0.0152    0.0152 r
  ctstcto_buf_1218/I (CKBD2BWP16P90CPDULVT)                          0.0055    0.0002    0.0154 r
  ctstcto_buf_1218/Z (CKBD2BWP16P90CPDULVT)         1      0.0046    0.0058    0.0087    0.0241 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0058    0.0001    0.0243 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0149    0.0175    0.0197    0.0440 r
  i_img2_jtag_attn_cont_reg_reg_3_/CP (EDFCNQD1BWP16P90CPDILVT)      0.0175    0.0000    0.0440 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0440


---------------------------------------------
Smallest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_reg_reg_2_/CP
Latency             : 0.0440
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0526    0.0000
  tck (in)                                          2      0.0100    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0079    0.0055    0.0152    0.0152 r
  ctstcto_buf_1218/I (CKBD2BWP16P90CPDULVT)                          0.0055    0.0002    0.0154 r
  ctstcto_buf_1218/Z (CKBD2BWP16P90CPDULVT)         1      0.0046    0.0058    0.0087    0.0241 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0058    0.0001    0.0243 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0149    0.0175    0.0197    0.0440 r
  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPD)          0.0175    0.0000    0.0440 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0440


==========================================================================
==== Latency Reporting for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
==========================================================================

===================================== Summary Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst =====================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock                                   M,D       139        --    0.0091        --    0.0796    0.0705    0.0764    0.0027        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0091        --    0.0796    0.0705        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================ Details Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst ============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_33_/CP
                                                                        0.0796 r    0.0796 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_34_/CP
                                                                        0.0795 r    0.0795 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_35_/CP
                                                                        0.0795 r    0.0795 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_36_/CP
                                                                        0.0795 r    0.0795 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_49_/CP
                                                                        0.0795 r    0.0795 r        --          --
                                   S   i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
                                                                        0.0705 r    0.0705 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
                                                                        0.0705 r    0.0705 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
                                                                        0.0706 r    0.0706 r        --          --
                                   S   i_img2_jtag_attn_dbg_ext_stat_r1_reg_0_/CP
                                                                        0.0706 r    0.0706 r        --          --
                                   S   i_img2_jtag_tap_tdo_enable_reg/CPN
                                                                        0.0711 f    0.0711 f        --          --


=====================================================================
==== Path Reports for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
=====================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_33_/CP
Latency             : 0.0796
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0845    0.0000
  tck (in)                                          2      0.0090    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0300    0.0012    0.0012 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0076    0.0084    0.0219    0.0231 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0088    0.0010    0.0242 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0078    0.0089    0.0158    0.0399 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0092    0.0009    0.0409 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0092    0.0093    0.0160    0.0569 r
  ctstcts_inv_7961004/I (DCCKND10BWP16P90CPDULVT)                    0.0093    0.0005    0.0574 r
  ctstcts_inv_7961004/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0221    0.0073    0.0062    0.0636 f
  ctstcts_inv_791999/I (DCCKND8BWP16P90CPDULVT)                      0.0127    0.0030    0.0666 f
  ctstcts_inv_791999/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0274    0.0134    0.0089    0.0755 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_33_/CP (DFCNQD1BWP16P90CPD)     0.0167    0.0040    0.0796 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0796


---------------------------------------------
Largest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_34_/CP
Latency             : 0.0795
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0845    0.0000
  tck (in)                                          2      0.0090    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0300    0.0012    0.0012 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0076    0.0084    0.0219    0.0231 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0088    0.0010    0.0242 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0078    0.0089    0.0158    0.0399 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0092    0.0009    0.0409 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0092    0.0093    0.0160    0.0569 r
  ctstcts_inv_7961004/I (DCCKND10BWP16P90CPDULVT)                    0.0093    0.0005    0.0574 r
  ctstcts_inv_7961004/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0221    0.0073    0.0062    0.0636 f
  ctstcts_inv_791999/I (DCCKND8BWP16P90CPDULVT)                      0.0127    0.0030    0.0666 f
  ctstcts_inv_791999/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0274    0.0134    0.0089    0.0755 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_34_/CP (DFCNQD1BWP16P90CPD)     0.0167    0.0040    0.0795 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0795


---------------------------------------------
Largest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_35_/CP
Latency             : 0.0795
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0845    0.0000
  tck (in)                                          2      0.0090    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0300    0.0012    0.0012 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0076    0.0084    0.0219    0.0231 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0088    0.0010    0.0242 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0078    0.0089    0.0158    0.0399 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0092    0.0009    0.0409 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0092    0.0093    0.0160    0.0569 r
  ctstcts_inv_7961004/I (DCCKND10BWP16P90CPDULVT)                    0.0093    0.0005    0.0574 r
  ctstcts_inv_7961004/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0221    0.0073    0.0062    0.0636 f
  ctstcts_inv_791999/I (DCCKND8BWP16P90CPDULVT)                      0.0127    0.0030    0.0666 f
  ctstcts_inv_791999/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0274    0.0134    0.0089    0.0755 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_35_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0168    0.0040    0.0795 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0795


---------------------------------------------
Largest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_36_/CP
Latency             : 0.0795
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0845    0.0000
  tck (in)                                          2      0.0090    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0300    0.0012    0.0012 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0076    0.0084    0.0219    0.0231 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0088    0.0010    0.0242 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0078    0.0089    0.0158    0.0399 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0092    0.0009    0.0409 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0092    0.0093    0.0160    0.0569 r
  ctstcts_inv_7961004/I (DCCKND10BWP16P90CPDULVT)                    0.0093    0.0005    0.0574 r
  ctstcts_inv_7961004/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0221    0.0073    0.0062    0.0636 f
  ctstcts_inv_791999/I (DCCKND8BWP16P90CPDULVT)                      0.0127    0.0030    0.0666 f
  ctstcts_inv_791999/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0274    0.0134    0.0089    0.0755 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_36_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0167    0.0040    0.0795 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0795


---------------------------------------------
Largest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_49_/CP
Latency             : 0.0795
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0845    0.0000
  tck (in)                                          2      0.0090    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0300    0.0012    0.0012 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0076    0.0084    0.0219    0.0231 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0088    0.0010    0.0242 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0078    0.0089    0.0158    0.0399 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0092    0.0009    0.0409 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0092    0.0093    0.0160    0.0569 r
  ctstcts_inv_7961004/I (DCCKND10BWP16P90CPDULVT)                    0.0093    0.0005    0.0574 r
  ctstcts_inv_7961004/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0221    0.0073    0.0062    0.0636 f
  ctstcts_inv_791999/I (DCCKND8BWP16P90CPDULVT)                      0.0127    0.0030    0.0666 f
  ctstcts_inv_791999/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0274    0.0134    0.0089    0.0755 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_49_/CP (DFCNQD1BWP16P90CPD)     0.0167    0.0039    0.0795 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0795


---------------------------------------------
Smallest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
Latency             : 0.0705
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0845    0.0000
  tck (in)                                          2      0.0090    0.0300    0.0000    0.0000 r
  ctstcto_buf_1219/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0007    0.0007 r
  ctstcto_buf_1219/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0059    0.0189    0.0196 r
  ctstcto_buf_1217/I (DCCKBD4BWP16P90CPDULVT)                        0.0059    0.0001    0.0196 r
  ctstcto_buf_1217/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0051    0.0128    0.0324 r
  ctstcto_buf_1171/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0001    0.0325 r
  ctstcto_buf_1171/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0016    0.0053    0.0127    0.0452 r
  ctstcts_inv_8511059/I (CKND2BWP16P90CPDULVT)                       0.0053    0.0001    0.0453 r
  ctstcts_inv_8511059/ZN (CKND2BWP16P90CPDULVT)     1      0.0054    0.0101    0.0081    0.0533 f
  ctstcts_inv_8471055/I (DCCKND4BWP16P90CPDULVT)                     0.0103    0.0009    0.0542 f
  ctstcts_inv_8471055/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0262    0.0241    0.0133    0.0675 r
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)    0.0264    0.0030    0.0705 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0705


---------------------------------------------
Smallest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
Latency             : 0.0705
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0845    0.0000
  tck (in)                                          2      0.0090    0.0300    0.0000    0.0000 r
  ctstcto_buf_1219/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0007    0.0007 r
  ctstcto_buf_1219/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0059    0.0189    0.0196 r
  ctstcto_buf_1217/I (DCCKBD4BWP16P90CPDULVT)                        0.0059    0.0001    0.0196 r
  ctstcto_buf_1217/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0051    0.0128    0.0324 r
  ctstcto_buf_1171/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0001    0.0325 r
  ctstcto_buf_1171/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0016    0.0053    0.0127    0.0452 r
  ctstcts_inv_8511059/I (CKND2BWP16P90CPDULVT)                       0.0053    0.0001    0.0453 r
  ctstcts_inv_8511059/ZN (CKND2BWP16P90CPDULVT)     1      0.0054    0.0101    0.0081    0.0533 f
  ctstcts_inv_8471055/I (DCCKND4BWP16P90CPDULVT)                     0.0103    0.0009    0.0542 f
  ctstcts_inv_8471055/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0262    0.0241    0.0133    0.0675 r
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0263    0.0030    0.0705 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0705


---------------------------------------------
Smallest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
Latency             : 0.0706
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0845    0.0000
  tck (in)                                          2      0.0090    0.0300    0.0000    0.0000 r
  ctstcto_buf_1219/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0007    0.0007 r
  ctstcto_buf_1219/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0059    0.0189    0.0196 r
  ctstcto_buf_1217/I (DCCKBD4BWP16P90CPDULVT)                        0.0059    0.0001    0.0196 r
  ctstcto_buf_1217/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0051    0.0128    0.0324 r
  ctstcto_buf_1171/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0001    0.0325 r
  ctstcto_buf_1171/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0016    0.0053    0.0127    0.0452 r
  ctstcts_inv_8511059/I (CKND2BWP16P90CPDULVT)                       0.0053    0.0001    0.0453 r
  ctstcts_inv_8511059/ZN (CKND2BWP16P90CPDULVT)     1      0.0054    0.0101    0.0081    0.0533 f
  ctstcts_inv_8471055/I (DCCKND4BWP16P90CPDULVT)                     0.0103    0.0009    0.0542 f
  ctstcts_inv_8471055/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0262    0.0241    0.0133    0.0675 r
  i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0264    0.0031    0.0706 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0706


---------------------------------------------
Smallest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_ext_stat_r1_reg_0_/CP
Latency             : 0.0706
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0845    0.0000
  tck (in)                                          2      0.0090    0.0300    0.0000    0.0000 r
  ctstcto_buf_1219/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0007    0.0007 r
  ctstcto_buf_1219/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0059    0.0189    0.0196 r
  ctstcto_buf_1217/I (DCCKBD4BWP16P90CPDULVT)                        0.0059    0.0001    0.0196 r
  ctstcto_buf_1217/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0051    0.0128    0.0324 r
  ctstcto_buf_1171/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0001    0.0325 r
  ctstcto_buf_1171/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0016    0.0053    0.0127    0.0452 r
  ctstcts_inv_8511059/I (CKND2BWP16P90CPDULVT)                       0.0053    0.0001    0.0453 r
  ctstcts_inv_8511059/ZN (CKND2BWP16P90CPDULVT)     1      0.0054    0.0101    0.0081    0.0533 f
  ctstcts_inv_8471055/I (DCCKND4BWP16P90CPDULVT)                     0.0103    0.0009    0.0542 f
  ctstcts_inv_8471055/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0262    0.0241    0.0133    0.0675 r
  i_img2_jtag_attn_dbg_ext_stat_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)    0.0264    0.0031    0.0706 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0706


---------------------------------------------
Smallest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_enable_reg/CPN
Latency             : 0.0711
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0845    0.0000
  tck (in)                                          2      0.0095    0.0300    0.0000    0.0000 f
  ctstcto_buf_1219/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0007    0.0007 f
  ctstcto_buf_1219/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0058    0.0172    0.0179 f
  ctstcto_buf_1217/I (DCCKBD4BWP16P90CPDULVT)                        0.0058    0.0001    0.0180 f
  ctstcto_buf_1217/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0050    0.0122    0.0301 f
  ctstcto_buf_1171/I (DCCKBD4BWP16P90CPDULVT)                        0.0050    0.0001    0.0302 f
  ctstcto_buf_1171/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0016    0.0052    0.0122    0.0424 f
  ctstcts_inv_8511059/I (CKND2BWP16P90CPDULVT)                       0.0052    0.0001    0.0425 f
  ctstcts_inv_8511059/ZN (CKND2BWP16P90CPDULVT)     1      0.0054    0.0122    0.0090    0.0515 r
  ctstcts_inv_8471055/I (DCCKND4BWP16P90CPDULVT)                     0.0124    0.0009    0.0523 r
  ctstcts_inv_8471055/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0264    0.0251    0.0151    0.0674 f
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD1BWP16P90CPD)           0.0274    0.0037    0.0711 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0711


=====================================================================
==== Latency Reporting for Corner norm.tt0p8v85c.typical_CCworst ====
=====================================================================

======================================= Summary Table for Corner norm.tt0p8v85c.typical_CCworst ========================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock                                   M,D       139        --    0.0053        --    0.0627    0.0574    0.0603    0.0017        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0053        --    0.0627    0.0574        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================== Details Table for Corner norm.tt0p8v85c.typical_CCworst ===============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_33_/CP
                                                                        0.0627 r    0.0627 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_34_/CP
                                                                        0.0627 r    0.0627 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_36_/CP
                                                                        0.0627 r    0.0627 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_35_/CP
                                                                        0.0627 r    0.0627 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_49_/CP
                                                                        0.0627 r    0.0627 r        --          --
                                   S   i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
                                                                        0.0574 r    0.0574 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
                                                                        0.0574 r    0.0574 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
                                                                        0.0575 r    0.0575 r        --          --
                                   S   i_img2_jtag_attn_dbg_ext_stat_r1_reg_0_/CP
                                                                        0.0575 r    0.0575 r        --          --
                                   S   i_img2_jtag_attn_cont_reg_reg_2_/CP
                                                                        0.0576 r    0.0576 r        --          --


================================================================
==== Path Reports for Corner norm.tt0p8v85c.typical_CCworst ====
================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_33_/CP
Latency             : 0.0627
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0094    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0301    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0078    0.0070    0.0185    0.0192 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0072    0.0006    0.0198 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0079    0.0071    0.0126    0.0324 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0072    0.0005    0.0329 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0093    0.0075    0.0127    0.0456 r
  ctstcts_inv_7961004/I (DCCKND10BWP16P90CPDULVT)                    0.0076    0.0003    0.0459 r
  ctstcts_inv_7961004/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0219    0.0066    0.0055    0.0514 f
  ctstcts_inv_791999/I (DCCKND8BWP16P90CPDULVT)                      0.0090    0.0016    0.0530 f
  ctstcts_inv_791999/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0281    0.0111    0.0075    0.0605 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_33_/CP (DFCNQD1BWP16P90CPD)     0.0126    0.0022    0.0627 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0627


---------------------------------------------
Largest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_34_/CP
Latency             : 0.0627
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0094    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0301    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0078    0.0070    0.0185    0.0192 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0072    0.0006    0.0198 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0079    0.0071    0.0126    0.0324 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0072    0.0005    0.0329 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0093    0.0075    0.0127    0.0456 r
  ctstcts_inv_7961004/I (DCCKND10BWP16P90CPDULVT)                    0.0076    0.0003    0.0459 r
  ctstcts_inv_7961004/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0219    0.0066    0.0055    0.0514 f
  ctstcts_inv_791999/I (DCCKND8BWP16P90CPDULVT)                      0.0090    0.0016    0.0530 f
  ctstcts_inv_791999/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0281    0.0111    0.0075    0.0605 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_34_/CP (DFCNQD1BWP16P90CPD)     0.0126    0.0022    0.0627 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0627


---------------------------------------------
Largest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_36_/CP
Latency             : 0.0627
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0094    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0301    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0078    0.0070    0.0185    0.0192 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0072    0.0006    0.0198 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0079    0.0071    0.0126    0.0324 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0072    0.0005    0.0329 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0093    0.0075    0.0127    0.0456 r
  ctstcts_inv_7961004/I (DCCKND10BWP16P90CPDULVT)                    0.0076    0.0003    0.0459 r
  ctstcts_inv_7961004/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0219    0.0066    0.0055    0.0514 f
  ctstcts_inv_791999/I (DCCKND8BWP16P90CPDULVT)                      0.0090    0.0016    0.0530 f
  ctstcts_inv_791999/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0281    0.0111    0.0075    0.0605 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_36_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0126    0.0022    0.0627 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0627


---------------------------------------------
Largest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_35_/CP
Latency             : 0.0627
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0094    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0301    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0078    0.0070    0.0185    0.0192 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0072    0.0006    0.0198 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0079    0.0071    0.0126    0.0324 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0072    0.0005    0.0329 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0093    0.0075    0.0127    0.0456 r
  ctstcts_inv_7961004/I (DCCKND10BWP16P90CPDULVT)                    0.0076    0.0003    0.0459 r
  ctstcts_inv_7961004/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0219    0.0066    0.0055    0.0514 f
  ctstcts_inv_791999/I (DCCKND8BWP16P90CPDULVT)                      0.0090    0.0016    0.0530 f
  ctstcts_inv_791999/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0281    0.0111    0.0075    0.0605 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_35_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0126    0.0022    0.0627 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0627


---------------------------------------------
Largest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_49_/CP
Latency             : 0.0627
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0094    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0301    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0078    0.0070    0.0185    0.0192 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0072    0.0006    0.0198 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0079    0.0071    0.0126    0.0324 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0072    0.0005    0.0329 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0093    0.0075    0.0127    0.0456 r
  ctstcts_inv_7961004/I (DCCKND10BWP16P90CPDULVT)                    0.0076    0.0003    0.0459 r
  ctstcts_inv_7961004/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0219    0.0066    0.0055    0.0514 f
  ctstcts_inv_791999/I (DCCKND8BWP16P90CPDULVT)                      0.0090    0.0016    0.0530 f
  ctstcts_inv_791999/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0281    0.0111    0.0075    0.0605 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_49_/CP (DFCNQD1BWP16P90CPD)     0.0126    0.0022    0.0627 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0627


---------------------------------------------
Smallest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
Latency             : 0.0574
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0094    0.0300    0.0000    0.0000 r
  ctstcto_buf_1219/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0004    0.0004 r
  ctstcto_buf_1219/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0051    0.0161    0.0165 r
  ctstcto_buf_1217/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0000    0.0165 r
  ctstcto_buf_1217/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0041    0.0104    0.0269 r
  ctstcto_buf_1171/I (DCCKBD4BWP16P90CPDULVT)                        0.0041    0.0001    0.0269 r
  ctstcto_buf_1171/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0016    0.0043    0.0103    0.0372 r
  ctstcts_inv_8511059/I (CKND2BWP16P90CPDULVT)                       0.0043    0.0000    0.0373 r
  ctstcts_inv_8511059/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0083    0.0066    0.0439 f
  ctstcts_inv_8471055/I (DCCKND4BWP16P90CPDULVT)                     0.0084    0.0005    0.0444 f
  ctstcts_inv_8471055/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0272    0.0204    0.0115    0.0559 r
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)    0.0210    0.0016    0.0574 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0574


---------------------------------------------
Smallest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
Latency             : 0.0574
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0094    0.0300    0.0000    0.0000 r
  ctstcto_buf_1219/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0004    0.0004 r
  ctstcto_buf_1219/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0051    0.0161    0.0165 r
  ctstcto_buf_1217/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0000    0.0165 r
  ctstcto_buf_1217/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0041    0.0104    0.0269 r
  ctstcto_buf_1171/I (DCCKBD4BWP16P90CPDULVT)                        0.0041    0.0001    0.0269 r
  ctstcto_buf_1171/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0016    0.0043    0.0103    0.0372 r
  ctstcts_inv_8511059/I (CKND2BWP16P90CPDULVT)                       0.0043    0.0000    0.0373 r
  ctstcts_inv_8511059/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0083    0.0066    0.0439 f
  ctstcts_inv_8471055/I (DCCKND4BWP16P90CPDULVT)                     0.0084    0.0005    0.0444 f
  ctstcts_inv_8471055/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0272    0.0204    0.0115    0.0559 r
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0210    0.0016    0.0574 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0574


---------------------------------------------
Smallest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
Latency             : 0.0575
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0094    0.0300    0.0000    0.0000 r
  ctstcto_buf_1219/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0004    0.0004 r
  ctstcto_buf_1219/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0051    0.0161    0.0165 r
  ctstcto_buf_1217/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0000    0.0165 r
  ctstcto_buf_1217/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0041    0.0104    0.0269 r
  ctstcto_buf_1171/I (DCCKBD4BWP16P90CPDULVT)                        0.0041    0.0001    0.0269 r
  ctstcto_buf_1171/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0016    0.0043    0.0103    0.0372 r
  ctstcts_inv_8511059/I (CKND2BWP16P90CPDULVT)                       0.0043    0.0000    0.0373 r
  ctstcts_inv_8511059/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0083    0.0066    0.0439 f
  ctstcts_inv_8471055/I (DCCKND4BWP16P90CPDULVT)                     0.0084    0.0005    0.0444 f
  ctstcts_inv_8471055/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0272    0.0204    0.0115    0.0559 r
  i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0210    0.0016    0.0575 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0575


---------------------------------------------
Smallest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_ext_stat_r1_reg_0_/CP
Latency             : 0.0575
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0094    0.0300    0.0000    0.0000 r
  ctstcto_buf_1219/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0004    0.0004 r
  ctstcto_buf_1219/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0051    0.0161    0.0165 r
  ctstcto_buf_1217/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0000    0.0165 r
  ctstcto_buf_1217/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0041    0.0104    0.0269 r
  ctstcto_buf_1171/I (DCCKBD4BWP16P90CPDULVT)                        0.0041    0.0001    0.0269 r
  ctstcto_buf_1171/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0016    0.0043    0.0103    0.0372 r
  ctstcts_inv_8511059/I (CKND2BWP16P90CPDULVT)                       0.0043    0.0000    0.0373 r
  ctstcts_inv_8511059/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0083    0.0066    0.0439 f
  ctstcts_inv_8471055/I (DCCKND4BWP16P90CPDULVT)                     0.0084    0.0005    0.0444 f
  ctstcts_inv_8471055/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0272    0.0204    0.0115    0.0559 r
  i_img2_jtag_attn_dbg_ext_stat_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)    0.0209    0.0017    0.0575 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0575


---------------------------------------------
Smallest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_reg_reg_2_/CP
Latency             : 0.0576
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0094    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0301    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0078    0.0070    0.0185    0.0192 r
  ctstcto_buf_1218/I (CKBD2BWP16P90CPDULVT)                          0.0072    0.0006    0.0198 r
  ctstcto_buf_1218/Z (CKBD2BWP16P90CPDULVT)         1      0.0046    0.0074    0.0112    0.0310 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0074    0.0004    0.0314 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0143    0.0219    0.0256    0.0570 r
  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPD)          0.0218    0.0006    0.0576 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0576


1
