<?xml version="1.0" encoding="UTF-8"?>
<RootFolder label="COREGEN" treetype="folder" language="COREGEN">
	<Folder label="VERILOG Component Instantiation" treetype="folder">
		<Template label="dec" treetype="template">
 
 
// The following must be inserted into your Verilog file for this
// core to be instantiated. Change the instance name and port connections
// (in parentheses) to your own signal names.
 
dec YourInstanceName (
    .din(din), // Bus [13 : 0] 
    .nd(nd),
    .ce(ce),
    .sclr(sclr),
    .clk(clk),
    .dout(dout), // Bus [13 : 0] 
    .rdy(rdy),
    .rfd(rfd));

 
		</Template>
		<Template label="dec2" treetype="template">
		</Template>
	</Folder>
	<Folder label="VHDL Component Instantiation" treetype="folder">
		<Template label="dec" treetype="template">
 
 
-- The following code must appear in the VHDL architecture header:
 
component dec
    port (
    din: IN std_logic_VECTOR(13 downto 0);
    nd: IN std_logic;
    ce: IN std_logic;
    sclr: IN std_logic;
    clk: IN std_logic;
    dout: OUT std_logic_VECTOR(13 downto 0);
    rdy: OUT std_logic;
    rfd: OUT std_logic);
end component;


 
-------------------------------------------------------------
 
-- The following code must appear in the VHDL architecture body.
-- Substitute your own instance name and net names.
 
your_instance_name : dec
        port map (
            din =&gt; din,
            nd =&gt; nd,
            ce =&gt; ce,
            sclr =&gt; sclr,
            clk =&gt; clk,
            dout =&gt; dout,
            rdy =&gt; rdy,
            rfd =&gt; rfd);
 
		</Template>
		<Template label="dec2" treetype="template">
		</Template>
	</Folder>
</RootFolder>
