$date
	Sun Mar 26 17:00:58 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fetch_tb $end
$var wire 32 ! instruction [31:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 32 $ instruction [31:0] $end
$var wire 1 # reset $end
$var reg 32 % ir [31:0] $end
$var reg 32 & pc [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
bx $
1#
0"
bx !
$end
#5
b0 !
b0 $
b0 %
b0 &
1"
#10
0"
#15
1"
#20
0"
0#
#25
b1 &
1"
#30
0"
#35
b1 !
b1 $
b1 %
b10 &
1"
#40
0"
#45
b10 !
b10 $
b10 %
b11 &
1"
#50
0"
#55
b11 !
b11 $
b11 %
b100 &
1"
#60
0"
#65
b100 !
b100 $
b100 %
b101 &
1"
#70
0"
#75
b101 !
b101 $
b101 %
b110 &
1"
#80
0"
#85
b110 !
b110 $
b110 %
b111 &
1"
#90
0"
#95
bx !
bx $
bx %
b1000 &
1"
#100
0"
