static int F_1 ( struct V_1 * V_2 ,\r\nT_1 V_3 , const T_1 * V_4 , int V_5 )\r\n{\r\n#define F_2 32\r\n#define F_3 (MAX_WR_LEN + 1)\r\nint V_6 ;\r\nT_1 V_7 [ F_3 ] ;\r\nstruct V_8 V_9 [ 1 ] = {\r\n{\r\n. V_10 = V_2 -> V_11 -> V_12 ,\r\n. V_13 = 0 ,\r\n. V_5 = 1 + V_5 ,\r\n. V_7 = V_7 ,\r\n}\r\n} ;\r\nif ( F_4 ( V_5 > F_2 ) )\r\nreturn - V_14 ;\r\nV_7 [ 0 ] = V_3 ;\r\nmemcpy ( & V_7 [ 1 ] , V_4 , V_5 ) ;\r\nF_5 ( & V_2 -> V_15 ) ;\r\nV_6 = F_6 ( V_2 -> V_16 , V_9 , 1 ) ;\r\nF_7 ( & V_2 -> V_15 ) ;\r\nif ( V_6 == 1 ) {\r\nV_6 = 0 ;\r\n} else {\r\nF_8 ( & V_2 -> V_16 -> V_17 ,\r\nL_1 ,\r\nV_18 , V_6 , V_3 , V_5 ) ;\r\nV_6 = - V_19 ;\r\n}\r\nreturn V_6 ;\r\n}\r\nstatic int F_9 ( struct V_1 * V_2 ,\r\nT_1 V_3 , T_1 * V_4 , int V_5 )\r\n{\r\n#define F_10 3\r\n#define F_11 (MAX_RD_LEN)\r\nint V_6 ;\r\nT_1 V_7 [ F_11 ] ;\r\nstruct V_8 V_9 [ 2 ] = {\r\n{\r\n. V_10 = V_2 -> V_11 -> V_12 ,\r\n. V_13 = 0 ,\r\n. V_5 = 1 ,\r\n. V_7 = & V_3 ,\r\n} , {\r\n. V_10 = V_2 -> V_11 -> V_12 ,\r\n. V_13 = V_20 ,\r\n. V_5 = V_5 ,\r\n. V_7 = V_7 ,\r\n}\r\n} ;\r\nif ( F_4 ( V_5 > F_10 ) )\r\nreturn - V_14 ;\r\nF_5 ( & V_2 -> V_15 ) ;\r\nV_6 = F_6 ( V_2 -> V_16 , V_9 , 2 ) ;\r\nF_7 ( & V_2 -> V_15 ) ;\r\nif ( V_6 == 2 ) {\r\nmemcpy ( V_4 , V_7 , V_5 ) ;\r\nV_6 = 0 ;\r\n} else {\r\nF_8 ( & V_2 -> V_16 -> V_17 ,\r\nL_2 ,\r\nV_18 , V_6 , V_3 , V_5 ) ;\r\nV_6 = - V_19 ;\r\n}\r\nreturn V_6 ;\r\n}\r\nstatic int F_12 ( struct V_1 * V_2 , T_1 V_3 , T_1 V_4 )\r\n{\r\nreturn F_1 ( V_2 , V_3 , & V_4 , 1 ) ;\r\n}\r\nstatic int F_13 ( struct V_1 * V_2 , T_1 V_3 , T_1 * V_4 )\r\n{\r\nreturn F_9 ( V_2 , V_3 , V_4 , 1 ) ;\r\n}\r\nstatic int F_14 ( struct V_1 * V_2 ,\r\nT_1 V_3 , T_1 V_4 , T_1 V_21 )\r\n{\r\nint V_6 ;\r\nT_1 V_22 ;\r\nif ( V_21 != 0xff ) {\r\nV_6 = F_9 ( V_2 , V_3 , & V_22 , 1 ) ;\r\nif ( V_6 )\r\nreturn V_6 ;\r\nV_4 &= V_21 ;\r\nV_22 &= ~ V_21 ;\r\nV_4 |= V_22 ;\r\n}\r\nreturn F_1 ( V_2 , V_3 , & V_4 , 1 ) ;\r\n}\r\nstatic int F_15 ( struct V_1 * V_2 ,\r\nT_1 V_3 , T_1 * V_4 , T_1 V_21 )\r\n{\r\nint V_6 , V_23 ;\r\nT_1 V_22 ;\r\nV_6 = F_9 ( V_2 , V_3 , & V_22 , 1 ) ;\r\nif ( V_6 )\r\nreturn V_6 ;\r\nV_22 &= V_21 ;\r\nfor ( V_23 = 0 ; V_23 < 8 ; V_23 ++ ) {\r\nif ( ( V_21 >> V_23 ) & 0x01 )\r\nbreak;\r\n}\r\n* V_4 = V_22 >> V_23 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_16 ( struct V_1 * V_2 ,\r\nconst struct V_24 * V_25 , int V_26 )\r\n{\r\nint V_6 , V_23 , V_27 ;\r\nT_1 V_7 [ 83 ] ;\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_3 , V_28 , V_26 ) ;\r\nif ( V_26 > 86 ) {\r\nV_6 = - V_14 ;\r\ngoto V_29;\r\n}\r\nfor ( V_23 = 0 , V_27 = 0 ; V_23 < V_26 ; V_23 ++ , V_27 ++ ) {\r\nV_7 [ V_27 ] = V_25 [ V_23 ] . V_4 ;\r\nif ( V_23 == V_26 - 1 || V_25 [ V_23 ] . V_3 != V_25 [ V_23 + 1 ] . V_3 - 1 ||\r\n! ( ( V_27 + 1 ) % ( V_2 -> V_11 -> V_30 - 1 ) ) ) {\r\nV_6 = F_1 ( V_2 , V_25 [ V_23 ] . V_3 - V_27 , V_7 , V_27 + 1 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_27 = - 1 ;\r\n}\r\n}\r\nreturn 0 ;\r\nV_29:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_4 , V_28 , V_6 ) ;\r\nreturn V_6 ;\r\n}\r\nstatic int F_18 ( struct V_31 * V_32 , T_2 * V_33 )\r\n{\r\nstruct V_1 * V_2 = V_32 -> V_34 ;\r\nstruct V_35 * V_36 = & V_32 -> V_37 ;\r\nint V_6 ;\r\nT_1 V_22 ;\r\n* V_33 = 0 ;\r\nif ( ! V_2 -> V_38 ) {\r\nV_6 = - V_39 ;\r\ngoto V_29;\r\n}\r\nswitch ( V_36 -> V_40 ) {\r\ncase V_41 :\r\nV_6 = F_15 ( V_2 , 0xd1 , & V_22 , 0x07 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nif ( V_22 == 0x07 )\r\n* V_33 = V_42 | V_43 |\r\nV_44 | V_45 |\r\nV_46 ;\r\nbreak;\r\ncase V_47 :\r\nV_6 = F_15 ( V_2 , 0x0d , & V_22 , 0x8f ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nif ( V_22 == 0x8f )\r\n* V_33 = V_42 | V_43 |\r\nV_44 | V_45 |\r\nV_46 ;\r\nbreak;\r\ndefault:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_5 ,\r\nV_28 ) ;\r\nV_6 = - V_14 ;\r\ngoto V_29;\r\n}\r\nV_2 -> V_48 = * V_33 ;\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_6 ,\r\nV_28 , V_22 , * V_33 ) ;\r\nreturn 0 ;\r\nV_29:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_4 , V_28 , V_6 ) ;\r\nreturn V_6 ;\r\n}\r\nstatic int F_19 ( struct V_31 * V_32 )\r\n{\r\nstruct V_1 * V_2 = V_32 -> V_34 ;\r\nstruct V_35 * V_36 = & V_32 -> V_37 ;\r\nint V_6 , V_5 ;\r\nconst struct V_24 * V_49 ;\r\nT_1 V_22 , V_50 = 0 , V_51 = 0 ;\r\nT_1 V_7 [ 3 ] ;\r\nT_3 V_52 , V_53 = 0 ;\r\nT_4 V_54 , V_55 ;\r\nT_5 V_56 ;\r\nF_17 ( & V_2 -> V_16 -> V_17 ,\r\nL_7 ,\r\nV_28 , V_36 -> V_40 ,\r\nV_36 -> V_57 , V_36 -> V_58 , V_36 -> V_59 ,\r\nV_36 -> V_60 , V_36 -> V_61 , V_36 -> V_62 ) ;\r\nif ( ! V_2 -> V_38 ) {\r\nV_6 = - V_39 ;\r\ngoto V_29;\r\n}\r\nV_6 = F_12 ( V_2 , 0x07 , 0x80 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_12 ( V_2 , 0x07 , 0x00 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nif ( V_2 -> V_63 == V_64 ) {\r\nV_6 = F_12 ( V_2 , 0x06 , 0xe0 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\n}\r\nif ( V_32 -> V_65 . V_66 . V_67 ) {\r\nV_6 = V_32 -> V_65 . V_66 . V_67 ( V_32 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\n}\r\nif ( V_32 -> V_65 . V_66 . V_68 ) {\r\nV_6 = V_32 -> V_65 . V_66 . V_68 ( V_32 , & V_54 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\n} else {\r\nV_54 = V_36 -> V_58 ;\r\n}\r\nif ( V_2 -> V_63 == V_64 ) {\r\nif ( V_36 -> V_59 > 45010000 )\r\nV_2 -> V_69 = 110250 ;\r\nelse\r\nV_2 -> V_69 = 96000 ;\r\nif ( V_36 -> V_40 == V_41 )\r\nV_55 = 96000 ;\r\nelse\r\nV_55 = 144000 ;\r\nV_6 = F_12 ( V_2 , 0x06 , 0x00 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nF_20 ( 10000 , 20000 ) ;\r\n} else {\r\nV_2 -> V_69 = 96000 ;\r\nswitch ( V_2 -> V_11 -> V_70 ) {\r\ncase V_71 :\r\ncase V_72 :\r\nV_55 = V_2 -> V_11 -> V_73 ;\r\nbreak;\r\ncase V_74 :\r\ncase V_75 :\r\nif ( V_36 -> V_40 == V_41 )\r\nV_55 = 96000 ;\r\nelse {\r\nif ( V_36 -> V_59 < 18000000 )\r\nV_55 = 96000 ;\r\nelse if ( V_36 -> V_59 < 28000000 )\r\nV_55 = 144000 ;\r\nelse\r\nV_55 = 192000 ;\r\n}\r\nbreak;\r\ndefault:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_8 ,\r\nV_28 ) ;\r\nV_6 = - V_14 ;\r\ngoto V_29;\r\n}\r\nswitch ( V_55 ) {\r\ncase 96000 :\r\nV_50 = 0x02 ;\r\nV_51 = 0x01 ;\r\nbreak;\r\ncase 144000 :\r\nV_50 = 0x00 ;\r\nV_51 = 0x01 ;\r\nbreak;\r\ncase 192000 :\r\nV_50 = 0x03 ;\r\nV_51 = 0x00 ;\r\nbreak;\r\n}\r\nV_6 = F_14 ( V_2 , 0x22 , V_50 << 6 , 0xc0 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_14 ( V_2 , 0x24 , V_51 << 6 , 0xc0 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\n}\r\nV_6 = F_12 ( V_2 , 0xb2 , 0x01 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_12 ( V_2 , 0x00 , 0x01 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nswitch ( V_36 -> V_40 ) {\r\ncase V_41 :\r\nif ( V_2 -> V_63 == V_64 ) {\r\nV_5 = F_21 ( V_76 ) ;\r\nV_49 = V_76 ;\r\n} else {\r\nV_5 = F_21 ( V_77 ) ;\r\nV_49 = V_77 ;\r\n}\r\nbreak;\r\ncase V_47 :\r\nif ( V_2 -> V_63 == V_64 ) {\r\nV_5 = F_21 ( V_78 ) ;\r\nV_49 = V_78 ;\r\n} else {\r\nV_5 = F_21 ( V_79 ) ;\r\nV_49 = V_79 ;\r\n}\r\nbreak;\r\ndefault:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_5 ,\r\nV_28 ) ;\r\nV_6 = - V_14 ;\r\ngoto V_29;\r\n}\r\nif ( V_36 -> V_40 != V_2 -> V_40 ) {\r\nV_6 = F_16 ( V_2 , V_49 , V_5 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\n}\r\nif ( V_2 -> V_63 == V_64 ) {\r\nif ( ( V_36 -> V_40 == V_47 )\r\n&& ( ( V_36 -> V_59 / 1000 ) <= 5000 ) ) {\r\nV_6 = F_12 ( V_2 , 0xc0 , 0x04 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_7 [ 0 ] = 0x09 ;\r\nV_7 [ 1 ] = 0x22 ;\r\nV_7 [ 2 ] = 0x88 ;\r\nV_6 = F_1 ( V_2 , 0x8a , V_7 , 3 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\n}\r\nV_6 = F_14 ( V_2 , 0x9d , 0x08 , 0x08 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_12 ( V_2 , 0xf1 , 0x01 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_14 ( V_2 , 0x30 , 0x80 , 0x80 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\n}\r\nswitch ( V_2 -> V_11 -> V_70 ) {\r\ncase V_71 :\r\nV_50 = 0x00 ;\r\nV_22 = 0x06 ;\r\nbreak;\r\ncase V_72 :\r\nV_50 = 0x20 ;\r\nV_22 = 0x06 ;\r\nbreak;\r\ncase V_74 :\r\nV_22 = 0x02 ;\r\nbreak;\r\ncase V_75 :\r\nV_22 = 0x03 ;\r\nbreak;\r\ndefault:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_8 , V_28 ) ;\r\nV_6 = - V_14 ;\r\ngoto V_29;\r\n}\r\nif ( V_2 -> V_11 -> V_80 )\r\nV_22 |= 0x40 ;\r\nV_6 = F_12 ( V_2 , 0xfd , V_22 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nswitch ( V_2 -> V_11 -> V_70 ) {\r\ncase V_71 :\r\ncase V_72 :\r\nV_6 = F_14 ( V_2 , 0x29 , V_50 , 0x20 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_50 = 0 ;\r\nV_51 = 0 ;\r\nbreak;\r\ndefault:\r\nif ( V_2 -> V_11 -> V_73 ) {\r\nV_53 = F_22 ( V_55 , V_2 -> V_11 -> V_73 ) ;\r\nV_50 = V_53 / 2 ;\r\nV_51 = F_22 ( V_53 , 2 ) ;\r\n}\r\n}\r\nF_17 ( & V_2 -> V_16 -> V_17 ,\r\nL_9 ,\r\nV_28 , V_55 , V_2 -> V_11 -> V_73 , V_53 ) ;\r\nV_50 -- ;\r\nV_51 -- ;\r\nV_50 &= 0x3f ;\r\nV_51 &= 0x3f ;\r\nV_6 = F_13 ( V_2 , 0xfe , & V_22 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_22 = ( ( V_22 & 0xf0 ) << 0 ) | V_50 >> 2 ;\r\nV_6 = F_12 ( V_2 , 0xfe , V_22 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_22 = ( ( V_50 & 0x03 ) << 6 ) | V_51 >> 0 ;\r\nV_6 = F_12 ( V_2 , 0xea , V_22 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nif ( V_36 -> V_59 <= 3000000 )\r\nV_22 = 0x20 ;\r\nelse if ( V_36 -> V_59 <= 10000000 )\r\nV_22 = 0x10 ;\r\nelse\r\nV_22 = 0x06 ;\r\nV_6 = F_12 ( V_2 , 0xc3 , 0x08 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_12 ( V_2 , 0xc8 , V_22 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_12 ( V_2 , 0xc4 , 0x08 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_12 ( V_2 , 0xc7 , 0x00 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_52 = F_23 ( ( V_36 -> V_59 / 1000 ) << 15 , V_2 -> V_69 / 2 ) ;\r\nV_7 [ 0 ] = ( V_52 >> 0 ) & 0xff ;\r\nV_7 [ 1 ] = ( V_52 >> 8 ) & 0xff ;\r\nV_6 = F_1 ( V_2 , 0x61 , V_7 , 2 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_14 ( V_2 , 0x4d , V_2 -> V_11 -> V_81 << 1 , 0x02 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_14 ( V_2 , 0x30 , V_2 -> V_11 -> V_82 << 4 , 0x10 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_12 ( V_2 , 0x33 , V_2 -> V_11 -> V_83 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_10 , V_28 ,\r\n( V_54 - V_36 -> V_58 ) ) ;\r\nV_56 = 0x10000 * ( V_54 - V_36 -> V_58 ) ;\r\nV_56 = F_23 ( V_56 , V_2 -> V_69 ) ;\r\nif ( V_56 < 0 )\r\nV_56 += 0x10000 ;\r\nV_7 [ 0 ] = ( V_56 >> 0 ) & 0xff ;\r\nV_7 [ 1 ] = ( V_56 >> 8 ) & 0xff ;\r\nV_6 = F_1 ( V_2 , 0x5e , V_7 , 2 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_12 ( V_2 , 0x00 , 0x00 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_12 ( V_2 , 0xb2 , 0x00 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_2 -> V_40 = V_36 -> V_40 ;\r\nreturn 0 ;\r\nV_29:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_4 , V_28 , V_6 ) ;\r\nreturn V_6 ;\r\n}\r\nstatic int F_24 ( struct V_31 * V_32 )\r\n{\r\nstruct V_1 * V_2 = V_32 -> V_34 ;\r\nint V_6 , V_5 , V_84 ;\r\nconst struct V_85 * V_86 = NULL ;\r\nT_1 * V_87 ;\r\nT_1 V_22 ;\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_11 , V_28 ) ;\r\nV_2 -> V_38 = false ;\r\nV_6 = F_14 ( V_2 , 0x08 , 0x01 , 0x01 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_14 ( V_2 , 0x04 , 0x00 , 0x01 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_14 ( V_2 , 0x23 , 0x00 , 0x10 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_13 ( V_2 , 0xb9 , & V_22 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_12 , V_28 , V_22 ) ;\r\nif ( V_22 )\r\ngoto V_88;\r\nV_6 = F_12 ( V_2 , 0x07 , 0xe0 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_12 ( V_2 , 0x07 , 0x00 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nF_25 ( & V_2 -> V_16 -> V_17 , L_13 ,\r\nV_18 , V_89 . V_90 . V_91 ) ;\r\nif ( V_2 -> V_63 == V_64 )\r\nV_87 = V_92 ;\r\nelse\r\nV_87 = V_93 ;\r\nV_6 = F_26 ( & V_86 , V_87 , V_2 -> V_16 -> V_17 . V_94 ) ;\r\nif ( V_6 ) {\r\nF_27 ( & V_2 -> V_16 -> V_17 , L_14 ,\r\nV_18 , V_87 ) ;\r\ngoto V_29;\r\n}\r\nF_25 ( & V_2 -> V_16 -> V_17 , L_15 ,\r\nV_18 , V_87 ) ;\r\nV_6 = F_12 ( V_2 , 0xb2 , 0x01 ) ;\r\nif ( V_6 )\r\ngoto V_95;\r\nfor ( V_84 = V_86 -> V_96 ; V_84 > 0 ;\r\nV_84 -= ( V_2 -> V_11 -> V_30 - 1 ) ) {\r\nV_5 = V_84 ;\r\nif ( V_5 > ( V_2 -> V_11 -> V_30 - 1 ) )\r\nV_5 = ( V_2 -> V_11 -> V_30 - 1 ) ;\r\nV_6 = F_1 ( V_2 , 0xb0 ,\r\n& V_86 -> V_97 [ V_86 -> V_96 - V_84 ] , V_5 ) ;\r\nif ( V_6 ) {\r\nF_27 ( & V_2 -> V_16 -> V_17 ,\r\nL_16 ,\r\nV_18 , V_6 ) ;\r\ngoto V_95;\r\n}\r\n}\r\nV_6 = F_12 ( V_2 , 0xb2 , 0x00 ) ;\r\nif ( V_6 )\r\ngoto V_95;\r\nF_28 ( V_86 ) ;\r\nV_86 = NULL ;\r\nV_6 = F_13 ( V_2 , 0xb9 , & V_22 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nif ( ! V_22 ) {\r\nF_25 ( & V_2 -> V_16 -> V_17 , L_17 ,\r\nV_18 ) ;\r\nV_6 = - V_98 ;\r\ngoto V_29;\r\n}\r\nF_25 ( & V_2 -> V_16 -> V_17 , L_18 ,\r\nV_18 , V_89 . V_90 . V_91 ) ;\r\nF_25 ( & V_2 -> V_16 -> V_17 , L_19 ,\r\nV_18 , ( V_22 >> 4 ) & 0xf , ( V_22 >> 0 & 0xf ) ) ;\r\nV_88:\r\nV_2 -> V_38 = true ;\r\nreturn 0 ;\r\nV_95:\r\nF_28 ( V_86 ) ;\r\nV_29:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_4 , V_28 , V_6 ) ;\r\nreturn V_6 ;\r\n}\r\nstatic int F_29 ( struct V_31 * V_32 )\r\n{\r\nstruct V_1 * V_2 = V_32 -> V_34 ;\r\nint V_6 ;\r\nT_1 V_22 ;\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_11 , V_28 ) ;\r\nV_2 -> V_40 = V_99 ;\r\nif ( V_2 -> V_63 == V_64 )\r\nV_22 = 0x29 ;\r\nelse\r\nV_22 = 0x27 ;\r\nV_6 = F_14 ( V_2 , V_22 , 0x00 , 0x01 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_14 ( V_2 , 0x08 , 0x00 , 0x01 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_14 ( V_2 , 0x04 , 0x01 , 0x01 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_14 ( V_2 , 0x23 , 0x10 , 0x10 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nreturn 0 ;\r\nV_29:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_4 , V_28 , V_6 ) ;\r\nreturn V_6 ;\r\n}\r\nstatic int F_30 ( struct V_31 * V_32 )\r\n{\r\nstruct V_1 * V_2 = V_32 -> V_34 ;\r\nstruct V_35 * V_36 = & V_32 -> V_37 ;\r\nint V_6 ;\r\nT_1 V_7 [ 3 ] ;\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_11 , V_28 ) ;\r\nif ( ! V_2 -> V_38 || ! ( V_2 -> V_48 & V_46 ) ) {\r\nV_6 = - V_39 ;\r\ngoto V_29;\r\n}\r\nswitch ( V_36 -> V_40 ) {\r\ncase V_41 :\r\nV_6 = F_13 ( V_2 , 0xe0 , & V_7 [ 0 ] ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_13 ( V_2 , 0xe6 , & V_7 [ 1 ] ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nswitch ( ( V_7 [ 0 ] >> 2 ) & 0x01 ) {\r\ncase 0 :\r\nV_36 -> V_60 = V_100 ;\r\nbreak;\r\ncase 1 :\r\nV_36 -> V_60 = V_101 ;\r\nbreak;\r\n}\r\nswitch ( ( V_7 [ 1 ] >> 5 ) & 0x07 ) {\r\ncase 0 :\r\nV_36 -> V_102 = V_103 ;\r\nbreak;\r\ncase 1 :\r\nV_36 -> V_102 = V_104 ;\r\nbreak;\r\ncase 2 :\r\nV_36 -> V_102 = V_105 ;\r\nbreak;\r\ncase 3 :\r\nV_36 -> V_102 = V_106 ;\r\nbreak;\r\ncase 4 :\r\nV_36 -> V_102 = V_107 ;\r\nbreak;\r\ndefault:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_20 ,\r\nV_28 ) ;\r\n}\r\nV_36 -> V_57 = V_108 ;\r\nbreak;\r\ncase V_47 :\r\nV_6 = F_13 ( V_2 , 0x7e , & V_7 [ 0 ] ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_13 ( V_2 , 0x89 , & V_7 [ 1 ] ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_13 ( V_2 , 0xf2 , & V_7 [ 2 ] ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nswitch ( ( V_7 [ 0 ] >> 0 ) & 0x0f ) {\r\ncase 2 :\r\nV_36 -> V_102 = V_109 ;\r\nbreak;\r\ncase 3 :\r\nV_36 -> V_102 = V_107 ;\r\nbreak;\r\ncase 4 :\r\nV_36 -> V_102 = V_110 ;\r\nbreak;\r\ncase 5 :\r\nV_36 -> V_102 = V_106 ;\r\nbreak;\r\ncase 6 :\r\nV_36 -> V_102 = V_105 ;\r\nbreak;\r\ncase 7 :\r\nV_36 -> V_102 = V_111 ;\r\nbreak;\r\ncase 8 :\r\nV_36 -> V_102 = V_104 ;\r\nbreak;\r\ncase 9 :\r\nV_36 -> V_102 = V_112 ;\r\nbreak;\r\ncase 10 :\r\nV_36 -> V_102 = V_113 ;\r\nbreak;\r\ndefault:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_20 ,\r\nV_28 ) ;\r\n}\r\nswitch ( ( V_7 [ 0 ] >> 5 ) & 0x01 ) {\r\ncase 0 :\r\nV_36 -> V_61 = V_114 ;\r\nbreak;\r\ncase 1 :\r\nV_36 -> V_61 = V_115 ;\r\nbreak;\r\n}\r\nswitch ( ( V_7 [ 0 ] >> 6 ) & 0x07 ) {\r\ncase 0 :\r\nV_36 -> V_57 = V_108 ;\r\nbreak;\r\ncase 1 :\r\nV_36 -> V_57 = V_116 ;\r\nbreak;\r\ncase 2 :\r\nV_36 -> V_57 = V_117 ;\r\nbreak;\r\ncase 3 :\r\nV_36 -> V_57 = V_118 ;\r\nbreak;\r\ndefault:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_21 ,\r\nV_28 ) ;\r\n}\r\nswitch ( ( V_7 [ 1 ] >> 7 ) & 0x01 ) {\r\ncase 0 :\r\nV_36 -> V_60 = V_100 ;\r\nbreak;\r\ncase 1 :\r\nV_36 -> V_60 = V_101 ;\r\nbreak;\r\n}\r\nswitch ( ( V_7 [ 2 ] >> 0 ) & 0x03 ) {\r\ncase 0 :\r\nV_36 -> V_62 = V_119 ;\r\nbreak;\r\ncase 1 :\r\nV_36 -> V_62 = V_120 ;\r\nbreak;\r\ncase 2 :\r\nV_36 -> V_62 = V_121 ;\r\nbreak;\r\ndefault:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_22 ,\r\nV_28 ) ;\r\n}\r\nbreak;\r\ndefault:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_5 ,\r\nV_28 ) ;\r\nV_6 = - V_14 ;\r\ngoto V_29;\r\n}\r\nV_6 = F_9 ( V_2 , 0x6d , V_7 , 2 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_36 -> V_59 = 1ull * ( ( V_7 [ 1 ] << 8 ) | ( V_7 [ 0 ] << 0 ) ) *\r\nV_2 -> V_69 * 1000 / 0x10000 ;\r\nreturn 0 ;\r\nV_29:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_4 , V_28 , V_6 ) ;\r\nreturn V_6 ;\r\n}\r\nstatic int F_31 ( struct V_31 * V_32 , T_3 * V_122 )\r\n{\r\nstruct V_1 * V_2 = V_32 -> V_34 ;\r\nstruct V_35 * V_36 = & V_32 -> V_37 ;\r\nint V_6 , V_23 , V_123 ;\r\nT_1 V_7 [ 3 ] ;\r\nT_3 V_124 , signal ;\r\nT_4 V_125 , V_126 ;\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_11 , V_28 ) ;\r\n#define F_32 3\r\nswitch ( V_36 -> V_40 ) {\r\ncase V_41 :\r\nV_123 = 0 ;\r\nfor ( V_23 = 0 ; V_23 < F_32 ; V_23 ++ ) {\r\nV_6 = F_13 ( V_2 , 0xff , & V_7 [ 0 ] ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_123 += V_7 [ 0 ] ;\r\n}\r\nV_123 = F_23 ( V_123 , 8 * F_32 ) ;\r\nif ( V_123 )\r\n* V_122 = F_33 ( ( V_127 ) 100 * F_34 ( V_123 ) , F_34 ( 10 ) ) ;\r\nelse\r\n* V_122 = 0 ;\r\nbreak;\r\ncase V_47 :\r\nV_125 = 0 ;\r\nV_126 = 0 ;\r\nfor ( V_23 = 0 ; V_23 < F_32 ; V_23 ++ ) {\r\nV_6 = F_9 ( V_2 , 0x8c , V_7 , 3 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_124 = V_7 [ 1 ] << 6 ;\r\nV_124 |= V_7 [ 0 ] & 0x3f ;\r\nV_124 >>= 2 ;\r\nsignal = V_7 [ 2 ] * V_7 [ 2 ] ;\r\nsignal >>= 1 ;\r\nV_125 += V_124 ;\r\nV_126 += signal ;\r\n}\r\nV_124 = V_125 / F_32 ;\r\nsignal = V_126 / F_32 ;\r\nif ( signal > V_124 ) {\r\nV_123 = signal / V_124 ;\r\n* V_122 = F_33 ( ( V_127 ) 100 * F_35 ( V_123 ) , ( 1 << 24 ) ) ;\r\n} else {\r\n* V_122 = 0 ;\r\n}\r\nbreak;\r\ndefault:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_5 ,\r\nV_28 ) ;\r\nV_6 = - V_14 ;\r\ngoto V_29;\r\n}\r\nreturn 0 ;\r\nV_29:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_4 , V_28 , V_6 ) ;\r\nreturn V_6 ;\r\n}\r\nstatic int F_36 ( struct V_31 * V_32 , T_4 * V_128 )\r\n{\r\nstruct V_1 * V_2 = V_32 -> V_34 ;\r\nstruct V_35 * V_36 = & V_32 -> V_37 ;\r\nint V_6 ;\r\nunsigned int V_129 ;\r\nT_1 V_7 [ 3 ] , V_22 ;\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_11 , V_28 ) ;\r\nswitch ( V_36 -> V_40 ) {\r\ncase V_41 :\r\nV_6 = F_12 ( V_2 , 0xf9 , 0x04 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_13 ( V_2 , 0xf8 , & V_22 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nif ( ! ( V_22 & 0x10 ) ) {\r\nV_22 |= 0x10 ;\r\nV_6 = F_9 ( V_2 , 0xf6 , V_7 , 2 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_2 -> V_128 = ( V_7 [ 1 ] << 8 ) | ( V_7 [ 0 ] << 0 ) ;\r\nV_6 = F_12 ( V_2 , 0xf8 , V_22 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\n}\r\nbreak;\r\ncase V_47 :\r\nV_6 = F_9 ( V_2 , 0xd5 , V_7 , 3 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_129 = ( V_7 [ 2 ] << 16 ) | ( V_7 [ 1 ] << 8 ) | ( V_7 [ 0 ] << 0 ) ;\r\nif ( V_129 > 3000 ) {\r\nV_6 = F_9 ( V_2 , 0xf7 , V_7 , 2 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_2 -> V_128 = ( V_7 [ 1 ] << 8 ) | ( V_7 [ 0 ] << 0 ) ;\r\nV_6 = F_12 ( V_2 , 0xd1 , 0x01 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_12 ( V_2 , 0xf9 , 0x01 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_12 ( V_2 , 0xf9 , 0x00 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_12 ( V_2 , 0xd1 , 0x00 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\n}\r\nbreak;\r\ndefault:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_5 ,\r\nV_28 ) ;\r\nV_6 = - V_14 ;\r\ngoto V_29;\r\n}\r\n* V_128 = V_2 -> V_128 ;\r\nreturn 0 ;\r\nV_29:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_4 , V_28 , V_6 ) ;\r\nreturn V_6 ;\r\n}\r\nstatic int F_37 ( struct V_31 * V_32 ,\r\nT_6 V_130 )\r\n{\r\nstruct V_1 * V_2 = V_32 -> V_34 ;\r\nint V_6 ;\r\nT_1 V_22 , V_131 , V_132 ;\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_23 , V_28 ,\r\nV_130 ) ;\r\nif ( ! V_2 -> V_38 ) {\r\nV_6 = - V_39 ;\r\ngoto V_29;\r\n}\r\nswitch ( V_130 ) {\r\ncase V_133 :\r\nV_131 = 0 ;\r\nV_132 = 0x47 ;\r\nbreak;\r\ncase V_134 :\r\nV_131 = 1 ;\r\nV_132 = 0x00 ;\r\nbreak;\r\ndefault:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_24 ,\r\nV_28 ) ;\r\nV_6 = - V_14 ;\r\ngoto V_29;\r\n}\r\nV_22 = V_131 << 7 | V_2 -> V_11 -> V_135 << 5 ;\r\nV_6 = F_14 ( V_2 , 0xa2 , V_22 , 0xe0 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_22 = 1 << 2 ;\r\nV_6 = F_14 ( V_2 , 0xa1 , V_22 , V_132 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nreturn 0 ;\r\nV_29:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_4 , V_28 , V_6 ) ;\r\nreturn V_6 ;\r\n}\r\nstatic int F_38 ( struct V_31 * V_32 ,\r\nT_7 V_136 )\r\n{\r\nstruct V_1 * V_2 = V_32 -> V_34 ;\r\nint V_6 ;\r\nT_1 V_22 ;\r\nbool V_137 , V_138 ;\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_25 , V_28 ,\r\nV_136 ) ;\r\nif ( ! V_2 -> V_38 ) {\r\nV_6 = - V_39 ;\r\ngoto V_29;\r\n}\r\nswitch ( V_136 ) {\r\ncase V_139 :\r\nV_137 = true ;\r\nV_138 = false ;\r\nbreak;\r\ncase V_140 :\r\nV_137 = false ;\r\nV_138 = false ;\r\nbreak;\r\ncase V_141 :\r\nV_137 = false ;\r\nV_138 = true ;\r\nbreak;\r\ndefault:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_26 ,\r\nV_28 ) ;\r\nV_6 = - V_14 ;\r\ngoto V_29;\r\n}\r\nV_137 ^= V_2 -> V_11 -> V_142 ;\r\nV_138 ^= V_2 -> V_11 -> V_143 ;\r\nV_22 = V_138 << 1 | V_137 << 0 ;\r\nV_6 = F_14 ( V_2 , 0xa2 , V_22 , 0x03 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nreturn 0 ;\r\nV_29:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_4 , V_28 , V_6 ) ;\r\nreturn V_6 ;\r\n}\r\nstatic int F_39 ( struct V_31 * V_32 ,\r\nstruct V_144 * V_145 )\r\n{\r\nstruct V_1 * V_2 = V_32 -> V_34 ;\r\nint V_6 , V_23 ;\r\nT_1 V_22 ;\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_27 , V_28 ,\r\nV_145 -> V_146 , V_145 -> V_9 ) ;\r\nif ( ! V_2 -> V_38 ) {\r\nV_6 = - V_39 ;\r\ngoto V_29;\r\n}\r\nif ( V_145 -> V_146 < 3 || V_145 -> V_146 > 6 ) {\r\nV_6 = - V_14 ;\r\ngoto V_29;\r\n}\r\nV_22 = V_2 -> V_11 -> V_135 << 5 ;\r\nV_6 = F_14 ( V_2 , 0xa2 , V_22 , 0xe0 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_1 ( V_2 , 0xa3 , V_145 -> V_9 ,\r\nV_145 -> V_146 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_12 ( V_2 , 0xa1 ,\r\n( V_145 -> V_146 - 1 ) << 3 | 0x07 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nF_20 ( 40000 , 60000 ) ;\r\nfor ( V_23 = 20 , V_22 = 1 ; V_23 && V_22 ; V_23 -- ) {\r\nF_20 ( 5000 , 10000 ) ;\r\nV_6 = F_15 ( V_2 , 0xa1 , & V_22 , 0x40 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\n}\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_28 , V_28 , V_23 ) ;\r\nif ( V_23 == 0 ) {\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_29 , V_28 ) ;\r\nV_6 = F_14 ( V_2 , 0xa1 , 0x40 , 0xc0 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\n}\r\nV_6 = F_14 ( V_2 , 0xa2 , 0x80 , 0xc0 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nif ( V_23 == 0 ) {\r\nV_6 = - V_147 ;\r\ngoto V_29;\r\n}\r\nreturn 0 ;\r\nV_29:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_4 , V_28 , V_6 ) ;\r\nreturn V_6 ;\r\n}\r\nstatic int F_40 ( struct V_31 * V_32 ,\r\nT_8 V_148 )\r\n{\r\nstruct V_1 * V_2 = V_32 -> V_34 ;\r\nint V_6 , V_23 ;\r\nT_1 V_22 , V_149 ;\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_30 , V_28 ,\r\nV_148 ) ;\r\nif ( ! V_2 -> V_38 ) {\r\nV_6 = - V_39 ;\r\ngoto V_29;\r\n}\r\nV_22 = V_2 -> V_11 -> V_135 << 5 ;\r\nV_6 = F_14 ( V_2 , 0xa2 , V_22 , 0xe0 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nswitch ( V_148 ) {\r\ncase V_150 :\r\nV_149 = 0x02 ;\r\nbreak;\r\ncase V_151 :\r\nV_149 = 0x01 ;\r\nbreak;\r\ndefault:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_31 ,\r\nV_28 ) ;\r\nV_6 = - V_14 ;\r\ngoto V_29;\r\n}\r\nV_6 = F_12 ( V_2 , 0xa1 , V_149 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nF_20 ( 11000 , 20000 ) ;\r\nfor ( V_23 = 5 , V_22 = 1 ; V_23 && V_22 ; V_23 -- ) {\r\nF_20 ( 800 , 2000 ) ;\r\nV_6 = F_15 ( V_2 , 0xa1 , & V_22 , 0x40 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\n}\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_28 , V_28 , V_23 ) ;\r\nV_6 = F_14 ( V_2 , 0xa2 , 0x80 , 0xc0 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nif ( V_23 == 0 ) {\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_29 , V_28 ) ;\r\nV_6 = - V_147 ;\r\ngoto V_29;\r\n}\r\nreturn 0 ;\r\nV_29:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_4 , V_28 , V_6 ) ;\r\nreturn V_6 ;\r\n}\r\nstatic int F_41 ( struct V_31 * V_32 ,\r\nstruct V_152 * V_153 )\r\n{\r\nV_153 -> V_154 = 3000 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_42 ( struct V_31 * V_32 )\r\n{\r\nstruct V_1 * V_2 = V_32 -> V_34 ;\r\nF_43 ( V_2 -> V_155 ) ;\r\nF_44 ( V_2 ) ;\r\n}\r\nstatic int F_45 ( struct V_155 * V_156 , void * V_157 , T_4 V_158 )\r\n{\r\nstruct V_1 * V_2 = V_157 ;\r\nint V_6 ;\r\nstruct V_8 V_159 [ 1 ] = {\r\n{\r\n. V_10 = V_2 -> V_11 -> V_12 ,\r\n. V_13 = 0 ,\r\n. V_5 = 2 ,\r\n. V_7 = L_32 ,\r\n}\r\n} ;\r\nF_5 ( & V_2 -> V_15 ) ;\r\nV_6 = F_46 ( V_2 -> V_16 , V_159 , 1 ) ;\r\nif ( V_6 != 1 ) {\r\nF_8 ( & V_2 -> V_16 -> V_17 , L_33 ,\r\nV_18 , V_6 ) ;\r\nif ( V_6 >= 0 )\r\nV_6 = - V_19 ;\r\nreturn V_6 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_47 ( struct V_155 * V_156 , void * V_157 ,\r\nT_4 V_158 )\r\n{\r\nstruct V_1 * V_2 = V_157 ;\r\nF_7 ( & V_2 -> V_15 ) ;\r\nreturn 0 ;\r\n}\r\nstruct V_31 * F_48 ( const struct V_160 * V_11 ,\r\nstruct V_155 * V_16 , struct V_155 * * V_161 )\r\n{\r\nint V_6 ;\r\nstruct V_1 * V_2 ;\r\nT_1 V_63 , V_22 ;\r\nV_2 = F_49 ( sizeof( * V_2 ) , V_162 ) ;\r\nif ( ! V_2 ) {\r\nV_6 = - V_163 ;\r\nF_27 ( & V_16 -> V_17 , L_34 , V_18 ) ;\r\ngoto V_29;\r\n}\r\nV_2 -> V_11 = V_11 ;\r\nV_2 -> V_16 = V_16 ;\r\nF_50 ( & V_2 -> V_15 ) ;\r\nV_6 = F_13 ( V_2 , 0x00 , & V_63 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_63 >>= 1 ;\r\nF_25 ( & V_2 -> V_16 -> V_17 , L_35 , V_28 , V_63 ) ;\r\nswitch ( V_63 ) {\r\ncase V_64 :\r\ncase V_164 :\r\nbreak;\r\ndefault:\r\ngoto V_29;\r\n}\r\nV_2 -> V_63 = V_63 ;\r\nswitch ( V_2 -> V_11 -> V_165 ) {\r\ncase V_166 :\r\nV_22 = 0x80 ;\r\nbreak;\r\ncase V_167 :\r\nV_22 = 0x00 ;\r\nbreak;\r\ncase V_168 :\r\nV_22 = 0x10 ;\r\nbreak;\r\ndefault:\r\ngoto V_29;\r\n}\r\nif ( V_63 == V_64 )\r\nV_22 = 0x00 ;\r\nV_6 = F_12 ( V_2 , 0x29 , V_22 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_14 ( V_2 , 0x08 , 0x00 , 0x01 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_14 ( V_2 , 0x04 , 0x01 , 0x01 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_14 ( V_2 , 0x23 , 0x10 , 0x10 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_2 -> V_155 = F_51 ( V_16 , & V_16 -> V_17 , V_2 , 0 , 0 , 0 ,\r\nF_45 , F_47 ) ;\r\nif ( V_2 -> V_155 == NULL )\r\ngoto V_29;\r\n* V_161 = V_2 -> V_155 ;\r\nmemcpy ( & V_2 -> V_32 . V_65 , & V_89 , sizeof( struct V_169 ) ) ;\r\nif ( V_2 -> V_63 == V_64 )\r\nstrncpy ( V_2 -> V_32 . V_65 . V_90 . V_91 ,\r\nL_36 , sizeof( V_2 -> V_32 . V_65 . V_90 . V_91 ) ) ;\r\nV_2 -> V_32 . V_34 = V_2 ;\r\nreturn & V_2 -> V_32 ;\r\nV_29:\r\nF_17 ( & V_16 -> V_17 , L_4 , V_28 , V_6 ) ;\r\nF_44 ( V_2 ) ;\r\nreturn NULL ;\r\n}
