               .deffile adi_defs__0.asm
               .deffile ddi_defs__0.asm
               .deffile reg_defs__0.asm
               .deffile sce_defs__0.asm

               ; Number of supported tasks
               .define TASK_COUNT      1

               ; Resource-specified definitions, if any
               .define AUXIO_I2C_SCL           11
               .define AUXIO_I2C_SDA           10
               .define I2C_BASE_DELAY          55
               .define I2C_EXT_DELAY           4
               .define I2C_STRETCH_TIMEOUT_US  10
               .define I2C_WAIT_STRETCH_DELAY  5


               .segment begin "Framework"


               VectorTable:
0000 ---- 1408                         jsr         PowerUp
0001 ---- 040c                         jmp         TaskCtrlReqVector
0002 ---- 1408                         jsr         PowerUp
0003 ---- 042c                         jmp         AonRtcCh2Vector
0004 ---- 1408                         jsr         PowerUp
0005 ---- 0447                         jmp         Event0Vector
0006 ---- 1408                         jsr         PowerUp
0007 ---- 044d                         jmp         TaskAlertAckVector




               PowerUp:
                                       ; Deassert the power-down request
0008 ---- 4436                         iobclr      #0, [#IOP_WUC_PWRDWNREQ]

                                       ; Wait for it to take effect
0009 ---- 2437 /waitForPdAck:          iobtst      #0, [#IOP_WUC_PWRDWNACK]
000a ---- aefe                         biob1       /waitForPdAck

               FwEmptyFunc:            ; Done
000b ---- adb7                         rts




               TaskCtrlReqVector:
                                       ; Clear the vector flag
000c ---- 6442                         iobset      #0, [#IOP_EVCTL_VECFLAGSCLR]

                                       ; For each task ...
000d ---- 7000                         ld          R7, #0
               /loop:
                                           ; Save the task ID
000e ---- 7c6b                             st          R7, [#fwCtrlInt/taskId]

                                           ; Handle initialize request, if any
000f ---- 6872                             ld          R6, [#fwCtrlExt/bvTaskInitializeReq]
0010 ---- 0068                             ld          R0, #pFwTaskInitializeFuncTable
0011 ---- 1425                             jsr         /handleReq

                                           ; Handle execute request, if any
0012 ---- 6873                             ld          R6, [#fwCtrlExt/bvTaskExecuteReq]
0013 ---- 0069                             ld          R0, #pFwTaskExecuteFuncTable
0014 ---- 1425                             jsr         /handleReq

                                           ; Handle terminate request, if any
0015 ---- 6874                             ld          R6, [#fwCtrlExt/bvTaskTerminateReq]
0016 ---- 006a                             ld          R0, #pFwTaskTerminateFuncTable
0017 ---- 1425                             jsr         /handleReq

                                           ; Move on to the next task
0018 ---- 786b                             ld          R7, [#fwCtrlInt/taskId]
0019 ---- f801                             add         R7, #1

001a ---- fa01                         cmp         R7, #TASK_COUNT
001b ---- bef2                         bneq        /loop

                                       ; Update which tasks are ...
001c ---- 7870                         ld          R7, [#fwCtrlExt/bvActiveTasks]
                                       ; ... currently active ...
001d ---- 6872                         ld          R6, [#fwCtrlExt/bvTaskInitializeReq]
001e ---- fd0e                         or          R7, R6
                                       ; ... and inactive ...
001f ---- 6874                         ld          R6, [#fwCtrlExt/bvTaskTerminateReq]
0020 ---- ed92                         inv         R6
0021 ---- fd06                         and         R7, R6
0022 ---- 7c70                         st          R7, [#fwCtrlExt/bvActiveTasks]

                                       ; We're READY for another request
0023 ---- 642d                         iobset      #IOB_EVCTL_SWEV_READY, [#IOP_EVCTL_SWEVSET]

                                       ; Generate an ALERT interrupt if needed before powering back down
0024 ---- 0450                         jmp         GenAlertInterrupt;

               /handleReq:
                                       ; Restore the task ID, and load the function pointer (here to avoid pipeline hazard)
0025 ---- 786b                         ld          R7, [#fwCtrlInt/taskId]
0026 ---- 8f1f                         ld          R0, [R7+R0]

                                       ; Skip this request?
0027 ---- ed8f                         lsr         R6, R7
0028 ---- ec01                         tst         R6, #0x0001
0029 ---- be01                         bnz         /noSkip
002a ---- adb7                             rts
               /noSkip:
                                       ; Make the call by jump, with return (rts) in the "called" function
002b ---- 8db7                         jmp         R0




               AonRtcCh2Vector:
                                       ; Start clearing the RTC event
002c ---- 6630                         iobset      #IOB_WUC_WUEV_RTC, [#IOP_WUC_WUEVCLR]

                                       ; Clear the vector flag
002d ---- 6542                         iobset      #1, [#IOP_EVCTL_VECFLAGSCLR]

                                       ; For each task (R0 is the current task ID) ...
002e ---- 0000                         ld          R0, #0
               /loop:
                                           ; ... that is active ...
002f ---- 1870                             ld          R1, [#fwCtrlExt/bvActiveTasks]
0030 ---- 9d88                             lsr         R1, R0
0031 ---- 9c01                             tst         R1, #0x0001
0032 ---- b60d                             bz          /skip

                                               ; Fetch number of RTC intervals until next execution
0033 ---- 1067                                 ld          R1, #pFwTaskExecuteScheduleTable
0034 ---- af19                                 ld          R2, [R1+R0]

                                               ; If not already 0, decrement and store. If then 0 ...
0035 ---- aa00                                 cmp         R2, #0
0036 ---- b609                                 beq         /skip
0037 ---- a8ff                                 add         R2, #-1
0038 ---- af39                                 st          R2, [R1+R0]
0039 ---- be06                                 bnz         /skip

                                                   ; ... execute the task
003a ---- 0c6b                                     st          R0, [#fwCtrlInt/taskId]
003b ---- 8869                                     add         R0, #pFwTaskExecuteFuncTable
003c ---- 8f08                                     ld          R0, [R0]
                                                   ; Insert NOP to avoid pipeline hazard
003d ---- fd47                                     nop
003e ---- 9db7                                     jsr         R0
003f ---- 086b                                     ld          R0, [#fwCtrlInt/taskId]
               /skip:
                                           ; Move on to the next task
0040 ---- 8801                             add         R0, #1

0041 ---- 8a01                         cmp         R0, #TASK_COUNT
0042 ---- beec                         bneq        /loop

                                       ; Wait for the ACK event to be cleared
0043 ---- 262f /waitOnRtcClearing:     iobtst      #IOB_WUC_WUEV_RTC, [#IOP_WUC_WUEVFLAGS]
0044 ---- aefe                         biob1       /waitOnRtcClearing
0045 ---- 4630                         iobclr      #IOB_WUC_WUEV_RTC, [#IOP_WUC_WUEVCLR]

                                       ; Generate an ALERT interrupt if needed
0046 ---- 0450                         jmp         GenAlertInterrupt;




               Event0Vector:
                                       ; Disable and clear the vector flag
0047 ---- 5527                         iobclr      #IOB_EVCTL_VECCFG1_VEC2_EN, [#IOP_EVCTL_VECCFG1]
0048 ---- 6642                         iobset      #2, [#IOP_EVCTL_VECFLAGSCLR]

                                       ; Set the task ID
0049 ---- 0000                         ld          R0, #0
004a ---- 0c6b                         st          R0, [#fwCtrlInt/taskId]

                                       ; Jump to the event task code
004b ---- 140b                         jsr         FwEmptyFunc

                                       ; Generate an ALERT interrupt if needed
004c ---- 0450                         jmp         GenAlertInterrupt;




               TaskAlertAckVector:
                                       ; Clear the vector flag
004d ---- 6742                         iobset      #3, [#IOP_EVCTL_VECFLAGSCLR]

                                       ; Re-enable generation of ALERT interrupts
004e ---- 03ff                         ld          R0, #-1
004f ---- 0c6d                         st          R0, [#fwCtrlInt/alertGenMask]

                                       ; Fall through to GenAlertInterrupt to generate another ALERT interrupt if needed




               GenAlertInterrupt:
                                       ; Do we have any ALERT-generating flags pending?
0050 ---- 786c                         ld          R7, [#fwCtrlInt/bvTaskIoAlert]

                                       ; Skip if the last I/O ALERT interrupt has not been acknowledged
0051 ---- 686d                         ld          R6, [#fwCtrlInt/alertGenMask]
0052 ---- ed37                         tst         R6, R7
0053 ---- b605                         bz          /skipAlertGen

                                           ; Transfer I/O flags from internal to external
0054 ---- 0000                             ld          R0, #0
0055 ---- 0c6c                             st          R0, [#fwCtrlInt/bvTaskIoAlert]
0056 ---- 7c71                             st          R7, [#fwCtrlExt/bvTaskIoAlert]

                                           ; Generate the ALERT interrupt, and clear the generation mask
0057 ---- 652d                             iobset      #IOB_EVCTL_SWEV_ALERT, [#IOP_EVCTL_SWEVSET]
0058 ---- 0c6d                             st          R0, [#fwCtrlInt/alertGenMask]
               /skipAlertGen:
                                       ; Fall through to PowerDown ...




               PowerDown:
                                       ; If there are no unacknowledged ALERTs and no vectors pending ...
0059 ---- 786d                         ld          R7, [#fwCtrlInt/alertGenMask]
005a ---- 686e                         ld          R6, [#fwCtrlInt/alertCanPdAuxMask]
005b ---- fd0e                         or          R7, R6
005c ---- f801                         add         R7, #1 ; 0xFFFF -> 0x0000
005d ---- e92b                         in          R6, [#IOP_EVCTL_VECFLAGS]
005e ---- fd0e                         or          R7, R6
005f ---- be01                         bnz         /noPowerDown

                                           ; Assert the power-down request. We'll make sure that it has taken effect
                                           ; or been completely ignored when waking up again
0060 ---- 6436                             iobset      #0, [#IOP_WUC_PWRDWNREQ]
               /noPowerDown:
                                       ; Sleep until the next event
0061 ---- bdb7 sleepInstr:             sleep




0062 ---- 241a AdiDdiAcquire:          iobtst      #0, [#IOP_SMPH_SMPH0]
0063 ---- a6fe                         biob0       AdiDdiAcquire
0064 ---- adb7                         rts

0065 ---- 641a AdiDdiRelease:          iobset      #0, [#IOP_SMPH_SMPH0]
0066 ---- adb7                         rts




               ; RTC ticks until next execution, one word for each task
               pFwTaskExecuteScheduleTable:
0067 ---- 0000                         dw          #0

               ; Task code function pointers for each task code block, one word for each task
               pFwTaskInitializeFuncTable:
0068 ---- 0078                         dw          #htu21dtask/initialize
               pFwTaskExecuteFuncTable:
0069 ---- 007b                         dw          #htu21dtask/execute
               pFwTaskTerminateFuncTable:
006a ---- 00de                         dw          #htu21dtask/terminate

               ; Run-time logging log requests and masks, one bit for each struct, one word for each task
               pRtlTaskLogReqTable:
               ; (Run-time logging is not used in this project)
               pRtlTaskLogMaskTable:
               ; (Run-time logging is not used in this project)


               ; Internal control data
               fwCtrlInt:
006b ---- 0000 /taskId:                dw          #0      ; ID of the currently running task
006c ---- 0000 /bvTaskIoAlert:         dw          #0x0000 ; LSB = Normal data exchange, MSB = Overflow or underflow
006d ---- ffff /alertGenMask:          dw          #0xFFFF ; Can generate an ALERT interrupt now? (0xFFFF = yes, 0x0000 = no)
006e ---- 0000 /alertCanPdAuxMask:     dw          #0x0000 ; Can power down AUX domain after ALERT interrupt generation? (0xFFFF = yes, 0x0000 = no)
006f ---- 0000 /rtlStructLockReq:      dw          #0x0000 ; Run-time logging struct lock request (0=idle -> 1=requested -> 2=ready -> access -> 0=idle)

               ; External control data, shared with the driver
               fwCtrlExt:
0070 ---- 0000 /bvActiveTasks:         dw          #0x0000 ; Indicates which tasks are currently active
0071 ---- 0000 /bvTaskIoAlert:         dw          #0x0000 ; LSB = Normal data exchange, MSB = Overflow or underflow
0072 ---- 0000 /bvTaskInitializeReq:   dw          #0x0000 ; Requests tasks to start
0073 ---- 0000 /bvTaskExecuteReq:      dw          #0x0000 ; Requests tasks to execute once immediately
0074 ---- 0000 /bvTaskTerminateReq:    dw          #0x0000 ; Requests tasks to stop


               .segment end "Framework"


               fwTaskDataStructures:
               .segment begin "Task: HTU21Dtask"
               htu21dtask/cfg:
               htu21dtask/input:
               htu21dtask/output:
               htu21dtask/output/hum:
0075 ---- 0000                         dw          #0
               htu21dtask/output/tmp:
0076 ---- 0000                         dw          #0
               htu21dtask/state:
               htu21dtask/state/i2cStatus:
0077 ---- 0000                         dw          #0
               .segment end "Task: HTU21Dtask"


               .segment begin "Task: HTU21Dtask"
               htu21dtask/initialize:
               ;? // Schedule the first execution
               ;? fwScheduleTask(1);
0078 ---- 0001                         ld          R0, #1
0079 ---- 0c67                         st          R0, [#(pFwTaskExecuteScheduleTable + 0)]
               htu21dtask/initializeDone:
007a ---- adb7                         rts




               htu21dtask/execute:
               ;? macro ReadParam(result, comand) {
               ;?
               ;?     // Configure and start the next measurement
               ;?     i2cStart();
               ;?     i2cTx(I2C_OP_WRITE | ALS_I2C_ADDR);
               ;?     i2cTx(comand);
               ;? //    i2cTx(TEMP_MEASUR_NO_HOLD);
               ;? //    i2cStop();
               ;?
               ;?     //fwDelayUs(10,FW_DELAY_RANGE_1_MS);
               ;?     //i2cStop();
               ;?     //i2cStart();
               ;?     i2cRepeatedStart();
               ;?     i2cTx(I2C_OP_READ | ALS_I2C_ADDR);
               ;?     //i2cStop();
               ;?     fwDelayUs(50000,FW_DELAY_RANGE_100_MS);  // Wait 50 ms
               ;?     //i2cStart();
               ;?     i2cRepeatedStart();
               ;?     i2cTx(I2C_OP_READ | ALS_I2C_ADDR);
               ;?
               ;?     U16 DataRegM;
               ;?     U16 DataRegL;
               ;?     U16 CsReg;
               ;?
               ;?     i2cRxAck(DataRegM);
               ;?     i2cRxAck(DataRegL);
               ;?     i2cRxNack(CsReg);
               ;?
               ;?     i2cStop();
               ;?
               ;?     result = (DataRegM << 8) | (DataRegL & 0xFC);
               ;? }
               ;? //---------------------------------------------------------------------------------------------
               ;? ReadParam(output.tmp, TEMP_MEASUR_NO_HOLD);
               ;? >
               ;? >       // Configure and start the next measurement
               ;? >       i2cStart();
007b ---- 6000                         ld          R6, #0x0000
007c ---- 14e5                         jsr         I2cStart
007d ---- 6c77                         st          R6, [#htu21dtask/state/i2cStatus]
               ;? >       i2cTx(I2C_OP_WRITE | ALS_I2C_ADDR);
007e ---- 7080                         ld          R7, #128
007f ---- 6877                         ld          R6, [#htu21dtask/state/i2cStatus]
0080 ---- 14fc                         jsr         I2cTxByte
0081 ---- 6c77                         st          R6, [#htu21dtask/state/i2cStatus]
               ;? >       i2cTx(comand);
0082 ---- 70f3                         ld          R7, #243
0083 ---- 6877                         ld          R6, [#htu21dtask/state/i2cStatus]
0084 ---- 14fc                         jsr         I2cTxByte
0085 ---- 6c77                         st          R6, [#htu21dtask/state/i2cStatus]
               ;? >   //    i2cTx(TEMP_MEASUR_NO_HOLD);
               ;? >   //    i2cStop();
               ;? >
               ;? >       //fwDelayUs(10,FW_DELAY_RANGE_1_MS);
               ;? >       //i2cStop();
               ;? >       //i2cStart();
               ;? >       i2cRepeatedStart();
0086 ---- 6877                         ld          R6, [#htu21dtask/state/i2cStatus]
0087 ---- 14df                         jsr         I2cRepeatedStart
0088 ---- 6c77                         st          R6, [#htu21dtask/state/i2cStatus]
               ;? >       i2cTx(I2C_OP_READ | ALS_I2C_ADDR);
0089 ---- 7081                         ld          R7, #129
008a ---- 6877                         ld          R6, [#htu21dtask/state/i2cStatus]
008b ---- 14fc                         jsr         I2cTxByte
008c ---- 6c77                         st          R6, [#htu21dtask/state/i2cStatus]
               ;? >       //i2cStop();
               ;? >       fwDelayUs(50000,FW_DELAY_RANGE_100_MS);  // Wait 50 ms
008d ---- 704a                         ld          R7, #(((50000 * 24 ) + ((1 << 14) - 1)) >> 14)
008e ---- 600e                         ld          R6, #14
008f ---- 151a                         jsr         FwDelay
               ;? >       //i2cStart();
               ;? >       i2cRepeatedStart();
0090 ---- 6877                         ld          R6, [#htu21dtask/state/i2cStatus]
0091 ---- 14df                         jsr         I2cRepeatedStart
0092 ---- 6c77                         st          R6, [#htu21dtask/state/i2cStatus]
               ;? >       i2cTx(I2C_OP_READ | ALS_I2C_ADDR);
0093 ---- 7081                         ld          R7, #129
0094 ---- 6877                         ld          R6, [#htu21dtask/state/i2cStatus]
0095 ---- 14fc                         jsr         I2cTxByte
0096 ---- 6c77                         st          R6, [#htu21dtask/state/i2cStatus]
               ;? >
               ;? >       U16 DataRegM;
               ;? >       U16 DataRegL;
               ;? >       U16 CsReg;
               ;? >
               ;? >       i2cRxAck(DataRegM);
0097 ---- 7000                         ld          R7, #0x0000
0098 ---- 6877                         ld          R6, [#htu21dtask/state/i2cStatus]
0099 ---- 1520                         jsr         I2cRxByte
009a ---- 6c77                         st          R6, [#htu21dtask/state/i2cStatus]
009b ---- 8d47                         ld          R0, R7
               ;? >       i2cRxAck(DataRegL);
009c ---- 7000                         ld          R7, #0x0000
009d ---- 6877                         ld          R6, [#htu21dtask/state/i2cStatus]
009e ---- 1520                         jsr         I2cRxByte
009f ---- 6c77                         st          R6, [#htu21dtask/state/i2cStatus]
00a0 ---- 9d47                         ld          R1, R7
               ;? >       i2cRxNack(CsReg);
00a1 ---- 7001                         ld          R7, #0x0001
00a2 ---- 6877                         ld          R6, [#htu21dtask/state/i2cStatus]
00a3 ---- 1520                         jsr         I2cRxByte
00a4 ---- 6c77                         st          R6, [#htu21dtask/state/i2cStatus]
               ;? >
               ;? >       i2cStop();
00a5 ---- 6877                         ld          R6, [#htu21dtask/state/i2cStatus]
00a6 ---- 153f                         jsr         I2cStop
00a7 ---- 6c77                         st          R6, [#htu21dtask/state/i2cStatus]
               ;? >
               ;? >       result = (DataRegM << 8) | (DataRegL & 0xFC);
00a8 ---- 8da0                         lsl         R0, #8
00a9 ---- 90fc                         and         R1, #252
00aa ---- 8d09                         or          R0, R1
00ab ---- 0c76                         st          R0, [#htu21dtask/output/tmp]
               ;? ReadParam(output.hum, HUM_MEASUR_NO_HOLD);
               ;? >
               ;? >       // Configure and start the next measurement
               ;? >       i2cStart();
00ac ---- 6000                         ld          R6, #0x0000
00ad ---- 14e5                         jsr         I2cStart
00ae ---- 6c77                         st          R6, [#htu21dtask/state/i2cStatus]
               ;? >       i2cTx(I2C_OP_WRITE | ALS_I2C_ADDR);
00af ---- 7080                         ld          R7, #128
00b0 ---- 6877                         ld          R6, [#htu21dtask/state/i2cStatus]
00b1 ---- 14fc                         jsr         I2cTxByte
00b2 ---- 6c77                         st          R6, [#htu21dtask/state/i2cStatus]
               ;? >       i2cTx(comand);
00b3 ---- 70f5                         ld          R7, #245
00b4 ---- 6877                         ld          R6, [#htu21dtask/state/i2cStatus]
00b5 ---- 14fc                         jsr         I2cTxByte
00b6 ---- 6c77                         st          R6, [#htu21dtask/state/i2cStatus]
               ;? >   //    i2cTx(TEMP_MEASUR_NO_HOLD);
               ;? >   //    i2cStop();
               ;? >
               ;? >       //fwDelayUs(10,FW_DELAY_RANGE_1_MS);
               ;? >       //i2cStop();
               ;? >       //i2cStart();
               ;? >       i2cRepeatedStart();
00b7 ---- 6877                         ld          R6, [#htu21dtask/state/i2cStatus]
00b8 ---- 14df                         jsr         I2cRepeatedStart
00b9 ---- 6c77                         st          R6, [#htu21dtask/state/i2cStatus]
               ;? >       i2cTx(I2C_OP_READ | ALS_I2C_ADDR);
00ba ---- 7081                         ld          R7, #129
00bb ---- 6877                         ld          R6, [#htu21dtask/state/i2cStatus]
00bc ---- 14fc                         jsr         I2cTxByte
00bd ---- 6c77                         st          R6, [#htu21dtask/state/i2cStatus]
               ;? >       //i2cStop();
               ;? >       fwDelayUs(50000,FW_DELAY_RANGE_100_MS);  // Wait 50 ms
00be ---- 704a                         ld          R7, #(((50000 * 24 ) + ((1 << 14) - 1)) >> 14)
00bf ---- 600e                         ld          R6, #14
00c0 ---- 151a                         jsr         FwDelay
               ;? >       //i2cStart();
               ;? >       i2cRepeatedStart();
00c1 ---- 6877                         ld          R6, [#htu21dtask/state/i2cStatus]
00c2 ---- 14df                         jsr         I2cRepeatedStart
00c3 ---- 6c77                         st          R6, [#htu21dtask/state/i2cStatus]
               ;? >       i2cTx(I2C_OP_READ | ALS_I2C_ADDR);
00c4 ---- 7081                         ld          R7, #129
00c5 ---- 6877                         ld          R6, [#htu21dtask/state/i2cStatus]
00c6 ---- 14fc                         jsr         I2cTxByte
00c7 ---- 6c77                         st          R6, [#htu21dtask/state/i2cStatus]
               ;? >
               ;? >       U16 DataRegM;
               ;? >       U16 DataRegL;
               ;? >       U16 CsReg;
               ;? >
               ;? >       i2cRxAck(DataRegM);
00c8 ---- 7000                         ld          R7, #0x0000
00c9 ---- 6877                         ld          R6, [#htu21dtask/state/i2cStatus]
00ca ---- 1520                         jsr         I2cRxByte
00cb ---- 6c77                         st          R6, [#htu21dtask/state/i2cStatus]
00cc ---- 8d47                         ld          R0, R7
               ;? >       i2cRxAck(DataRegL);
00cd ---- 7000                         ld          R7, #0x0000
00ce ---- 6877                         ld          R6, [#htu21dtask/state/i2cStatus]
00cf ---- 1520                         jsr         I2cRxByte
00d0 ---- 6c77                         st          R6, [#htu21dtask/state/i2cStatus]
00d1 ---- 9d47                         ld          R1, R7
               ;? >       i2cRxNack(CsReg);
00d2 ---- 7001                         ld          R7, #0x0001
00d3 ---- 6877                         ld          R6, [#htu21dtask/state/i2cStatus]
00d4 ---- 1520                         jsr         I2cRxByte
00d5 ---- 6c77                         st          R6, [#htu21dtask/state/i2cStatus]
               ;? >
               ;? >       i2cStop();
00d6 ---- 6877                         ld          R6, [#htu21dtask/state/i2cStatus]
00d7 ---- 153f                         jsr         I2cStop
00d8 ---- 6c77                         st          R6, [#htu21dtask/state/i2cStatus]
               ;? >
               ;? >       result = (DataRegM << 8) | (DataRegL & 0xFC);
00d9 ---- 8da0                         lsl         R0, #8
00da ---- 90fc                         and         R1, #252
00db ---- 8d09                         or          R0, R1
00dc ---- 0c75                         st          R0, [#htu21dtask/output/hum]
               ;?
               ;? //output.hum = (DataRegM << 8) | DataRegL;  // hum = (HumRegH << 8) | HumRegL;
               ;? //output.tmp = (DataRegM << 8) | DataRegL;  // tmp = (TemRegH << 8) | TemRegL&0xFC;
               ;?
               ;? //macro pulseLedPinMultiple(pulseCount) {
               ;? //    U16 pulsesLeft = pulseCount;
               htu21dtask/executeDone:
00dd ---- adb7                         rts




               htu21dtask/terminate:
               ;?
               htu21dtask/terminateDone:
00de ---- adb7                         rts
               .segment end "Task: HTU21Dtask"


               .segment begin "Procedure Library"
               ; CLOBBERS:
               ;     R5
               I2cRepeatedStart:
                                       ; Wait T_LOW (SDA is already pull-up)
00df ---- 53c6                         ld          R5, #-((I2C_BASE_DELAY + I2C_EXT_DELAY) - (1))
00e0 ---- 14ea                         jsr         I2cWaitDelay

                                       ; SCL = pull-up
00e1 ---- 670f                         iobset      #(AUXIO_I2C_SCL & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SCL >> 3))]

                                       ; Wait for SCL stretching to end or time out
00e2 ---- 14ed                         jsr         I2cWaitSclStretch

                                       ; Wait T_SU_STA
00e3 ---- 53c6                         ld          R5, #-((I2C_BASE_DELAY + I2C_EXT_DELAY) - (1))
00e4 ---- 14ea                         jsr         I2cWaitDelay
               I2cStart:
                                       ; SDA = driven low
00e5 ---- 460f                         iobclr      #(AUXIO_I2C_SDA & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SDA >> 3))]

                                       ; Wait T_HD_STA
00e6 ---- 53ca                         ld          R5, #-((I2C_BASE_DELAY) - (1))
00e7 ---- 14ea                         jsr         I2cWaitDelay

                                       ; SCL = driven low
00e8 ---- 470f                         iobclr      #(AUXIO_I2C_SCL & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SCL >> 3))]

                                       ; Done
00e9 ---- adb7                         rts




               ; PARAMETERS
               ;     R5 = Delay excluding the I2cWaitDelay() call, in instruction cycles
               ;
               ; CLOBBERS:
               ;     R5
               I2cWaitDelay:
                                       ; Wait for the specified number of cycles
00ea ---- d802 /waitLoop:                  add         R5, #2
00eb ---- defe                         bneg        /waitLoop

                                       ; Done
00ec ---- adb7                         rts




               ; PARAMETERS:
               ;     R6 = Status flags
               ;
               ; RETURN VALUES:
               ;     R6 = Updated status flags
               ;
               ; CLOBBERS:
               ;     R5
               I2cWaitSclStretch:
                                       ; Load the timeout (up to 20 ms) loop counter = configured number of us
00ed ---- 53f6                         ld          R5, #(-I2C_STRETCH_TIMEOUT_US)
               /waitLoop:
                                           ; If SCL is high, we're done
00ee ---- 2713                             iobtst      #(AUXIO_I2C_SCL & 0x7), [#(IOP_AIODIO0_GPIODIN + (AUXIO_I2C_SCL >> 3))]
00ef ---- ae0b                             biob1       /done
                                           ; Unroll the loop to 12 instructions = 1 per loop for faster response
00f0 ---- 2713                             iobtst      #(AUXIO_I2C_SCL & 0x7), [#(IOP_AIODIO0_GPIODIN + (AUXIO_I2C_SCL >> 3))]
00f1 ---- ae09                             biob1       /done
00f2 ---- 2713                             iobtst      #(AUXIO_I2C_SCL & 0x7), [#(IOP_AIODIO0_GPIODIN + (AUXIO_I2C_SCL >> 3))]
00f3 ---- ae07                             biob1       /done
00f4 ---- 2713                             iobtst      #(AUXIO_I2C_SCL & 0x7), [#(IOP_AIODIO0_GPIODIN + (AUXIO_I2C_SCL >> 3))]
00f5 ---- ae05                             biob1       /done
00f6 ---- 2713                             iobtst      #(AUXIO_I2C_SCL & 0x7), [#(IOP_AIODIO0_GPIODIN + (AUXIO_I2C_SCL >> 3))]
00f7 ---- ae03                             biob1       /done

00f8 ---- d801                         add         R5, #1;
00f9 ---- bef4                         bnz         /waitLoop

               /timeout:               ; Timeout has occurred, so OR it into the flags and bail out
00fa ---- e202                         or          R6, #0x0002

               /done:                  ; Done
00fb ---- adb7                         rts




               ; PARAMETERS:
               ;     R7 = TX byte shift register
               ;     R6 = Status flags
               ;
               ; RETURN VALUES:
               ;     R7 = Updated TX byte shift register
               ;     R6 = Updated status flags
               ;
               ; CLOBBERS:
               ;     R5
               I2cTxByte:
                                       ; Bail out if an error has occurred
00fc ---- ea00                         cmp         R6, #0
00fd ---- be1b                         bnz         /done


                                       ; Transmit each bit in the data byte ...
00fe ---- b50e                         loop        #8, /byteLoopEnd

                                           ; Output the bit to SDA
00ff ---- fda1                             lsl         R7, #1
0100 8601 fc00                             tst         R7, #0x0100
0102 ---- b602                             bz          /dataSdaLow
0103 ---- 660f /dataSdaHigh:                   iobset      #(AUXIO_I2C_SDA & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SDA >> 3))]
0104 ---- 8e02                             bra         /dataSdaDone
0105 ---- 460f /dataSdaLow:                    iobclr      #(AUXIO_I2C_SDA & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SDA >> 3))]
0106 ---- fd47                             nop
               /dataSdaDone:
                                           ; Wait T_LOW
0107 ---- 53cc                             ld          R5, #-((I2C_BASE_DELAY + I2C_EXT_DELAY) - (7))
0108 ---- 14ea                             jsr         I2cWaitDelay

                                           ; SCL = pull-up
0109 ---- 670f                             iobset      #(AUXIO_I2C_SCL & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SCL >> 3))]

                                           ; Wait for SCL stretching to end or time out
010a ---- 14ed                             jsr         I2cWaitSclStretch

                                           ; Wait T_HIGH
010b ---- 53cf                             ld          R5, #-(I2C_BASE_DELAY - (I2C_WAIT_STRETCH_DELAY + 1))
010c ---- 14ea                             jsr         I2cWaitDelay

                                           ; SCL = driven low
010d ---- 470f                             iobclr      #(AUXIO_I2C_SCL & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SCL >> 3))]
               /byteLoopEnd:

                                       ; Receive the ACK bit
                                       ; SDA = pull-up
010e ---- 660f                         iobset      #(AUXIO_I2C_SDA & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SDA >> 3))]

                                       ; Wait T_LOW
010f ---- 53c6                         ld          R5, #-((I2C_BASE_DELAY + I2C_EXT_DELAY) - (1))
0110 ---- 14ea                         jsr         I2cWaitDelay

                                       ; SCL = pull-up
0111 ---- 670f                         iobset      #(AUXIO_I2C_SCL & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SCL >> 3))]

                                       ; Wait for SCL stretching to end or time out
0112 ---- 14ed                         jsr         I2cWaitSclStretch

                                       ; Wait T_HIGH
0113 ---- 53cc                         ld          R5, #-((I2C_BASE_DELAY) - (3))
0114 ---- 14ea                         jsr         I2cWaitDelay

                                       ; Read and store the SDA value in the status word
0115 ---- 2613                         iobtst      #(AUXIO_I2C_SDA & 0x7), [#(IOP_AIODIO0_GPIODIN + (AUXIO_I2C_SDA >> 3))]
0116 ---- a601                         biob0       /ackSdaLow
0117 ---- e201                             or          R6, #0x01
               /ackSdaLow:
                                       ; SCL = driven low
0118 ---- 470f                         iobclr      #(AUXIO_I2C_SCL & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SCL >> 3))]


               /done:                  ; Done
0119 ---- adb7                         rts




               ; 3 + 5 CPU cycles = 16 clock cycles = 0.66 microsecond are added to the specified delay (parameter
               ; loading and timer configuration)
               ;
               ; PARAMETERS:
               ;     R7 = Delay
               ;     R6 = Prescaler exponent
               ;
               ; CLOBBERS:
               ;     R6
               FwDelay:
                                       ; Set the delay
011a ---- fb0c                         out         R7, [#IOP_TIMER01_T0TARGET]

                                       ; Configure the timer (from clock, single-mode, prescaler exponent = R6)
011b ---- eda4                         lsl         R6, #4
011c ---- eb09                         out         R6, [#IOP_TIMER01_T0CFG]

                                       ; Start the timer, wait for it to trigger, and stop it
011d ---- 640b                         iobset      #0, [#IOP_TIMER01_T0CTL]
011e ---- cdb1                         wev1        #WEVSEL_TIMER0
011f ---- adb7                         rts




               ; PARAMETERS:
               ;     R7 = Acknowledgment bit value, 0x0000 to transmit ACK, 0x0001 to transmit NAK
               ;     R6 = Status flags
               ;
               ; RETURN VALUES:
               ;     R7 = RX byte shift register
               ;     R6 = Updated status flags
               ;
               ; CLOBBERS:
               ;     R5
               I2cRxByte:
                                       ; Bail out if an error has occurred
0120 ---- ea00                         cmp         R6, #0
0121 ---- be1c                         bnz         /done


                                       ; Receive each bit in the data byte ...
0122 ---- b50b                         loop        #8, /byteLoopEnd

                                           ; SDA = pull-up
0123 ---- 660f                             iobset      #(AUXIO_I2C_SDA & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SDA >> 3))]

                                           ; Wait T_LOW
0124 ---- 53c7                             ld          R5, #-((I2C_BASE_DELAY + I2C_EXT_DELAY) - (2))
0125 ---- 14ea                             jsr         I2cWaitDelay

                                           ; SCL = pull-up
0126 ---- 670f                             iobset      #(AUXIO_I2C_SCL & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SCL >> 3))]

                                           ; Wait for SCL stretching to end or time out
0127 ---- 14ed                             jsr         I2cWaitSclStretch

                                           ; Wait T_HIGH
0128 ---- 53d1                             ld          R5, #-((I2C_BASE_DELAY) - (I2C_WAIT_STRETCH_DELAY + 3))
0129 ---- 14ea                             jsr         I2cWaitDelay

                                           ; Read and store SDA
012a ---- fda1                             lsl         R7, #1
012b ---- 2613                             iobtst      #(AUXIO_I2C_SDA & 0x7), [#(IOP_AIODIO0_GPIODIN + (AUXIO_I2C_SDA >> 3))]
012c ---- a601                             biob0       /dataSdaLow
012d ---- f201                                 or          R7, #0x01
               /dataSdaLow:
                                           ; SCL = driven low
012e ---- 470f                             iobclr      #(AUXIO_I2C_SCL & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SCL >> 3))]
               /byteLoopEnd:

                                       ; Transmit the ACK bit, which is now in bit 8 of the shift register
                                       ; Output the bit to SDA
012f 8601 fc00                         tst         R7, #0x0100
0131 ---- b602                         bz          /ackSdaLow
0132 ---- 660f /ackSdaHigh:                iobset      #(AUXIO_I2C_SDA & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SDA >> 3))]
0133 ---- 8e02                         bra         /ackSdaDone
0134 ---- 460f /ackSdaLow:                 iobclr      #(AUXIO_I2C_SDA & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SDA >> 3))]
0135 ---- fd47                         nop
               /ackSdaDone:
                                       ; Wait T_LOW
0136 ---- 53cb                         ld          R5, #-((I2C_BASE_DELAY + I2C_EXT_DELAY) - (6))
0137 ---- 14ea                         jsr         I2cWaitDelay

                                       ; SCL = pull-up
0138 ---- 670f                         iobset      #(AUXIO_I2C_SCL & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SCL >> 3))]

                                       ; Wait for SCL stretching to end or time out
0139 ---- 14ed                         jsr         I2cWaitSclStretch

                                       ; Wait T_HIGH
013a ---- 53cf                         ld          R5, #-((I2C_BASE_DELAY) - (I2C_WAIT_STRETCH_DELAY + 1))
013b ---- 14ea                         jsr         I2cWaitDelay

                                       ; SCL = driven low
013c ---- 470f                         iobclr      #(AUXIO_I2C_SCL & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SCL >> 3))]

                                       ; Mask the ACK bit in the received data
013d ---- f0ff                         and         R7, #0xFF


               /done:                  ; Done
013e ---- adb7                         rts




               ; CLOBBERS:
               ;     R5
               I2cStop:
                                       ; SDA = driven low
013f ---- 460f                         iobclr      #(AUXIO_I2C_SDA & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SDA >> 3))]

                                       ; Wait T_LOW
0140 ---- 53c6                         ld          R5, #-((I2C_BASE_DELAY + I2C_EXT_DELAY) - (1))
0141 ---- 14ea                         jsr         I2cWaitDelay

                                       ; SCL = pull-up
0142 ---- 670f                         iobset      #(AUXIO_I2C_SCL & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SCL >> 3))]

                                       ; Wait for SCL stretching to end or time out
0143 ---- 14ed                         jsr         I2cWaitSclStretch

                                       ; Wait T_SU_STO
0144 ---- 53cf                         ld          R5, #-((I2C_BASE_DELAY) - (I2C_WAIT_STRETCH_DELAY + 1))
0145 ---- 14ea                         jsr         I2cWaitDelay

                                       ; SDA = pull-up
0146 ---- 660f                         iobset      #(AUXIO_I2C_SDA & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SDA >> 3))]

                                       ; Wait T_BUF
0147 ---- 53c7                         ld          R5, #-((I2C_BASE_DELAY + I2C_EXT_DELAY) - (2))
0148 ---- 14ea                         jsr         I2cWaitDelay

                                       ; Done
0149 ---- adb7                         rts
               .segment end "Procedure Library"


; Generated by NATAN-MAIN at 2020-10-31 22:21:40.109
