Line number: 
[156, 159]
Comment: 
The block of code is a flip-flop that updates the register 'uncached_wb_req_r' at each positive-edge of 'i_clk'. On each clock's positive transition, 'uncached_wb_req_r' gets the logical AND value between two signals: 1. the logical OR of 'o_wb_uncached_req' and the previous state of 'uncached_wb_req_r'; 2. the logical NOT of 'i_wb_uncached_ready'.