# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2010 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
# Date created = 18:12:47  February 23, 2026
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		final_pro_main_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone III"
set_global_assignment -name DEVICE EP3C16F484C6
set_global_assignment -name TOP_LEVEL_ENTITY final_main
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "9.1 SP2"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "18:12:47  FEBRUARY 23, 2026"
set_global_assignment -name LAST_QUARTUS_VERSION "9.1 SP2"
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 484
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 6
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name QIP_FILE lpm_counter0.qip
set_global_assignment -name BDF_FILE increment.bdf
set_global_assignment -name VECTOR_WAVEFORM_FILE test_inc_dec_1.vwf
set_global_assignment -name INCREMENTAL_VECTOR_INPUT_SOURCE test_inc_dec_1.vwf
set_global_assignment -name VHDL_FILE "16-7seg.vhd"
set_location_assignment PIN_G21 -to CLK
set_location_assignment PIN_H2 -to cal
set_location_assignment PIN_G3 -to dec
set_location_assignment PIN_E11 -to O[0]
set_location_assignment PIN_F11 -to O[1]
set_location_assignment PIN_H12 -to O[2]
set_location_assignment PIN_H13 -to O[3]
set_location_assignment PIN_G12 -to O[4]
set_location_assignment PIN_F12 -to O[5]
set_location_assignment PIN_F13 -to O[6]
set_location_assignment PIN_A13 -to TE[0]
set_location_assignment PIN_B13 -to TE[1]
set_location_assignment PIN_C13 -to TE[2]
set_location_assignment PIN_A14 -to TE[3]
set_location_assignment PIN_B14 -to TE[4]
set_location_assignment PIN_E14 -to TE[5]
set_location_assignment PIN_A15 -to TE[6]
set_location_assignment PIN_D15 -to H[0]
set_location_assignment PIN_A16 -to H[1]
set_location_assignment PIN_B16 -to H[2]
set_location_assignment PIN_E15 -to H[3]
set_location_assignment PIN_A17 -to H[4]
set_location_assignment PIN_B17 -to H[5]
set_location_assignment PIN_F14 -to H[6]
set_location_assignment PIN_B18 -to TH[0]
set_location_assignment PIN_F15 -to TH[1]
set_location_assignment PIN_A19 -to TH[2]
set_location_assignment PIN_B19 -to TH[3]
set_location_assignment PIN_C19 -to TH[4]
set_location_assignment PIN_D19 -to TH[5]
set_location_assignment PIN_G15 -to TH[6]
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_WEAK_PULLUP "AS INPUT TRI-STATED"
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name VHDL_INPUT_VERSION VHDL_2008
set_global_assignment -name VERILOG_INPUT_VERSION SYSTEMVERILOG_2005
set_location_assignment PIN_F1 -to inc
set_location_assignment PIN_H2 -to Sclr
set_location_assignment PIN_J1 -to t1
set_location_assignment PIN_J2 -to t2
set_global_assignment -name VERILOG_FILE press_detector.v
set_global_assignment -name VERILOG_FILE edge_detector.v
set_location_assignment PIN_J1 -to o1
set_global_assignment -name VERILOG_FILE but_con.v
set_global_assignment -name QIP_FILE lpm_mux0.qip
set_global_assignment -name QIP_FILE lpm_add_sub0.qip
set_global_assignment -name QIP_FILE lpm_mult0.qip
set_global_assignment -name QIP_FILE lpm_divide0.qip
set_global_assignment -name QIP_FILE lpm_mux1.qip
set_global_assignment -name VERILOG_FILE ALU.v
set_global_assignment -name BDF_FILE final_main.bdf
set_location_assignment PIN_J6 -to num_1/2
set_location_assignment PIN_E4 -to sel[1]
set_location_assignment PIN_D2 -to sel[0]
set_location_assignment PIN_H2 -to sclr
set_location_assignment PIN_H5 -to Res_cal
set_location_assignment PIN_H6 -to Res_1/2
set_global_assignment -name VHDL_FILE 32bit_7seg.vhd
set_global_assignment -name VHDL_FILE "16-32.vhd"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_global_assignment -name QIP_FILE lpm_decode0.qip
set_global_assignment -name VERILOG_FILE demux.v
set_global_assignment -name VERILOG_FILE "demux 1-2.v"
set_global_assignment -name VERILOG_FILE 16to32.v
set_global_assignment -name VERILOG_FILE tag_of_war.v
set_global_assignment -name SOURCE_FILE "ALU-2.0"
set_global_assignment -name VERILOG_FILE ALU_2.v
set_global_assignment -name QIP_FILE lpm_add_sub1.qip
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top