Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Nov 19 23:58:52 2023
| Host         : TeddyLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   18          
LUTAR-1    Warning           LUT drives async reset alert  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (142)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (9)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (142)
--------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: clk_div/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mode_trigger_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    159.788        0.000                      0                  413        0.182        0.000                      0                  413        3.000        0.000                       0                   269  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 83.333}       166.667         6.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      159.788        0.000                      0                  413        0.182        0.000                      0                  413       46.693        0.000                       0                   265  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      159.788ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       46.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             159.788ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            timer_inst/hrs1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.389ns  (logic 1.182ns (18.499%)  route 5.207ns (81.501%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 164.943 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.097ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.655    -1.097    gen_clock_en_inst/clk_out1
    SLICE_X47Y50         FDCE                                         r  gen_clock_en_inst/o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.641 f  gen_clock_en_inst/o_reg[23]/Q
                         net (fo=2, routed)           1.407     0.766    gen_clock_en_inst/o[23]
    SLICE_X47Y45         LUT4 (Prop_lut4_I1_O)        0.152     0.918 f  gen_clock_en_inst/clock_en_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.298     1.216    gen_clock_en_inst/clock_en_BUFG_inst_i_6_n_0
    SLICE_X47Y47         LUT5 (Prop_lut5_I4_O)        0.326     1.542 f  gen_clock_en_inst/clock_en_BUFG_inst_i_2/O
                         net (fo=6, routed)           1.320     2.862    gen_clock_en_inst/clock_en_BUFG_inst_i_2_n_0
    SLICE_X47Y51         LUT4 (Prop_lut4_I0_O)        0.124     2.986 r  gen_clock_en_inst/clock_en_BUFG_inst_i_1/O
                         net (fo=48, routed)          1.685     4.671    timer_inst/clock_en
    SLICE_X39Y57         LUT6 (Prop_lut6_I4_O)        0.124     4.795 r  timer_inst/hrs1[3]_i_1__0/O
                         net (fo=4, routed)           0.498     5.293    timer_inst/hrs1[3]_i_1__0_n_0
    SLICE_X38Y55         FDCE                                         r  timer_inst/hrs1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482   164.943    timer_inst/clk_out1
    SLICE_X38Y55         FDCE                                         r  timer_inst/hrs1_reg[0]/C
                         clock pessimism              0.568   165.511    
                         clock uncertainty           -0.262   165.250    
    SLICE_X38Y55         FDCE (Setup_fdce_C_CE)      -0.169   165.081    timer_inst/hrs1_reg[0]
  -------------------------------------------------------------------
                         required time                        165.081    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                159.788    

Slack (MET) :             159.788ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            timer_inst/hrs1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.389ns  (logic 1.182ns (18.499%)  route 5.207ns (81.501%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 164.943 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.097ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.655    -1.097    gen_clock_en_inst/clk_out1
    SLICE_X47Y50         FDCE                                         r  gen_clock_en_inst/o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.641 f  gen_clock_en_inst/o_reg[23]/Q
                         net (fo=2, routed)           1.407     0.766    gen_clock_en_inst/o[23]
    SLICE_X47Y45         LUT4 (Prop_lut4_I1_O)        0.152     0.918 f  gen_clock_en_inst/clock_en_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.298     1.216    gen_clock_en_inst/clock_en_BUFG_inst_i_6_n_0
    SLICE_X47Y47         LUT5 (Prop_lut5_I4_O)        0.326     1.542 f  gen_clock_en_inst/clock_en_BUFG_inst_i_2/O
                         net (fo=6, routed)           1.320     2.862    gen_clock_en_inst/clock_en_BUFG_inst_i_2_n_0
    SLICE_X47Y51         LUT4 (Prop_lut4_I0_O)        0.124     2.986 r  gen_clock_en_inst/clock_en_BUFG_inst_i_1/O
                         net (fo=48, routed)          1.685     4.671    timer_inst/clock_en
    SLICE_X39Y57         LUT6 (Prop_lut6_I4_O)        0.124     4.795 r  timer_inst/hrs1[3]_i_1__0/O
                         net (fo=4, routed)           0.498     5.293    timer_inst/hrs1[3]_i_1__0_n_0
    SLICE_X38Y55         FDCE                                         r  timer_inst/hrs1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482   164.943    timer_inst/clk_out1
    SLICE_X38Y55         FDCE                                         r  timer_inst/hrs1_reg[3]/C
                         clock pessimism              0.568   165.511    
                         clock uncertainty           -0.262   165.250    
    SLICE_X38Y55         FDCE (Setup_fdce_C_CE)      -0.169   165.081    timer_inst/hrs1_reg[3]
  -------------------------------------------------------------------
                         required time                        165.081    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                159.788    

Slack (MET) :             159.942ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            timer_inst/hrs1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 1.182ns (18.957%)  route 5.053ns (81.043%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 164.943 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.097ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.655    -1.097    gen_clock_en_inst/clk_out1
    SLICE_X47Y50         FDCE                                         r  gen_clock_en_inst/o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.641 f  gen_clock_en_inst/o_reg[23]/Q
                         net (fo=2, routed)           1.407     0.766    gen_clock_en_inst/o[23]
    SLICE_X47Y45         LUT4 (Prop_lut4_I1_O)        0.152     0.918 f  gen_clock_en_inst/clock_en_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.298     1.216    gen_clock_en_inst/clock_en_BUFG_inst_i_6_n_0
    SLICE_X47Y47         LUT5 (Prop_lut5_I4_O)        0.326     1.542 f  gen_clock_en_inst/clock_en_BUFG_inst_i_2/O
                         net (fo=6, routed)           1.320     2.862    gen_clock_en_inst/clock_en_BUFG_inst_i_2_n_0
    SLICE_X47Y51         LUT4 (Prop_lut4_I0_O)        0.124     2.986 r  gen_clock_en_inst/clock_en_BUFG_inst_i_1/O
                         net (fo=48, routed)          1.685     4.671    timer_inst/clock_en
    SLICE_X39Y57         LUT6 (Prop_lut6_I4_O)        0.124     4.795 r  timer_inst/hrs1[3]_i_1__0/O
                         net (fo=4, routed)           0.344     5.139    timer_inst/hrs1[3]_i_1__0_n_0
    SLICE_X38Y56         FDCE                                         r  timer_inst/hrs1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482   164.943    timer_inst/clk_out1
    SLICE_X38Y56         FDCE                                         r  timer_inst/hrs1_reg[1]/C
                         clock pessimism              0.568   165.511    
                         clock uncertainty           -0.262   165.250    
    SLICE_X38Y56         FDCE (Setup_fdce_C_CE)      -0.169   165.081    timer_inst/hrs1_reg[1]
  -------------------------------------------------------------------
                         required time                        165.081    
                         arrival time                          -5.139    
  -------------------------------------------------------------------
                         slack                                159.942    

Slack (MET) :             159.942ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            timer_inst/hrs1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 1.182ns (18.957%)  route 5.053ns (81.043%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 164.943 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.097ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.655    -1.097    gen_clock_en_inst/clk_out1
    SLICE_X47Y50         FDCE                                         r  gen_clock_en_inst/o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.641 f  gen_clock_en_inst/o_reg[23]/Q
                         net (fo=2, routed)           1.407     0.766    gen_clock_en_inst/o[23]
    SLICE_X47Y45         LUT4 (Prop_lut4_I1_O)        0.152     0.918 f  gen_clock_en_inst/clock_en_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.298     1.216    gen_clock_en_inst/clock_en_BUFG_inst_i_6_n_0
    SLICE_X47Y47         LUT5 (Prop_lut5_I4_O)        0.326     1.542 f  gen_clock_en_inst/clock_en_BUFG_inst_i_2/O
                         net (fo=6, routed)           1.320     2.862    gen_clock_en_inst/clock_en_BUFG_inst_i_2_n_0
    SLICE_X47Y51         LUT4 (Prop_lut4_I0_O)        0.124     2.986 r  gen_clock_en_inst/clock_en_BUFG_inst_i_1/O
                         net (fo=48, routed)          1.685     4.671    timer_inst/clock_en
    SLICE_X39Y57         LUT6 (Prop_lut6_I4_O)        0.124     4.795 r  timer_inst/hrs1[3]_i_1__0/O
                         net (fo=4, routed)           0.344     5.139    timer_inst/hrs1[3]_i_1__0_n_0
    SLICE_X38Y56         FDCE                                         r  timer_inst/hrs1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482   164.943    timer_inst/clk_out1
    SLICE_X38Y56         FDCE                                         r  timer_inst/hrs1_reg[2]/C
                         clock pessimism              0.568   165.511    
                         clock uncertainty           -0.262   165.250    
    SLICE_X38Y56         FDCE (Setup_fdce_C_CE)      -0.169   165.081    timer_inst/hrs1_reg[2]
  -------------------------------------------------------------------
                         required time                        165.081    
                         arrival time                          -5.139    
  -------------------------------------------------------------------
                         slack                                159.942    

Slack (MET) :             160.028ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/sec1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.146ns  (logic 1.182ns (19.231%)  route 4.964ns (80.769%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.725ns = ( 164.942 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.097ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.655    -1.097    gen_clock_en_inst/clk_out1
    SLICE_X47Y50         FDCE                                         r  gen_clock_en_inst/o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.641 f  gen_clock_en_inst/o_reg[23]/Q
                         net (fo=2, routed)           1.407     0.766    gen_clock_en_inst/o[23]
    SLICE_X47Y45         LUT4 (Prop_lut4_I1_O)        0.152     0.918 f  gen_clock_en_inst/clock_en_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.298     1.216    gen_clock_en_inst/clock_en_BUFG_inst_i_6_n_0
    SLICE_X47Y47         LUT5 (Prop_lut5_I4_O)        0.326     1.542 f  gen_clock_en_inst/clock_en_BUFG_inst_i_2/O
                         net (fo=6, routed)           1.320     2.862    gen_clock_en_inst/clock_en_BUFG_inst_i_2_n_0
    SLICE_X47Y51         LUT4 (Prop_lut4_I0_O)        0.124     2.986 r  gen_clock_en_inst/clock_en_BUFG_inst_i_1/O
                         net (fo=48, routed)          1.521     4.508    debounce_btn0_inst/clock_en
    SLICE_X46Y55         LUT5 (Prop_lut5_I1_O)        0.124     4.632 r  debounce_btn0_inst/sec1[3]_i_1/O
                         net (fo=4, routed)           0.418     5.050    clock_inst/sec1_reg[3]_0[0]
    SLICE_X47Y55         FDCE                                         r  clock_inst/sec1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.481   164.942    clock_inst/clk_out1
    SLICE_X47Y55         FDCE                                         r  clock_inst/sec1_reg[0]/C
                         clock pessimism              0.602   165.544    
                         clock uncertainty           -0.262   165.283    
    SLICE_X47Y55         FDCE (Setup_fdce_C_CE)      -0.205   165.077    clock_inst/sec1_reg[0]
  -------------------------------------------------------------------
                         required time                        165.077    
                         arrival time                          -5.050    
  -------------------------------------------------------------------
                         slack                                160.028    

Slack (MET) :             160.028ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/sec1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.146ns  (logic 1.182ns (19.231%)  route 4.964ns (80.769%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.725ns = ( 164.942 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.097ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.655    -1.097    gen_clock_en_inst/clk_out1
    SLICE_X47Y50         FDCE                                         r  gen_clock_en_inst/o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.641 f  gen_clock_en_inst/o_reg[23]/Q
                         net (fo=2, routed)           1.407     0.766    gen_clock_en_inst/o[23]
    SLICE_X47Y45         LUT4 (Prop_lut4_I1_O)        0.152     0.918 f  gen_clock_en_inst/clock_en_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.298     1.216    gen_clock_en_inst/clock_en_BUFG_inst_i_6_n_0
    SLICE_X47Y47         LUT5 (Prop_lut5_I4_O)        0.326     1.542 f  gen_clock_en_inst/clock_en_BUFG_inst_i_2/O
                         net (fo=6, routed)           1.320     2.862    gen_clock_en_inst/clock_en_BUFG_inst_i_2_n_0
    SLICE_X47Y51         LUT4 (Prop_lut4_I0_O)        0.124     2.986 r  gen_clock_en_inst/clock_en_BUFG_inst_i_1/O
                         net (fo=48, routed)          1.521     4.508    debounce_btn0_inst/clock_en
    SLICE_X46Y55         LUT5 (Prop_lut5_I1_O)        0.124     4.632 r  debounce_btn0_inst/sec1[3]_i_1/O
                         net (fo=4, routed)           0.418     5.050    clock_inst/sec1_reg[3]_0[0]
    SLICE_X47Y55         FDCE                                         r  clock_inst/sec1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.481   164.942    clock_inst/clk_out1
    SLICE_X47Y55         FDCE                                         r  clock_inst/sec1_reg[3]/C
                         clock pessimism              0.602   165.544    
                         clock uncertainty           -0.262   165.283    
    SLICE_X47Y55         FDCE (Setup_fdce_C_CE)      -0.205   165.077    clock_inst/sec1_reg[3]
  -------------------------------------------------------------------
                         required time                        165.077    
                         arrival time                          -5.050    
  -------------------------------------------------------------------
                         slack                                160.028    

Slack (MET) :             160.103ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/sec1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.107ns  (logic 1.182ns (19.354%)  route 4.925ns (80.646%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.725ns = ( 164.942 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.097ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.655    -1.097    gen_clock_en_inst/clk_out1
    SLICE_X47Y50         FDCE                                         r  gen_clock_en_inst/o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.641 f  gen_clock_en_inst/o_reg[23]/Q
                         net (fo=2, routed)           1.407     0.766    gen_clock_en_inst/o[23]
    SLICE_X47Y45         LUT4 (Prop_lut4_I1_O)        0.152     0.918 f  gen_clock_en_inst/clock_en_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.298     1.216    gen_clock_en_inst/clock_en_BUFG_inst_i_6_n_0
    SLICE_X47Y47         LUT5 (Prop_lut5_I4_O)        0.326     1.542 f  gen_clock_en_inst/clock_en_BUFG_inst_i_2/O
                         net (fo=6, routed)           1.320     2.862    gen_clock_en_inst/clock_en_BUFG_inst_i_2_n_0
    SLICE_X47Y51         LUT4 (Prop_lut4_I0_O)        0.124     2.986 r  gen_clock_en_inst/clock_en_BUFG_inst_i_1/O
                         net (fo=48, routed)          1.521     4.508    debounce_btn0_inst/clock_en
    SLICE_X46Y55         LUT5 (Prop_lut5_I1_O)        0.124     4.632 r  debounce_btn0_inst/sec1[3]_i_1/O
                         net (fo=4, routed)           0.379     5.011    clock_inst/sec1_reg[3]_0[0]
    SLICE_X46Y55         FDCE                                         r  clock_inst/sec1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.481   164.942    clock_inst/clk_out1
    SLICE_X46Y55         FDCE                                         r  clock_inst/sec1_reg[1]/C
                         clock pessimism              0.602   165.544    
                         clock uncertainty           -0.262   165.283    
    SLICE_X46Y55         FDCE (Setup_fdce_C_CE)      -0.169   165.113    clock_inst/sec1_reg[1]
  -------------------------------------------------------------------
                         required time                        165.114    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                160.103    

Slack (MET) :             160.103ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/sec1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.107ns  (logic 1.182ns (19.354%)  route 4.925ns (80.646%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.725ns = ( 164.942 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.097ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.655    -1.097    gen_clock_en_inst/clk_out1
    SLICE_X47Y50         FDCE                                         r  gen_clock_en_inst/o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.641 f  gen_clock_en_inst/o_reg[23]/Q
                         net (fo=2, routed)           1.407     0.766    gen_clock_en_inst/o[23]
    SLICE_X47Y45         LUT4 (Prop_lut4_I1_O)        0.152     0.918 f  gen_clock_en_inst/clock_en_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.298     1.216    gen_clock_en_inst/clock_en_BUFG_inst_i_6_n_0
    SLICE_X47Y47         LUT5 (Prop_lut5_I4_O)        0.326     1.542 f  gen_clock_en_inst/clock_en_BUFG_inst_i_2/O
                         net (fo=6, routed)           1.320     2.862    gen_clock_en_inst/clock_en_BUFG_inst_i_2_n_0
    SLICE_X47Y51         LUT4 (Prop_lut4_I0_O)        0.124     2.986 r  gen_clock_en_inst/clock_en_BUFG_inst_i_1/O
                         net (fo=48, routed)          1.521     4.508    debounce_btn0_inst/clock_en
    SLICE_X46Y55         LUT5 (Prop_lut5_I1_O)        0.124     4.632 r  debounce_btn0_inst/sec1[3]_i_1/O
                         net (fo=4, routed)           0.379     5.011    clock_inst/sec1_reg[3]_0[0]
    SLICE_X46Y55         FDCE                                         r  clock_inst/sec1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.481   164.942    clock_inst/clk_out1
    SLICE_X46Y55         FDCE                                         r  clock_inst/sec1_reg[2]/C
                         clock pessimism              0.602   165.544    
                         clock uncertainty           -0.262   165.283    
    SLICE_X46Y55         FDCE (Setup_fdce_C_CE)      -0.169   165.113    clock_inst/sec1_reg[2]
  -------------------------------------------------------------------
                         required time                        165.114    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                160.103    

Slack (MET) :             160.121ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/sec0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.253ns  (logic 1.182ns (18.903%)  route 5.071ns (81.097%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.725ns = ( 164.942 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.097ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.655    -1.097    gen_clock_en_inst/clk_out1
    SLICE_X47Y50         FDCE                                         r  gen_clock_en_inst/o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.641 f  gen_clock_en_inst/o_reg[23]/Q
                         net (fo=2, routed)           1.407     0.766    gen_clock_en_inst/o[23]
    SLICE_X47Y45         LUT4 (Prop_lut4_I1_O)        0.152     0.918 f  gen_clock_en_inst/clock_en_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.298     1.216    gen_clock_en_inst/clock_en_BUFG_inst_i_6_n_0
    SLICE_X47Y47         LUT5 (Prop_lut5_I4_O)        0.326     1.542 f  gen_clock_en_inst/clock_en_BUFG_inst_i_2/O
                         net (fo=6, routed)           1.320     2.862    gen_clock_en_inst/clock_en_BUFG_inst_i_2_n_0
    SLICE_X47Y51         LUT4 (Prop_lut4_I0_O)        0.124     2.986 r  gen_clock_en_inst/clock_en_BUFG_inst_i_1/O
                         net (fo=48, routed)          2.046     5.032    clock_inst/clock_en
    SLICE_X41Y58         LUT5 (Prop_lut5_I2_O)        0.124     5.156 r  clock_inst/sec0[0]_i_1/O
                         net (fo=1, routed)           0.000     5.156    clock_inst/p_1_in[0]
    SLICE_X41Y58         FDCE                                         r  clock_inst/sec0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.481   164.942    clock_inst/clk_out1
    SLICE_X41Y58         FDCE                                         r  clock_inst/sec0_reg[0]/C
                         clock pessimism              0.568   165.510    
                         clock uncertainty           -0.262   165.249    
    SLICE_X41Y58         FDCE (Setup_fdce_C_D)        0.029   165.278    clock_inst/sec0_reg[0]
  -------------------------------------------------------------------
                         required time                        165.278    
                         arrival time                          -5.156    
  -------------------------------------------------------------------
                         slack                                160.121    

Slack (MET) :             160.206ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/sec0_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 1.182ns (19.914%)  route 4.753ns (80.086%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 164.943 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.097ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.655    -1.097    gen_clock_en_inst/clk_out1
    SLICE_X47Y50         FDCE                                         r  gen_clock_en_inst/o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.641 f  gen_clock_en_inst/o_reg[23]/Q
                         net (fo=2, routed)           1.407     0.766    gen_clock_en_inst/o[23]
    SLICE_X47Y45         LUT4 (Prop_lut4_I1_O)        0.152     0.918 f  gen_clock_en_inst/clock_en_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.298     1.216    gen_clock_en_inst/clock_en_BUFG_inst_i_6_n_0
    SLICE_X47Y47         LUT5 (Prop_lut5_I4_O)        0.326     1.542 f  gen_clock_en_inst/clock_en_BUFG_inst_i_2/O
                         net (fo=6, routed)           1.320     2.862    gen_clock_en_inst/clock_en_BUFG_inst_i_2_n_0
    SLICE_X47Y51         LUT4 (Prop_lut4_I0_O)        0.124     2.986 r  gen_clock_en_inst/clock_en_BUFG_inst_i_1/O
                         net (fo=48, routed)          1.097     4.083    debounce_btn0_inst/clock_en
    SLICE_X43Y58         LUT6 (Prop_lut6_I3_O)        0.124     4.207 r  debounce_btn0_inst/sec0[3]_i_1/O
                         net (fo=4, routed)           0.632     4.839    clock_inst/E[0]
    SLICE_X41Y56         FDCE                                         r  clock_inst/sec0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482   164.943    clock_inst/clk_out1
    SLICE_X41Y56         FDCE                                         r  clock_inst/sec0_reg[1]/C
                         clock pessimism              0.568   165.511    
                         clock uncertainty           -0.262   165.250    
    SLICE_X41Y56         FDCE (Setup_fdce_C_CE)      -0.205   165.045    clock_inst/sec0_reg[1]
  -------------------------------------------------------------------
                         required time                        165.044    
                         arrival time                          -4.839    
  -------------------------------------------------------------------
                         slack                                160.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 debounce_btn0_inst/btn_in_d_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            debounce_btn0_inst/btn_in_d_reg[3][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.551ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.558    -0.452    debounce_btn0_inst/clk_out1
    SLICE_X47Y56         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.311 r  debounce_btn0_inst/btn_in_d_reg[2][1]/Q
                         net (fo=2, routed)           0.122    -0.188    debounce_btn0_inst/btn_in_d_reg[2][1]
    SLICE_X47Y57         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.825    -0.551    debounce_btn0_inst/clk_out1
    SLICE_X47Y57         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[3][1]/C
                         clock pessimism              0.114    -0.437    
    SLICE_X47Y57         FDCE (Hold_fdce_C_D)         0.066    -0.371    debounce_btn0_inst/btn_in_d_reg[3][1]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 timer_inst/hrs0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            timer_inst/hrs0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.798%)  route 0.136ns (42.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.551ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.557    -0.453    timer_inst/clk_out1
    SLICE_X39Y58         FDCE                                         r  timer_inst/hrs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.312 r  timer_inst/hrs0_reg[0]/Q
                         net (fo=6, routed)           0.136    -0.176    timer_inst/hrs0_reg[2]_0[0]
    SLICE_X38Y58         LUT6 (Prop_lut6_I2_O)        0.045    -0.131 r  timer_inst/hrs0[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.131    timer_inst/p_1_in[2]
    SLICE_X38Y58         FDCE                                         r  timer_inst/hrs0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.825    -0.551    timer_inst/clk_out1
    SLICE_X38Y58         FDCE                                         r  timer_inst/hrs0_reg[2]/C
                         clock pessimism              0.111    -0.440    
    SLICE_X38Y58         FDCE (Hold_fdce_C_D)         0.120    -0.320    timer_inst/hrs0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 debounce_btn0_inst/btn_in_d_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            digit_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.189ns (56.640%)  route 0.145ns (43.360%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.551ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.557    -0.453    debounce_btn0_inst/clk_out1
    SLICE_X47Y57         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.312 r  debounce_btn0_inst/btn_in_d_reg[3][0]/Q
                         net (fo=10, routed)          0.145    -0.167    debounce_btn0_inst/for_mode_button
    SLICE_X46Y57         LUT4 (Prop_lut4_I1_O)        0.048    -0.119 r  debounce_btn0_inst/digit[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    p_1_in__0[2]
    SLICE_X46Y57         FDCE                                         r  digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.825    -0.551    clk_6mhz
    SLICE_X46Y57         FDCE                                         r  digit_reg[2]/C
                         clock pessimism              0.111    -0.440    
    SLICE_X46Y57         FDCE (Hold_fdce_C_D)         0.131    -0.309    digit_reg[2]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 debounce_btn0_inst/btn_in_d_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            digit_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.189ns (55.969%)  route 0.149ns (44.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.551ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.557    -0.453    debounce_btn0_inst/clk_out1
    SLICE_X47Y57         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.312 r  debounce_btn0_inst/btn_in_d_reg[3][0]/Q
                         net (fo=10, routed)          0.149    -0.163    debounce_btn0_inst/for_mode_button
    SLICE_X46Y57         LUT4 (Prop_lut4_I1_O)        0.048    -0.115 r  debounce_btn0_inst/digit[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    p_1_in__0[3]
    SLICE_X46Y57         FDCE                                         r  digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.825    -0.551    clk_6mhz
    SLICE_X46Y57         FDCE                                         r  digit_reg[3]/C
                         clock pessimism              0.111    -0.440    
    SLICE_X46Y57         FDCE (Hold_fdce_C_D)         0.131    -0.309    digit_reg[3]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 debounce_btn0_inst/btn_in_d_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            digit_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.247%)  route 0.145ns (43.753%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.551ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.557    -0.453    debounce_btn0_inst/clk_out1
    SLICE_X47Y57         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.312 r  debounce_btn0_inst/btn_in_d_reg[3][0]/Q
                         net (fo=10, routed)          0.145    -0.167    debounce_btn0_inst/for_mode_button
    SLICE_X46Y57         LUT4 (Prop_lut4_I1_O)        0.045    -0.122 r  debounce_btn0_inst/digit[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.122    p_1_in__0[0]
    SLICE_X46Y57         FDCE                                         r  digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.825    -0.551    clk_6mhz
    SLICE_X46Y57         FDCE                                         r  digit_reg[0]/C
                         clock pessimism              0.111    -0.440    
    SLICE_X46Y57         FDCE (Hold_fdce_C_D)         0.120    -0.320    digit_reg[0]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 debounce_btn0_inst/btn_in_d_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            digit_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.575%)  route 0.149ns (44.425%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.551ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.557    -0.453    debounce_btn0_inst/clk_out1
    SLICE_X47Y57         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.312 r  debounce_btn0_inst/btn_in_d_reg[3][0]/Q
                         net (fo=10, routed)          0.149    -0.163    debounce_btn0_inst/for_mode_button
    SLICE_X46Y57         LUT4 (Prop_lut4_I1_O)        0.045    -0.118 r  debounce_btn0_inst/digit[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.118    p_1_in__0[1]
    SLICE_X46Y57         FDCE                                         r  digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.825    -0.551    clk_6mhz
    SLICE_X46Y57         FDCE                                         r  digit_reg[1]/C
                         clock pessimism              0.111    -0.440    
    SLICE_X46Y57         FDCE (Hold_fdce_C_D)         0.121    -0.319    digit_reg[1]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 timer_inst/hrs1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            timer_inst/hrs1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.879%)  route 0.140ns (40.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.558    -0.452    timer_inst/clk_out1
    SLICE_X38Y56         FDCE                                         r  timer_inst/hrs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.288 r  timer_inst/hrs1_reg[1]/Q
                         net (fo=6, routed)           0.140    -0.148    timer_inst/hrs1_1[1]
    SLICE_X38Y55         LUT6 (Prop_lut6_I0_O)        0.045    -0.103 r  timer_inst/hrs1[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.103    timer_inst/hrs1[0]_i_1__0_n_0
    SLICE_X38Y55         FDCE                                         r  timer_inst/hrs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    timer_inst/clk_out1
    SLICE_X38Y55         FDCE                                         r  timer_inst/hrs1_reg[0]/C
                         clock pessimism              0.114    -0.436    
    SLICE_X38Y55         FDCE (Hold_fdce_C_D)         0.121    -0.315    timer_inst/hrs1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 timer_inst/sec1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            timer_inst/sec1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.678%)  route 0.131ns (41.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.551ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.557    -0.453    timer_inst/clk_out1
    SLICE_X40Y57         FDCE                                         r  timer_inst/sec1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.312 r  timer_inst/sec1_reg[2]/Q
                         net (fo=5, routed)           0.131    -0.181    timer_inst/sec1_reg[3]_2[2]
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.045    -0.136 r  timer_inst/sec1[3]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.136    timer_inst/sec1[3]_i_2__0_n_0
    SLICE_X41Y57         FDCE                                         r  timer_inst/sec1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.825    -0.551    timer_inst/clk_out1
    SLICE_X41Y57         FDCE                                         r  timer_inst/sec1_reg[3]/C
                         clock pessimism              0.111    -0.440    
    SLICE_X41Y57         FDCE (Hold_fdce_C_D)         0.091    -0.349    timer_inst/sec1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 debounce_btn0_inst/btn_in_d_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            debounce_btn0_inst/btn_in_d_reg[4][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.148%)  route 0.178ns (55.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.557    -0.453    debounce_btn0_inst/clk_out1
    SLICE_X47Y57         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.312 r  debounce_btn0_inst/btn_in_d_reg[3][1]/Q
                         net (fo=2, routed)           0.178    -0.133    debounce_btn0_inst/btn_in_d_reg_n_0_[3][1]
    SLICE_X49Y56         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    debounce_btn0_inst/clk_out1
    SLICE_X49Y56         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[4][1]/C
                         clock pessimism              0.132    -0.418    
    SLICE_X49Y56         FDCE (Hold_fdce_C_D)         0.070    -0.348    debounce_btn0_inst/btn_in_d_reg[4][1]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 timer_inst/hrs1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            timer_inst/hrs1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.538%)  route 0.142ns (40.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.558    -0.452    timer_inst/clk_out1
    SLICE_X38Y56         FDCE                                         r  timer_inst/hrs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.288 r  timer_inst/hrs1_reg[1]/Q
                         net (fo=6, routed)           0.142    -0.146    timer_inst/hrs1_1[1]
    SLICE_X38Y55         LUT6 (Prop_lut6_I4_O)        0.045    -0.101 r  timer_inst/hrs1[3]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.101    timer_inst/hrs1[3]_i_2__0_n_0
    SLICE_X38Y55         FDCE                                         r  timer_inst/hrs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    timer_inst/clk_out1
    SLICE_X38Y55         FDCE                                         r  timer_inst/hrs1_reg[3]/C
                         clock pessimism              0.114    -0.436    
    SLICE_X38Y55         FDCE (Hold_fdce_C_D)         0.120    -0.316    timer_inst/hrs1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 83.333 }
Period(ns):         166.667
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         166.667     164.511    BUFGCTRL_X0Y0    clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         166.667     165.418    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X46Y57     digit_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X46Y57     digit_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X46Y57     digit_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X46Y57     digit_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X46Y57     digit_reg[4]/C
Min Period        n/a     FDPE/C              n/a            1.000         166.667     165.667    SLICE_X46Y57     digit_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X39Y55     alarm_inst/hrs0_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X37Y55     alarm_inst/hrs0_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       166.667     46.693     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X46Y57     digit_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X46Y57     digit_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X46Y57     digit_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X46Y57     digit_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X46Y57     digit_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X46Y57     digit_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X46Y57     digit_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X46Y57     digit_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X46Y57     digit_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X46Y57     digit_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X46Y57     digit_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X46Y57     digit_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X46Y57     digit_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X46Y57     digit_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X46Y57     digit_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X46Y57     digit_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X46Y57     digit_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X46Y57     digit_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X46Y57     digit_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X46Y57     digit_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.430ns  (logic 4.285ns (31.909%)  route 9.145ns (68.091%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE                         0.000     0.000 r  FSM_sequential_c_state_reg[1]/C
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  FSM_sequential_c_state_reg[1]/Q
                         net (fo=58, routed)          2.836     3.255    stopwatch_inst/seg_data_OBUF[7]_inst_i_12[1]
    SLICE_X43Y53         LUT6 (Prop_lut6_I4_O)        0.299     3.554 r  stopwatch_inst/seg_data_OBUF[2]_inst_i_5/O
                         net (fo=8, routed)           1.005     4.559    clock_inst/seg_data_OBUF[4]_inst_i_3
    SLICE_X43Y51         LUT5 (Prop_lut5_I2_O)        0.150     4.709 r  clock_inst/seg_data_OBUF[4]_inst_i_9/O
                         net (fo=1, routed)           0.642     5.350    stopwatch_inst/seg_data_OBUF[4]_inst_i_1
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.326     5.676 r  stopwatch_inst/seg_data_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.957     6.634    timer_inst/seg_data[4]_0
    SLICE_X37Y51         LUT4 (Prop_lut4_I2_O)        0.124     6.758 r  timer_inst/seg_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.705    10.463    seg_data_OBUF[4]
    AA9                  OBUF (Prop_obuf_I_O)         2.967    13.430 r  seg_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.430    seg_data[4]
    AA9                                                               r  seg_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.153ns  (logic 4.296ns (32.661%)  route 8.857ns (67.339%))
  Logic Levels:           6  (FDCE=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE                         0.000     0.000 r  FSM_sequential_c_state_reg[1]/C
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  FSM_sequential_c_state_reg[1]/Q
                         net (fo=58, routed)          2.682     3.101    stopwatch_inst/seg_data_OBUF[7]_inst_i_12[1]
    SLICE_X40Y55         LUT6 (Prop_lut6_I4_O)        0.299     3.400 r  stopwatch_inst/seg_data_OBUF[6]_inst_i_8/O
                         net (fo=8, routed)           0.893     4.294    clock_inst/seg_data_OBUF[7]_inst_i_5_0
    SLICE_X37Y51         LUT4 (Prop_lut4_I3_O)        0.118     4.412 r  clock_inst/seg_data_OBUF[5]_inst_i_11/O
                         net (fo=3, routed)           0.837     5.248    clock_inst/seg_data_OBUF[5]_inst_i_11_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.326     5.574 r  clock_inst/seg_data_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.803     6.377    clock_inst/seg_data_OBUF[3]_inst_i_2_n_0
    SLICE_X36Y51         LUT4 (Prop_lut4_I1_O)        0.124     6.501 r  clock_inst/seg_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.642    10.143    seg_data_OBUF[3]
    AB11                 OBUF (Prop_obuf_I_O)         3.010    13.153 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.153    seg_data[3]
    AB11                                                              r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.095ns  (logic 4.310ns (32.914%)  route 8.785ns (67.086%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE                         0.000     0.000 r  FSM_sequential_c_state_reg[1]/C
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  FSM_sequential_c_state_reg[1]/Q
                         net (fo=58, routed)          2.682     3.101    stopwatch_inst/seg_data_OBUF[7]_inst_i_12[1]
    SLICE_X40Y55         LUT6 (Prop_lut6_I4_O)        0.299     3.400 f  stopwatch_inst/seg_data_OBUF[6]_inst_i_8/O
                         net (fo=8, routed)           1.153     4.554    clock_inst/seg_data_OBUF[7]_inst_i_5_0
    SLICE_X36Y51         LUT2 (Prop_lut2_I1_O)        0.148     4.702 r  clock_inst/seg_data_OBUF[7]_inst_i_16/O
                         net (fo=1, routed)           0.962     5.664    clock_inst/seg_data_OBUF[7]_inst_i_16_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I3_O)        0.328     5.992 f  clock_inst/seg_data_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.667     6.659    clock_inst/seg_data_OBUF[7]_inst_i_5_n_0
    SLICE_X38Y50         LUT4 (Prop_lut4_I3_O)        0.124     6.783 r  clock_inst/seg_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.320    10.103    seg_data_OBUF[7]
    Y11                  OBUF (Prop_obuf_I_O)         2.992    13.095 r  seg_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.095    seg_data[7]
    Y11                                                               r  seg_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.908ns  (logic 4.328ns (33.532%)  route 8.580ns (66.468%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE                         0.000     0.000 r  FSM_sequential_c_state_reg[1]/C
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  FSM_sequential_c_state_reg[1]/Q
                         net (fo=58, routed)          2.663     3.082    clock_inst/sec0_reg[3]_1[1]
    SLICE_X43Y53         LUT6 (Prop_lut6_I3_O)        0.299     3.381 r  clock_inst/seg_data_OBUF[1]_inst_i_6/O
                         net (fo=6, routed)           0.838     4.219    stopwatch_inst/seg_data_OBUF[5]_inst_i_3_0
    SLICE_X43Y51         LUT5 (Prop_lut5_I2_O)        0.154     4.373 r  stopwatch_inst/seg_data_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.800     5.172    stopwatch_inst/seg_data_OBUF[6]_inst_i_14_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.327     5.499 r  stopwatch_inst/seg_data_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.810     6.310    clock_inst/seg_data[6]_0
    SLICE_X38Y50         LUT4 (Prop_lut4_I2_O)        0.124     6.434 r  clock_inst/seg_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.469     9.903    seg_data_OBUF[6]
    AA11                 OBUF (Prop_obuf_I_O)         3.005    12.908 r  seg_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.908    seg_data[6]
    AA11                                                              r  seg_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.882ns  (logic 4.078ns (31.654%)  route 8.805ns (68.346%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE                         0.000     0.000 r  FSM_sequential_c_state_reg[1]/C
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  FSM_sequential_c_state_reg[1]/Q
                         net (fo=58, routed)          2.682     3.101    stopwatch_inst/seg_data_OBUF[7]_inst_i_12[1]
    SLICE_X40Y55         LUT6 (Prop_lut6_I4_O)        0.299     3.400 r  stopwatch_inst/seg_data_OBUF[6]_inst_i_8/O
                         net (fo=8, routed)           0.893     4.294    clock_inst/seg_data_OBUF[7]_inst_i_5_0
    SLICE_X37Y51         LUT3 (Prop_lut3_I2_O)        0.124     4.418 f  clock_inst/seg_data_OBUF[7]_inst_i_17/O
                         net (fo=2, routed)           0.831     5.249    clock_inst/seg_data_OBUF[7]_inst_i_17_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     5.373 f  clock_inst/seg_data_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.879     6.252    clock_inst/seg_data_OBUF[2]_inst_i_4_n_0
    SLICE_X38Y50         LUT4 (Prop_lut4_I3_O)        0.124     6.376 r  clock_inst/seg_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.518     9.895    seg_data_OBUF[2]
    AB10                 OBUF (Prop_obuf_I_O)         2.988    12.882 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.882    seg_data[2]
    AB10                                                              r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.597ns  (logic 4.311ns (34.220%)  route 8.286ns (65.780%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE                         0.000     0.000 r  FSM_sequential_c_state_reg[1]/C
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  FSM_sequential_c_state_reg[1]/Q
                         net (fo=58, routed)          2.836     3.255    stopwatch_inst/seg_data_OBUF[7]_inst_i_12[1]
    SLICE_X43Y53         LUT6 (Prop_lut6_I4_O)        0.299     3.554 r  stopwatch_inst/seg_data_OBUF[2]_inst_i_5/O
                         net (fo=8, routed)           0.830     4.384    stopwatch_inst/sec0_reg[2]_0
    SLICE_X43Y51         LUT3 (Prop_lut3_I2_O)        0.152     4.536 f  stopwatch_inst/seg_data_OBUF[5]_inst_i_9/O
                         net (fo=1, routed)           0.568     5.104    stopwatch_inst/seg_data_OBUF[5]_inst_i_9_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I4_O)        0.332     5.436 r  stopwatch_inst/seg_data_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.822     6.258    stopwatch_inst/seg_data_OBUF[5]_inst_i_3_n_0
    SLICE_X36Y51         LUT4 (Prop_lut4_I2_O)        0.124     6.382 r  stopwatch_inst/seg_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.230     9.612    seg_data_OBUF[5]
    Y10                  OBUF (Prop_obuf_I_O)         2.985    12.597 r  seg_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.597    seg_data[5]
    Y10                                                               r  seg_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.382ns  (logic 4.052ns (32.726%)  route 8.330ns (67.274%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE                         0.000     0.000 r  FSM_sequential_c_state_reg[1]/C
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  FSM_sequential_c_state_reg[1]/Q
                         net (fo=58, routed)          2.682     3.101    stopwatch_inst/seg_data_OBUF[7]_inst_i_12[1]
    SLICE_X40Y55         LUT6 (Prop_lut6_I4_O)        0.299     3.400 r  stopwatch_inst/seg_data_OBUF[6]_inst_i_8/O
                         net (fo=8, routed)           0.885     4.285    clock_inst/seg_data_OBUF[7]_inst_i_5_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I1_O)        0.124     4.409 r  clock_inst/seg_data_OBUF[1]_inst_i_10/O
                         net (fo=1, routed)           0.808     5.218    clock_inst/seg_data_OBUF[1]_inst_i_10_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I5_O)        0.124     5.342 f  clock_inst/seg_data_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.655     5.997    clock_inst/seg_data_OBUF[1]_inst_i_4_n_0
    SLICE_X36Y52         LUT4 (Prop_lut4_I3_O)        0.124     6.121 r  clock_inst/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.299     9.420    seg_data_OBUF[1]
    AB9                  OBUF (Prop_obuf_I_O)         2.962    12.382 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.382    seg_data[1]
    AB9                                                               r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.045ns  (logic 3.853ns (38.354%)  route 6.192ns (61.646%))
  Logic Levels:           5  (FDPE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDPE                         0.000     0.000 r  seg_com_reg[5]/C
    SLICE_X38Y50         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  seg_com_reg[5]/Q
                         net (fo=9, routed)           1.362     1.880    seg_com_OBUF[5]
    SLICE_X41Y52         LUT4 (Prop_lut4_I2_O)        0.124     2.004 r  seg_data_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.667     2.671    seg_data_OBUF[0]_inst_i_3_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I4_O)        0.124     2.795 r  seg_data_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.819     3.614    seg_data_OBUF[0]_inst_i_2_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     3.738 r  seg_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.344     7.082    seg_data_OBUF[0]
    AA8                  OBUF (Prop_obuf_I_O)         2.963    10.045 r  seg_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.045    seg_data[0]
    AA8                                                               r  seg_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.364ns  (logic 3.869ns (41.319%)  route 5.495ns (58.681%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE                         0.000     0.000 r  FSM_sequential_c_state_reg[1]/C
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  FSM_sequential_c_state_reg[1]/Q
                         net (fo=58, routed)          1.863     2.282    c_state[1]
    SLICE_X52Y50         LUT2 (Prop_lut2_I0_O)        0.327     2.609 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.631     6.241    led_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.123     9.364 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.364    led[2]
    U22                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.070ns  (logic 3.622ns (39.932%)  route 5.448ns (60.068%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE                         0.000     0.000 r  FSM_sequential_c_state_reg[1]/C
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  FSM_sequential_c_state_reg[1]/Q
                         net (fo=58, routed)          1.863     2.282    c_state[1]
    SLICE_X52Y50         LUT2 (Prop_lut2_I1_O)        0.299     2.581 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.584     6.166    led_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         2.904     9.070 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.070    led[1]
    T21                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            FSM_sequential_c_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X49Y58         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=58, routed)          0.068     0.209    c_state[0]
    SLICE_X49Y58         FDCE                                         r  FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.582%)  route 0.143ns (50.418%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDCE                         0.000     0.000 r  seg_com_reg[1]/C
    SLICE_X39Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg_com_reg[1]/Q
                         net (fo=9, routed)           0.143     0.284    seg_com_OBUF[1]
    SLICE_X38Y50         FDCE                                         r  seg_com_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_c_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE                         0.000     0.000 r  FSM_sequential_c_state_reg[1]/C
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  FSM_sequential_c_state_reg[1]/Q
                         net (fo=58, routed)          0.070     0.198    c_state[1]
    SLICE_X49Y58         LUT1 (Prop_lut1_I0_O)        0.099     0.297 r  FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.297    n_state[0]
    SLICE_X49Y58         FDPE                                         r  FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_com_reg[4]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.164ns (54.696%)  route 0.136ns (45.304%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDPE                         0.000     0.000 r  seg_com_reg[5]/C
    SLICE_X38Y50         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  seg_com_reg[5]/Q
                         net (fo=9, routed)           0.136     0.300    seg_com_OBUF[5]
    SLICE_X37Y49         FDCE                                         r  seg_com_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.141ns (43.468%)  route 0.183ns (56.532%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDCE                         0.000     0.000 r  seg_com_reg[4]/C
    SLICE_X39Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg_com_reg[4]/Q
                         net (fo=9, routed)           0.183     0.324    seg_com_OBUF[4]
    SLICE_X39Y51         FDCE                                         r  seg_com_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.270%)  route 0.185ns (56.730%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDCE                         0.000     0.000 r  seg_com_reg[1]/C
    SLICE_X39Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg_com_reg[1]/Q
                         net (fo=9, routed)           0.185     0.326    seg_com_OBUF[1]
    SLICE_X37Y48         FDCE                                         r  seg_com_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_trigger_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mode_trigger_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDCE                         0.000     0.000 r  mode_trigger_reg[0]/C
    SLICE_X49Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  mode_trigger_reg[0]/Q
                         net (fo=2, routed)           0.167     0.308    debounce_btn0_inst/mode_trigger_reg[1][0]
    SLICE_X49Y57         LUT2 (Prop_lut2_I1_O)        0.042     0.350 r  debounce_btn0_inst/mode_trigger[0]_i_1/O
                         net (fo=1, routed)           0.000     0.350    debounce_btn0_inst_n_48
    SLICE_X49Y57         FDCE                                         r  mode_trigger_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_trigger_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mode_trigger_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDCE                         0.000     0.000 r  mode_trigger_reg[0]/C
    SLICE_X49Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mode_trigger_reg[0]/Q
                         net (fo=2, routed)           0.169     0.310    debounce_btn0_inst/mode_trigger_reg[1][0]
    SLICE_X49Y57         LUT3 (Prop_lut3_I2_O)        0.045     0.355 r  debounce_btn0_inst/mode_trigger[1]_i_1/O
                         net (fo=1, routed)           0.000     0.355    debounce_btn0_inst_n_47
    SLICE_X49Y57         FDCE                                         r  mode_trigger_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDCE                         0.000     0.000 r  led_reg[5]/C
    SLICE_X45Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  led_reg[5]/Q
                         net (fo=2, routed)           0.170     0.311    timer_inst/led_OBUF[0]
    SLICE_X45Y53         LUT3 (Prop_lut3_I2_O)        0.045     0.356 r  timer_inst/led[5]_i_1/O
                         net (fo=1, routed)           0.000     0.356    led1_out
    SLICE_X45Y53         FDCE                                         r  led_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[1]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.141ns (39.137%)  route 0.219ns (60.863%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDCE                         0.000     0.000 r  seg_com_reg[2]/C
    SLICE_X39Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg_com_reg[2]/Q
                         net (fo=9, routed)           0.219     0.360    seg_com_OBUF[2]
    SLICE_X37Y48         FDCE                                         r  seg_com_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stopwatch_inst/msec1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.035ns  (logic 4.190ns (34.814%)  route 7.845ns (65.186%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.655    -1.097    stopwatch_inst/clk_out1
    SLICE_X41Y50         FDCE                                         r  stopwatch_inst/msec1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.641 f  stopwatch_inst/msec1_reg[2]/Q
                         net (fo=5, routed)           1.116     0.475    clock_inst/seg_data_OBUF[1]_inst_i_10_0[1]
    SLICE_X40Y54         LUT6 (Prop_lut6_I1_O)        0.124     0.599 f  clock_inst/seg_data_OBUF[6]_inst_i_6/O
                         net (fo=8, routed)           1.448     2.047    clock_inst/seg_data_OBUF[6]_inst_i_6_n_0
    SLICE_X37Y51         LUT4 (Prop_lut4_I2_O)        0.150     2.197 r  clock_inst/seg_data_OBUF[5]_inst_i_11/O
                         net (fo=3, routed)           0.837     3.034    clock_inst/seg_data_OBUF[5]_inst_i_11_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.326     3.360 r  clock_inst/seg_data_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.803     4.163    clock_inst/seg_data_OBUF[3]_inst_i_2_n_0
    SLICE_X36Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.287 r  clock_inst/seg_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.642     7.929    seg_data_OBUF[3]
    AB11                 OBUF (Prop_obuf_I_O)         3.010    10.938 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.938    seg_data[3]
    AB11                                                              r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/min0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.619ns  (logic 4.346ns (37.407%)  route 7.273ns (62.593%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.654    -1.098    clock_inst/clk_out1
    SLICE_X46Y54         FDCE                                         r  clock_inst/min0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDCE (Prop_fdce_C_Q)         0.478    -0.620 r  clock_inst/min0_reg[2]/Q
                         net (fo=9, routed)           0.964     0.345    stopwatch_inst/seg_data_OBUF[4]_inst_i_9_0[1]
    SLICE_X43Y53         LUT6 (Prop_lut6_I2_O)        0.301     0.646 r  stopwatch_inst/seg_data_OBUF[2]_inst_i_5/O
                         net (fo=8, routed)           1.005     1.651    clock_inst/seg_data_OBUF[4]_inst_i_3
    SLICE_X43Y51         LUT5 (Prop_lut5_I2_O)        0.150     1.801 r  clock_inst/seg_data_OBUF[4]_inst_i_9/O
                         net (fo=1, routed)           0.642     2.442    stopwatch_inst/seg_data_OBUF[4]_inst_i_1
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.326     2.768 r  stopwatch_inst/seg_data_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.957     3.725    timer_inst/seg_data[4]_0
    SLICE_X37Y51         LUT4 (Prop_lut4_I2_O)        0.124     3.849 r  timer_inst/seg_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.705     7.554    seg_data_OBUF[4]
    AA9                  OBUF (Prop_obuf_I_O)         2.967    10.522 r  seg_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.522    seg_data[4]
    AA9                                                               r  seg_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alarm_inst/sec1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.611ns  (logic 4.075ns (35.095%)  route 7.536ns (64.905%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.654    -1.098    alarm_inst/clk_out1
    SLICE_X40Y56         FDCE                                         r  alarm_inst/sec1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.419    -0.679 r  alarm_inst/sec1_reg[3]/Q
                         net (fo=7, routed)           1.331     0.652    clock_inst/led[7]_i_2_0[3]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.296     0.948 f  clock_inst/seg_data_OBUF[6]_inst_i_5/O
                         net (fo=5, routed)           0.976     1.925    clock_inst/seg_data_OBUF[6]_inst_i_5_n_0
    SLICE_X37Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.049 f  clock_inst/seg_data_OBUF[7]_inst_i_17/O
                         net (fo=2, routed)           0.831     2.879    clock_inst/seg_data_OBUF[7]_inst_i_17_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.124     3.003 f  clock_inst/seg_data_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.879     3.883    clock_inst/seg_data_OBUF[2]_inst_i_4_n_0
    SLICE_X38Y50         LUT4 (Prop_lut4_I3_O)        0.124     4.007 r  clock_inst/seg_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.518     7.525    seg_data_OBUF[2]
    AB10                 OBUF (Prop_obuf_I_O)         2.988    10.513 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.513    seg_data[2]
    AB10                                                              r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_inst/msec1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.555ns  (logic 4.174ns (36.122%)  route 7.381ns (63.878%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.655    -1.097    stopwatch_inst/clk_out1
    SLICE_X41Y50         FDCE                                         r  stopwatch_inst/msec1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.641 r  stopwatch_inst/msec1_reg[2]/Q
                         net (fo=5, routed)           1.116     0.475    clock_inst/seg_data_OBUF[1]_inst_i_10_0[1]
    SLICE_X40Y54         LUT6 (Prop_lut6_I1_O)        0.124     0.599 r  clock_inst/seg_data_OBUF[6]_inst_i_6/O
                         net (fo=8, routed)           1.316     1.916    clock_inst/seg_data_OBUF[6]_inst_i_6_n_0
    SLICE_X36Y51         LUT2 (Prop_lut2_I0_O)        0.150     2.066 r  clock_inst/seg_data_OBUF[7]_inst_i_16/O
                         net (fo=1, routed)           0.962     3.027    clock_inst/seg_data_OBUF[7]_inst_i_16_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I3_O)        0.328     3.355 f  clock_inst/seg_data_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.667     4.022    clock_inst/seg_data_OBUF[7]_inst_i_5_n_0
    SLICE_X38Y50         LUT4 (Prop_lut4_I3_O)        0.124     4.146 r  clock_inst/seg_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.320     7.467    seg_data_OBUF[7]
    Y11                  OBUF (Prop_obuf_I_O)         2.992    10.459 r  seg_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.459    seg_data[7]
    Y11                                                               r  seg_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alarm_inst/hrs1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.381ns  (logic 4.019ns (35.317%)  route 7.362ns (64.683%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.655    -1.097    alarm_inst/clk_out1
    SLICE_X36Y55         FDCE                                         r  alarm_inst/hrs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.579 f  alarm_inst/hrs1_reg[2]/Q
                         net (fo=8, routed)           1.159     0.581    stopwatch_inst/seg_data_OBUF[5]_inst_i_15[0]
    SLICE_X38Y53         LUT6 (Prop_lut6_I1_O)        0.124     0.705 f  stopwatch_inst/seg_data_OBUF[4]_inst_i_6/O
                         net (fo=8, routed)           0.977     1.681    timer_inst/seg_data_OBUF[3]_inst_i_3
    SLICE_X37Y52         LUT5 (Prop_lut5_I3_O)        0.124     1.805 r  timer_inst/seg_data_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.818     2.624    clock_inst/seg_data_OBUF[6]_inst_i_1_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.748 f  clock_inst/seg_data_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.938     3.686    clock_inst/seg_data_OBUF[6]_inst_i_4_n_0
    SLICE_X38Y50         LUT4 (Prop_lut4_I3_O)        0.124     3.810 r  clock_inst/seg_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.469     7.279    seg_data_OBUF[6]
    AA11                 OBUF (Prop_obuf_I_O)         3.005    10.285 r  seg_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.285    seg_data[6]
    AA11                                                              r  seg_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alarm_inst/sec1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.245ns  (logic 4.049ns (36.008%)  route 7.196ns (63.992%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.654    -1.098    alarm_inst/clk_out1
    SLICE_X40Y56         FDCE                                         r  alarm_inst/sec1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.419    -0.679 f  alarm_inst/sec1_reg[3]/Q
                         net (fo=7, routed)           1.331     0.652    clock_inst/led[7]_i_2_0[3]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.296     0.948 r  clock_inst/seg_data_OBUF[6]_inst_i_5/O
                         net (fo=5, routed)           1.103     2.051    clock_inst/seg_data_OBUF[6]_inst_i_5_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I3_O)        0.124     2.175 r  clock_inst/seg_data_OBUF[1]_inst_i_10/O
                         net (fo=1, routed)           0.808     2.983    clock_inst/seg_data_OBUF[1]_inst_i_10_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I5_O)        0.124     3.107 f  clock_inst/seg_data_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.655     3.762    clock_inst/seg_data_OBUF[1]_inst_i_4_n_0
    SLICE_X36Y52         LUT4 (Prop_lut4_I3_O)        0.124     3.886 r  clock_inst/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.299     7.185    seg_data_OBUF[1]
    AB9                  OBUF (Prop_obuf_I_O)         2.962    10.147 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.147    seg_data[1]
    AB9                                                               r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/sec0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.015ns  (logic 4.165ns (37.808%)  route 6.850ns (62.192%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.654    -1.098    clock_inst/clk_out1
    SLICE_X41Y56         FDCE                                         r  clock_inst/sec0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.642 f  clock_inst/sec0_reg[2]/Q
                         net (fo=8, routed)           1.219     0.578    alarm_inst/led[7]_i_6[1]
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124     0.702 f  alarm_inst/seg_data_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           0.890     1.591    clock_inst/seg_data_OBUF[5]_inst_i_3_0
    SLICE_X40Y51         LUT4 (Prop_lut4_I2_O)        0.150     1.741 r  clock_inst/seg_data_OBUF[5]_inst_i_8/O
                         net (fo=3, routed)           0.690     2.431    stopwatch_inst/seg_data_OBUF[5]_inst_i_1_3
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.326     2.757 r  stopwatch_inst/seg_data_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.822     3.578    stopwatch_inst/seg_data_OBUF[5]_inst_i_3_n_0
    SLICE_X36Y51         LUT4 (Prop_lut4_I2_O)        0.124     3.702 r  stopwatch_inst/seg_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.230     6.933    seg_data_OBUF[5]
    Y10                  OBUF (Prop_obuf_I_O)         2.985     9.918 r  seg_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.918    seg_data[5]
    Y10                                                               r  seg_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.258ns  (logic 3.853ns (37.559%)  route 6.405ns (62.441%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.653    -1.099    clk_6mhz
    SLICE_X46Y57         FDPE                                         r  digit_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDPE (Prop_fdpe_C_Q)         0.518    -0.581 r  digit_reg[5]/Q
                         net (fo=11, routed)          1.575     0.994    p_4_in[0]
    SLICE_X41Y52         LUT4 (Prop_lut4_I3_O)        0.124     1.118 r  seg_data_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.667     1.785    seg_data_OBUF[0]_inst_i_3_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I4_O)        0.124     1.909 r  seg_data_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.819     2.728    seg_data_OBUF[0]_inst_i_2_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     2.852 r  seg_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.344     6.196    seg_data_OBUF[0]
    AA8                  OBUF (Prop_obuf_I_O)         2.963     9.159 r  seg_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.159    seg_data[0]
    AA8                                                               r  seg_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/sec0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            led_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.368ns  (logic 1.061ns (24.288%)  route 3.307ns (75.712%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.654    -1.098    timer_inst/clk_out1
    SLICE_X43Y54         FDCE                                         r  timer_inst/sec0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDCE (Prop_fdce_C_Q)         0.456    -0.642 f  timer_inst/sec0_reg[2]/Q
                         net (fo=8, routed)           1.026     0.384    timer_inst/sec0_reg[3]_0[2]
    SLICE_X43Y55         LUT4 (Prop_lut4_I3_O)        0.154     0.538 f  timer_inst/sec1[3]_i_3__1/O
                         net (fo=5, routed)           1.000     1.538    timer_inst/sec1[3]_i_3__1_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I1_O)        0.327     1.865 r  timer_inst/min0[3]_i_4__1/O
                         net (fo=4, routed)           1.282     3.147    timer_inst/sec1_reg[3]_0
    SLICE_X45Y53         LUT3 (Prop_lut3_I0_O)        0.124     3.271 r  timer_inst/led[5]_i_1/O
                         net (fo=1, routed)           0.000     3.271    led1_out
    SLICE_X45Y53         FDCE                                         r  led_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/min0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            led_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.152ns  (logic 1.151ns (27.723%)  route 3.001ns (72.277%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.654    -1.098    clock_inst/clk_out1
    SLICE_X46Y54         FDCE                                         r  clock_inst/min0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDCE (Prop_fdce_C_Q)         0.478    -0.620 r  clock_inst/min0_reg[2]/Q
                         net (fo=9, routed)           0.990     0.371    alarm_inst/led[7]_i_12_0[2]
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.301     0.672 f  alarm_inst/led[7]_i_15/O
                         net (fo=1, routed)           0.938     1.610    clock_inst/led[7]_i_2_3
    SLICE_X41Y53         LUT6 (Prop_lut6_I1_O)        0.124     1.734 f  clock_inst/led[7]_i_6/O
                         net (fo=1, routed)           0.639     2.373    clock_inst/led[7]_i_6_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I5_O)        0.124     2.497 f  clock_inst/led[7]_i_2/O
                         net (fo=1, routed)           0.433     2.930    clock_inst/led[7]_i_2_n_0
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.124     3.054 r  clock_inst/led[7]_i_1/O
                         net (fo=1, routed)           0.000     3.054    clock_inst_n_46
    SLICE_X41Y54         FDCE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debounce_btn0_inst/btn_in_d_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            mode_trigger_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.017ns  (logic 0.467ns (45.936%)  route 0.550ns (54.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.480    -1.726    debounce_btn0_inst/clk_out1
    SLICE_X47Y57         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDCE (Prop_fdce_C_Q)         0.367    -1.359 r  debounce_btn0_inst/btn_in_d_reg[3][0]/Q
                         net (fo=10, routed)          0.550    -0.809    debounce_btn0_inst/for_mode_button
    SLICE_X49Y57         LUT3 (Prop_lut3_I0_O)        0.100    -0.709 r  debounce_btn0_inst/mode_trigger[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.709    debounce_btn0_inst_n_47
    SLICE_X49Y57         FDCE                                         r  mode_trigger_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_btn0_inst/btn_in_d_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            mode_trigger_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.220ns  (logic 0.489ns (40.094%)  route 0.731ns (59.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.480    -1.726    debounce_btn0_inst/clk_out1
    SLICE_X47Y57         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDCE (Prop_fdce_C_Q)         0.367    -1.359 r  debounce_btn0_inst/btn_in_d_reg[3][0]/Q
                         net (fo=10, routed)          0.731    -0.628    debounce_btn0_inst/for_mode_button
    SLICE_X49Y57         LUT2 (Prop_lut2_I0_O)        0.122    -0.506 r  debounce_btn0_inst/mode_trigger[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.506    debounce_btn0_inst_n_48
    SLICE_X49Y57         FDCE                                         r  mode_trigger_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/sec1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            led_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.371ns  (logic 0.618ns (45.091%)  route 0.753ns (54.909%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.481    -1.725    clock_inst/clk_out1
    SLICE_X46Y55         FDCE                                         r  clock_inst/sec1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDCE (Prop_fdce_C_Q)         0.418    -1.307 r  clock_inst/sec1_reg[2]/Q
                         net (fo=8, routed)           0.399    -0.908    clock_inst/sec1_0[2]
    SLICE_X41Y54         LUT6 (Prop_lut6_I1_O)        0.100    -0.808 f  clock_inst/led[7]_i_2/O
                         net (fo=1, routed)           0.354    -0.454    clock_inst/led[7]_i_2_n_0
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.100    -0.354 r  clock_inst/led[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.354    clock_inst_n_46
    SLICE_X41Y54         FDCE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/min1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            led_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.056ns  (logic 0.276ns (26.136%)  route 0.780ns (73.864%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.558    -0.452    timer_inst/clk_out1
    SLICE_X37Y56         FDCE                                         r  timer_inst/min1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.311 f  timer_inst/min1_reg[2]/Q
                         net (fo=8, routed)           0.156    -0.155    timer_inst/min1_reg[3]_0[2]
    SLICE_X38Y56         LUT4 (Prop_lut4_I3_O)        0.045    -0.110 f  timer_inst/min1[1]_i_3/O
                         net (fo=6, routed)           0.144     0.034    timer_inst/min1_reg[3]_1
    SLICE_X39Y57         LUT6 (Prop_lut6_I3_O)        0.045     0.079 r  timer_inst/min0[3]_i_4__1/O
                         net (fo=4, routed)           0.481     0.559    timer_inst/sec1_reg[3]_0
    SLICE_X45Y53         LUT3 (Prop_lut3_I0_O)        0.045     0.604 r  timer_inst/led[5]_i_1/O
                         net (fo=1, routed)           0.000     0.604    led1_out
    SLICE_X45Y53         FDCE                                         r  led_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.091ns  (logic 1.435ns (46.434%)  route 1.656ns (53.566%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.557    -0.453    clk_6mhz
    SLICE_X46Y57         FDCE                                         r  digit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDCE (Prop_fdce_C_Q)         0.164    -0.289 r  digit_reg[4]/Q
                         net (fo=16, routed)          0.535     0.247    digit_reg_n_0_[4]
    SLICE_X39Y52         LUT6 (Prop_lut6_I3_O)        0.045     0.292 r  seg_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.120     1.412    seg_data_OBUF[0]
    AA8                  OBUF (Prop_obuf_I_O)         1.226     2.638 r  seg_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.638    seg_data[0]
    AA8                                                               r  seg_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_inst/min1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.095ns  (logic 1.542ns (49.843%)  route 1.552ns (50.157%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.558    -0.452    stopwatch_inst/clk_out1
    SLICE_X37Y53         FDCE                                         r  stopwatch_inst/min1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDCE (Prop_fdce_C_Q)         0.128    -0.324 r  stopwatch_inst/min1_reg[1]/Q
                         net (fo=4, routed)           0.153    -0.171    timer_inst/seg_data_OBUF[5]_inst_i_15[1]
    SLICE_X38Y53         LUT6 (Prop_lut6_I1_O)        0.099    -0.072 r  timer_inst/seg_data_OBUF[4]_inst_i_5/O
                         net (fo=8, routed)           0.112     0.041    clock_inst/seg_data_OBUF[2]_inst_i_2_1
    SLICE_X37Y52         LUT6 (Prop_lut6_I3_O)        0.045     0.086 f  clock_inst/seg_data_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.182     0.268    clock_inst/seg_data_OBUF[1]_inst_i_4_n_0
    SLICE_X36Y52         LUT4 (Prop_lut4_I3_O)        0.045     0.313 r  clock_inst/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.105     1.418    seg_data_OBUF[1]
    AB9                  OBUF (Prop_obuf_I_O)         1.225     2.643 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.643    seg_data[1]
    AB9                                                               r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_inst/min0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.154ns  (logic 1.524ns (48.313%)  route 1.630ns (51.687%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.558    -0.452    stopwatch_inst/clk_out1
    SLICE_X37Y54         FDCE                                         r  stopwatch_inst/min0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDCE (Prop_fdce_C_Q)         0.141    -0.311 r  stopwatch_inst/min0_reg[0]/Q
                         net (fo=6, routed)           0.176    -0.134    stopwatch_inst/min0_2[0]
    SLICE_X37Y54         LUT6 (Prop_lut6_I0_O)        0.045    -0.089 r  stopwatch_inst/seg_data_OBUF[6]_inst_i_12/O
                         net (fo=6, routed)           0.151     0.062    stopwatch_inst/min0_reg[0]_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I2_O)        0.045     0.107 r  stopwatch_inst/seg_data_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.191     0.298    stopwatch_inst/seg_data_OBUF[5]_inst_i_2_n_0
    SLICE_X36Y51         LUT4 (Prop_lut4_I1_O)        0.045     0.343 r  stopwatch_inst/seg_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.111     1.455    seg_data_OBUF[5]
    Y10                  OBUF (Prop_obuf_I_O)         1.248     2.703 r  seg_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.703    seg_data[5]
    Y10                                                               r  seg_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/sec1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.285ns  (logic 1.545ns (47.021%)  route 1.740ns (52.979%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.558    -0.452    clock_inst/clk_out1
    SLICE_X47Y55         FDCE                                         r  clock_inst/sec1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.311 f  clock_inst/sec1_reg[3]/Q
                         net (fo=9, routed)           0.227    -0.083    clock_inst/sec1_0[3]
    SLICE_X41Y53         LUT6 (Prop_lut6_I0_O)        0.045    -0.038 r  clock_inst/seg_data_OBUF[6]_inst_i_5/O
                         net (fo=5, routed)           0.122     0.084    clock_inst/seg_data_OBUF[6]_inst_i_5_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I0_O)        0.045     0.129 r  clock_inst/seg_data_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.148     0.277    clock_inst/seg_data_OBUF[6]_inst_i_2_n_0
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.045     0.322 r  clock_inst/seg_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.242     1.565    seg_data_OBUF[6]
    AA11                 OBUF (Prop_obuf_I_O)         1.269     2.833 r  seg_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.833    seg_data[6]
    AA11                                                              r  seg_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_inst/min1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.421ns  (logic 1.548ns (45.239%)  route 1.874ns (54.761%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.558    -0.452    stopwatch_inst/clk_out1
    SLICE_X37Y53         FDCE                                         r  stopwatch_inst/min1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDCE (Prop_fdce_C_Q)         0.128    -0.324 r  stopwatch_inst/min1_reg[1]/Q
                         net (fo=4, routed)           0.153    -0.171    timer_inst/seg_data_OBUF[5]_inst_i_15[1]
    SLICE_X38Y53         LUT6 (Prop_lut6_I1_O)        0.099    -0.072 r  timer_inst/seg_data_OBUF[4]_inst_i_5/O
                         net (fo=8, routed)           0.242     0.171    timer_inst/hrs1_reg[1]_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.045     0.216 r  timer_inst/seg_data_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.137     0.353    timer_inst/seg_data_OBUF[4]_inst_i_2_n_0
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.045     0.398 r  timer_inst/seg_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.341     1.739    seg_data_OBUF[4]
    AA9                  OBUF (Prop_obuf_I_O)         1.231     2.970 r  seg_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.970    seg_data[4]
    AA9                                                               r  seg_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/sec0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.435ns  (logic 1.576ns (45.882%)  route 1.859ns (54.118%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.558    -0.452    timer_inst/clk_out1
    SLICE_X43Y54         FDCE                                         r  timer_inst/sec0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDCE (Prop_fdce_C_Q)         0.141    -0.311 r  timer_inst/sec0_reg[2]/Q
                         net (fo=8, routed)           0.137    -0.174    alarm_inst/seg_data_OBUF[5]_inst_i_8_0[0]
    SLICE_X40Y53         LUT6 (Prop_lut6_I5_O)        0.045    -0.129 r  alarm_inst/seg_data_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           0.246     0.117    alarm_inst/sec0_reg[2]_0
    SLICE_X41Y51         LUT2 (Prop_lut2_I0_O)        0.045     0.162 r  alarm_inst/seg_data_OBUF[7]_inst_i_12/O
                         net (fo=1, routed)           0.222     0.384    stopwatch_inst/seg_data_OBUF[7]_inst_i_1_1
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.045     0.429 r  stopwatch_inst/seg_data_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.139     0.568    clock_inst/seg_data[7]
    SLICE_X38Y50         LUT4 (Prop_lut4_I2_O)        0.045     0.613 r  clock_inst/seg_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.115     1.729    seg_data_OBUF[7]
    Y11                  OBUF (Prop_obuf_I_O)         1.255     2.984 r  seg_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.984    seg_data[7]
    Y11                                                               r  seg_data[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.437ns  (logic 0.029ns (2.018%)  route 1.408ns (97.982%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    Y9                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755    25.755 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    26.235    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.204    23.031 f  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.564    23.595    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.624 f  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.844    24.468    clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.349ns  (logic 0.091ns (2.717%)  route 3.258ns (97.283%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    -1.638    clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           402 Endpoints
Min Delay           402 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            alarm_inst/hrs0_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.315ns  (logic 1.454ns (15.604%)  route 7.861ns (84.396%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=3, routed)           3.699     5.028    debounce_btn0_inst/reset
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.124     5.152 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=224, routed)         4.163     9.315    alarm_inst/rst
    SLICE_X37Y55         FDCE                                         f  alarm_inst/hrs0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482    -1.724    alarm_inst/clk_out1
    SLICE_X37Y55         FDCE                                         r  alarm_inst/hrs0_reg[1]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            alarm_inst/hrs0_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.315ns  (logic 1.454ns (15.604%)  route 7.861ns (84.396%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=3, routed)           3.699     5.028    debounce_btn0_inst/reset
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.124     5.152 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=224, routed)         4.163     9.315    alarm_inst/rst
    SLICE_X37Y55         FDCE                                         f  alarm_inst/hrs0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482    -1.724    alarm_inst/clk_out1
    SLICE_X37Y55         FDCE                                         r  alarm_inst/hrs0_reg[2]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            alarm_inst/hrs0_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.315ns  (logic 1.454ns (15.604%)  route 7.861ns (84.396%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=3, routed)           3.699     5.028    debounce_btn0_inst/reset
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.124     5.152 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=224, routed)         4.163     9.315    alarm_inst/rst
    SLICE_X37Y55         FDCE                                         f  alarm_inst/hrs0_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482    -1.724    alarm_inst/clk_out1
    SLICE_X37Y55         FDCE                                         r  alarm_inst/hrs0_reg[3]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            alarm_inst/hrs1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.315ns  (logic 1.454ns (15.604%)  route 7.861ns (84.396%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=3, routed)           3.699     5.028    debounce_btn0_inst/reset
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.124     5.152 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=224, routed)         4.163     9.315    alarm_inst/rst
    SLICE_X36Y55         FDCE                                         f  alarm_inst/hrs1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482    -1.724    alarm_inst/clk_out1
    SLICE_X36Y55         FDCE                                         r  alarm_inst/hrs1_reg[0]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            alarm_inst/hrs1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.315ns  (logic 1.454ns (15.604%)  route 7.861ns (84.396%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=3, routed)           3.699     5.028    debounce_btn0_inst/reset
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.124     5.152 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=224, routed)         4.163     9.315    alarm_inst/rst
    SLICE_X36Y55         FDCE                                         f  alarm_inst/hrs1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482    -1.724    alarm_inst/clk_out1
    SLICE_X36Y55         FDCE                                         r  alarm_inst/hrs1_reg[1]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            alarm_inst/hrs1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.315ns  (logic 1.454ns (15.604%)  route 7.861ns (84.396%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=3, routed)           3.699     5.028    debounce_btn0_inst/reset
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.124     5.152 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=224, routed)         4.163     9.315    alarm_inst/rst
    SLICE_X36Y55         FDCE                                         f  alarm_inst/hrs1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482    -1.724    alarm_inst/clk_out1
    SLICE_X36Y55         FDCE                                         r  alarm_inst/hrs1_reg[2]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            alarm_inst/hrs1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.315ns  (logic 1.454ns (15.604%)  route 7.861ns (84.396%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=3, routed)           3.699     5.028    debounce_btn0_inst/reset
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.124     5.152 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=224, routed)         4.163     9.315    alarm_inst/rst
    SLICE_X36Y55         FDCE                                         f  alarm_inst/hrs1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482    -1.724    alarm_inst/clk_out1
    SLICE_X36Y55         FDCE                                         r  alarm_inst/hrs1_reg[3]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            timer_inst/min1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.167ns  (logic 1.454ns (15.857%)  route 7.713ns (84.143%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=3, routed)           3.699     5.028    debounce_btn0_inst/reset
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.124     5.152 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=224, routed)         4.014     9.167    timer_inst/rst
    SLICE_X37Y56         FDCE                                         f  timer_inst/min1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482    -1.724    timer_inst/clk_out1
    SLICE_X37Y56         FDCE                                         r  timer_inst/min1_reg[0]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            timer_inst/min1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.167ns  (logic 1.454ns (15.857%)  route 7.713ns (84.143%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=3, routed)           3.699     5.028    debounce_btn0_inst/reset
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.124     5.152 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=224, routed)         4.014     9.167    timer_inst/rst
    SLICE_X37Y56         FDCE                                         f  timer_inst/min1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482    -1.724    timer_inst/clk_out1
    SLICE_X37Y56         FDCE                                         r  timer_inst/min1_reg[2]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            timer_inst/hrs0_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.867ns  (logic 1.454ns (16.393%)  route 7.414ns (83.607%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=3, routed)           3.699     5.028    debounce_btn0_inst/reset
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.124     5.152 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=224, routed)         3.715     8.867    timer_inst/rst
    SLICE_X39Y58         FDCE                                         f  timer_inst/hrs0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.481    -1.725    timer_inst/clk_out1
    SLICE_X39Y58         FDCE                                         r  timer_inst/hrs0_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer_inst/sec1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.272ns (37.720%)  route 0.449ns (62.280%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE                         0.000     0.000 r  FSM_sequential_c_state_reg[1]/C
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  FSM_sequential_c_state_reg[1]/Q
                         net (fo=58, routed)          0.390     0.518    debounce_btn0_inst/min0_reg[3]_0[1]
    SLICE_X40Y57         LUT5 (Prop_lut5_I1_O)        0.099     0.617 f  debounce_btn0_inst/sec1[2]_i_2/O
                         net (fo=1, routed)           0.059     0.676    timer_inst/sec1_reg[2]_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I0_O)        0.045     0.721 r  timer_inst/sec1[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.721    timer_inst/sec1[2]_i_1__0_n_0
    SLICE_X40Y57         FDCE                                         r  timer_inst/sec1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.825    -0.551    timer_inst/clk_out1
    SLICE_X40Y57         FDCE                                         r  timer_inst/sec1_reg[2]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            clock_inst/sec0_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.296ns (39.347%)  route 0.456ns (60.653%))
  Logic Levels:           3  (FDPE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X49Y58         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=58, routed)          0.238     0.379    clock_inst/sec0_reg[3]_1[0]
    SLICE_X43Y58         LUT2 (Prop_lut2_I1_O)        0.048     0.427 f  clock_inst/sec0[3]_i_4__0/O
                         net (fo=1, routed)           0.053     0.480    debounce_btn0_inst/sec0_reg[3]
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.107     0.587 r  debounce_btn0_inst/sec0[3]_i_1/O
                         net (fo=4, routed)           0.165     0.752    clock_inst/E[0]
    SLICE_X41Y58         FDCE                                         r  clock_inst/sec0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.825    -0.551    clock_inst/clk_out1
    SLICE_X41Y58         FDCE                                         r  clock_inst/sec0_reg[0]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            timer_inst/hrs0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.231ns (29.456%)  route 0.553ns (70.544%))
  Logic Levels:           3  (FDPE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X49Y58         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  FSM_sequential_c_state_reg[0]/Q
                         net (fo=58, routed)          0.320     0.461    debounce_btn0_inst/min0_reg[3]_0[0]
    SLICE_X39Y58         LUT5 (Prop_lut5_I2_O)        0.045     0.506 f  debounce_btn0_inst/hrs0[3]_i_3__0/O
                         net (fo=2, routed)           0.233     0.739    timer_inst/hrs0_reg[0]_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I5_O)        0.045     0.784 r  timer_inst/hrs0[3]_i_2__0/O
                         net (fo=1, routed)           0.000     0.784    timer_inst/p_1_in[3]
    SLICE_X38Y58         FDCE                                         r  timer_inst/hrs0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.825    -0.551    timer_inst/clk_out1
    SLICE_X38Y58         FDCE                                         r  timer_inst/hrs0_reg[3]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            timer_inst/hrs0_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.231ns (29.247%)  route 0.559ns (70.753%))
  Logic Levels:           3  (FDPE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X49Y58         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=58, routed)          0.320     0.461    debounce_btn0_inst/min0_reg[3]_0[0]
    SLICE_X39Y58         LUT5 (Prop_lut5_I2_O)        0.045     0.506 r  debounce_btn0_inst/hrs0[3]_i_3__0/O
                         net (fo=2, routed)           0.118     0.624    timer_inst/hrs0_reg[0]_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.045     0.669 r  timer_inst/hrs0[3]_i_1__0/O
                         net (fo=4, routed)           0.121     0.790    timer_inst/hrs0[3]_i_1__0_n_0
    SLICE_X39Y58         FDCE                                         r  timer_inst/hrs0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.825    -0.551    timer_inst/clk_out1
    SLICE_X39Y58         FDCE                                         r  timer_inst/hrs0_reg[0]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer_inst/sec0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.272ns (34.194%)  route 0.523ns (65.806%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE                         0.000     0.000 r  FSM_sequential_c_state_reg[1]/C
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  FSM_sequential_c_state_reg[1]/Q
                         net (fo=58, routed)          0.395     0.523    debounce_btn0_inst/min0_reg[3]_0[1]
    SLICE_X43Y56         LUT5 (Prop_lut5_I1_O)        0.099     0.622 r  debounce_btn0_inst/sec0[3]_i_3__0/O
                         net (fo=3, routed)           0.129     0.750    timer_inst/sec0_reg[0]_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.795 r  timer_inst/sec0[3]_i_2__0/O
                         net (fo=1, routed)           0.000     0.795    timer_inst/sec0[3]_i_2__0_n_0
    SLICE_X43Y54         FDCE                                         r  timer_inst/sec0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    timer_inst/clk_out1
    SLICE_X43Y54         FDCE                                         r  timer_inst/sec0_reg[3]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            clock_inst/sec0_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.296ns (36.484%)  route 0.515ns (63.516%))
  Logic Levels:           3  (FDPE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X49Y58         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=58, routed)          0.238     0.379    clock_inst/sec0_reg[3]_1[0]
    SLICE_X43Y58         LUT2 (Prop_lut2_I1_O)        0.048     0.427 f  clock_inst/sec0[3]_i_4__0/O
                         net (fo=1, routed)           0.053     0.480    debounce_btn0_inst/sec0_reg[3]
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.107     0.587 r  debounce_btn0_inst/sec0[3]_i_1/O
                         net (fo=4, routed)           0.224     0.811    clock_inst/E[0]
    SLICE_X41Y56         FDCE                                         r  clock_inst/sec0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    clock_inst/clk_out1
    SLICE_X41Y56         FDCE                                         r  clock_inst/sec0_reg[1]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            clock_inst/sec0_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.296ns (36.484%)  route 0.515ns (63.516%))
  Logic Levels:           3  (FDPE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X49Y58         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=58, routed)          0.238     0.379    clock_inst/sec0_reg[3]_1[0]
    SLICE_X43Y58         LUT2 (Prop_lut2_I1_O)        0.048     0.427 f  clock_inst/sec0[3]_i_4__0/O
                         net (fo=1, routed)           0.053     0.480    debounce_btn0_inst/sec0_reg[3]
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.107     0.587 r  debounce_btn0_inst/sec0[3]_i_1/O
                         net (fo=4, routed)           0.224     0.811    clock_inst/E[0]
    SLICE_X41Y56         FDCE                                         r  clock_inst/sec0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    clock_inst/clk_out1
    SLICE_X41Y56         FDCE                                         r  clock_inst/sec0_reg[2]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            clock_inst/sec0_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.296ns (36.484%)  route 0.515ns (63.516%))
  Logic Levels:           3  (FDPE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X49Y58         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=58, routed)          0.238     0.379    clock_inst/sec0_reg[3]_1[0]
    SLICE_X43Y58         LUT2 (Prop_lut2_I1_O)        0.048     0.427 f  clock_inst/sec0[3]_i_4__0/O
                         net (fo=1, routed)           0.053     0.480    debounce_btn0_inst/sec0_reg[3]
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.107     0.587 r  debounce_btn0_inst/sec0[3]_i_1/O
                         net (fo=4, routed)           0.224     0.811    clock_inst/E[0]
    SLICE_X41Y56         FDCE                                         r  clock_inst/sec0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    clock_inst/clk_out1
    SLICE_X41Y56         FDCE                                         r  clock_inst/sec0_reg[3]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            timer_inst/hrs0_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.231ns (26.818%)  route 0.630ns (73.182%))
  Logic Levels:           3  (FDPE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X49Y58         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=58, routed)          0.320     0.461    debounce_btn0_inst/min0_reg[3]_0[0]
    SLICE_X39Y58         LUT5 (Prop_lut5_I2_O)        0.045     0.506 r  debounce_btn0_inst/hrs0[3]_i_3__0/O
                         net (fo=2, routed)           0.118     0.624    timer_inst/hrs0_reg[0]_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.045     0.669 r  timer_inst/hrs0[3]_i_1__0/O
                         net (fo=4, routed)           0.192     0.861    timer_inst/hrs0[3]_i_1__0_n_0
    SLICE_X38Y58         FDCE                                         r  timer_inst/hrs0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.825    -0.551    timer_inst/clk_out1
    SLICE_X38Y58         FDCE                                         r  timer_inst/hrs0_reg[1]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            timer_inst/hrs0_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.231ns (26.818%)  route 0.630ns (73.182%))
  Logic Levels:           3  (FDPE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X49Y58         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=58, routed)          0.320     0.461    debounce_btn0_inst/min0_reg[3]_0[0]
    SLICE_X39Y58         LUT5 (Prop_lut5_I2_O)        0.045     0.506 r  debounce_btn0_inst/hrs0[3]_i_3__0/O
                         net (fo=2, routed)           0.118     0.624    timer_inst/hrs0_reg[0]_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.045     0.669 r  timer_inst/hrs0[3]_i_1__0/O
                         net (fo=4, routed)           0.192     0.861    timer_inst/hrs0[3]_i_1__0_n_0
    SLICE_X38Y58         FDCE                                         r  timer_inst/hrs0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.825    -0.551    timer_inst/clk_out1
    SLICE_X38Y58         FDCE                                         r  timer_inst/hrs0_reg[2]/C





