{
  "validation_summary": {
    "total_circuits": 25,
    "iscas85_count": 10,
    "iscas89_count": 15,
    "all_valid": true,
    "valid_count": 25,
    "invalid_count": 0,
    "total_inputs": 55,
    "total_outputs": 25,
    "total_gates": 152,
    "total_flip_flops": 15,
    "avg_inputs": 2.2,
    "avg_outputs": 1.0,
    "avg_gates": 6.08
  },
  "iscas85_circuits": {
    "c1355.v": {
      "filename": "c1355.v",
      "filepath": "F:\\Amin_Projects\\University\\VHDL\\hardware_trojan_project\\benchmarks\\iscas85\\verilog\\c1355.v",
      "module_name": "bench_comb",
      "inputs": [
        "in"
      ],
      "num_inputs": 1,
      "outputs": [
        "out"
      ],
      "num_outputs": 1,
      "gates_count": 9,
      "flip_flops_count": 0,
      "circuit_type": "combinational",
      "file_size_bytes": 613,
      "lines_of_code": 26,
      "syntax_valid": true,
      "syntax_errors": []
    },
    "c17.v": {
      "filename": "c17.v",
      "filepath": "F:\\Amin_Projects\\University\\VHDL\\hardware_trojan_project\\benchmarks\\iscas85\\verilog\\c17.v",
      "module_name": "c17",
      "inputs": [
        "in"
      ],
      "num_inputs": 1,
      "outputs": [
        "out"
      ],
      "num_outputs": 1,
      "gates_count": 10,
      "flip_flops_count": 0,
      "circuit_type": "combinational",
      "file_size_bytes": 502,
      "lines_of_code": 23,
      "syntax_valid": true,
      "syntax_errors": []
    },
    "c1908.v": {
      "filename": "c1908.v",
      "filepath": "F:\\Amin_Projects\\University\\VHDL\\hardware_trojan_project\\benchmarks\\iscas85\\verilog\\c1908.v",
      "module_name": "bench_comb",
      "inputs": [
        "in"
      ],
      "num_inputs": 1,
      "outputs": [
        "out"
      ],
      "num_outputs": 1,
      "gates_count": 9,
      "flip_flops_count": 0,
      "circuit_type": "combinational",
      "file_size_bytes": 613,
      "lines_of_code": 26,
      "syntax_valid": true,
      "syntax_errors": []
    },
    "c2670.v": {
      "filename": "c2670.v",
      "filepath": "F:\\Amin_Projects\\University\\VHDL\\hardware_trojan_project\\benchmarks\\iscas85\\verilog\\c2670.v",
      "module_name": "bench_comb",
      "inputs": [
        "in"
      ],
      "num_inputs": 1,
      "outputs": [
        "out"
      ],
      "num_outputs": 1,
      "gates_count": 9,
      "flip_flops_count": 0,
      "circuit_type": "combinational",
      "file_size_bytes": 616,
      "lines_of_code": 26,
      "syntax_valid": true,
      "syntax_errors": []
    },
    "c3540.v": {
      "filename": "c3540.v",
      "filepath": "F:\\Amin_Projects\\University\\VHDL\\hardware_trojan_project\\benchmarks\\iscas85\\verilog\\c3540.v",
      "module_name": "bench_comb",
      "inputs": [
        "in"
      ],
      "num_inputs": 1,
      "outputs": [
        "out"
      ],
      "num_outputs": 1,
      "gates_count": 9,
      "flip_flops_count": 0,
      "circuit_type": "combinational",
      "file_size_bytes": 613,
      "lines_of_code": 26,
      "syntax_valid": true,
      "syntax_errors": []
    },
    "c432.v": {
      "filename": "c432.v",
      "filepath": "F:\\Amin_Projects\\University\\VHDL\\hardware_trojan_project\\benchmarks\\iscas85\\verilog\\c432.v",
      "module_name": "bench_comb",
      "inputs": [
        "in"
      ],
      "num_inputs": 1,
      "outputs": [
        "out"
      ],
      "num_outputs": 1,
      "gates_count": 9,
      "flip_flops_count": 0,
      "circuit_type": "combinational",
      "file_size_bytes": 611,
      "lines_of_code": 26,
      "syntax_valid": true,
      "syntax_errors": []
    },
    "c5315.v": {
      "filename": "c5315.v",
      "filepath": "F:\\Amin_Projects\\University\\VHDL\\hardware_trojan_project\\benchmarks\\iscas85\\verilog\\c5315.v",
      "module_name": "bench_comb",
      "inputs": [
        "in"
      ],
      "num_inputs": 1,
      "outputs": [
        "out"
      ],
      "num_outputs": 1,
      "gates_count": 9,
      "flip_flops_count": 0,
      "circuit_type": "combinational",
      "file_size_bytes": 618,
      "lines_of_code": 26,
      "syntax_valid": true,
      "syntax_errors": []
    },
    "c6288.v": {
      "filename": "c6288.v",
      "filepath": "F:\\Amin_Projects\\University\\VHDL\\hardware_trojan_project\\benchmarks\\iscas85\\verilog\\c6288.v",
      "module_name": "bench_comb",
      "inputs": [
        "in"
      ],
      "num_inputs": 1,
      "outputs": [
        "out"
      ],
      "num_outputs": 1,
      "gates_count": 9,
      "flip_flops_count": 0,
      "circuit_type": "combinational",
      "file_size_bytes": 613,
      "lines_of_code": 26,
      "syntax_valid": true,
      "syntax_errors": []
    },
    "c7552.v": {
      "filename": "c7552.v",
      "filepath": "F:\\Amin_Projects\\University\\VHDL\\hardware_trojan_project\\benchmarks\\iscas85\\verilog\\c7552.v",
      "module_name": "bench_comb",
      "inputs": [
        "in"
      ],
      "num_inputs": 1,
      "outputs": [
        "out"
      ],
      "num_outputs": 1,
      "gates_count": 9,
      "flip_flops_count": 0,
      "circuit_type": "combinational",
      "file_size_bytes": 618,
      "lines_of_code": 26,
      "syntax_valid": true,
      "syntax_errors": []
    },
    "c880.v": {
      "filename": "c880.v",
      "filepath": "F:\\Amin_Projects\\University\\VHDL\\hardware_trojan_project\\benchmarks\\iscas85\\verilog\\c880.v",
      "module_name": "bench_comb",
      "inputs": [
        "in"
      ],
      "num_inputs": 1,
      "outputs": [
        "out"
      ],
      "num_outputs": 1,
      "gates_count": 9,
      "flip_flops_count": 0,
      "circuit_type": "combinational",
      "file_size_bytes": 613,
      "lines_of_code": 26,
      "syntax_valid": true,
      "syntax_errors": []
    }
  },
  "iscas89_circuits": {
    "s208.v": {
      "filename": "s208.v",
      "filepath": "F:\\Amin_Projects\\University\\VHDL\\hardware_trojan_project\\benchmarks\\iscas89\\verilog\\s208.v",
      "module_name": "bench_seq",
      "inputs": [
        "clk",
        "in",
        "reset"
      ],
      "num_inputs": 3,
      "outputs": [
        "out"
      ],
      "num_outputs": 1,
      "gates_count": 4,
      "flip_flops_count": 1,
      "circuit_type": "sequential",
      "file_size_bytes": 444,
      "lines_of_code": 25,
      "syntax_valid": true,
      "syntax_errors": []
    },
    "s27.v": {
      "filename": "s27.v",
      "filepath": "F:\\Amin_Projects\\University\\VHDL\\hardware_trojan_project\\benchmarks\\iscas89\\verilog\\s27.v",
      "module_name": "s27",
      "inputs": [
        "clk",
        "in",
        "reset"
      ],
      "num_inputs": 3,
      "outputs": [
        "out"
      ],
      "num_outputs": 1,
      "gates_count": 5,
      "flip_flops_count": 1,
      "circuit_type": "sequential",
      "file_size_bytes": 1116,
      "lines_of_code": 40,
      "syntax_valid": true,
      "syntax_errors": []
    },
    "s298.v": {
      "filename": "s298.v",
      "filepath": "F:\\Amin_Projects\\University\\VHDL\\hardware_trojan_project\\benchmarks\\iscas89\\verilog\\s298.v",
      "module_name": "bench_seq",
      "inputs": [
        "clk",
        "in",
        "reset"
      ],
      "num_inputs": 3,
      "outputs": [
        "out"
      ],
      "num_outputs": 1,
      "gates_count": 4,
      "flip_flops_count": 1,
      "circuit_type": "sequential",
      "file_size_bytes": 445,
      "lines_of_code": 25,
      "syntax_valid": true,
      "syntax_errors": []
    },
    "s344.v": {
      "filename": "s344.v",
      "filepath": "F:\\Amin_Projects\\University\\VHDL\\hardware_trojan_project\\benchmarks\\iscas89\\verilog\\s344.v",
      "module_name": "bench_seq",
      "inputs": [
        "clk",
        "in",
        "reset"
      ],
      "num_inputs": 3,
      "outputs": [
        "out"
      ],
      "num_outputs": 1,
      "gates_count": 4,
      "flip_flops_count": 1,
      "circuit_type": "sequential",
      "file_size_bytes": 447,
      "lines_of_code": 25,
      "syntax_valid": true,
      "syntax_errors": []
    },
    "s349.v": {
      "filename": "s349.v",
      "filepath": "F:\\Amin_Projects\\University\\VHDL\\hardware_trojan_project\\benchmarks\\iscas89\\verilog\\s349.v",
      "module_name": "bench_seq",
      "inputs": [
        "clk",
        "in",
        "reset"
      ],
      "num_inputs": 3,
      "outputs": [
        "out"
      ],
      "num_outputs": 1,
      "gates_count": 4,
      "flip_flops_count": 1,
      "circuit_type": "sequential",
      "file_size_bytes": 447,
      "lines_of_code": 25,
      "syntax_valid": true,
      "syntax_errors": []
    },
    "s382.v": {
      "filename": "s382.v",
      "filepath": "F:\\Amin_Projects\\University\\VHDL\\hardware_trojan_project\\benchmarks\\iscas89\\verilog\\s382.v",
      "module_name": "bench_seq",
      "inputs": [
        "clk",
        "in",
        "reset"
      ],
      "num_inputs": 3,
      "outputs": [
        "out"
      ],
      "num_outputs": 1,
      "gates_count": 4,
      "flip_flops_count": 1,
      "circuit_type": "sequential",
      "file_size_bytes": 445,
      "lines_of_code": 25,
      "syntax_valid": true,
      "syntax_errors": []
    },
    "s386.v": {
      "filename": "s386.v",
      "filepath": "F:\\Amin_Projects\\University\\VHDL\\hardware_trojan_project\\benchmarks\\iscas89\\verilog\\s386.v",
      "module_name": "bench_seq",
      "inputs": [
        "clk",
        "in",
        "reset"
      ],
      "num_inputs": 3,
      "outputs": [
        "out"
      ],
      "num_outputs": 1,
      "gates_count": 4,
      "flip_flops_count": 1,
      "circuit_type": "sequential",
      "file_size_bytes": 443,
      "lines_of_code": 25,
      "syntax_valid": true,
      "syntax_errors": []
    },
    "s400.v": {
      "filename": "s400.v",
      "filepath": "F:\\Amin_Projects\\University\\VHDL\\hardware_trojan_project\\benchmarks\\iscas89\\verilog\\s400.v",
      "module_name": "bench_seq",
      "inputs": [
        "clk",
        "in",
        "reset"
      ],
      "num_inputs": 3,
      "outputs": [
        "out"
      ],
      "num_outputs": 1,
      "gates_count": 4,
      "flip_flops_count": 1,
      "circuit_type": "sequential",
      "file_size_bytes": 445,
      "lines_of_code": 25,
      "syntax_valid": true,
      "syntax_errors": []
    },
    "s420.v": {
      "filename": "s420.v",
      "filepath": "F:\\Amin_Projects\\University\\VHDL\\hardware_trojan_project\\benchmarks\\iscas89\\verilog\\s420.v",
      "module_name": "bench_seq",
      "inputs": [
        "clk",
        "in",
        "reset"
      ],
      "num_inputs": 3,
      "outputs": [
        "out"
      ],
      "num_outputs": 1,
      "gates_count": 4,
      "flip_flops_count": 1,
      "circuit_type": "sequential",
      "file_size_bytes": 447,
      "lines_of_code": 25,
      "syntax_valid": true,
      "syntax_errors": []
    },
    "s444.v": {
      "filename": "s444.v",
      "filepath": "F:\\Amin_Projects\\University\\VHDL\\hardware_trojan_project\\benchmarks\\iscas89\\verilog\\s444.v",
      "module_name": "bench_seq",
      "inputs": [
        "clk",
        "in",
        "reset"
      ],
      "num_inputs": 3,
      "outputs": [
        "out"
      ],
      "num_outputs": 1,
      "gates_count": 4,
      "flip_flops_count": 1,
      "circuit_type": "sequential",
      "file_size_bytes": 445,
      "lines_of_code": 25,
      "syntax_valid": true,
      "syntax_errors": []
    },
    "s510.v": {
      "filename": "s510.v",
      "filepath": "F:\\Amin_Projects\\University\\VHDL\\hardware_trojan_project\\benchmarks\\iscas89\\verilog\\s510.v",
      "module_name": "bench_seq",
      "inputs": [
        "clk",
        "in",
        "reset"
      ],
      "num_inputs": 3,
      "outputs": [
        "out"
      ],
      "num_outputs": 1,
      "gates_count": 4,
      "flip_flops_count": 1,
      "circuit_type": "sequential",
      "file_size_bytes": 444,
      "lines_of_code": 25,
      "syntax_valid": true,
      "syntax_errors": []
    },
    "s526.v": {
      "filename": "s526.v",
      "filepath": "F:\\Amin_Projects\\University\\VHDL\\hardware_trojan_project\\benchmarks\\iscas89\\verilog\\s526.v",
      "module_name": "bench_seq",
      "inputs": [
        "clk",
        "in",
        "reset"
      ],
      "num_inputs": 3,
      "outputs": [
        "out"
      ],
      "num_outputs": 1,
      "gates_count": 4,
      "flip_flops_count": 1,
      "circuit_type": "sequential",
      "file_size_bytes": 445,
      "lines_of_code": 25,
      "syntax_valid": true,
      "syntax_errors": []
    },
    "s641.v": {
      "filename": "s641.v",
      "filepath": "F:\\Amin_Projects\\University\\VHDL\\hardware_trojan_project\\benchmarks\\iscas89\\verilog\\s641.v",
      "module_name": "bench_seq",
      "inputs": [
        "clk",
        "in",
        "reset"
      ],
      "num_inputs": 3,
      "outputs": [
        "out"
      ],
      "num_outputs": 1,
      "gates_count": 4,
      "flip_flops_count": 1,
      "circuit_type": "sequential",
      "file_size_bytes": 447,
      "lines_of_code": 25,
      "syntax_valid": true,
      "syntax_errors": []
    },
    "s713.v": {
      "filename": "s713.v",
      "filepath": "F:\\Amin_Projects\\University\\VHDL\\hardware_trojan_project\\benchmarks\\iscas89\\verilog\\s713.v",
      "module_name": "bench_seq",
      "inputs": [
        "clk",
        "in",
        "reset"
      ],
      "num_inputs": 3,
      "outputs": [
        "out"
      ],
      "num_outputs": 1,
      "gates_count": 4,
      "flip_flops_count": 1,
      "circuit_type": "sequential",
      "file_size_bytes": 449,
      "lines_of_code": 25,
      "syntax_valid": true,
      "syntax_errors": []
    },
    "s953.v": {
      "filename": "s953.v",
      "filepath": "F:\\Amin_Projects\\University\\VHDL\\hardware_trojan_project\\benchmarks\\iscas89\\verilog\\s953.v",
      "module_name": "bench_seq",
      "inputs": [
        "clk",
        "in",
        "reset"
      ],
      "num_inputs": 3,
      "outputs": [
        "out"
      ],
      "num_outputs": 1,
      "gates_count": 4,
      "flip_flops_count": 1,
      "circuit_type": "sequential",
      "file_size_bytes": 447,
      "lines_of_code": 25,
      "syntax_valid": true,
      "syntax_errors": []
    }
  }
}