#-----------------------------------------------------------
# PlanAhead v13.1 (64-bit)
# Build 117799 by hdbuild on Thu Feb 17 11:42:17 PST 2011
# Start of session at: Sat Nov 10 15:53:42 2012
# Process ID: 524
# Log file: E:/Course/Junior1/CO/Final/Project/MIPS/planAhead_run_1/planAhead.log
# Journal file: E:/Course/Junior1/CO/Final/Project/MIPS/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [HD-Licensing 0] Attempting to get a license: PlanAhead
INFO: [HD-Licensing 1] Got a license: PlanAhead
INFO: [HD-ArchReader 0] Loading parts and site information from D:\Xilinx\13.1\ISE_DS\PlanAhead\parts\arch.xml
INFO: [HD-RTPRIM 0] Parsing RTL primitives file 'D:\Xilinx\13.1\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml'
INFO: [HD-RTPRIM 1] Finished Parsing RTL primitives file 'D:\Xilinx\13.1\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml'
start_gui -source E:/Course/Junior1/CO/Final/Project/MIPS/pa.fromNetlist.tcl
# create_project -name MIPS -dir "E:/Course/Junior1/CO/Final/Project/MIPS/planAhead_run_1" -part xc3s1200efg320-4
Parsing template File [D:\Xilinx\13.1\ISE_DS\ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [D:\Xilinx\13.1\ISE_DS\ISE\data\projnav\templates\verilog.xml].
Parsing template File [D:\Xilinx\13.1\ISE_DS\ISE\data\projnav\templates\vhdl.xml].
Finished parsing template File [D:\Xilinx\13.1\ISE_DS\ISE\data\projnav\templates\vhdl.xml].
Parsing template File [D:\Xilinx\13.1\ISE_DS\ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [D:\Xilinx\13.1\ISE_DS\ISE\data\projnav\templates\ucf.xml].
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "E:/Course/Junior1/CO/Final/Project/MIPS/Controller.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {E:/Course/Junior1/CO/Final/Project/MIPS} {ipcore_dir} }
# add_files "ipcore_dir/bl_rom.ncf" "ipcore_dir/multiplier.ncf" "ipcore_dir/pro_rom.ncf" -fileset [get_property constrset [current_run]]
# set_param project.pinAheadLayout  yes
# set_param project.paUcfFile  "Controller.ucf"
# add_files "Controller.ucf" -fileset [get_property constrset [current_run]]
# open_netlist_design
INFO: Design is defaulting to constrset part: xc3s1200efg320-4
Release 13.1 - ngc2edif O.40d (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design Controller.ngc ...
WARNING:NetListWriters:298 - No output is written to Controller.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Controller.edif ...
ngc2edif: Total memory usage is 78312 kilobytes

Parsing EDIF File [.\.Xil-PlanAhead-524-peiyun-laptop\ngc2edif\Controller.edif]
Finished Parsing EDIF File [.\.Xil-PlanAhead-524-peiyun-laptop\ngc2edif\Controller.edif]
Release 13.1 - ngc2edif O.40d (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design multiplier.ngc ...
WARNING:NetListWriters:298 - No output is written to multiplier.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file multiplier.edif ...
ngc2edif: Total memory usage is 83496 kilobytes

Reading core file 'E:\Course\Junior1\CO\Final\Project\MIPS\ipcore_dir\multiplier.ngc' for (cell view 'multiplier', library 'Controller_lib', file 'Controller.ngc')
Parsing EDIF File [.\.Xil-PlanAhead-524-peiyun-laptop\ngc2edif\multiplier.edif]
Finished Parsing EDIF File [.\.Xil-PlanAhead-524-peiyun-laptop\ngc2edif\multiplier.edif]
Release 13.1 - ngc2edif O.40d (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design bl_rom.ngc ...
WARNING:NetListWriters:298 - No output is written to bl_rom.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file bl_rom.edif ...
ngc2edif: Total memory usage is 79016 kilobytes

Reading core file 'E:\Course\Junior1\CO\Final\Project\MIPS\ipcore_dir\bl_rom.ngc' for (cell view 'bl_rom', library 'Controller_lib', file 'Controller.ngc')
Parsing EDIF File [.\.Xil-PlanAhead-524-peiyun-laptop\ngc2edif\bl_rom.edif]
Finished Parsing EDIF File [.\.Xil-PlanAhead-524-peiyun-laptop\ngc2edif\bl_rom.edif]
Release 13.1 - ngc2edif O.40d (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design pro_rom.ngc ...
WARNING:NetListWriters:298 - No output is written to pro_rom.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file pro_rom.edif ...
ngc2edif: Total memory usage is 79016 kilobytes

Reading core file 'E:\Course\Junior1\CO\Final\Project\MIPS\ipcore_dir\pro_rom.ngc' for (cell view 'pro_rom', library 'Controller_lib', file 'Controller.ngc')
Parsing EDIF File [.\.Xil-PlanAhead-524-peiyun-laptop\ngc2edif\pro_rom.edif]
Finished Parsing EDIF File [.\.Xil-PlanAhead-524-peiyun-laptop\ngc2edif\pro_rom.edif]
INFO: [HD-ArchReader 18] Reading macro library D:/Xilinx/13.1/ISE_DS/PlanAhead/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [D:/Xilinx/13.1/ISE_DS/PlanAhead/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [D:/Xilinx/13.1/ISE_DS/PlanAhead/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
WARN: [HD-NETLIST 3] Netlist 'Controller' is not ideal for floorplanning, since the cellview 'multiplier' defined in file 'multiplier.ngc' contains large number of primitives. Please consider enabling hierarchy in synthesis before floorplan. You can enable hierarchy in XST by setting '-keep_hierarchy=yes' or '-netlist_hierarchy=rebuilt' flags.
INFO: [HD-ArchReader 7] Loading clock regions from D:/Xilinx/13.1/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockRegion.xml
INFO: [HD-ArchReader 8] Loading clock buffers from D:/Xilinx/13.1/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockBuffers.xml
INFO: [HD-ArchReader 3] Loading package from D:/Xilinx/13.1/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/Package.xml
INFO: [HD-ArchReader 4] Loading io standards from D:/Xilinx/13.1/ISE_DS/PlanAhead/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [HD-ArchReader 5] Loading pkg sso from D:/Xilinx/13.1/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/SSORules.xml
INFO: [HD-GDRC 0] Loading list of drcs for the architecture : D:/Xilinx/13.1/ISE_DS/PlanAhead/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [HD-LIB 0] Reading timing library D:/Xilinx/13.1/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib .
INFO: [HD-LIB 1] Done reading timing library D:/Xilinx/13.1/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib .
Parsing UCF File [E:\Course\Junior1\CO\Final\Project\MIPS\ipcore_dir\bl_rom.ncf]
Finished Parsing UCF File [E:\Course\Junior1\CO\Final\Project\MIPS\ipcore_dir\bl_rom.ncf]
Parsing UCF File [E:\Course\Junior1\CO\Final\Project\MIPS\ipcore_dir\multiplier.ncf]
Finished Parsing UCF File [E:\Course\Junior1\CO\Final\Project\MIPS\ipcore_dir\multiplier.ncf]
Parsing UCF File [E:\Course\Junior1\CO\Final\Project\MIPS\ipcore_dir\pro_rom.ncf]
Finished Parsing UCF File [E:\Course\Junior1\CO\Final\Project\MIPS\ipcore_dir\pro_rom.ncf]
Parsing UCF File [E:\Course\Junior1\CO\Final\Project\MIPS\Controller.ucf]
Finished Parsing UCF File [E:\Course\Junior1\CO\Final\Project\MIPS\Controller.ucf]
Time (s): 9.752w
Time (s): 11.548w
startgroup
set_property loc PAD193 [get_ports std_clk]
endgroup
save_design
exit
INFO: [HD-Application 0] Exiting PlanAhead...
INFO: [HD-Licensing 2] Releasing license: PlanAhead
