<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p96" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_96{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_96{left:96px;bottom:68px;letter-spacing:0.1px;}
#t3_96{left:69px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_96{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t5_96{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t6_96{left:69px;bottom:1003px;letter-spacing:0.15px;}
#t7_96{left:150px;bottom:1003px;letter-spacing:0.21px;word-spacing:0.01px;}
#t8_96{left:69px;bottom:978px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_96{left:750px;bottom:984px;letter-spacing:0.06px;}
#ta_96{left:766px;bottom:978px;letter-spacing:-0.13px;word-spacing:-0.41px;}
#tb_96{left:69px;bottom:961px;letter-spacing:-0.13px;word-spacing:-0.58px;}
#tc_96{left:69px;bottom:944px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#td_96{left:69px;bottom:927px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#te_96{left:69px;bottom:910px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_96{left:69px;bottom:886px;letter-spacing:-0.16px;word-spacing:-0.67px;}
#tg_96{left:69px;bottom:869px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#th_96{left:139px;bottom:876px;letter-spacing:-0.03px;}
#ti_96{left:158px;bottom:869px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tj_96{left:69px;bottom:852px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tk_96{left:69px;bottom:826px;}
#tl_96{left:95px;bottom:830px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_96{left:69px;bottom:803px;}
#tn_96{left:95px;bottom:807px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_96{left:657px;bottom:807px;letter-spacing:-0.09px;}
#tp_96{left:673px;bottom:807px;letter-spacing:-0.13px;}
#tq_96{left:69px;bottom:782px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_96{left:69px;bottom:765px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ts_96{left:69px;bottom:707px;letter-spacing:0.11px;}
#tt_96{left:151px;bottom:707px;letter-spacing:0.12px;}
#tu_96{left:188px;bottom:716px;}
#tv_96{left:205px;bottom:707px;letter-spacing:0.15px;}
#tw_96{left:69px;bottom:683px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tx_96{left:69px;bottom:666px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ty_96{left:69px;bottom:642px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tz_96{left:781px;bottom:648px;}
#t10_96{left:796px;bottom:642px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t11_96{left:69px;bottom:625px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t12_96{left:69px;bottom:557px;letter-spacing:0.14px;}
#t13_96{left:150px;bottom:557px;letter-spacing:0.2px;}
#t14_96{left:69px;bottom:532px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#t15_96{left:69px;bottom:515px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t16_96{left:69px;bottom:490px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t17_96{left:69px;bottom:474px;letter-spacing:-0.13px;word-spacing:-0.61px;}
#t18_96{left:69px;bottom:457px;letter-spacing:-0.13px;word-spacing:-1.08px;}
#t19_96{left:69px;bottom:440px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1a_96{left:69px;bottom:415px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1b_96{left:69px;bottom:399px;letter-spacing:-0.13px;word-spacing:-1.32px;}
#t1c_96{left:69px;bottom:382px;}
#t1d_96{left:78px;bottom:389px;letter-spacing:-0.03px;}
#t1e_96{left:92px;bottom:382px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1f_96{left:69px;bottom:365px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1g_96{left:69px;bottom:341px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1h_96{left:69px;bottom:316px;letter-spacing:-0.13px;}
#t1i_96{left:95px;bottom:316px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t1j_96{left:95px;bottom:299px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1k_96{left:95px;bottom:283px;letter-spacing:-0.34px;}
#t1l_96{left:69px;bottom:258px;letter-spacing:-0.14px;}
#t1m_96{left:95px;bottom:258px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1n_96{left:95px;bottom:241px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t1o_96{left:69px;bottom:217px;letter-spacing:-0.14px;}
#t1p_96{left:95px;bottom:217px;letter-spacing:-0.13px;word-spacing:-0.49px;}

.s1_96{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_96{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_96{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_96{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_96{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s6_96{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_96{font-size:14px;font-family:Arial_3ed;color:#000;}
.s8_96{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s9_96{font-size:12px;font-family:Verdana_3e8;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts96" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg96Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg96" style="-webkit-user-select: none;"><object width="935" height="1210" data="96/96.svg" type="image/svg+xml" id="pdf96" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_96" class="t s1_96">3-6 </span><span id="t2_96" class="t s1_96">Vol. 3A </span>
<span id="t3_96" class="t s2_96">PROTECTED-MODE MEMORY MANAGEMENT </span>
<span id="t4_96" class="t s3_96">protection facilities. For example, it lets read-write protection be enforced on a page-by-page basis. The paging </span>
<span id="t5_96" class="t s3_96">mechanism also provides two-level user-supervisor protection that can also be specified on a page-by-page basis. </span>
<span id="t6_96" class="t s4_96">3.3 </span><span id="t7_96" class="t s4_96">PHYSICAL ADDRESS SPACE </span>
<span id="t8_96" class="t s3_96">In protected mode, the IA-32 architecture provides a normal physical address space of 4 GBytes (2 </span>
<span id="t9_96" class="t s5_96">32 </span>
<span id="ta_96" class="t s3_96">bytes). This </span>
<span id="tb_96" class="t s3_96">is the address space that the processor can address on its address bus. This address space is flat (unsegmented), </span>
<span id="tc_96" class="t s3_96">with addresses ranging continuously from 0 to FFFFFFFFH. This physical address space can be mapped to read- </span>
<span id="td_96" class="t s3_96">write memory, read-only memory, and memory mapped I/O. The memory mapping facilities described in this </span>
<span id="te_96" class="t s3_96">chapter can be used to divide this physical memory up into segments and/or pages. </span>
<span id="tf_96" class="t s3_96">Starting with the Pentium Pro processor, the IA-32 architecture also supports an extension of the physical address </span>
<span id="tg_96" class="t s3_96">space to 2 </span>
<span id="th_96" class="t s5_96">36 </span>
<span id="ti_96" class="t s3_96">bytes (64 GBytes); with a maximum physical address of FFFFFFFFFH. This extension is invoked in </span>
<span id="tj_96" class="t s3_96">either of two ways: </span>
<span id="tk_96" class="t s6_96">• </span><span id="tl_96" class="t s3_96">Using the physical address extension (PAE) flag, located in bit 5 of control register CR4. </span>
<span id="tm_96" class="t s6_96">• </span><span id="tn_96" class="t s3_96">Using the 36-bit page size extension (PSE-36) feature (introduced in the Pentium </span><span id="to_96" class="t s7_96">III </span><span id="tp_96" class="t s3_96">processors). </span>
<span id="tq_96" class="t s3_96">Physical address support has since been extended beyond 36 bits. See Chapter 4, “Paging‚” for more information </span>
<span id="tr_96" class="t s3_96">about 36-bit physical addressing. </span>
<span id="ts_96" class="t s8_96">3.3.1 </span><span id="tt_96" class="t s8_96">Intel </span>
<span id="tu_96" class="t s9_96">® </span>
<span id="tv_96" class="t s8_96">64 Processors and Physical Address Space </span>
<span id="tw_96" class="t s3_96">On processors that support Intel 64 architecture (CPUID.80000001H:EDX[29] = 1), the size of the physical </span>
<span id="tx_96" class="t s3_96">address range is implementation-specific and indicated by CPUID.80000008H:EAX[bits 7-0]. </span>
<span id="ty_96" class="t s3_96">For the format of information returned in EAX, see “CPUID—CPU Identification” in Chapter 3 of the Intel </span>
<span id="tz_96" class="t s5_96">® </span>
<span id="t10_96" class="t s3_96">64 and </span>
<span id="t11_96" class="t s3_96">IA-32 Architectures Software Developer’s Manual, Volume 2A. See also: Chapter 4, “Paging.” </span>
<span id="t12_96" class="t s4_96">3.4 </span><span id="t13_96" class="t s4_96">LOGICAL AND LINEAR ADDRESSES </span>
<span id="t14_96" class="t s3_96">At the system-architecture level in protected mode, the processor uses two stages of address translation to arrive </span>
<span id="t15_96" class="t s3_96">at a physical address: logical-address translation and linear address space paging. </span>
<span id="t16_96" class="t s3_96">Even with the minimum use of segments, every byte in the processor’s address space is accessed with a logical </span>
<span id="t17_96" class="t s3_96">address. A logical address consists of a 16-bit segment selector and a 32-bit offset (see Figure 3-5). The segment </span>
<span id="t18_96" class="t s3_96">selector identifies the segment the byte is located in and the offset specifies the location of the byte in the segment </span>
<span id="t19_96" class="t s3_96">relative to the base address of the segment. </span>
<span id="t1a_96" class="t s3_96">The processor translates every logical address into a linear address. A linear address is a 32-bit address in the </span>
<span id="t1b_96" class="t s3_96">processor’s linear address space. Like the physical address space, the linear address space is a flat (unsegmented), </span>
<span id="t1c_96" class="t s3_96">2 </span>
<span id="t1d_96" class="t s5_96">32 </span>
<span id="t1e_96" class="t s3_96">-byte address space, with addresses ranging from 0 to FFFFFFFFH. The linear address space contains all the </span>
<span id="t1f_96" class="t s3_96">segments and system tables defined for a system. </span>
<span id="t1g_96" class="t s3_96">To translate a logical address into a linear address, the processor does the following: </span>
<span id="t1h_96" class="t s3_96">1. </span><span id="t1i_96" class="t s3_96">Uses the offset in the segment selector to locate the segment descriptor for the segment in the GDT or LDT and </span>
<span id="t1j_96" class="t s3_96">reads it into the processor. (This step is needed only when a new segment selector is loaded into a segment </span>
<span id="t1k_96" class="t s3_96">register.) </span>
<span id="t1l_96" class="t s3_96">2. </span><span id="t1m_96" class="t s3_96">Examines the segment descriptor to check the access rights and range of the segment to ensure that the </span>
<span id="t1n_96" class="t s3_96">segment is accessible and that the offset is within the limits of the segment. </span>
<span id="t1o_96" class="t s3_96">3. </span><span id="t1p_96" class="t s3_96">Adds the base address of the segment from the segment descriptor to the offset to form a linear address. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
