{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726739315084 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 Patches 0.02std SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 Patches 0.02std SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726739315085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 19 11:48:35 2024 " "Processing started: Thu Sep 19 11:48:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726739315085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1726739315085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc lab2-synth -c PE " "Command: quartus_drc lab2-synth -c PE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1726739315085 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1726739315208 ""}
{ "Info" "ISTA_SDC_FOUND" "../timing.sdc " "Reading SDC File: '../timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1726739315266 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1726739315279 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Design Assistant" 0 -1 1726739315279 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 1 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 1 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " clk~inputclkctrl " "Node  \"clk~inputclkctrl\"" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/raswa151/courses/tsea84-labs/lab2/synth/" { { 0 { 0 ""} 0 581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1726739315291 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1726739315291 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " clk~inputclkctrl " "Node  \"clk~inputclkctrl\"" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/raswa151/courses/tsea84-labs/lab2/synth/" { { 0 { 0 ""} 0 581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1726739315291 ""} { "Info" "IDRC_NODES_INFO" " reg_op\[3\] " "Node  \"reg_op\[3\]\"" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 51 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raswa151/courses/tsea84-labs/lab2/synth/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1726739315291 ""} { "Info" "IDRC_NODES_INFO" " reg_shift_val\[1\] " "Node  \"reg_shift_val\[1\]\"" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 51 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raswa151/courses/tsea84-labs/lab2/synth/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1726739315291 ""} { "Info" "IDRC_NODES_INFO" " \\operations:tmp_inputb\[0\]~0 " "Node  \"\\operations:tmp_inputb\[0\]~0\"" {  } { { "temporary_test_loc" "" { Generic "/home/raswa151/courses/tsea84-labs/lab2/synth/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1726739315291 ""} { "Info" "IDRC_NODES_INFO" " reg_shift_val\[0\] " "Node  \"reg_shift_val\[0\]\"" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 51 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raswa151/courses/tsea84-labs/lab2/synth/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1726739315291 ""} { "Info" "IDRC_NODES_INFO" " reg_op\[0\] " "Node  \"reg_op\[0\]\"" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 51 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raswa151/courses/tsea84-labs/lab2/synth/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1726739315291 ""} { "Info" "IDRC_NODES_INFO" " \\operations:tmp_inputb\[0\]~1 " "Node  \"\\operations:tmp_inputb\[0\]~1\"" {  } { { "temporary_test_loc" "" { Generic "/home/raswa151/courses/tsea84-labs/lab2/synth/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1726739315291 ""} { "Info" "IDRC_NODES_INFO" " reg_op\[2\] " "Node  \"reg_op\[2\]\"" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 51 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raswa151/courses/tsea84-labs/lab2/synth/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1726739315291 ""} { "Info" "IDRC_NODES_INFO" " reg_inputa\[11\]~_Duplicate_1 " "Node  \"reg_inputa\[11\]~_Duplicate_1\"" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 51 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raswa151/courses/tsea84-labs/lab2/synth/" { { 0 { 0 ""} 0 640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1726739315291 ""} { "Info" "IDRC_NODES_INFO" " reg_op\[1\] " "Node  \"reg_op\[1\]\"" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 51 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raswa151/courses/tsea84-labs/lab2/synth/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1726739315291 ""} { "Info" "IDRC_NODES_INFO" " reg_shift_val\[2\] " "Node  \"reg_shift_val\[2\]\"" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 51 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raswa151/courses/tsea84-labs/lab2/synth/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1726739315291 ""} { "Info" "IDRC_NODES_INFO" " Equal1~0 " "Node  \"Equal1~0\"" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 77 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raswa151/courses/tsea84-labs/lab2/synth/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1726739315291 ""} { "Info" "IDRC_NODES_INFO" " Mux10~0 " "Node  \"Mux10~0\"" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raswa151/courses/tsea84-labs/lab2/synth/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1726739315291 ""} { "Info" "IDRC_NODES_INFO" " Mux37~5 " "Node  \"Mux37~5\"" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 117 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raswa151/courses/tsea84-labs/lab2/synth/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1726739315291 ""} { "Info" "IDRC_NODES_INFO" " Mux10~5 " "Node  \"Mux10~5\"" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raswa151/courses/tsea84-labs/lab2/synth/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1726739315291 ""} { "Info" "IDRC_NODES_INFO" " reg_sat_1 " "Node  \"reg_sat_1\"" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 41 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raswa151/courses/tsea84-labs/lab2/synth/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1726739315291 ""} { "Info" "IDRC_NODES_INFO" " reg_result\[0\]~0 " "Node  \"reg_result\[0\]~0\"" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 166 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raswa151/courses/tsea84-labs/lab2/synth/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1726739315291 ""} { "Info" "IDRC_NODES_INFO" " Mux10~2 " "Node  \"Mux10~2\"" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raswa151/courses/tsea84-labs/lab2/synth/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1726739315291 ""} { "Info" "IDRC_NODES_INFO" " Mux10~4 " "Node  \"Mux10~4\"" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raswa151/courses/tsea84-labs/lab2/synth/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1726739315291 ""} { "Info" "IDRC_NODES_INFO" " Mux0~5 " "Node  \"Mux0~5\"" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raswa151/courses/tsea84-labs/lab2/synth/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1726739315291 ""} { "Info" "IDRC_NODES_INFO" " reg_inputa\[3\]~_Duplicate_1 " "Node  \"reg_inputa\[3\]~_Duplicate_1\"" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 51 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raswa151/courses/tsea84-labs/lab2/synth/" { { 0 { 0 ""} 0 632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1726739315291 ""} { "Info" "IDRC_NODES_INFO" " reg_inputa\[4\]~_Duplicate_1 " "Node  \"reg_inputa\[4\]~_Duplicate_1\"" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 51 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raswa151/courses/tsea84-labs/lab2/synth/" { { 0 { 0 ""} 0 633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1726739315291 ""} { "Info" "IDRC_NODES_INFO" " reg_inputa\[5\]~_Duplicate_1 " "Node  \"reg_inputa\[5\]~_Duplicate_1\"" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 51 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raswa151/courses/tsea84-labs/lab2/synth/" { { 0 { 0 ""} 0 634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1726739315291 ""} { "Info" "IDRC_NODES_INFO" " reg_inputa\[6\]~_Duplicate_1 " "Node  \"reg_inputa\[6\]~_Duplicate_1\"" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 51 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raswa151/courses/tsea84-labs/lab2/synth/" { { 0 { 0 ""} 0 635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1726739315291 ""} { "Info" "IDRC_NODES_INFO" " reg_inputa\[10\]~_Duplicate_1 " "Node  \"reg_inputa\[10\]~_Duplicate_1\"" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 51 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raswa151/courses/tsea84-labs/lab2/synth/" { { 0 { 0 ""} 0 639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1726739315291 ""} { "Info" "IDRC_NODES_INFO" " reg_inputa\[7\]~_Duplicate_1 " "Node  \"reg_inputa\[7\]~_Duplicate_1\"" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 51 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raswa151/courses/tsea84-labs/lab2/synth/" { { 0 { 0 ""} 0 636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1726739315291 ""} { "Info" "IDRC_NODES_INFO" " reg_inputa\[9\]~_Duplicate_1 " "Node  \"reg_inputa\[9\]~_Duplicate_1\"" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 51 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raswa151/courses/tsea84-labs/lab2/synth/" { { 0 { 0 ""} 0 638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1726739315291 ""} { "Info" "IDRC_NODES_INFO" " reg_inputa\[8\]~_Duplicate_1 " "Node  \"reg_inputa\[8\]~_Duplicate_1\"" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 51 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raswa151/courses/tsea84-labs/lab2/synth/" { { 0 { 0 ""} 0 637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1726739315291 ""} { "Info" "IDRC_NODES_INFO" " Mux13~0 " "Node  \"Mux13~0\"" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 88 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raswa151/courses/tsea84-labs/lab2/synth/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1726739315291 ""} { "Info" "IDRC_NODES_INFO" " reg_inputa\[2\]~_Duplicate_1 " "Node  \"reg_inputa\[2\]~_Duplicate_1\"" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 51 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raswa151/courses/tsea84-labs/lab2/synth/" { { 0 { 0 ""} 0 631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1726739315291 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1726739315291 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1726739315291 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "51 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 51 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1726739315292 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 3 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "617 " "Peak virtual memory: 617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726739315342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 19 11:48:35 2024 " "Processing ended: Thu Sep 19 11:48:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726739315342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726739315342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726739315342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1726739315342 ""}
