============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Tue Mar  7 23:25:37 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(41)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(52)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(62)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(69)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(82)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(86)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(101)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(156)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 1 view nodes, 2 trigger nets, 2 data nets.
KIT-1004 : Chipwatcher code = 1001101101001101
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.6910.2/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=1,BUS_DIN_NUM=2,BUS_CTRL_NUM=8,BUS_WIDTH='{32'sb010},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0}) in C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=30) in C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=30) in C:/Anlogic/TD5.6.6910.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.6910.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=1,BUS_DIN_NUM=2,BUS_CTRL_NUM=8,BUS_WIDTH='{32'sb010},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0}) in C:/Anlogic/TD5.6.6910.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=1,BUS_DIN_NUM=2,BUS_CTRL_NUM=8,BUS_WIDTH='{32'sb010},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0}) in C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=1,BUS_DIN_NUM=2,BUS_CTRL_NUM=8,BUS_WIDTH='{32'sb010},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=30)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=30)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=1,BUS_DIN_NUM=2,BUS_CTRL_NUM=8,BUS_WIDTH='{32'sb010},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=1,BUS_DIN_NUM=2,BUS_CTRL_NUM=8,BUS_WIDTH='{32'sb010},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1296/7 useful/useless nets, 751/2 useful/useless insts
SYN-1016 : Merged 12 instances.
SYN-1032 : 1185/2 useful/useless nets, 640/2 useful/useless insts
SYN-1032 : 1181/4 useful/useless nets, 966/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1165/16 useful/useless nets, 954/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 184 better
SYN-1014 : Optimize round 2
SYN-1032 : 1071/15 useful/useless nets, 860/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 13 instances.
SYN-1032 : 1340/2 useful/useless nets, 1129/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 105 (4.14), #lev = 5 (2.20)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 127 (4.09), #lev = 4 (2.20)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 259 instances into 127 LUTs, name keeping = 73%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 153 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 86 adder to BLE ...
SYN-4008 : Packed 86 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-4036 : The kept net key1_dup_3 is useless
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[13] will be merged to another kept net fifo_list/wrusedw[13]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[12] will be merged to another kept net fifo_list/wrusedw[12]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[11] will be merged to another kept net fifo_list/wrusedw[11]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[10] will be merged to another kept net fifo_list/wrusedw[10]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[9] will be merged to another kept net fifo_list/wrusedw[9]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[8] will be merged to another kept net fifo_list/wrusedw[8]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[7] will be merged to another kept net fifo_list/wrusedw[7]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[6] will be merged to another kept net fifo_list/wrusedw[6]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 971/4 useful/useless nets, 736/3 useful/useless insts
SYN-4016 : Net config_inst_syn_10 driven by BUFG (79 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 9 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 737 instances
RUN-0007 : 287 luts, 310 seqs, 74 mslices, 41 lslices, 19 pads, 1 brams, 0 dsps
RUN-1001 : There are total 972 nets
RUN-6004 WARNING: There are 13 nets with only 1 pin.
RUN-1001 : 597 nets have 2 pins
RUN-1001 : 277 nets have [3 - 5] pins
RUN-1001 : 58 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      4      
RUN-1001 :   No   |  No   |  Yes  |     194     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     112     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   7   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 13
PHY-3001 : Initial placement ...
PHY-3001 : design contains 735 instances, 287 luts, 310 seqs, 115 slices, 17 macros(115 instances: 74 mslices 41 lslices)
PHY-0007 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 229462
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 735.
PHY-3001 : End clustering;  0.000024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 138961, overlap = 2.25
PHY-3002 : Step(2): len = 90773.7, overlap = 2.25
PHY-3002 : Step(3): len = 61953.3, overlap = 2.25
PHY-3002 : Step(4): len = 45095.2, overlap = 2.25
PHY-3002 : Step(5): len = 35151.8, overlap = 0
PHY-3002 : Step(6): len = 31103.8, overlap = 2.25
PHY-3002 : Step(7): len = 26561.2, overlap = 2.25
PHY-3002 : Step(8): len = 24451.4, overlap = 2.25
PHY-3002 : Step(9): len = 24376.8, overlap = 2.25
PHY-3002 : Step(10): len = 21272.3, overlap = 2.25
PHY-3002 : Step(11): len = 18858.1, overlap = 2.25
PHY-3002 : Step(12): len = 18961.3, overlap = 2.3125
PHY-3002 : Step(13): len = 17210.2, overlap = 2.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000950429
PHY-3002 : Step(14): len = 17179, overlap = 2.5625
PHY-3002 : Step(15): len = 16870.5, overlap = 0.3125
PHY-3002 : Step(16): len = 16731.6, overlap = 0.1875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008095s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (193.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(17): len = 16260.1, overlap = 5.15625
PHY-3002 : Step(18): len = 16381.8, overlap = 4.9375
PHY-3002 : Step(19): len = 15958.7, overlap = 4.75
PHY-3002 : Step(20): len = 16178, overlap = 5
PHY-3002 : Step(21): len = 15318.8, overlap = 8.09375
PHY-3002 : Step(22): len = 15456.2, overlap = 5.3125
PHY-3002 : Step(23): len = 15410.3, overlap = 5.84375
PHY-3002 : Step(24): len = 15065.2, overlap = 4.40625
PHY-3002 : Step(25): len = 14834.3, overlap = 4.96875
PHY-3002 : Step(26): len = 14154.7, overlap = 5.65625
PHY-3002 : Step(27): len = 13491.6, overlap = 8
PHY-3002 : Step(28): len = 13532.2, overlap = 8.375
PHY-3002 : Step(29): len = 13583.8, overlap = 8.875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.78723e-05
PHY-3002 : Step(30): len = 14746.7, overlap = 30.9688
PHY-3002 : Step(31): len = 14981.2, overlap = 30.2188
PHY-3002 : Step(32): len = 14989, overlap = 25.4688
PHY-3002 : Step(33): len = 14551, overlap = 28.0625
PHY-3002 : Step(34): len = 14705.3, overlap = 27.875
PHY-3002 : Step(35): len = 14805.5, overlap = 25.9062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.57446e-05
PHY-3002 : Step(36): len = 14505.6, overlap = 25.7812
PHY-3002 : Step(37): len = 14505.6, overlap = 25.7812
PHY-3002 : Step(38): len = 14321.3, overlap = 24.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.14893e-05
PHY-3002 : Step(39): len = 14698.6, overlap = 26.4375
PHY-3002 : Step(40): len = 14865.5, overlap = 26.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000142979
PHY-3002 : Step(41): len = 15256.8, overlap = 24.625
PHY-3002 : Step(42): len = 15289.3, overlap = 24.625
PHY-3002 : Step(43): len = 15235.5, overlap = 20.4062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000285957
PHY-3002 : Step(44): len = 15377.7, overlap = 22.6562
PHY-3002 : Step(45): len = 15377.7, overlap = 22.6562
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000571914
PHY-3002 : Step(46): len = 16161.4, overlap = 17.2188
PHY-3002 : Step(47): len = 16207, overlap = 17.2188
PHY-3002 : Step(48): len = 16145.7, overlap = 16.125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 44.00 peak overflow 3.12
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/972.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 16976, over cnt = 72(0%), over = 288, worst = 17
PHY-1001 : End global iterations;  0.048705s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (64.2%)

PHY-1001 : Congestion index: top1 = 25.32, top5 = 10.23, top10 = 5.82, top15 = 3.88.
PHY-1001 : End incremental global routing;  0.109697s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (71.2%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3588, tnet num: 970, tinst num: 735, tnode num: 4668, tedge num: 6006.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.153247s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (102.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.277056s wall, 0.203125s user + 0.046875s system = 0.250000s CPU (90.2%)

OPT-1001 : Current memory(MB): used = 218, reserve = 183, peak = 218.
OPT-1001 : End physical optimization;  0.286963s wall, 0.203125s user + 0.046875s system = 0.250000s CPU (87.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 287 LUT to BLE ...
SYN-4008 : Packed 287 LUT and 160 SEQ to BLE.
SYN-4003 : Packing 150 remaining SEQ's ...
SYN-4005 : Packed 73 SEQ with LUT/SLICE
SYN-4006 : 73 single LUT's are left
SYN-4006 : 77 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 364/644 primitive instances ...
PHY-3001 : End packing;  0.028186s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (110.9%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 348 instances
RUN-1001 : 161 mslices, 162 lslices, 19 pads, 1 brams, 0 dsps
RUN-1001 : There are total 817 nets
RUN-6004 WARNING: There are 13 nets with only 1 pin.
RUN-1001 : 442 nets have 2 pins
RUN-1001 : 275 nets have [3 - 5] pins
RUN-1001 : 63 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 346 instances, 323 slices, 17 macros(115 instances: 74 mslices 41 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 15953, Over = 27.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.94853e-05
PHY-3002 : Step(49): len = 15211.1, overlap = 28
PHY-3002 : Step(50): len = 15201.3, overlap = 28.75
PHY-3002 : Step(51): len = 14911, overlap = 28
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.89706e-05
PHY-3002 : Step(52): len = 15072.5, overlap = 26.75
PHY-3002 : Step(53): len = 15347.8, overlap = 26.5
PHY-3002 : Step(54): len = 15409.3, overlap = 26.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.79412e-05
PHY-3002 : Step(55): len = 15939, overlap = 24.25
PHY-3002 : Step(56): len = 16124.2, overlap = 24.25
PHY-3002 : Step(57): len = 16353.6, overlap = 21.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.114986s wall, 0.015625s user + 0.062500s system = 0.078125s CPU (67.9%)

PHY-3001 : Trial Legalized: Len = 23573.9
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00189431
PHY-3002 : Step(58): len = 21093.2, overlap = 4.25
PHY-3002 : Step(59): len = 20850.1, overlap = 5.5
PHY-3002 : Step(60): len = 18955.2, overlap = 10.75
PHY-3002 : Step(61): len = 18456.7, overlap = 10.75
PHY-3002 : Step(62): len = 18388.1, overlap = 10.25
PHY-3002 : Step(63): len = 18042.6, overlap = 10
PHY-3002 : Step(64): len = 17810, overlap = 9.75
PHY-3002 : Step(65): len = 17607, overlap = 11
PHY-3002 : Step(66): len = 17565.5, overlap = 11.5
PHY-3002 : Step(67): len = 17562.5, overlap = 12
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00378862
PHY-3002 : Step(68): len = 17575.4, overlap = 12
PHY-3002 : Step(69): len = 17594.9, overlap = 12
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00757725
PHY-3002 : Step(70): len = 17600.2, overlap = 12
PHY-3002 : Step(71): len = 17601.5, overlap = 12
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004810s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 20862.9, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004246s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (368.0%)

PHY-3001 : 3 instances has been re-located, deltaX = 0, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 21012.9, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 45/817.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 24240, over cnt = 84(0%), over = 145, worst = 6
PHY-1002 : len = 25320, over cnt = 29(0%), over = 30, worst = 2
PHY-1002 : len = 25712, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 25728, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 25744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.120092s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (39.0%)

PHY-1001 : Congestion index: top1 = 24.29, top5 = 14.14, top10 = 8.32, top15 = 5.77.
PHY-1001 : End incremental global routing;  0.176882s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (53.0%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3059, tnet num: 815, tinst num: 346, tnode num: 3857, tedge num: 5394.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.172087s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (81.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.363119s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (68.8%)

OPT-1001 : Current memory(MB): used = 221, reserve = 185, peak = 221.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001130s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 674/817.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 25744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005807s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (269.1%)

PHY-1001 : Congestion index: top1 = 24.29, top5 = 14.14, top10 = 8.32, top15 = 5.77.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001245s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 23.793103
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.431826s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (76.0%)

RUN-1003 : finish command "place" in  3.400753s wall, 1.343750s user + 0.921875s system = 2.265625s CPU (66.6%)

RUN-1004 : used memory is 205 MB, reserved memory is 170 MB, peak memory is 222 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 348 instances
RUN-1001 : 161 mslices, 162 lslices, 19 pads, 1 brams, 0 dsps
RUN-1001 : There are total 817 nets
RUN-6004 WARNING: There are 13 nets with only 1 pin.
RUN-1001 : 442 nets have 2 pins
RUN-1001 : 275 nets have [3 - 5] pins
RUN-1001 : 63 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3059, tnet num: 815, tinst num: 346, tnode num: 3857, tedge num: 5394.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 161 mslices, 162 lslices, 19 pads, 1 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 815 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 410 clock pins, and constraint 798 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 24048, over cnt = 79(0%), over = 139, worst = 6
PHY-1002 : len = 25072, over cnt = 27(0%), over = 28, worst = 2
PHY-1002 : len = 25456, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 25488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.110932s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (98.6%)

PHY-1001 : Congestion index: top1 = 23.94, top5 = 14.08, top10 = 8.28, top15 = 5.70.
PHY-1001 : End global routing;  0.166382s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (84.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 247, reserve = 212, peak = 293.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-5010 WARNING: Net fifo_list/wrusedw[0] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 515, reserve = 485, peak = 515.
PHY-1001 : End build detailed router design. 4.102355s wall, 3.968750s user + 0.062500s system = 4.031250s CPU (98.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 10808, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.250580s wall, 1.109375s user + 0.015625s system = 1.125000s CPU (90.0%)

PHY-1001 : Current memory(MB): used = 547, reserve = 518, peak = 547.
PHY-1001 : End phase 1; 1.262277s wall, 1.125000s user + 0.015625s system = 1.140625s CPU (90.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 83% nets.
PHY-1022 : len = 80328, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 547, reserve = 518, peak = 547.
PHY-1001 : End initial routed; 1.434529s wall, 0.921875s user + 0.031250s system = 0.953125s CPU (66.4%)

PHY-1001 : Current memory(MB): used = 547, reserve = 518, peak = 547.
PHY-1001 : End phase 2; 1.434589s wall, 0.921875s user + 0.031250s system = 0.953125s CPU (66.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 80312, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.025527s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (61.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 80360, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.021941s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-1001 : 1 feed throughs used by 1 nets
PHY-1001 : End commit to database; 0.093831s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (133.2%)

PHY-1001 : Current memory(MB): used = 558, reserve = 528, peak = 558.
PHY-1001 : End phase 3; 0.266759s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (87.9%)

PHY-1003 : Routed, final wirelength = 80360
PHY-1001 : Current memory(MB): used = 558, reserve = 529, peak = 558.
PHY-1001 : End export database. 0.012915s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (121.0%)

PHY-1001 : End detail routing;  7.329889s wall, 6.500000s user + 0.125000s system = 6.625000s CPU (90.4%)

RUN-1003 : finish command "route" in  7.758693s wall, 6.875000s user + 0.140625s system = 7.015625s CPU (90.4%)

RUN-1004 : used memory is 489 MB, reserved memory is 458 MB, peak memory is 558 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      534   out of  19600    2.72%
#reg                      317   out of  19600    1.62%
#le                       611
  #lut only               294   out of    611   48.12%
  #reg only                77   out of    611   12.60%
  #lut&reg                240   out of    611   39.28%
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       19   out of     66   28.79%
  #ireg                     2
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                      Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di                146
#2        config_inst_syn_9    GCLK               config             config_inst.jtck            51
#3        adc/clk_adc          GCLK               mslice             adc/clk_adc_reg_syn_8.q0    8


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P30        LVCMOS25          N/A           N/A        IREG    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      IREG    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       OREG    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        OREG    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       OREG    
    start        OUTPUT        P59        LVCMOS25           8            NONE       OREG    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |611    |419     |115     |323     |1       |0       |
|  adc                               |adc_ctrl       |11     |11      |0       |11      |0       |0       |
|  fifo_list                         |fifo_ctrl      |108    |43      |32      |54      |0       |0       |
|    fifo_list                       |fifo           |102    |37      |32      |48      |0       |0       |
|  rx                                |uart_rx        |53     |47      |6       |35      |0       |0       |
|  type                              |type_choice    |118    |110     |8       |64      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |320    |207     |69      |153     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |320    |207     |69      |153     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |84     |52      |0       |75      |0       |0       |
|        reg_inst                    |register       |81     |49      |0       |72      |0       |0       |
|        tap_inst                    |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger        |236    |155     |69      |78      |0       |0       |
|        bus_inst                    |bus_top        |2      |0       |0       |2       |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |2      |0       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |149    |112     |37      |50      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       423   
    #2         2       152   
    #3         3        96   
    #4         4        27   
    #5        5-10      63   
    #6       11-50      18   
    #7       51-100     1    
  Average     2.55           

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
PRG-1000 : <!-- HMAC is: bd48f91040fc55f9e766a3e0046bff8fb3baf71c358db1ddb5b1ea1516827cca -->
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 346
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 817, pip num: 6653
BIT-1002 : Init feedthrough completely, num: 1
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 876 valid insts, and 19224 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010011111001101101001101
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  1.824095s wall, 8.812500s user + 0.046875s system = 8.859375s CPU (485.7%)

RUN-1004 : used memory is 513 MB, reserved memory is 482 MB, peak memory is 694 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230307_232537.log"
