<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/emulation/Gowin/CPU_6502_RT/impl/gwsynthesis/CPU_6502.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/emulation/Gowin/CPU_6502_RT/src/cpu_wrapper.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/emulation/Gowin/CPU_6502_RT/src/cpu_wrapper.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu May 30 12:00:12 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2142</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1502</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_emu </td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_dut </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk_emu</td>
<td>1.000(MHz)</td>
<td>114.548(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sys_clk_dut</td>
<td>1.000(MHz)</td>
<td>49.736(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>979.894</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.9/AD[5]</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.034</td>
<td>20.037</td>
</tr>
<tr>
<td>2</td>
<td>980.074</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.8/AD[5]</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.043</td>
<td>19.847</td>
</tr>
<tr>
<td>3</td>
<td>980.466</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.7/AD[5]</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.034</td>
<td>19.465</td>
</tr>
<tr>
<td>4</td>
<td>980.693</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.6/AD[5]</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.025</td>
<td>19.247</td>
</tr>
<tr>
<td>5</td>
<td>981.066</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.5/AD[5]</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.034</td>
<td>18.865</td>
</tr>
<tr>
<td>6</td>
<td>981.248</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.0/AD[5]</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.025</td>
<td>18.692</td>
</tr>
<tr>
<td>7</td>
<td>981.249</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.31/AD[5]</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.043</td>
<td>18.672</td>
</tr>
<tr>
<td>8</td>
<td>981.358</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.4/AD[5]</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.043</td>
<td>18.564</td>
</tr>
<tr>
<td>9</td>
<td>981.567</td>
<td>Memory.0.10/DO[0]</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.014</td>
<td>18.384</td>
</tr>
<tr>
<td>10</td>
<td>981.569</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.1/AD[5]</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.034</td>
<td>18.362</td>
</tr>
<tr>
<td>11</td>
<td>981.690</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.11/AD[5]</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.034</td>
<td>18.241</td>
</tr>
<tr>
<td>12</td>
<td>981.729</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.10/AD[5]</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.043</td>
<td>18.192</td>
</tr>
<tr>
<td>13</td>
<td>981.791</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.30/AD[5]</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.034</td>
<td>18.140</td>
</tr>
<tr>
<td>14</td>
<td>981.794</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.12/AD[5]</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.034</td>
<td>18.137</td>
</tr>
<tr>
<td>15</td>
<td>981.889</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.13/AD[5]</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.025</td>
<td>18.051</td>
</tr>
<tr>
<td>16</td>
<td>981.987</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.14/DI[0]</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.025</td>
<td>17.953</td>
</tr>
<tr>
<td>17</td>
<td>981.991</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.29/AD[5]</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.025</td>
<td>17.950</td>
</tr>
<tr>
<td>18</td>
<td>982.001</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.18/AD[5]</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.043</td>
<td>17.921</td>
</tr>
<tr>
<td>19</td>
<td>982.003</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.3/AD[5]</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.034</td>
<td>17.929</td>
</tr>
<tr>
<td>20</td>
<td>982.095</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.4/AD[4]</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.043</td>
<td>17.827</td>
</tr>
<tr>
<td>21</td>
<td>982.116</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.16/AD[5]</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.034</td>
<td>17.815</td>
</tr>
<tr>
<td>22</td>
<td>982.183</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.14/AD[5]</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.025</td>
<td>17.757</td>
</tr>
<tr>
<td>23</td>
<td>982.204</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.28/AD[5]</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.025</td>
<td>17.736</td>
</tr>
<tr>
<td>24</td>
<td>982.236</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.27/AD[5]</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.034</td>
<td>17.695</td>
</tr>
<tr>
<td>25</td>
<td>982.260</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
<td>Memory.0.4/AD[2]</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.043</td>
<td>17.662</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.307</td>
<td>NMI_DFFE_Q/Q</td>
<td>NMI_DFFC_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.363</td>
</tr>
<tr>
<td>2</td>
<td>0.309</td>
<td>Mem_Emu_Din[4]_DFFE_Q/Q</td>
<td>Memory.0.20/DI[0]</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.591</td>
</tr>
<tr>
<td>3</td>
<td>0.313</td>
<td>Mem_Emu_Din[2]_DFFE_Q/Q</td>
<td>Memory.0.26/DI[0]</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.596</td>
</tr>
<tr>
<td>4</td>
<td>0.335</td>
<td>stimIn[0][4]_DFFE_Q/Q</td>
<td>Mem_Emu_Ena_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>5</td>
<td>0.335</td>
<td>stimIn[4][6]_DFFE_Q/Q</td>
<td>Mem_Emu_Din[6]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>6</td>
<td>0.335</td>
<td>stimIn[4][1]_DFFE_Q/Q</td>
<td>Mem_Emu_Din[1]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>7</td>
<td>0.335</td>
<td>stimIn[2][1]_DFFE_Q/Q</td>
<td>Mem_Emu_Adr[9]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>8</td>
<td>0.335</td>
<td>stimIn[3][6]_DFFE_Q/Q</td>
<td>Mem_Emu_Adr[6]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>9</td>
<td>0.335</td>
<td>stimIn[3][2]_DFFE_Q/Q</td>
<td>Mem_Emu_Adr[2]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>10</td>
<td>0.335</td>
<td>stimIn[3][1]_DFFE_Q/Q</td>
<td>Mem_Emu_Adr[1]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>11</td>
<td>0.335</td>
<td>stimIn[2][7]_DFFE_Q/Q</td>
<td>Mem_Emu_Adr[15]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>12</td>
<td>0.335</td>
<td>stimIn[2][6]_DFFE_Q/Q</td>
<td>Mem_Emu_Adr[14]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>13</td>
<td>0.335</td>
<td>stimIn[1][0]_DFFE_Q/Q</td>
<td>DI_P[0]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>14</td>
<td>0.357</td>
<td>stimIn[3][0]_DFFE_Q/Q</td>
<td>Mem_Emu_Adr[0]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.370</td>
</tr>
<tr>
<td>15</td>
<td>0.361</td>
<td>Mem_Emu_Ena_DFFE_Q/Q</td>
<td>Memory.0.20/AD[4]</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.513</td>
</tr>
<tr>
<td>16</td>
<td>0.365</td>
<td>stimIn[4][4]_DFFE_Q/Q</td>
<td>Mem_Emu_Din[4]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.383</td>
</tr>
<tr>
<td>17</td>
<td>0.366</td>
<td>stimIn[0][2]_DFFE_Q/Q</td>
<td>NMI_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>18</td>
<td>0.366</td>
<td>stimIn[4][5]_DFFE_Q/Q</td>
<td>Mem_Emu_Din[5]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>19</td>
<td>0.366</td>
<td>stimIn[2][3]_DFFE_Q/Q</td>
<td>Mem_Emu_Adr[11]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>20</td>
<td>0.370</td>
<td>stimIn[2][5]_DFFE_Q/Q</td>
<td>Mem_Emu_Adr[13]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>21</td>
<td>0.370</td>
<td>stimIn[0][1]_DFFE_Q/Q</td>
<td>IRQ_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>22</td>
<td>0.370</td>
<td>stimIn[0][0]_DFFE_Q/Q</td>
<td>reset_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>23</td>
<td>0.370</td>
<td>stimIn[0][3]_DFFE_Q/Q</td>
<td>RDY_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>24</td>
<td>0.370</td>
<td>stimIn[4][3]_DFFE_Q/Q</td>
<td>Mem_Emu_Din[3]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>25</td>
<td>0.370</td>
<td>stimIn[3][4]_DFFE_Q/Q</td>
<td>Mem_Emu_Adr[4]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>997.537</td>
<td>reset_DFFE_Q/Q</td>
<td>IRQ_LUT2_I0_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.040</td>
<td>2.041</td>
</tr>
<tr>
<td>2</td>
<td>997.537</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[5]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.040</td>
<td>2.041</td>
</tr>
<tr>
<td>3</td>
<td>997.537</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[0]_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.040</td>
<td>2.041</td>
</tr>
<tr>
<td>4</td>
<td>997.537</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.034</td>
<td>2.047</td>
</tr>
<tr>
<td>5</td>
<td>997.537</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[10]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.028</td>
<td>2.053</td>
</tr>
<tr>
<td>6</td>
<td>997.541</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.017</td>
<td>2.060</td>
</tr>
<tr>
<td>7</td>
<td>997.541</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[12]_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.019</td>
<td>2.058</td>
</tr>
<tr>
<td>8</td>
<td>997.541</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[11]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.019</td>
<td>2.058</td>
</tr>
<tr>
<td>9</td>
<td>997.543</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[7]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.017</td>
<td>2.092</td>
</tr>
<tr>
<td>10</td>
<td>997.543</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.015</td>
<td>2.090</td>
</tr>
<tr>
<td>11</td>
<td>997.543</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_I1_I2_LUT2_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.012</td>
<td>2.087</td>
</tr>
<tr>
<td>12</td>
<td>997.544</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_D_LUT4_F_I2_LUT2_I0_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.007</td>
<td>2.081</td>
</tr>
<tr>
<td>13</td>
<td>997.544</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I3_F_MUX2_LUT5_S0_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.007</td>
<td>2.081</td>
</tr>
<tr>
<td>14</td>
<td>997.544</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[6]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_LUT4_F_I3_LUT2_I0_F_DFFCE_CE/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.007</td>
<td>2.081</td>
</tr>
<tr>
<td>15</td>
<td>997.544</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I2_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.007</td>
<td>2.081</td>
</tr>
<tr>
<td>16</td>
<td>997.544</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[1]_LUT4_F_I2_LUT2_F_I1_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.007</td>
<td>2.081</td>
</tr>
<tr>
<td>17</td>
<td>997.546</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[7]_MUX2_LUT5_O_I0_LUT4_F_I3_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.025</td>
<td>2.047</td>
</tr>
<tr>
<td>18</td>
<td>997.546</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O_I0_LUT4_F_I3_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.025</td>
<td>2.047</td>
</tr>
<tr>
<td>19</td>
<td>997.546</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[6]_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.025</td>
<td>2.047</td>
</tr>
<tr>
<td>20</td>
<td>997.546</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[5]_LUT4_F_I1_LUT2_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.031</td>
<td>2.041</td>
</tr>
<tr>
<td>21</td>
<td>997.546</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[4]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.031</td>
<td>2.041</td>
</tr>
<tr>
<td>22</td>
<td>997.546</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[1]_LUT4_F_I3_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT3_F_I0_LUT4_I1_I0_DFFPE_Q/PRESET</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.031</td>
<td>2.041</td>
</tr>
<tr>
<td>23</td>
<td>997.546</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[1]_LUT4_F_I3_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.031</td>
<td>2.041</td>
</tr>
<tr>
<td>24</td>
<td>997.546</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[10]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.019</td>
<td>2.053</td>
</tr>
<tr>
<td>25</td>
<td>997.548</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.002</td>
<td>2.067</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.752</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[3]_LUT3_F_I2_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_LUT4_I3_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.013</td>
<td>0.747</td>
</tr>
<tr>
<td>2</td>
<td>0.756</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I3_F_LUT2_I1_I0_LUT2_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.019</td>
<td>0.757</td>
</tr>
<tr>
<td>3</td>
<td>0.756</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I3_F_LUT2_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.019</td>
<td>0.757</td>
</tr>
<tr>
<td>4</td>
<td>0.756</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[3]_LUT3_F_I2_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.021</td>
<td>0.759</td>
</tr>
<tr>
<td>5</td>
<td>0.756</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[3]_LUT3_F_I2_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_LUT4_I3_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.025</td>
<td>0.762</td>
</tr>
<tr>
<td>6</td>
<td>0.756</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_D_LUT4_F_I2_LUT2_I0_I1_LUT3_F_I1_LUT4_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>0.747</td>
</tr>
<tr>
<td>7</td>
<td>0.756</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I3_F_LUT2_I1_I0_LUT2_I1_F_LUT2_I1_F_DFFCE_D_Q_LUT4_I1_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>0.752</td>
</tr>
<tr>
<td>8</td>
<td>0.756</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[6]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>0.747</td>
</tr>
<tr>
<td>9</td>
<td>0.756</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[6]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>0.747</td>
</tr>
<tr>
<td>10</td>
<td>0.756</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>0.747</td>
</tr>
<tr>
<td>11</td>
<td>0.756</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[8]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.728</td>
</tr>
<tr>
<td>12</td>
<td>0.756</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[3]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_LUT4_I0_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.728</td>
</tr>
<tr>
<td>13</td>
<td>0.756</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[3]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.728</td>
</tr>
<tr>
<td>14</td>
<td>0.756</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[2]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.728</td>
</tr>
<tr>
<td>15</td>
<td>0.756</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[0]_LUT4_F_I0_LUT4_I1_F_MUX2_LUT5_I0_O_LUT2_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.728</td>
</tr>
<tr>
<td>16</td>
<td>0.759</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT3_I0_F_LUT4_I2_I3_DFFC_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.741</td>
</tr>
<tr>
<td>17</td>
<td>0.759</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.IR[5]_LUT4_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.003</td>
<td>0.744</td>
</tr>
<tr>
<td>18</td>
<td>0.759</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT3_I0_F_LUT3_I2_F_DFFC_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.742</td>
</tr>
<tr>
<td>19</td>
<td>0.759</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_F_LUT4_I1_I3_MUX2_LUT6_O_S0_LUT4_I3_F_MUX2_LUT5_S0_O_DFFP_D/PRESET</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.003</td>
<td>0.744</td>
</tr>
<tr>
<td>20</td>
<td>0.759</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.745</td>
</tr>
<tr>
<td>21</td>
<td>0.759</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.019</td>
<td>0.760</td>
</tr>
<tr>
<td>22</td>
<td>0.759</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D_Q_LUT3_I0_1_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.019</td>
<td>0.760</td>
</tr>
<tr>
<td>23</td>
<td>0.759</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D_Q_LUT3_I0_1_F_LUT3_I2_F_MUX2_LUT5_I0_O_DFFCE_D_1/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>0.757</td>
</tr>
<tr>
<td>24</td>
<td>0.759</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.021</td>
<td>0.762</td>
</tr>
<tr>
<td>25</td>
<td>0.759</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.019</td>
<td>0.760</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>498.156</td>
<td>499.156</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>Memory.0.0</td>
</tr>
<tr>
<td>2</td>
<td>498.156</td>
<td>499.156</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>Memory.0.13</td>
</tr>
<tr>
<td>3</td>
<td>498.156</td>
<td>499.156</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>Memory.0.14</td>
</tr>
<tr>
<td>4</td>
<td>498.156</td>
<td>499.156</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>Memory.0.6</td>
</tr>
<tr>
<td>5</td>
<td>498.156</td>
<td>499.156</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>Memory.0.20</td>
</tr>
<tr>
<td>6</td>
<td>498.156</td>
<td>499.156</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>Memory.0.21</td>
</tr>
<tr>
<td>7</td>
<td>498.156</td>
<td>499.156</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>Memory.0.28</td>
</tr>
<tr>
<td>8</td>
<td>498.156</td>
<td>499.156</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>Memory.0.29</td>
</tr>
<tr>
<td>9</td>
<td>498.161</td>
<td>499.161</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>Memory.0.30</td>
</tr>
<tr>
<td>10</td>
<td>498.161</td>
<td>499.161</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>Memory.0.5</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>979.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.412</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R20C44[0][A]</td>
<td style=" font-weight:bold;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>6.034</td>
<td>3.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/I1</td>
</tr>
<tr>
<td>6.496</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>8.309</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/I0</td>
</tr>
<tr>
<td>8.826</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R21C42[1][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/F</td>
</tr>
<tr>
<td>10.091</td>
<td>1.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[0][B]</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>10.353</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R23C40[0][B]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>11.308</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[3][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>11.723</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R26C37[3][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>12.676</td>
<td>0.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>12.938</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C38[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>13.842</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>14.368</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C39[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>14.853</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>AB[5]_LUT4_F/I3</td>
</tr>
<tr>
<td>15.379</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F/F</td>
</tr>
<tr>
<td>17.682</td>
<td>2.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>_Address[5]_LUT3_F/I2</td>
</tr>
<tr>
<td>18.179</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">_Address[5]_LUT3_F/F</td>
</tr>
<tr>
<td>22.067</td>
<td>3.888</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[19]</td>
<td style=" font-weight:bold;">Memory.0.9/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.995</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[19]</td>
<td>Memory.0.9/CLK</td>
</tr>
<tr>
<td>1001.961</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[19]</td>
<td>Memory.0.9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.467, 17.305%; route: 16.188, 80.786%; tC2Q: 0.382, 1.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.205%; route: 1.313, 65.795%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>980.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.951</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.412</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R20C44[0][A]</td>
<td style=" font-weight:bold;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>6.034</td>
<td>3.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/I1</td>
</tr>
<tr>
<td>6.496</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>8.309</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/I0</td>
</tr>
<tr>
<td>8.826</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R21C42[1][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/F</td>
</tr>
<tr>
<td>10.091</td>
<td>1.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[0][B]</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>10.353</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R23C40[0][B]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>11.308</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[3][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>11.723</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R26C37[3][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>12.676</td>
<td>0.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>12.938</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C38[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>13.842</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>14.368</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C39[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>14.853</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>AB[5]_LUT4_F/I3</td>
</tr>
<tr>
<td>15.379</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F/F</td>
</tr>
<tr>
<td>17.682</td>
<td>2.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>_Address[5]_LUT3_F/I2</td>
</tr>
<tr>
<td>18.179</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">_Address[5]_LUT3_F/F</td>
</tr>
<tr>
<td>21.877</td>
<td>3.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[18]</td>
<td style=" font-weight:bold;">Memory.0.8/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.986</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[18]</td>
<td>Memory.0.8/CLK</td>
</tr>
<tr>
<td>1001.951</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[18]</td>
<td>Memory.0.8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.467, 17.471%; route: 15.997, 80.602%; tC2Q: 0.382, 1.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.367%; route: 1.303, 65.633%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>980.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.412</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R20C44[0][A]</td>
<td style=" font-weight:bold;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>6.034</td>
<td>3.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/I1</td>
</tr>
<tr>
<td>6.496</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>8.309</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/I0</td>
</tr>
<tr>
<td>8.826</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R21C42[1][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/F</td>
</tr>
<tr>
<td>10.091</td>
<td>1.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[0][B]</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>10.353</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R23C40[0][B]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>11.308</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[3][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>11.723</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R26C37[3][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>12.676</td>
<td>0.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>12.938</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C38[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>13.842</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>14.368</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C39[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>14.853</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>AB[5]_LUT4_F/I3</td>
</tr>
<tr>
<td>15.379</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F/F</td>
</tr>
<tr>
<td>17.682</td>
<td>2.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>_Address[5]_LUT3_F/I2</td>
</tr>
<tr>
<td>18.179</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">_Address[5]_LUT3_F/F</td>
</tr>
<tr>
<td>21.494</td>
<td>3.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td style=" font-weight:bold;">Memory.0.7/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.995</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td>Memory.0.7/CLK</td>
</tr>
<tr>
<td>1001.961</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td>Memory.0.7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.467, 17.814%; route: 15.615, 80.221%; tC2Q: 0.382, 1.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.205%; route: 1.313, 65.795%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>980.693</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.970</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.412</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R20C44[0][A]</td>
<td style=" font-weight:bold;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>6.034</td>
<td>3.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/I1</td>
</tr>
<tr>
<td>6.496</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>8.309</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/I0</td>
</tr>
<tr>
<td>8.826</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R21C42[1][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/F</td>
</tr>
<tr>
<td>10.091</td>
<td>1.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[0][B]</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>10.353</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R23C40[0][B]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>11.308</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[3][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>11.723</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R26C37[3][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>12.676</td>
<td>0.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>12.938</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C38[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>13.842</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>14.368</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C39[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>14.853</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>AB[5]_LUT4_F/I3</td>
</tr>
<tr>
<td>15.379</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F/F</td>
</tr>
<tr>
<td>17.682</td>
<td>2.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>_Address[5]_LUT3_F/I2</td>
</tr>
<tr>
<td>18.179</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">_Address[5]_LUT3_F/F</td>
</tr>
<tr>
<td>21.277</td>
<td>3.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[16]</td>
<td style=" font-weight:bold;">Memory.0.6/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.005</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[16]</td>
<td>Memory.0.6/CLK</td>
</tr>
<tr>
<td>1001.970</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[16]</td>
<td>Memory.0.6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.467, 18.015%; route: 15.397, 79.997%; tC2Q: 0.382, 1.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.045%; route: 1.322, 65.955%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>981.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.412</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R20C44[0][A]</td>
<td style=" font-weight:bold;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>6.034</td>
<td>3.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/I1</td>
</tr>
<tr>
<td>6.496</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>8.309</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/I0</td>
</tr>
<tr>
<td>8.826</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R21C42[1][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/F</td>
</tr>
<tr>
<td>10.091</td>
<td>1.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[0][B]</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>10.353</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R23C40[0][B]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>11.308</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[3][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>11.723</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R26C37[3][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>12.676</td>
<td>0.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>12.938</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C38[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>13.842</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>14.368</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C39[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>14.853</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>AB[5]_LUT4_F/I3</td>
</tr>
<tr>
<td>15.379</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F/F</td>
</tr>
<tr>
<td>17.682</td>
<td>2.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>_Address[5]_LUT3_F/I2</td>
</tr>
<tr>
<td>18.179</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">_Address[5]_LUT3_F/F</td>
</tr>
<tr>
<td>20.894</td>
<td>2.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td style=" font-weight:bold;">Memory.0.5/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.995</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>Memory.0.5/CLK</td>
</tr>
<tr>
<td>1001.961</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>Memory.0.5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.467, 18.381%; route: 15.015, 79.592%; tC2Q: 0.382, 2.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.205%; route: 1.313, 65.795%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>981.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.970</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.412</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R20C44[0][A]</td>
<td style=" font-weight:bold;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>6.034</td>
<td>3.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/I1</td>
</tr>
<tr>
<td>6.496</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>8.309</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/I0</td>
</tr>
<tr>
<td>8.826</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R21C42[1][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/F</td>
</tr>
<tr>
<td>10.091</td>
<td>1.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[0][B]</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>10.353</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R23C40[0][B]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>11.308</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[3][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>11.723</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R26C37[3][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>12.676</td>
<td>0.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>12.938</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C38[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>13.842</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>14.368</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C39[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>14.853</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>AB[5]_LUT4_F/I3</td>
</tr>
<tr>
<td>15.379</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F/F</td>
</tr>
<tr>
<td>17.682</td>
<td>2.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>_Address[5]_LUT3_F/I2</td>
</tr>
<tr>
<td>18.179</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">_Address[5]_LUT3_F/F</td>
</tr>
<tr>
<td>20.722</td>
<td>2.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">Memory.0.0/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.005</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>Memory.0.0/CLK</td>
</tr>
<tr>
<td>1001.970</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>Memory.0.0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.467, 18.550%; route: 14.842, 79.404%; tC2Q: 0.382, 2.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.045%; route: 1.322, 65.955%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>981.249</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.951</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.31</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.412</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R20C44[0][A]</td>
<td style=" font-weight:bold;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>6.034</td>
<td>3.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/I1</td>
</tr>
<tr>
<td>6.496</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>8.309</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/I0</td>
</tr>
<tr>
<td>8.826</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R21C42[1][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/F</td>
</tr>
<tr>
<td>10.091</td>
<td>1.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[0][B]</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>10.353</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R23C40[0][B]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>11.308</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[3][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>11.723</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R26C37[3][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>12.676</td>
<td>0.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>12.938</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C38[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>13.842</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>14.368</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C39[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>14.853</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>AB[5]_LUT4_F/I3</td>
</tr>
<tr>
<td>15.379</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F/F</td>
</tr>
<tr>
<td>17.682</td>
<td>2.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>_Address[5]_LUT3_F/I2</td>
</tr>
<tr>
<td>18.179</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">_Address[5]_LUT3_F/F</td>
</tr>
<tr>
<td>20.702</td>
<td>2.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">Memory.0.31/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.986</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>Memory.0.31/CLK</td>
</tr>
<tr>
<td>1001.951</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>Memory.0.31</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.467, 18.570%; route: 14.822, 79.381%; tC2Q: 0.382, 2.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.367%; route: 1.303, 65.633%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>981.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.951</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.412</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R20C44[0][A]</td>
<td style=" font-weight:bold;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>6.034</td>
<td>3.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/I1</td>
</tr>
<tr>
<td>6.496</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>8.309</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/I0</td>
</tr>
<tr>
<td>8.826</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R21C42[1][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/F</td>
</tr>
<tr>
<td>10.091</td>
<td>1.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[0][B]</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>10.353</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R23C40[0][B]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>11.308</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[3][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>11.723</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R26C37[3][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>12.676</td>
<td>0.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>12.938</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C38[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>13.842</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>14.368</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C39[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>14.853</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>AB[5]_LUT4_F/I3</td>
</tr>
<tr>
<td>15.379</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F/F</td>
</tr>
<tr>
<td>17.682</td>
<td>2.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>_Address[5]_LUT3_F/I2</td>
</tr>
<tr>
<td>18.179</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">_Address[5]_LUT3_F/F</td>
</tr>
<tr>
<td>20.593</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td style=" font-weight:bold;">Memory.0.4/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.986</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>Memory.0.4/CLK</td>
</tr>
<tr>
<td>1001.951</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>Memory.0.4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.467, 18.679%; route: 14.714, 79.261%; tC2Q: 0.382, 2.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.367%; route: 1.303, 65.633%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>981.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.10</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.986</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>Memory.0.10/CLK</td>
</tr>
<tr>
<td>4.246</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">Memory.0.10/DO[0]</td>
</tr>
<tr>
<td>5.703</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>Memory.0.2_DO_31_LUT3_I0/I1</td>
</tr>
<tr>
<td>5.966</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">Memory.0.2_DO_31_LUT3_I0/F</td>
</tr>
<tr>
<td>6.541</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>Memory.0.2_DO_31_LUT3_I0_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>6.793</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C31[2][A]</td>
<td style=" background: #97FFFF;">Memory.0.2_DO_31_LUT3_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>7.712</td>
<td>0.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[3][A]</td>
<td>u_cpu.DIMUX[2]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>7.965</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R18C34[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[2]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.116</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[3][B]</td>
<td>AB[10]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I0_I2_LUT4_F_I0_LUT4_I0_I3_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>9.368</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C46[3][B]</td>
<td style=" background: #97FFFF;">AB[10]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I0_I2_LUT4_F_I0_LUT4_I0_I3_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>10.672</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td>AB[10]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I0_I2_LUT4_F_I0_LUT4_I0/I3</td>
</tr>
<tr>
<td>10.907</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R14C40[0][B]</td>
<td style=" background: #97FFFF;">AB[10]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I0_I2_LUT4_F_I0_LUT4_I0/F</td>
</tr>
<tr>
<td>12.133</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td>AB[2]_LUT3_F_I2_LUT3_F_I2_LUT4_F_I1_LUT3_I0/I2</td>
</tr>
<tr>
<td>12.660</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" background: #97FFFF;">AB[2]_LUT3_F_I2_LUT3_F_I2_LUT4_F_I1_LUT3_I0/F</td>
</tr>
<tr>
<td>12.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td>AB[2]_LUT3_F_I2_LUT3_F_I2_LUT4_F_I1_LUT3_I0_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>12.796</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" background: #97FFFF;">AB[2]_LUT3_F_I2_LUT3_F_I2_LUT4_F_I1_LUT3_I0_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>12.796</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td>AB[2]_LUT3_F_I2_LUT3_F_I2_LUT4_F_I1_LUT3_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/I0</td>
</tr>
<tr>
<td>12.882</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">AB[2]_LUT3_F_I2_LUT3_F_I2_LUT4_F_I1_LUT3_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/O</td>
</tr>
<tr>
<td>12.882</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td>AB[2]_LUT3_F_I2_LUT3_F_I2_LUT4_F_I1_LUT3_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1/I1</td>
</tr>
<tr>
<td>12.968</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td style=" background: #97FFFF;">AB[2]_LUT3_F_I2_LUT3_F_I2_LUT4_F_I1_LUT3_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1/O</td>
</tr>
<tr>
<td>12.968</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[3][B]</td>
<td>AB[2]_LUT3_F_I2_LUT3_F_I2_LUT4_F_I1_LUT3_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I0/I0</td>
</tr>
<tr>
<td>13.055</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C40[3][B]</td>
<td style=" background: #97FFFF;">AB[2]_LUT3_F_I2_LUT3_F_I2_LUT4_F_I1_LUT3_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I0/O</td>
</tr>
<tr>
<td>14.222</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[1][B]</td>
<td>AB[1]_LUT4_F_I2_LUT2_F_I1_MUX2_LUT6_S0_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>14.475</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C32[1][B]</td>
<td style=" background: #97FFFF;">AB[1]_LUT4_F_I2_LUT2_F_I1_MUX2_LUT6_S0_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>14.475</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][B]</td>
<td>AB[1]_LUT4_F_I2_LUT2_F_I1_MUX2_LUT6_S0_O_MUX2_LUT8_S0/I1</td>
</tr>
<tr>
<td>14.561</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R23C32[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_LUT4_F_I2_LUT2_F_I1_MUX2_LUT6_S0_O_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>15.623</td>
<td>1.062</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[1][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>15.876</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C37[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>15.876</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[3][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>15.962</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R25C36[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>16.645</td>
<td>0.682</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[3][B]</td>
<td>u_cpu.u_ALU8.temp_h[0]_LUT3_F_I1_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>16.897</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C33[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[0]_LUT3_F_I1_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>18.062</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C35[3][B]</td>
<td>u_cpu.u_ALU8.temp_h[0]_LUT3_F_I1_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>18.315</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[0]_LUT3_F_I1_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>19.372</td>
<td>1.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[3][B]</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>19.625</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C33[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[3]_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>20.370</td>
<td>0.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[2][B]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[3]_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[2][B]</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.937</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C35[2][B]</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.367%; route: 1.303, 65.633%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.611, 19.644%; route: 12.513, 68.063%; tC2Q: 2.260, 12.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>981.569</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.392</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.412</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R20C44[0][A]</td>
<td style=" font-weight:bold;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>6.034</td>
<td>3.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/I1</td>
</tr>
<tr>
<td>6.496</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>8.309</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/I0</td>
</tr>
<tr>
<td>8.826</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R21C42[1][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/F</td>
</tr>
<tr>
<td>10.091</td>
<td>1.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[0][B]</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>10.353</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R23C40[0][B]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>11.308</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[3][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>11.723</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R26C37[3][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>12.676</td>
<td>0.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>12.938</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C38[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>13.842</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>14.368</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C39[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>14.853</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>AB[5]_LUT4_F/I3</td>
</tr>
<tr>
<td>15.379</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F/F</td>
</tr>
<tr>
<td>17.682</td>
<td>2.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>_Address[5]_LUT3_F/I2</td>
</tr>
<tr>
<td>18.179</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">_Address[5]_LUT3_F/F</td>
</tr>
<tr>
<td>20.392</td>
<td>2.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">Memory.0.1/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.995</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>Memory.0.1/CLK</td>
</tr>
<tr>
<td>1001.961</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>Memory.0.1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.467, 18.884%; route: 14.512, 79.033%; tC2Q: 0.382, 2.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.205%; route: 1.313, 65.795%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>981.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.271</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.412</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R20C44[0][A]</td>
<td style=" font-weight:bold;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>6.034</td>
<td>3.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/I1</td>
</tr>
<tr>
<td>6.496</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>8.309</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/I0</td>
</tr>
<tr>
<td>8.826</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R21C42[1][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/F</td>
</tr>
<tr>
<td>10.091</td>
<td>1.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[0][B]</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>10.353</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R23C40[0][B]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>11.308</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[3][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>11.723</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R26C37[3][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>12.676</td>
<td>0.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>12.938</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C38[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>13.842</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>14.368</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C39[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>14.853</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>AB[5]_LUT4_F/I3</td>
</tr>
<tr>
<td>15.379</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F/F</td>
</tr>
<tr>
<td>17.682</td>
<td>2.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>_Address[5]_LUT3_F/I2</td>
</tr>
<tr>
<td>18.179</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">_Address[5]_LUT3_F/F</td>
</tr>
<tr>
<td>20.271</td>
<td>2.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">Memory.0.11/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.995</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>Memory.0.11/CLK</td>
</tr>
<tr>
<td>1001.961</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>Memory.0.11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.467, 19.009%; route: 14.391, 78.894%; tC2Q: 0.382, 2.097%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.205%; route: 1.313, 65.795%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>981.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.951</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.412</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R20C44[0][A]</td>
<td style=" font-weight:bold;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>6.034</td>
<td>3.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/I1</td>
</tr>
<tr>
<td>6.496</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>8.309</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/I0</td>
</tr>
<tr>
<td>8.826</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R21C42[1][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/F</td>
</tr>
<tr>
<td>10.091</td>
<td>1.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[0][B]</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>10.353</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R23C40[0][B]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>11.308</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[3][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>11.723</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R26C37[3][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>12.676</td>
<td>0.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>12.938</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C38[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>13.842</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>14.368</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C39[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>14.853</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>AB[5]_LUT4_F/I3</td>
</tr>
<tr>
<td>15.379</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F/F</td>
</tr>
<tr>
<td>17.682</td>
<td>2.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>_Address[5]_LUT3_F/I2</td>
</tr>
<tr>
<td>18.179</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">_Address[5]_LUT3_F/F</td>
</tr>
<tr>
<td>20.222</td>
<td>2.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">Memory.0.10/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.986</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>Memory.0.10/CLK</td>
</tr>
<tr>
<td>1001.951</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>Memory.0.10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.467, 19.060%; route: 14.342, 78.837%; tC2Q: 0.382, 2.103%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.367%; route: 1.303, 65.633%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>981.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.30</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.412</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R20C44[0][A]</td>
<td style=" font-weight:bold;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>6.034</td>
<td>3.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/I1</td>
</tr>
<tr>
<td>6.496</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>8.309</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/I0</td>
</tr>
<tr>
<td>8.826</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R21C42[1][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/F</td>
</tr>
<tr>
<td>10.091</td>
<td>1.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[0][B]</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>10.353</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R23C40[0][B]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>11.308</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[3][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>11.723</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R26C37[3][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>12.676</td>
<td>0.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>12.938</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C38[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>13.842</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>14.368</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C39[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>14.853</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>AB[5]_LUT4_F/I3</td>
</tr>
<tr>
<td>15.379</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F/F</td>
</tr>
<tr>
<td>17.682</td>
<td>2.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>_Address[5]_LUT3_F/I2</td>
</tr>
<tr>
<td>18.179</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">_Address[5]_LUT3_F/F</td>
</tr>
<tr>
<td>20.169</td>
<td>1.990</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">Memory.0.30/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.995</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>Memory.0.30/CLK</td>
</tr>
<tr>
<td>1001.961</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>Memory.0.30</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.467, 19.115%; route: 14.290, 78.776%; tC2Q: 0.382, 2.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.205%; route: 1.313, 65.795%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>981.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.412</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R20C44[0][A]</td>
<td style=" font-weight:bold;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>6.034</td>
<td>3.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/I1</td>
</tr>
<tr>
<td>6.496</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>8.309</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/I0</td>
</tr>
<tr>
<td>8.826</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R21C42[1][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/F</td>
</tr>
<tr>
<td>10.091</td>
<td>1.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[0][B]</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>10.353</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R23C40[0][B]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>11.308</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[3][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>11.723</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R26C37[3][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>12.676</td>
<td>0.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>12.938</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C38[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>13.842</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>14.368</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C39[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>14.853</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>AB[5]_LUT4_F/I3</td>
</tr>
<tr>
<td>15.379</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F/F</td>
</tr>
<tr>
<td>17.682</td>
<td>2.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>_Address[5]_LUT3_F/I2</td>
</tr>
<tr>
<td>18.179</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">_Address[5]_LUT3_F/F</td>
</tr>
<tr>
<td>20.167</td>
<td>1.987</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">Memory.0.12/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.995</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>Memory.0.12/CLK</td>
</tr>
<tr>
<td>1001.961</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>Memory.0.12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.467, 19.118%; route: 14.287, 78.773%; tC2Q: 0.382, 2.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.205%; route: 1.313, 65.795%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>981.889</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.970</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.412</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R20C44[0][A]</td>
<td style=" font-weight:bold;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>6.034</td>
<td>3.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/I1</td>
</tr>
<tr>
<td>6.496</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>8.309</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/I0</td>
</tr>
<tr>
<td>8.826</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R21C42[1][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/F</td>
</tr>
<tr>
<td>10.091</td>
<td>1.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[0][B]</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>10.353</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R23C40[0][B]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>11.308</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[3][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>11.723</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R26C37[3][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>12.676</td>
<td>0.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>12.938</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C38[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>13.842</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>14.368</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C39[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>14.853</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>AB[5]_LUT4_F/I3</td>
</tr>
<tr>
<td>15.379</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F/F</td>
</tr>
<tr>
<td>17.682</td>
<td>2.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>_Address[5]_LUT3_F/I2</td>
</tr>
<tr>
<td>18.179</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">_Address[5]_LUT3_F/F</td>
</tr>
<tr>
<td>20.081</td>
<td>1.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">Memory.0.13/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.005</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>Memory.0.13/CLK</td>
</tr>
<tr>
<td>1001.970</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>Memory.0.13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.467, 19.209%; route: 14.201, 78.672%; tC2Q: 0.382, 2.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.045%; route: 1.322, 65.955%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>981.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.970</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.412</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R20C44[0][A]</td>
<td style=" font-weight:bold;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>4.053</td>
<td>1.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][B]</td>
<td>DI_P[5]_LUT4_I1_F_LUT4_I2_I1_LUT2_F/I1</td>
</tr>
<tr>
<td>4.514</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R12C38[0][B]</td>
<td style=" background: #97FFFF;">DI_P[5]_LUT4_I1_F_LUT4_I2_I1_LUT2_F/F</td>
</tr>
<tr>
<td>7.288</td>
<td>2.774</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][B]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT3_F_I0_LUT3_I1/I0</td>
</tr>
<tr>
<td>7.814</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R20C43[2][B]</td>
<td style=" background: #97FFFF;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT3_F_I0_LUT3_I1/F</td>
</tr>
<tr>
<td>9.073</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[1][B]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>9.534</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R13C44[1][B]</td>
<td style=" background: #97FFFF;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT2_F/F</td>
</tr>
<tr>
<td>10.535</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>_Din[5]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>11.057</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">_Din[5]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>11.062</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[3][B]</td>
<td>_Din[5]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_I2/I2</td>
</tr>
<tr>
<td>11.477</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C39[3][B]</td>
<td style=" background: #97FFFF;">_Din[5]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT3_I2/F</td>
</tr>
<tr>
<td>12.405</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>_Din[6]_LUT3_F_I2_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>12.932</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">_Din[6]_LUT3_F_I2_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>13.630</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[1][B]</td>
<td>_Din[6]_LUT3_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>14.092</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C39[1][B]</td>
<td style=" background: #97FFFF;">_Din[6]_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>15.979</td>
<td>1.888</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[1][B]</td>
<td>_Din[6]_LUT3_F/I2</td>
</tr>
<tr>
<td>16.440</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C35[1][B]</td>
<td style=" background: #97FFFF;">_Din[6]_LUT3_F/F</td>
</tr>
<tr>
<td>19.983</td>
<td>3.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">Memory.0.14/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.005</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>Memory.0.14/CLK</td>
</tr>
<tr>
<td>1001.970</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>Memory.0.14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.834, 21.354%; route: 13.737, 76.516%; tC2Q: 0.382, 2.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.045%; route: 1.322, 65.955%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>981.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.970</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.29</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.412</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R20C44[0][A]</td>
<td style=" font-weight:bold;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>6.034</td>
<td>3.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/I1</td>
</tr>
<tr>
<td>6.496</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>8.309</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/I0</td>
</tr>
<tr>
<td>8.826</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R21C42[1][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/F</td>
</tr>
<tr>
<td>10.091</td>
<td>1.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[0][B]</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>10.353</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R23C40[0][B]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>11.308</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[3][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>11.723</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R26C37[3][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>12.676</td>
<td>0.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>12.938</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C38[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>13.842</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>14.368</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C39[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>14.853</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>AB[5]_LUT4_F/I3</td>
</tr>
<tr>
<td>15.379</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F/F</td>
</tr>
<tr>
<td>17.682</td>
<td>2.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>_Address[5]_LUT3_F/I2</td>
</tr>
<tr>
<td>18.179</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">_Address[5]_LUT3_F/F</td>
</tr>
<tr>
<td>19.979</td>
<td>1.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">Memory.0.29/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.005</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>Memory.0.29/CLK</td>
</tr>
<tr>
<td>1001.970</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>Memory.0.29</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.467, 19.318%; route: 14.100, 78.552%; tC2Q: 0.382, 2.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.045%; route: 1.322, 65.955%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>982.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.951</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.412</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R20C44[0][A]</td>
<td style=" font-weight:bold;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>6.034</td>
<td>3.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/I1</td>
</tr>
<tr>
<td>6.496</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>8.309</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/I0</td>
</tr>
<tr>
<td>8.826</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R21C42[1][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/F</td>
</tr>
<tr>
<td>10.091</td>
<td>1.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[0][B]</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>10.353</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R23C40[0][B]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>11.308</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[3][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>11.723</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R26C37[3][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>12.676</td>
<td>0.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>12.938</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C38[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>13.842</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>14.368</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C39[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>14.853</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>AB[5]_LUT4_F/I3</td>
</tr>
<tr>
<td>15.379</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F/F</td>
</tr>
<tr>
<td>17.682</td>
<td>2.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>_Address[5]_LUT3_F/I2</td>
</tr>
<tr>
<td>18.179</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">_Address[5]_LUT3_F/F</td>
</tr>
<tr>
<td>19.951</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">Memory.0.18/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.986</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>Memory.0.18/CLK</td>
</tr>
<tr>
<td>1001.951</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>Memory.0.18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.467, 19.349%; route: 14.071, 78.517%; tC2Q: 0.382, 2.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.367%; route: 1.303, 65.633%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>982.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.412</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R20C44[0][A]</td>
<td style=" font-weight:bold;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>6.034</td>
<td>3.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/I1</td>
</tr>
<tr>
<td>6.496</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>8.309</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/I0</td>
</tr>
<tr>
<td>8.826</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R21C42[1][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/F</td>
</tr>
<tr>
<td>10.091</td>
<td>1.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[0][B]</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>10.353</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R23C40[0][B]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>11.308</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[3][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>11.723</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R26C37[3][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>12.676</td>
<td>0.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>12.938</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C38[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>13.842</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>14.368</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C39[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>14.853</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>AB[5]_LUT4_F/I3</td>
</tr>
<tr>
<td>15.379</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F/F</td>
</tr>
<tr>
<td>17.682</td>
<td>2.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>_Address[5]_LUT3_F/I2</td>
</tr>
<tr>
<td>18.179</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">_Address[5]_LUT3_F/F</td>
</tr>
<tr>
<td>19.958</td>
<td>1.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">Memory.0.3/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.995</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>Memory.0.3/CLK</td>
</tr>
<tr>
<td>1001.961</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>Memory.0.3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.467, 19.340%; route: 14.079, 78.526%; tC2Q: 0.382, 2.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.205%; route: 1.313, 65.795%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>982.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.857</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.951</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.412</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R20C44[0][A]</td>
<td style=" font-weight:bold;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>6.034</td>
<td>3.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/I1</td>
</tr>
<tr>
<td>6.496</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>8.309</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/I0</td>
</tr>
<tr>
<td>8.826</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R21C42[1][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/F</td>
</tr>
<tr>
<td>10.313</td>
<td>1.488</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[2][A]</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>10.566</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C35[2][A]</td>
<td style=" background: #97FFFF;">AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>11.106</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[0][B]</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F/I2</td>
</tr>
<tr>
<td>11.368</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C36[0][B]</td>
<td style=" background: #97FFFF;">AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>13.008</td>
<td>1.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>13.506</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td style=" background: #97FFFF;">AB[4]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>13.506</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][A]</td>
<td>AB[4]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>13.642</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C34[3][A]</td>
<td style=" background: #97FFFF;">AB[4]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.762</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[3][A]</td>
<td>_Address[4]_LUT3_F/I2</td>
</tr>
<tr>
<td>15.283</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C30[3][A]</td>
<td style=" background: #97FFFF;">_Address[4]_LUT3_F/F</td>
</tr>
<tr>
<td>19.857</td>
<td>4.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td style=" font-weight:bold;">Memory.0.4/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.986</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>Memory.0.4/CLK</td>
</tr>
<tr>
<td>1001.951</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>Memory.0.4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.648, 14.851%; route: 14.797, 83.004%; tC2Q: 0.382, 2.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.367%; route: 1.303, 65.633%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>982.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.844</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.412</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R20C44[0][A]</td>
<td style=" font-weight:bold;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>6.034</td>
<td>3.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/I1</td>
</tr>
<tr>
<td>6.496</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>8.309</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/I0</td>
</tr>
<tr>
<td>8.826</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R21C42[1][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/F</td>
</tr>
<tr>
<td>10.091</td>
<td>1.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[0][B]</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>10.353</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R23C40[0][B]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>11.308</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[3][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>11.723</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R26C37[3][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>12.676</td>
<td>0.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>12.938</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C38[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>13.842</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>14.368</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C39[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>14.853</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>AB[5]_LUT4_F/I3</td>
</tr>
<tr>
<td>15.379</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F/F</td>
</tr>
<tr>
<td>17.682</td>
<td>2.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>_Address[5]_LUT3_F/I2</td>
</tr>
<tr>
<td>18.179</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">_Address[5]_LUT3_F/F</td>
</tr>
<tr>
<td>19.844</td>
<td>1.665</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">Memory.0.16/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.995</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>Memory.0.16/CLK</td>
</tr>
<tr>
<td>1001.961</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>Memory.0.16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.467, 19.464%; route: 13.965, 78.389%; tC2Q: 0.382, 2.147%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.205%; route: 1.313, 65.795%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>982.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.970</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.412</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R20C44[0][A]</td>
<td style=" font-weight:bold;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>6.034</td>
<td>3.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/I1</td>
</tr>
<tr>
<td>6.496</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>8.309</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/I0</td>
</tr>
<tr>
<td>8.826</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R21C42[1][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/F</td>
</tr>
<tr>
<td>10.091</td>
<td>1.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[0][B]</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>10.353</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R23C40[0][B]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>11.308</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[3][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>11.723</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R26C37[3][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>12.676</td>
<td>0.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>12.938</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C38[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>13.842</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>14.368</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C39[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>14.853</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>AB[5]_LUT4_F/I3</td>
</tr>
<tr>
<td>15.379</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F/F</td>
</tr>
<tr>
<td>17.682</td>
<td>2.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>_Address[5]_LUT3_F/I2</td>
</tr>
<tr>
<td>18.179</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">_Address[5]_LUT3_F/F</td>
</tr>
<tr>
<td>19.787</td>
<td>1.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">Memory.0.14/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.005</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>Memory.0.14/CLK</td>
</tr>
<tr>
<td>1001.970</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>Memory.0.14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.467, 19.527%; route: 13.907, 78.319%; tC2Q: 0.382, 2.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.045%; route: 1.322, 65.955%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>982.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.970</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.28</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.412</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R20C44[0][A]</td>
<td style=" font-weight:bold;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>6.034</td>
<td>3.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/I1</td>
</tr>
<tr>
<td>6.496</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>8.309</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/I0</td>
</tr>
<tr>
<td>8.826</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R21C42[1][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/F</td>
</tr>
<tr>
<td>10.091</td>
<td>1.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[0][B]</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>10.353</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R23C40[0][B]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>11.308</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[3][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>11.723</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R26C37[3][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>12.676</td>
<td>0.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>12.938</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C38[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>13.842</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>14.368</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C39[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>14.853</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>AB[5]_LUT4_F/I3</td>
</tr>
<tr>
<td>15.379</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F/F</td>
</tr>
<tr>
<td>17.682</td>
<td>2.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>_Address[5]_LUT3_F/I2</td>
</tr>
<tr>
<td>18.179</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">_Address[5]_LUT3_F/F</td>
</tr>
<tr>
<td>19.766</td>
<td>1.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">Memory.0.28/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.005</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>Memory.0.28/CLK</td>
</tr>
<tr>
<td>1001.970</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>Memory.0.28</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.467, 19.550%; route: 13.886, 78.293%; tC2Q: 0.382, 2.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.045%; route: 1.322, 65.955%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>982.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.27</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.412</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R20C44[0][A]</td>
<td style=" font-weight:bold;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>6.034</td>
<td>3.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/I1</td>
</tr>
<tr>
<td>6.496</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>8.309</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/I0</td>
</tr>
<tr>
<td>8.826</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R21C42[1][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/F</td>
</tr>
<tr>
<td>10.091</td>
<td>1.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[0][B]</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>10.353</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R23C40[0][B]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>11.308</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[3][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>11.723</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R26C37[3][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>12.676</td>
<td>0.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>12.938</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C38[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>13.842</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>14.368</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C39[0][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>14.853</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>AB[5]_LUT4_F/I3</td>
</tr>
<tr>
<td>15.379</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F/F</td>
</tr>
<tr>
<td>17.682</td>
<td>2.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>_Address[5]_LUT3_F/I2</td>
</tr>
<tr>
<td>18.179</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">_Address[5]_LUT3_F/F</td>
</tr>
<tr>
<td>19.724</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">Memory.0.27/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.995</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>Memory.0.27/CLK</td>
</tr>
<tr>
<td>1001.961</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>Memory.0.27</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.467, 19.596%; route: 13.845, 78.242%; tC2Q: 0.382, 2.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.205%; route: 1.313, 65.795%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>982.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.951</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.412</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R20C44[0][A]</td>
<td style=" font-weight:bold;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D/Q</td>
</tr>
<tr>
<td>6.034</td>
<td>3.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/I1</td>
</tr>
<tr>
<td>6.496</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">AB[12]_LUT4_F_I0_LUT4_I0_1_I2_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_I3_LUT4_I1_F_LUT4_I3_F_DFFC_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>8.309</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/I0</td>
</tr>
<tr>
<td>8.826</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>R21C42[1][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_S0_LUT4_I1_I0_LUT4_F_I3_LUT2_I1/F</td>
</tr>
<tr>
<td>10.091</td>
<td>1.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[0][B]</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>10.353</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R23C40[0][B]</td>
<td style=" background: #97FFFF;">AB[7]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>11.362</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td>AB[2]_LUT3_F_I2_LUT3_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>11.888</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td style=" background: #97FFFF;">AB[2]_LUT3_F_I2_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>11.891</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][B]</td>
<td>AB[2]_LUT3_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>12.153</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C40[0][B]</td>
<td style=" background: #97FFFF;">AB[2]_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>13.521</td>
<td>1.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[2][B]</td>
<td>AB[2]_LUT3_F/I2</td>
</tr>
<tr>
<td>13.783</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R12C40[2][B]</td>
<td style=" background: #97FFFF;">AB[2]_LUT3_F/F</td>
</tr>
<tr>
<td>14.588</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[3][A]</td>
<td>_Address[2]_LUT3_F/I2</td>
</tr>
<tr>
<td>15.003</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R11C29[3][A]</td>
<td style=" background: #97FFFF;">_Address[2]_LUT3_F/F</td>
</tr>
<tr>
<td>19.692</td>
<td>4.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td style=" font-weight:bold;">Memory.0.4/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.986</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>Memory.0.4/CLK</td>
</tr>
<tr>
<td>1001.951</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>Memory.0.4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.706, 15.322%; route: 14.574, 82.512%; tC2Q: 0.382, 2.166%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.367%; route: 1.303, 65.633%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>NMI_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>NMI_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[2][A]</td>
<td>NMI_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C43[2][A]</td>
<td style=" font-weight:bold;">NMI_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td style=" font-weight:bold;">NMI_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td>NMI_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>NMI_DFFC_D</td>
</tr>
<tr>
<td>1.221</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C43[0][A]</td>
<td>NMI_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 61.157%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.309</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mem_Emu_Din[4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.20</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.166</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>Mem_Emu_Din[4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.310</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Din[4]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.403</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>_Din[4]_LUT3_F/I0</td>
</tr>
<tr>
<td>1.549</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">_Din[4]_LUT3_F/F</td>
</tr>
<tr>
<td>1.757</td>
<td>0.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">Memory.0.20/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.164</td>
<td>0.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>Memory.0.20/CLK</td>
</tr>
<tr>
<td>1.199</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.20</td>
</tr>
<tr>
<td>1.448</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>Memory.0.20</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.908%; route: 0.491, 42.092%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 24.704%; route: 0.301, 50.931%; tC2Q: 0.144, 24.365%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.008%; route: 0.489, 41.992%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mem_Emu_Din[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.26</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[1][A]</td>
<td>Mem_Emu_Din[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C38[1][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Din[2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.409</td>
<td>0.103</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[3][B]</td>
<td>_Din[2]_LUT3_F/I0</td>
</tr>
<tr>
<td>1.557</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R9C37[3][B]</td>
<td style=" background: #97FFFF;">_Din[2]_LUT3_F/F</td>
</tr>
<tr>
<td>1.758</td>
<td>0.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">Memory.0.26/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>Memory.0.26/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.26</td>
</tr>
<tr>
<td>1.444</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>Memory.0.26</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 24.832%; route: 0.304, 51.007%; tC2Q: 0.144, 24.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.208%; route: 0.485, 41.792%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Ena_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[2][B]</td>
<td>stimIn[0][4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C29[2][B]</td>
<td style=" font-weight:bold;">stimIn[0][4]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.525</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Ena_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>Mem_Emu_Ena_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>Mem_Emu_Ena_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[4][6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Din[6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[0][B]</td>
<td>stimIn[4][6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.303</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C30[0][B]</td>
<td style=" font-weight:bold;">stimIn[4][6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.521</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Din[6]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td>Mem_Emu_Din[6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C30[1][A]</td>
<td>Mem_Emu_Din[6]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[4][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Din[1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][B]</td>
<td>stimIn[4][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C31[1][B]</td>
<td style=" font-weight:bold;">stimIn[4][1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.525</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[2][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Din[1]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[2][A]</td>
<td>Mem_Emu_Din[1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C31[2][A]</td>
<td>Mem_Emu_Din[1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.184</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[2][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Adr[9]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td>stimIn[2][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.301</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" font-weight:bold;">stimIn[2][1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.520</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td style=" font-weight:bold;">Mem_Emu_Adr[9]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>Mem_Emu_Adr[9]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>Mem_Emu_Adr[9]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[3][6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Adr[6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[1][B]</td>
<td>stimIn[3][6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.288</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C29[1][B]</td>
<td style=" font-weight:bold;">stimIn[3][6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.507</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[2][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Adr[6]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[2][A]</td>
<td>Mem_Emu_Adr[6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.171</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C29[2][A]</td>
<td>Mem_Emu_Adr[6]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.180</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[3][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Adr[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td>stimIn[3][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td style=" font-weight:bold;">stimIn[3][2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.515</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td style=" font-weight:bold;">Mem_Emu_Adr[2]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>Mem_Emu_Adr[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.180</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>Mem_Emu_Adr[2]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.184</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[3][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Adr[1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>stimIn[3][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.301</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" font-weight:bold;">stimIn[3][1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.520</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Adr[1]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td>Mem_Emu_Adr[1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C28[0][A]</td>
<td>Mem_Emu_Adr[1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[2][7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Adr[15]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[2][A]</td>
<td>stimIn[2][7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.292</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C28[2][A]</td>
<td style=" font-weight:bold;">stimIn[2][7]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.511</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Adr[15]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[1][A]</td>
<td>Mem_Emu_Adr[15]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C28[1][A]</td>
<td>Mem_Emu_Adr[15]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[2][6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Adr[14]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][B]</td>
<td>stimIn[2][6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.311</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C28[1][B]</td>
<td style=" font-weight:bold;">stimIn[2][6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.530</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[2][B]</td>
<td style=" font-weight:bold;">Mem_Emu_Adr[14]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[2][B]</td>
<td>Mem_Emu_Adr[14]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C28[2][B]</td>
<td>Mem_Emu_Adr[14]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>DI_P[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td>stimIn[1][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.292</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" font-weight:bold;">stimIn[1][0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.511</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" font-weight:bold;">DI_P[0]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>DI_P[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>DI_P[0]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[3][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Adr[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[1][B]</td>
<td>stimIn[3][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C27[1][B]</td>
<td style=" font-weight:bold;">stimIn[3][0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.535</td>
<td>0.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td style=" font-weight:bold;">Mem_Emu_Adr[0]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>Mem_Emu_Adr[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.178</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>Mem_Emu_Adr[0]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.226, 61.081%; tC2Q: 0.144, 38.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.317</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mem_Emu_Ena_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.20</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>Mem_Emu_Ena_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R9C29[0][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Ena_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.424</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[3][A]</td>
<td>_Address[4]_LUT3_F/I1</td>
</tr>
<tr>
<td>1.572</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C30[3][A]</td>
<td style=" background: #97FFFF;">_Address[4]_LUT3_F/F</td>
</tr>
<tr>
<td>1.678</td>
<td>0.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">Memory.0.20/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.164</td>
<td>0.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>Memory.0.20/CLK</td>
</tr>
<tr>
<td>1.199</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.20</td>
</tr>
<tr>
<td>1.317</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>Memory.0.20</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 28.850%; route: 0.221, 43.080%; tC2Q: 0.144, 28.070%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.008%; route: 0.489, 41.992%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[4][4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Din[4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>stimIn[4][4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td style=" font-weight:bold;">stimIn[4][4]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.544</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Din[4]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.166</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>Mem_Emu_Din[4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.179</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>Mem_Emu_Din[4]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.908%; route: 0.491, 42.092%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>NMI_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[0][B]</td>
<td>stimIn[0][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C42[0][B]</td>
<td style=" font-weight:bold;">stimIn[0][2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.544</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[2][A]</td>
<td style=" font-weight:bold;">NMI_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[2][A]</td>
<td>NMI_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.178</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C43[2][A]</td>
<td>NMI_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[4][5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Din[5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][A]</td>
<td>stimIn[4][5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][A]</td>
<td style=" font-weight:bold;">stimIn[4][5]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.544</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Din[5]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>Mem_Emu_Din[5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.178</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>Mem_Emu_Din[5]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[2][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Adr[11]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>stimIn[2][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">stimIn[2][3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.544</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[2][B]</td>
<td style=" font-weight:bold;">Mem_Emu_Adr[11]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[2][B]</td>
<td>Mem_Emu_Adr[11]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.178</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C27[2][B]</td>
<td>Mem_Emu_Adr[11]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[2][5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Adr[13]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>stimIn[2][5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td style=" font-weight:bold;">stimIn[2][5]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.552</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td style=" font-weight:bold;">Mem_Emu_Adr[13]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>Mem_Emu_Adr[13]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.183</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>Mem_Emu_Adr[13]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>IRQ_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[1][A]</td>
<td>stimIn[0][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.317</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C45[1][A]</td>
<td style=" font-weight:bold;">stimIn[0][1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.556</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">IRQ_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>IRQ_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>IRQ_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.587%; route: 0.498, 42.413%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.587%; route: 0.498, 42.413%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td>stimIn[0][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td style=" font-weight:bold;">stimIn[0][0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.548</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.178</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>RDY_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.162</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td>stimIn[0][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td style=" font-weight:bold;">stimIn[0][3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.545</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][A]</td>
<td style=" font-weight:bold;">RDY_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.162</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][A]</td>
<td>RDY_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C44[2][A]</td>
<td>RDY_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.108%; route: 0.487, 41.892%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.108%; route: 0.487, 41.892%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[4][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Din[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>stimIn[4][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td style=" font-weight:bold;">stimIn[4][3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.548</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][B]</td>
<td style=" font-weight:bold;">Mem_Emu_Din[3]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][B]</td>
<td>Mem_Emu_Din[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.178</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C31[0][B]</td>
<td>Mem_Emu_Din[3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[3][4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Adr[4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td>stimIn[3][4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td style=" font-weight:bold;">stimIn[3][4]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.548</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[2][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Adr[4]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[2][A]</td>
<td>Mem_Emu_Adr[4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.178</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C27[2][A]</td>
<td>Mem_Emu_Adr[4]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>IRQ_LUT2_I0_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.043</td>
<td>1.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td style=" font-weight:bold;">IRQ_LUT2_I0_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>IRQ_LUT2_I0_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>IRQ_LUT2_I0_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1001.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>IRQ_LUT2_I0_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.673, 81.991%; tC2Q: 0.368, 18.009%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[5]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.043</td>
<td>1.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td style=" font-weight:bold;">AB[5]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td>AB[5]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[5]_DFFCE_D</td>
</tr>
<tr>
<td>1001.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C39[0][A]</td>
<td>AB[5]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.673, 81.991%; tC2Q: 0.368, 18.009%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[0]_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.043</td>
<td>1.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[1][A]</td>
<td style=" font-weight:bold;">AB[0]_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][A]</td>
<td>AB[0]_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[0]_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C39[1][A]</td>
<td>AB[0]_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.673, 81.991%; tC2Q: 0.368, 18.009%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.049</td>
<td>1.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.968</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.933</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1001.586</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C47[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.679, 82.043%; tC2Q: 0.368, 17.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.678%; route: 1.286, 65.322%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[10]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.055</td>
<td>1.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" font-weight:bold;">AB[10]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.974</td>
<td>1.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td>AB[10]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.939</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[10]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.592</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C39[1][A]</td>
<td>AB[10]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.685, 82.095%; tC2Q: 0.368, 17.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.573%; route: 1.292, 65.427%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.603</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.062</td>
<td>1.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_HC_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.986</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.951</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D</td>
</tr>
<tr>
<td>1001.603</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.692, 82.160%; tC2Q: 0.368, 17.840%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.372%; route: 1.303, 65.628%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.061</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.601</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[12]_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.061</td>
<td>1.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[3][A]</td>
<td style=" font-weight:bold;">AB[12]_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.984</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[3][A]</td>
<td>AB[12]_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.949</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[12]_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.601</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C35[3][A]</td>
<td>AB[12]_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.691, 82.144%; tC2Q: 0.368, 17.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.405%; route: 1.301, 65.595%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.061</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.601</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[11]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.061</td>
<td>1.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td style=" font-weight:bold;">AB[11]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.984</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td>AB[11]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.949</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[11]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.601</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C35[2][B]</td>
<td>AB[11]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.691, 82.144%; tC2Q: 0.368, 17.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.405%; route: 1.301, 65.595%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.543</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[7]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.095</td>
<td>1.725</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td style=" font-weight:bold;">AB[7]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[3][A]</td>
<td>AB[7]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.985</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[7]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.638</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C39[3][A]</td>
<td>AB[7]_MUX2_LUT5_O_I1_LUT4_F_I1_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.725, 82.437%; tC2Q: 0.368, 17.563%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.543</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.092</td>
<td>1.722</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[3][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.018</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[3][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.983</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.635</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C47[3][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_F_LUT4_I3_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.722, 82.414%; tC2Q: 0.368, 17.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.543</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.633</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_I1_I2_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.089</td>
<td>1.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C43[1][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_I1_I2_LUT2_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[1][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_I1_I2_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.980</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_I1_I2_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.633</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C43[1][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_I1_I2_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.719, 82.390%; tC2Q: 0.368, 17.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_D_LUT4_F_I2_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.084</td>
<td>1.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[1][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_D_LUT4_F_I2_LUT2_I0_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C43[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_D_LUT4_F_I2_LUT2_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_D_LUT4_F_I2_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.628</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C43[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_D_LUT4_F_I2_LUT2_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.714, 82.342%; tC2Q: 0.368, 17.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.955%; route: 1.327, 66.045%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I3_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.084</td>
<td>1.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[0][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I3_F_MUX2_LUT5_S0_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C43[0][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I3_F_MUX2_LUT5_S0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I3_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td>1001.628</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C43[0][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I3_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.714, 82.342%; tC2Q: 0.368, 17.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.955%; route: 1.327, 66.045%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[6]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_LUT4_F_I3_LUT2_I0_F_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.084</td>
<td>1.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td style=" font-weight:bold;">AB[6]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_LUT4_F_I3_LUT2_I0_F_DFFCE_CE/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td>AB[6]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_LUT4_F_I3_LUT2_I0_F_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[6]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_LUT4_F_I3_LUT2_I0_F_DFFCE_CE</td>
</tr>
<tr>
<td>1001.628</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C39[0][B]</td>
<td>AB[6]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_LUT4_F_I3_LUT2_I0_F_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.714, 82.342%; tC2Q: 0.368, 17.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.955%; route: 1.327, 66.045%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I2_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.084</td>
<td>1.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td style=" font-weight:bold;">AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I2_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I2_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I2_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.628</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C35[0][A]</td>
<td>AB[4]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I2_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.714, 82.342%; tC2Q: 0.368, 17.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.955%; route: 1.327, 66.045%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[1]_LUT4_F_I2_LUT2_F_I1_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.084</td>
<td>1.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td style=" font-weight:bold;">AB[1]_LUT4_F_I2_LUT2_F_I1_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td>AB[1]_LUT4_F_I2_LUT2_F_I1_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[1]_LUT4_F_I2_LUT2_F_I1_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.628</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C35[0][B]</td>
<td>AB[1]_LUT4_F_I2_LUT2_F_I1_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.714, 82.342%; tC2Q: 0.368, 17.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.955%; route: 1.327, 66.045%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[7]_MUX2_LUT5_O_I0_LUT4_F_I3_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.049</td>
<td>1.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[7]_MUX2_LUT5_O_I0_LUT4_F_I3_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.977</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td>u_cpu.DIMUX[7]_MUX2_LUT5_O_I0_LUT4_F_I3_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1001.943</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[7]_MUX2_LUT5_O_I0_LUT4_F_I3_DFFC_Q</td>
</tr>
<tr>
<td>1001.595</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C36[0][B]</td>
<td>u_cpu.DIMUX[7]_MUX2_LUT5_O_I0_LUT4_F_I3_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.679, 82.043%; tC2Q: 0.368, 17.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.513%; route: 1.295, 65.487%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O_I0_LUT4_F_I3_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.049</td>
<td>1.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[4]_MUX2_LUT5_O_I0_LUT4_F_I3_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.977</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[0][A]</td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O_I0_LUT4_F_I3_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1001.943</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O_I0_LUT4_F_I3_DFFC_Q</td>
</tr>
<tr>
<td>1001.595</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C36[0][A]</td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O_I0_LUT4_F_I3_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.679, 82.043%; tC2Q: 0.368, 17.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.513%; route: 1.295, 65.487%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[6]_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.049</td>
<td>1.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td style=" font-weight:bold;">AB[6]_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.977</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>AB[6]_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.943</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[6]_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.595</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>AB[6]_MUX2_LUT5_O_S0_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.679, 82.043%; tC2Q: 0.368, 17.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.513%; route: 1.295, 65.487%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[5]_LUT4_F_I1_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.043</td>
<td>1.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td style=" font-weight:bold;">AB[5]_LUT4_F_I1_LUT2_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.972</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td>AB[5]_LUT4_F_I1_LUT2_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.937</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[5]_LUT4_F_I1_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.589</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C40[0][A]</td>
<td>AB[5]_LUT4_F_I1_LUT2_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.673, 81.991%; tC2Q: 0.368, 18.009%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.617%; route: 1.289, 65.383%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[4]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.043</td>
<td>1.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[1][B]</td>
<td style=" font-weight:bold;">AB[4]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.972</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[1][B]</td>
<td>AB[4]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.937</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[4]_DFFCE_D</td>
</tr>
<tr>
<td>1001.589</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C34[1][B]</td>
<td>AB[4]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.673, 81.991%; tC2Q: 0.368, 18.009%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.617%; route: 1.289, 65.383%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[1]_LUT4_F_I3_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT3_F_I0_LUT4_I1_I0_DFFPE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.043</td>
<td>1.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td style=" font-weight:bold;">AB[1]_LUT4_F_I3_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT3_F_I0_LUT4_I1_I0_DFFPE_Q/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.972</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td>AB[1]_LUT4_F_I3_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT3_F_I0_LUT4_I1_I0_DFFPE_Q/CLK</td>
</tr>
<tr>
<td>1001.937</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[1]_LUT4_F_I3_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT3_F_I0_LUT4_I1_I0_DFFPE_Q</td>
</tr>
<tr>
<td>1001.589</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C40[1][A]</td>
<td>AB[1]_LUT4_F_I3_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT3_F_I0_LUT4_I1_I0_DFFPE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.673, 81.991%; tC2Q: 0.368, 18.009%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.617%; route: 1.289, 65.383%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[1]_LUT4_F_I3_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.043</td>
<td>1.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[2][A]</td>
<td style=" font-weight:bold;">AB[1]_LUT4_F_I3_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.972</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[2][A]</td>
<td>AB[1]_LUT4_F_I3_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.937</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[1]_LUT4_F_I3_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.589</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C34[2][A]</td>
<td>AB[1]_LUT4_F_I3_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.673, 81.991%; tC2Q: 0.368, 18.009%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.617%; route: 1.289, 65.383%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.601</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[10]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.055</td>
<td>1.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" font-weight:bold;">AB[10]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.983</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td>AB[10]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.948</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[10]_DFFCE_D</td>
</tr>
<tr>
<td>1001.601</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C36[1][A]</td>
<td>AB[10]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.685, 82.095%; tC2Q: 0.368, 17.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.410%; route: 1.301, 65.590%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.618</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.069</td>
<td>1.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[2][B]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[3]_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[2][B]</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.965</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_DFFCE_D</td>
</tr>
<tr>
<td>1001.618</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C35[2][B]</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.699, 82.220%; tC2Q: 0.368, 17.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.160</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[3]_LUT3_F_I2_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_LUT4_I3_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[2][A]</td>
<td style=" font-weight:bold;">_Din[3]_LUT3_F_I2_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_LUT4_I3_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.178</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[2][A]</td>
<td>_Din[3]_LUT3_F_I2_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_LUT4_I3_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.213</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[3]_LUT3_F_I2_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_LUT4_I3_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1.160</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C46[2][A]</td>
<td>_Din[3]_LUT3_F_I2_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_LUT4_I3_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 80.723%; tC2Q: 0.144, 19.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.343%; route: 0.502, 42.657%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I3_F_LUT2_I1_I0_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.922</td>
<td>0.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C46[0][B]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I3_F_LUT2_I1_I0_LUT2_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C46[0][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I3_F_LUT2_I1_I0_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I3_F_LUT2_I1_I0_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1.167</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C46[0][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I3_F_LUT2_I1_I0_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.613, 80.978%; tC2Q: 0.144, 19.022%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.016%; route: 0.509, 42.984%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I3_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.922</td>
<td>0.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C46[1][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I3_F_LUT2_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C46[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I3_F_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I3_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1.167</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C46[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I3_F_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.613, 80.978%; tC2Q: 0.144, 19.022%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.016%; route: 0.509, 42.984%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.169</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[3]_LUT3_F_I2_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.924</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C46[2][A]</td>
<td style=" font-weight:bold;">_Din[3]_LUT3_F_I2_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C46[2][A]</td>
<td>_Din[3]_LUT3_F_I2_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.222</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[3]_LUT3_F_I2_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1.169</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C46[2][A]</td>
<td>_Din[3]_LUT3_F_I2_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.615, 81.021%; tC2Q: 0.144, 18.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.932%; route: 0.511, 43.068%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[3]_LUT3_F_I2_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_LUT4_I3_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.928</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[1][A]</td>
<td style=" font-weight:bold;">_Din[3]_LUT3_F_I2_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_LUT4_I3_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[1][A]</td>
<td>_Din[3]_LUT3_F_I2_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_LUT4_I3_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[3]_LUT3_F_I2_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_LUT4_I3_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.172</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C46[1][A]</td>
<td>_Din[3]_LUT3_F_I2_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I1_I0_LUT3_I0_F_LUT4_I3_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.618, 81.109%; tC2Q: 0.144, 18.891%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.765%; route: 0.515, 43.235%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_D_LUT4_F_I2_LUT2_I0_I1_LUT3_F_I1_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C45[1][B]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_D_LUT4_F_I2_LUT2_I0_I1_LUT3_F_I1_LUT4_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C45[1][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_D_LUT4_F_I2_LUT2_I0_I1_LUT3_F_I1_LUT4_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_D_LUT4_F_I2_LUT2_I0_I1_LUT3_F_I1_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1.156</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C45[1][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I3_LUT3_F_I0_DFFCE_Q_D_LUT4_F_I2_LUT2_I0_I1_LUT3_F_I1_LUT4_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 80.723%; tC2Q: 0.144, 19.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.918</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I3_F_LUT2_I1_I0_LUT2_I1_F_LUT2_I1_F_DFFCE_D_Q_LUT4_I1_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.918</td>
<td>0.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[2][B]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I3_F_LUT2_I1_I0_LUT2_I1_F_LUT2_I1_F_DFFCE_D_Q_LUT4_I1_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I3_F_LUT2_I1_I0_LUT2_I1_F_LUT2_I1_F_DFFCE_D_Q_LUT4_I1_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.215</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I3_F_LUT2_I1_I0_LUT2_I1_F_LUT2_I1_F_DFFCE_D_Q_LUT4_I1_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.162</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C45[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I3_F_LUT2_I1_I0_LUT2_I1_F_LUT2_I1_F_DFFCE_D_Q_LUT4_I1_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.608, 80.851%; tC2Q: 0.144, 19.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[6]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[0][A]</td>
<td style=" font-weight:bold;">_Din[6]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[0][A]</td>
<td>_Din[6]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[6]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.156</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C37[0][A]</td>
<td>_Din[6]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 80.723%; tC2Q: 0.144, 19.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[6]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[1][A]</td>
<td style=" font-weight:bold;">AB[6]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[1][A]</td>
<td>AB[6]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[6]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.156</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C37[1][A]</td>
<td>AB[6]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I3_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 80.723%; tC2Q: 0.144, 19.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td style=" font-weight:bold;">AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.156</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C37[1][B]</td>
<td>AB[5]_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 80.723%; tC2Q: 0.144, 19.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[8]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.894</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][B]</td>
<td style=" font-weight:bold;">AB[8]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][B]</td>
<td>AB[8]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[8]_DFFCE_D</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C34[1][B]</td>
<td>AB[8]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.584, 80.220%; tC2Q: 0.144, 19.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[3]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_LUT4_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.894</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td style=" font-weight:bold;">AB[3]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_LUT4_I0_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>AB[3]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_LUT4_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[3]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_LUT4_I0_F_DFFCE_D</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>AB[3]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_LUT4_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.584, 80.220%; tC2Q: 0.144, 19.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[3]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.894</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][B]</td>
<td style=" font-weight:bold;">AB[3]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][B]</td>
<td>AB[3]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[3]_DFFCE_D</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C38[0][B]</td>
<td>AB[3]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.584, 80.220%; tC2Q: 0.144, 19.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[2]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.894</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[1][A]</td>
<td style=" font-weight:bold;">AB[2]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[1][A]</td>
<td>AB[2]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[2]_DFFCE_D</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C40[1][A]</td>
<td>AB[2]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.584, 80.220%; tC2Q: 0.144, 19.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[0]_LUT4_F_I0_LUT4_I1_F_MUX2_LUT5_I0_O_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.894</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">AB[0]_LUT4_F_I0_LUT4_I1_F_MUX2_LUT5_I0_O_LUT2_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>AB[0]_LUT4_F_I0_LUT4_I1_F_MUX2_LUT5_I0_O_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[0]_LUT4_F_I0_LUT4_I1_F_MUX2_LUT5_I0_O_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>AB[0]_LUT4_F_I0_LUT4_I1_F_MUX2_LUT5_I0_O_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.584, 80.220%; tC2Q: 0.144, 19.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.907</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT3_I0_F_LUT4_I2_I3_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.907</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][B]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT3_I0_F_LUT4_I2_I3_DFFC_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.166</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT3_I0_F_LUT4_I2_I3_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.201</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT3_I0_F_LUT4_I2_I3_DFFC_D</td>
</tr>
<tr>
<td>1.148</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C46[0][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT3_I0_F_LUT4_I2_I3_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.597, 80.573%; tC2Q: 0.144, 19.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.933%; route: 0.491, 42.067%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.150</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.IR[5]_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.909</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td style=" font-weight:bold;">u_cpu.IR[5]_LUT4_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.168</td>
<td>0.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>u_cpu.IR[5]_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.IR[5]_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1.150</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>u_cpu.IR[5]_LUT4_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.600, 80.639%; tC2Q: 0.144, 19.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.809%; route: 0.493, 42.191%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.908</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT3_I0_F_LUT3_I2_F_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.908</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[1][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT3_I0_F_LUT3_I2_F_DFFC_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.167</td>
<td>0.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT3_I0_F_LUT3_I2_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT3_I0_F_LUT3_I2_F_DFFC_D</td>
</tr>
<tr>
<td>1.149</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C46[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT3_I0_F_LUT3_I2_F_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.598, 80.606%; tC2Q: 0.144, 19.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.871%; route: 0.492, 42.129%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.150</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_F_LUT4_I1_I3_MUX2_LUT6_O_S0_LUT4_I3_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.909</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_F_LUT4_I1_I3_MUX2_LUT6_O_S0_LUT4_I3_F_MUX2_LUT5_S0_O_DFFP_D/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.168</td>
<td>0.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_F_LUT4_I1_I3_MUX2_LUT6_O_S0_LUT4_I3_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>1.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_F_LUT4_I1_I3_MUX2_LUT6_O_S0_LUT4_I3_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td>1.150</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C46[2][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_F_LUT4_I1_I3_MUX2_LUT6_O_S0_LUT4_I3_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.600, 80.639%; tC2Q: 0.144, 19.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.809%; route: 0.493, 42.191%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.911</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.170</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.205</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.152</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C46[0][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.601, 80.671%; tC2Q: 0.144, 19.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.747%; route: 0.494, 42.253%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.926</td>
<td>0.616</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[2][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[2][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.167</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C45[2][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.616, 81.065%; tC2Q: 0.144, 18.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.016%; route: 0.509, 42.984%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D_Q_LUT3_I0_1_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.926</td>
<td>0.616</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[2][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_HC_DFFCE_D_Q_LUT3_I0_1_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[2][A]</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D_Q_LUT3_I0_1_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D_Q_LUT3_I0_1_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1.167</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C37[2][A]</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D_Q_LUT3_I0_1_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.616, 81.065%; tC2Q: 0.144, 18.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.016%; route: 0.509, 42.984%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D_Q_LUT3_I0_1_F_LUT3_I2_F_MUX2_LUT5_I0_O_DFFCE_D_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.922</td>
<td>0.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[0][B]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_HC_DFFCE_D_Q_LUT3_I0_1_F_LUT3_I2_F_MUX2_LUT5_I0_O_DFFCE_D_1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[0][B]</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D_Q_LUT3_I0_1_F_LUT3_I2_F_MUX2_LUT5_I0_O_DFFCE_D_1/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D_Q_LUT3_I0_1_F_LUT3_I2_F_MUX2_LUT5_I0_O_DFFCE_D_1</td>
</tr>
<tr>
<td>1.163</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C37[0][B]</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D_Q_LUT3_I0_1_F_LUT3_I2_F_MUX2_LUT5_I0_O_DFFCE_D_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.613, 80.978%; tC2Q: 0.144, 19.022%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.169</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.928</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.222</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1.169</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C41[0][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D_Q_LUT4_I0_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.618, 81.109%; tC2Q: 0.144, 18.891%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.932%; route: 0.511, 43.068%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.926</td>
<td>0.616</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_BI[7]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>178</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D</td>
</tr>
<tr>
<td>1.167</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C41[2][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.616, 81.065%; tC2Q: 0.144, 18.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.016%; route: 0.509, 42.984%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.156</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.156</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.008</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.164</td>
<td>0.489</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.156</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.156</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.13</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.008</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.13/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.164</td>
<td>0.489</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.13/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.156</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.156</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.14</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.008</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.14/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.164</td>
<td>0.489</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.14/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.156</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.156</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.6</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.008</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.6/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.164</td>
<td>0.489</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.6/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.156</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.156</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.20</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.008</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.20/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.164</td>
<td>0.489</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.20/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.156</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.156</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.21</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.008</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.21/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.164</td>
<td>0.489</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.21/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.156</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.156</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.28</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.008</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.28/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.164</td>
<td>0.489</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.28/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.156</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.156</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.29</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.008</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.29/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.164</td>
<td>0.489</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.29/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.161</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.161</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.30</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>501.999</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.30/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.161</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.30/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.161</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.161</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.5</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>501.999</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.5/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.161</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.5/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>199</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_F_LUT4_I1_I3_MUX2_LUT6_O_S0_LUT4_I3_F_MUX2_LUT5_S0_O_DFFP_D_Q</td>
<td>983.162</td>
<td>2.496</td>
</tr>
<tr>
<td>193</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I2_F_LUT4_I1_F_MUX2_LUT5_I0_O_DFFC_D_Q</td>
<td>983.180</td>
<td>2.145</td>
</tr>
<tr>
<td>193</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT3_I0_F_LUT4_I2_I3_DFFC_D_Q</td>
<td>982.924</td>
<td>3.637</td>
</tr>
<tr>
<td>178</td>
<td>u_cpu.clk</td>
<td>979.894</td>
<td>1.363</td>
</tr>
<tr>
<td>172</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT3_I0_F_LUT3_I2_F_DFFC_D_Q</td>
<td>983.441</td>
<td>3.124</td>
</tr>
<tr>
<td>136</td>
<td>reset</td>
<td>995.609</td>
<td>2.079</td>
</tr>
<tr>
<td>133</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I3_F_MUX2_LUT5_S0_I1_LUT4_F_I1_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_O</td>
<td>987.182</td>
<td>2.138</td>
</tr>
<tr>
<td>129</td>
<td>RDY</td>
<td>984.909</td>
<td>2.088</td>
</tr>
<tr>
<td>117</td>
<td>clk_emu_IBUF_I_O</td>
<td>984.909</td>
<td>1.359</td>
</tr>
<tr>
<td>104</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I2_I0_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_DFFC_D_Q</td>
<td>982.078</td>
<td>2.705</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R16C43</td>
<td>54.17%</td>
</tr>
<tr>
<td>R17C42</td>
<td>51.39%</td>
</tr>
<tr>
<td>R14C44</td>
<td>48.61%</td>
</tr>
<tr>
<td>R16C42</td>
<td>48.61%</td>
</tr>
<tr>
<td>R14C36</td>
<td>47.22%</td>
</tr>
<tr>
<td>R17C35</td>
<td>45.83%</td>
</tr>
<tr>
<td>R11C35</td>
<td>45.83%</td>
</tr>
<tr>
<td>R17C36</td>
<td>44.44%</td>
</tr>
<tr>
<td>R17C38</td>
<td>44.44%</td>
</tr>
<tr>
<td>R15C34</td>
<td>44.44%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_emu -period 1000 -waveform {0 500} [get_ports {clk_emu}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_dut -period 1000 -waveform {0 500} [get_ports {clk_dut}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
