digraph "CFG for '_Z20add_kernel_2elementsPiS_' function" {
	label="CFG for '_Z20add_kernel_2elementsPiS_' function";

	Node0x4cfaaa0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %4 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %5 = getelementptr i8, i8 addrspace(4)* %4, i64 4\l  %6 = bitcast i8 addrspace(4)* %5 to i16 addrspace(4)*\l  %7 = load i16, i16 addrspace(4)* %6, align 4, !range !5, !invariant.load !6\l  %8 = zext i16 %7 to i32\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %10 = icmp eq i32 %3, 0\l  br i1 %10, label %11, label %15\l|{<s0>T|<s1>F}}"];
	Node0x4cfaaa0:s0 -> Node0x4cfc880;
	Node0x4cfaaa0:s1 -> Node0x4cfc910;
	Node0x4cfc880 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%11:\l11:                                               \l  %12 = zext i32 %9 to i64\l  %13 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %12\l  %14 = load i32, i32 addrspace(1)* %13, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  store i32 %14, i32 addrspace(3)* @_ZZ20add_kernel_2elementsPiS_E5temp1,\l... align 4, !tbaa !7\l  br label %15\l}"];
	Node0x4cfc880 -> Node0x4cfc910;
	Node0x4cfc910 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%15:\l15:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %16 = shl i32 %9, 2\l  %17 = mul i32 %16, %8\l  %18 = add i32 %17, %3\l  %19 = zext i32 %18 to i64\l  %20 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %19\l  %21 = load i32, i32 addrspace(1)* %20, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %22 = load i32, i32 addrspace(3)* @_ZZ20add_kernel_2elementsPiS_E5temp1,\l... align 4, !tbaa !7\l  %23 = add nsw i32 %22, %21\l  store i32 %23, i32 addrspace(1)* %20, align 4, !tbaa !7\l  %24 = add i32 %18, %8\l  %25 = zext i32 %24 to i64\l  %26 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %25\l  %27 = load i32, i32 addrspace(1)* %26, align 4, !tbaa !7\l  %28 = add nsw i32 %27, %22\l  store i32 %28, i32 addrspace(1)* %26, align 4, !tbaa !7\l  %29 = shl nuw nsw i32 %8, 1\l  %30 = add i32 %18, %29\l  %31 = zext i32 %30 to i64\l  %32 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %31\l  %33 = load i32, i32 addrspace(1)* %32, align 4, !tbaa !7\l  %34 = add nsw i32 %33, %22\l  store i32 %34, i32 addrspace(1)* %32, align 4, !tbaa !7\l  %35 = mul nuw nsw i32 %8, 3\l  %36 = add i32 %18, %35\l  %37 = zext i32 %36 to i64\l  %38 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %37\l  %39 = load i32, i32 addrspace(1)* %38, align 4, !tbaa !7\l  %40 = add nsw i32 %39, %22\l  store i32 %40, i32 addrspace(1)* %38, align 4, !tbaa !7\l  ret void\l}"];
}
