# Reading pref.tcl
# do full_adder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 5/full_adder/full_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:12 on Sep 18,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 5/full_adder/full_adder.vhd 
# -- Loading package STANDARD
# -- Compiling entity full_adder
# -- Compiling architecture full_adder_arch of full_adder
# End time: 18:02:12 on Sep 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 5/full_adder/full_adder_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:12 on Sep 18,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 5/full_adder/full_adder_tb.vhd 
# -- Loading package STANDARD
# -- Compiling entity full_adder_tb
# -- Compiling architecture full_adder_tb_arch of full_adder_tb
# ** Warning: C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 5/full_adder/full_adder_tb.vhd(24): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 5/full_adder/full_adder_tb.vhd(26): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 5/full_adder/full_adder_tb.vhd(28): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 5/full_adder/full_adder_tb.vhd(30): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 5/full_adder/full_adder_tb.vhd(33): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 5/full_adder/full_adder_tb.vhd(35): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 5/full_adder/full_adder_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 5/full_adder/full_adder_tb.vhd(39): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 18:02:12 on Sep 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 8
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  full_adder_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" full_adder_tb 
# Start time: 18:02:12 on Sep 18,2021
# Loading std.standard
# Loading work.full_adder_tb(full_adder_tb_arch)
# Loading work.full_adder(full_adder_arch)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 18:12:24 on Sep 18,2021, Elapsed time: 0:10:12
# Errors: 0, Warnings: 0
