<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\BEK\repos\customGPU\fpga\IMG_FILTER_DISPLAY\impl\gwsynthesis\IMG_FILTER_DISPLAY.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\BEK\repos\customGPU\fpga\IMG_FILTER_DISPLAY\src\dk_video.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\BEK\repos\customGPU\fpga\IMG_FILTER_DISPLAY\src\IMG_FILTER_DISPLAY.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jan 10 18:34:23 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>4554</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2959</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>68</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_i</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_i_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>u_PLL_2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>clk_i_ibuf/I</td>
<td>clk_i</td>
<td>u_PLL_2/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>4</td>
<td>u_PLL_2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>clk_i_ibuf/I</td>
<td>clk_i</td>
<td>u_PLL_2/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>5</td>
<td>u_PLL_2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.387</td>
<td>185.625
<td>0.000</td>
<td>2.694</td>
<td>clk_i_ibuf/I</td>
<td>clk_i</td>
<td>u_PLL_2/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>6</td>
<td>u_PLL_2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.750
<td>0.000</td>
<td>4.040</td>
<td>clk_i_ibuf/I</td>
<td>clk_i</td>
<td>u_PLL_2/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>7</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>5.387</td>
<td>185.625
<td>0.000</td>
<td>2.694</td>
<td>u_PLL_2/rpll_inst/CLKOUT</td>
<td>u_PLL_2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_CLKDIV/CLKOUT </td>
</tr>
<tr>
<td>8</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.731</td>
<td>25.169
<td>0.000</td>
<td>19.865</td>
<td>u_PLL_2/rpll_inst/CLKOUT</td>
<td>u_PLL_2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>9</td>
<td>u_PLL_3/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>39.731</td>
<td>25.169
<td>0.000</td>
<td>19.865</td>
<td>u_PLL_2/rpll_inst/CLKOUT</td>
<td>u_PLL_2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_PLL_3/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>10</td>
<td>u_PLL_3/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>79.461</td>
<td>12.585
<td>0.000</td>
<td>39.731</td>
<td>u_PLL_2/rpll_inst/CLKOUT</td>
<td>u_PLL_2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_PLL_3/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>11</td>
<td>u_PLL_3/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>119.192</td>
<td>8.390
<td>0.000</td>
<td>59.596</td>
<td>u_PLL_2/rpll_inst/CLKOUT</td>
<td>u_PLL_2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_PLL_3/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_i</td>
<td>27.000(MHz)</td>
<td>194.607(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>117.025(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>185.625(MHz)</td>
<td style="color: #FF0000;" class = "error">135.534(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
<td>25.169(MHz)</td>
<td>97.608(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of u_PLL_2/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_PLL_2/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_PLL_2/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_PLL_2/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_PLL_3/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_PLL_3/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_PLL_3/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-34.532</td>
<td>38</td>
</tr>
<tr>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_3/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_3/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_3/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_3/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_3/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_3/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-15.029</td>
<td>cnt_ver_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>11.830</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-14.855</td>
<td>cnt_ver_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>11.656</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-13.289</td>
<td>cnt_ver_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>10.090</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-12.388</td>
<td>cnt_ver_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>9.189</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-11.986</td>
<td>cnt_ver_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>8.787</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-11.926</td>
<td>cnt_ver_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>8.726</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-11.897</td>
<td>cnt_ver_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>8.698</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-11.897</td>
<td>cnt_ver_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>8.697</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-11.893</td>
<td>cnt_ver_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>8.694</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-11.829</td>
<td>cnt_ver_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>8.630</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-11.828</td>
<td>cnt_ver_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>8.629</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-11.825</td>
<td>cnt_ver_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>8.626</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-11.815</td>
<td>cnt_ver_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>8.616</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-11.471</td>
<td>cnt_ver_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>8.272</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-11.467</td>
<td>cnt_ver_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>8.268</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-11.434</td>
<td>cnt_ver_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>8.234</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-11.301</td>
<td>cnt_ver_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>8.101</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-11.244</td>
<td>cnt_ver_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>8.045</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-11.192</td>
<td>cnt_ver_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>7.992</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-11.058</td>
<td>cnt_ver_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>7.859</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-10.988</td>
<td>cnt_ver_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>7.788</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-10.971</td>
<td>cnt_ver_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>7.772</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-10.950</td>
<td>cnt_ver_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>7.751</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-10.920</td>
<td>cnt_ver_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>7.721</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-10.915</td>
<td>cnt_ver_3_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>7.716</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.815</td>
<td>run_cnt_24_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/D</td>
<td>clk_i:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.740</td>
<td>0.971</td>
</tr>
<tr>
<td>2</td>
<td>0.074</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_4_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>3</td>
<td>0.076</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_7_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[3]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>4</td>
<td>0.076</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[1]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>5</td>
<td>0.202</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[2]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>6</td>
<td>0.228</td>
<td>u_loader/prom_addr_2_s1/Q</td>
<td>u_loader/u_prom/prom_inst_11/AD[2]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.346</td>
</tr>
<tr>
<td>7</td>
<td>0.228</td>
<td>u_loader/prom_addr_13_s1/Q</td>
<td>u_loader/u_prom/prom_inst_11/AD[13]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.346</td>
</tr>
<tr>
<td>8</td>
<td>0.231</td>
<td>u_loader/prom_addr_9_s1/Q</td>
<td>u_loader/u_prom/prom_inst_11/AD[9]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.349</td>
</tr>
<tr>
<td>9</td>
<td>0.319</td>
<td>u_loader/fifo_din_2_s0/Q</td>
<td>u_loader/mem_mem_15_0_s/DI[2]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>10</td>
<td>0.327</td>
<td>u_loader/fifo_din_3_s0/Q</td>
<td>u_loader/mem_mem_15_0_s/DI[3]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.337</td>
</tr>
<tr>
<td>11</td>
<td>0.327</td>
<td>u_loader/fifo_din_1_s0/Q</td>
<td>u_loader/mem_mem_15_0_s/DI[1]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.337</td>
</tr>
<tr>
<td>12</td>
<td>0.333</td>
<td>u_loader/wr_ptr_3_s1/Q</td>
<td>u_loader/mem_mem_14_1_s/WAD[3]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.343</td>
</tr>
<tr>
<td>13</td>
<td>0.337</td>
<td>u_loader/prom_addr_4_s1/Q</td>
<td>u_loader/u_prom/prom_inst_11/AD[4]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.455</td>
</tr>
<tr>
<td>14</td>
<td>0.348</td>
<td>u_loader/prom_addr_0_s1/Q</td>
<td>u_loader/u_prom/prom_inst_8/AD[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>15</td>
<td>0.350</td>
<td>u_loader/prom_addr_12_s1/Q</td>
<td>u_loader/u_prom/prom_inst_11/AD[12]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.468</td>
</tr>
<tr>
<td>16</td>
<td>0.350</td>
<td>u_loader/prom_addr_10_s1/Q</td>
<td>u_loader/u_prom/prom_inst_11/AD[10]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.468</td>
</tr>
<tr>
<td>17</td>
<td>0.350</td>
<td>u_loader/prom_addr_7_s1/Q</td>
<td>u_loader/u_prom/prom_inst_11/AD[7]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.468</td>
</tr>
<tr>
<td>18</td>
<td>0.353</td>
<td>u_loader/prom_addr_11_s1/Q</td>
<td>u_loader/u_prom/prom_inst_11/AD[11]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.471</td>
</tr>
<tr>
<td>19</td>
<td>0.353</td>
<td>u_loader/prom_addr_6_s1/Q</td>
<td>u_loader/u_prom/prom_inst_11/AD[6]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.471</td>
</tr>
<tr>
<td>20</td>
<td>0.355</td>
<td>u_loader/prom_addr_12_s1/Q</td>
<td>u_loader/u_prom/prom_inst_8/AD[12]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.473</td>
</tr>
<tr>
<td>21</td>
<td>0.356</td>
<td>u_loader/prom_addr_1_s1/Q</td>
<td>u_loader/u_prom/prom_inst_11/AD[1]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>22</td>
<td>0.361</td>
<td>u_loader/prom_addr_11_s1/Q</td>
<td>u_loader/u_prom/prom_inst_8/AD[11]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.479</td>
</tr>
<tr>
<td>23</td>
<td>0.361</td>
<td>u_loader/prom_addr_10_s1/Q</td>
<td>u_loader/u_prom/prom_inst_8/AD[10]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.479</td>
</tr>
<tr>
<td>24</td>
<td>0.364</td>
<td>u_loader/prom_addr_11_s1/Q</td>
<td>u_loader/u_prom/prom_inst_17/AD[11]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.482</td>
</tr>
<tr>
<td>25</td>
<td>0.364</td>
<td>u_loader/prom_addr_10_s1/Q</td>
<td>u_loader/u_prom/prom_inst_17/AD[10]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.482</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>16.125</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/PRESET</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>3.702</td>
</tr>
<tr>
<td>2</td>
<td>16.523</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>3.304</td>
</tr>
<tr>
<td>3</td>
<td>16.758</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>3.069</td>
</tr>
<tr>
<td>4</td>
<td>16.758</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>3.069</td>
</tr>
<tr>
<td>5</td>
<td>16.869</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s0/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>2.958</td>
</tr>
<tr>
<td>6</td>
<td>17.001</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>2.827</td>
</tr>
<tr>
<td>7</td>
<td>17.001</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>2.827</td>
</tr>
<tr>
<td>8</td>
<td>17.229</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>2.598</td>
</tr>
<tr>
<td>9</td>
<td>17.251</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>2.576</td>
</tr>
<tr>
<td>10</td>
<td>17.472</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>2.355</td>
</tr>
<tr>
<td>11</td>
<td>17.472</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>2.355</td>
</tr>
<tr>
<td>12</td>
<td>17.472</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>2.355</td>
</tr>
<tr>
<td>13</td>
<td>17.483</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>2.344</td>
</tr>
<tr>
<td>14</td>
<td>17.643</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/PRESET</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>2.184</td>
</tr>
<tr>
<td>15</td>
<td>17.643</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>2.184</td>
</tr>
<tr>
<td>16</td>
<td>17.654</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>2.173</td>
</tr>
<tr>
<td>17</td>
<td>18.255</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_6_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>1.572</td>
</tr>
<tr>
<td>18</td>
<td>18.654</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s3/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>1.174</td>
</tr>
<tr>
<td>19</td>
<td>18.654</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>1.174</td>
</tr>
<tr>
<td>20</td>
<td>18.654</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0/PRESET</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>1.174</td>
</tr>
<tr>
<td>21</td>
<td>18.834</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>0.993</td>
</tr>
<tr>
<td>22</td>
<td>18.834</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>0.993</td>
</tr>
<tr>
<td>23</td>
<td>18.913</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s3/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>0.914</td>
</tr>
<tr>
<td>24</td>
<td>18.913</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>0.914</td>
</tr>
<tr>
<td>25</td>
<td>19.012</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>0.815</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.264</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s0/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.275</td>
</tr>
<tr>
<td>2</td>
<td>1.642</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/PRESET</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.653</td>
</tr>
<tr>
<td>3</td>
<td>20.188</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.332</td>
</tr>
<tr>
<td>4</td>
<td>20.190</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.334</td>
</tr>
<tr>
<td>5</td>
<td>20.190</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s3/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.334</td>
</tr>
<tr>
<td>6</td>
<td>20.190</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_7_s3/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.334</td>
</tr>
<tr>
<td>7</td>
<td>20.190</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s3/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.334</td>
</tr>
<tr>
<td>8</td>
<td>20.190</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_8_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.334</td>
</tr>
<tr>
<td>9</td>
<td>20.190</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.334</td>
</tr>
<tr>
<td>10</td>
<td>20.193</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.337</td>
</tr>
<tr>
<td>11</td>
<td>20.193</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.337</td>
</tr>
<tr>
<td>12</td>
<td>20.193</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.337</td>
</tr>
<tr>
<td>13</td>
<td>20.193</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.337</td>
</tr>
<tr>
<td>14</td>
<td>20.193</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.337</td>
</tr>
<tr>
<td>15</td>
<td>20.329</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.472</td>
</tr>
<tr>
<td>16</td>
<td>20.329</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.472</td>
</tr>
<tr>
<td>17</td>
<td>20.329</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.472</td>
</tr>
<tr>
<td>18</td>
<td>20.329</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.472</td>
</tr>
<tr>
<td>19</td>
<td>20.440</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.584</td>
</tr>
<tr>
<td>20</td>
<td>20.440</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.584</td>
</tr>
<tr>
<td>21</td>
<td>20.451</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s3/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.594</td>
</tr>
<tr>
<td>22</td>
<td>20.451</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.594</td>
</tr>
<tr>
<td>23</td>
<td>20.452</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.595</td>
</tr>
<tr>
<td>24</td>
<td>20.582</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s3/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.725</td>
</tr>
<tr>
<td>25</td>
<td>20.582</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.725</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>0.930</td>
<td>1.930</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0</td>
</tr>
<tr>
<td>2</td>
<td>0.930</td>
<td>1.930</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
<tr>
<td>3</td>
<td>0.930</td>
<td>1.930</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0</td>
</tr>
<tr>
<td>4</td>
<td>0.930</td>
<td>1.930</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
<tr>
<td>5</td>
<td>0.930</td>
<td>1.930</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>0.930</td>
<td>1.930</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_9_s0</td>
</tr>
<tr>
<td>7</td>
<td>0.930</td>
<td>1.930</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>0.930</td>
<td>1.930</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0</td>
</tr>
<tr>
<td>9</td>
<td>0.930</td>
<td>1.930</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>0.930</td>
<td>1.930</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.029</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>216.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td>cnt_ver_3_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R35C27[1][A]</td>
<td style=" font-weight:bold;">cnt_ver_3_s0/Q</td>
</tr>
<tr>
<td>208.135</td>
<td>2.847</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][A]</td>
<td>n592_s26/CIN</td>
</tr>
<tr>
<td>208.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td style=" background: #97FFFF;">n592_s26/COUT</td>
</tr>
<tr>
<td>208.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][B]</td>
<td>n592_s27/CIN</td>
</tr>
<tr>
<td>208.206</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">n592_s27/COUT</td>
</tr>
<tr>
<td>208.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][A]</td>
<td>n592_s28/CIN</td>
</tr>
<tr>
<td>208.241</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][A]</td>
<td style=" background: #97FFFF;">n592_s28/COUT</td>
</tr>
<tr>
<td>208.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][B]</td>
<td>n592_s29/CIN</td>
</tr>
<tr>
<td>208.276</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][B]</td>
<td style=" background: #97FFFF;">n592_s29/COUT</td>
</tr>
<tr>
<td>208.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][A]</td>
<td>n592_s30/CIN</td>
</tr>
<tr>
<td>208.311</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][A]</td>
<td style=" background: #97FFFF;">n592_s30/COUT</td>
</tr>
<tr>
<td>208.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][B]</td>
<td>n592_s31/CIN</td>
</tr>
<tr>
<td>208.346</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][B]</td>
<td style=" background: #97FFFF;">n592_s31/COUT</td>
</tr>
<tr>
<td>208.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][A]</td>
<td>n592_s32/CIN</td>
</tr>
<tr>
<td>208.382</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][A]</td>
<td style=" background: #97FFFF;">n592_s32/COUT</td>
</tr>
<tr>
<td>208.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][B]</td>
<td>n592_s33/CIN</td>
</tr>
<tr>
<td>208.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][B]</td>
<td style=" background: #97FFFF;">n592_s33/COUT</td>
</tr>
<tr>
<td>208.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td>n592_s34/CIN</td>
</tr>
<tr>
<td>208.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td style=" background: #97FFFF;">n592_s34/COUT</td>
</tr>
<tr>
<td>209.340</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][A]</td>
<td>n607_s0/I3</td>
</tr>
<tr>
<td>209.793</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C29[0][A]</td>
<td style=" background: #97FFFF;">n607_s0/F</td>
</tr>
<tr>
<td>211.247</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][B]</td>
<td>data_out_controlled_4_s2/I2</td>
</tr>
<tr>
<td>211.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R34C22[1][B]</td>
<td style=" background: #97FFFF;">data_out_controlled_4_s2/F</td>
</tr>
<tr>
<td>214.222</td>
<td>2.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s4/I3</td>
</tr>
<tr>
<td>214.771</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C16[0][A]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s4/F</td>
</tr>
<tr>
<td>214.946</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[3][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10/I0</td>
</tr>
<tr>
<td>215.408</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C17[3][A]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10/F</td>
</tr>
<tr>
<td>215.410</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s3/I1</td>
</tr>
<tr>
<td>215.872</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C17[2][B]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s3/F</td>
</tr>
<tr>
<td>215.874</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1/I3</td>
</tr>
<tr>
<td>216.423</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][A]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1/F</td>
</tr>
<tr>
<td>216.425</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0/I1</td>
</tr>
<tr>
<td>216.887</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C17[0][A]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0/F</td>
</tr>
<tr>
<td>216.887</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[0][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C17[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.625, 30.641%; route: 7.973, 67.398%; tC2Q: 0.232, 1.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>216.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td>cnt_ver_3_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R35C27[1][A]</td>
<td style=" font-weight:bold;">cnt_ver_3_s0/Q</td>
</tr>
<tr>
<td>208.135</td>
<td>2.847</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][A]</td>
<td>n592_s26/CIN</td>
</tr>
<tr>
<td>208.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td style=" background: #97FFFF;">n592_s26/COUT</td>
</tr>
<tr>
<td>208.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][B]</td>
<td>n592_s27/CIN</td>
</tr>
<tr>
<td>208.206</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">n592_s27/COUT</td>
</tr>
<tr>
<td>208.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][A]</td>
<td>n592_s28/CIN</td>
</tr>
<tr>
<td>208.241</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][A]</td>
<td style=" background: #97FFFF;">n592_s28/COUT</td>
</tr>
<tr>
<td>208.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][B]</td>
<td>n592_s29/CIN</td>
</tr>
<tr>
<td>208.276</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][B]</td>
<td style=" background: #97FFFF;">n592_s29/COUT</td>
</tr>
<tr>
<td>208.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][A]</td>
<td>n592_s30/CIN</td>
</tr>
<tr>
<td>208.311</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][A]</td>
<td style=" background: #97FFFF;">n592_s30/COUT</td>
</tr>
<tr>
<td>208.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][B]</td>
<td>n592_s31/CIN</td>
</tr>
<tr>
<td>208.346</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][B]</td>
<td style=" background: #97FFFF;">n592_s31/COUT</td>
</tr>
<tr>
<td>208.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][A]</td>
<td>n592_s32/CIN</td>
</tr>
<tr>
<td>208.382</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][A]</td>
<td style=" background: #97FFFF;">n592_s32/COUT</td>
</tr>
<tr>
<td>208.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][B]</td>
<td>n592_s33/CIN</td>
</tr>
<tr>
<td>208.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][B]</td>
<td style=" background: #97FFFF;">n592_s33/COUT</td>
</tr>
<tr>
<td>208.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td>n592_s34/CIN</td>
</tr>
<tr>
<td>208.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td style=" background: #97FFFF;">n592_s34/COUT</td>
</tr>
<tr>
<td>209.340</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][A]</td>
<td>n607_s0/I3</td>
</tr>
<tr>
<td>209.793</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C29[0][A]</td>
<td style=" background: #97FFFF;">n607_s0/F</td>
</tr>
<tr>
<td>211.247</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>data_out_controlled_2_s2/I2</td>
</tr>
<tr>
<td>211.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R34C22[0][A]</td>
<td style=" background: #97FFFF;">data_out_controlled_2_s2/F</td>
</tr>
<tr>
<td>213.383</td>
<td>1.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s10/I2</td>
</tr>
<tr>
<td>213.953</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C22[3][A]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s10/F</td>
</tr>
<tr>
<td>213.956</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s4/I3</td>
</tr>
<tr>
<td>214.418</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C22[2][B]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s4/F</td>
</tr>
<tr>
<td>214.592</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[3][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s9/I0</td>
</tr>
<tr>
<td>215.141</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C22[3][A]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s9/F</td>
</tr>
<tr>
<td>215.142</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s3/I3</td>
</tr>
<tr>
<td>215.595</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s3/F</td>
</tr>
<tr>
<td>216.251</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[1][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s0/I2</td>
</tr>
<tr>
<td>216.713</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C21[1][B]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s0/F</td>
</tr>
<tr>
<td>216.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21[1][B]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21[1][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C21[1][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.637, 31.201%; route: 7.787, 66.809%; tC2Q: 0.232, 1.990%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>215.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td>cnt_ver_3_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R35C27[1][A]</td>
<td style=" font-weight:bold;">cnt_ver_3_s0/Q</td>
</tr>
<tr>
<td>208.135</td>
<td>2.847</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][A]</td>
<td>n592_s26/CIN</td>
</tr>
<tr>
<td>208.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td style=" background: #97FFFF;">n592_s26/COUT</td>
</tr>
<tr>
<td>208.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][B]</td>
<td>n592_s27/CIN</td>
</tr>
<tr>
<td>208.206</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">n592_s27/COUT</td>
</tr>
<tr>
<td>208.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][A]</td>
<td>n592_s28/CIN</td>
</tr>
<tr>
<td>208.241</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][A]</td>
<td style=" background: #97FFFF;">n592_s28/COUT</td>
</tr>
<tr>
<td>208.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][B]</td>
<td>n592_s29/CIN</td>
</tr>
<tr>
<td>208.276</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][B]</td>
<td style=" background: #97FFFF;">n592_s29/COUT</td>
</tr>
<tr>
<td>208.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][A]</td>
<td>n592_s30/CIN</td>
</tr>
<tr>
<td>208.311</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][A]</td>
<td style=" background: #97FFFF;">n592_s30/COUT</td>
</tr>
<tr>
<td>208.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][B]</td>
<td>n592_s31/CIN</td>
</tr>
<tr>
<td>208.346</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][B]</td>
<td style=" background: #97FFFF;">n592_s31/COUT</td>
</tr>
<tr>
<td>208.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][A]</td>
<td>n592_s32/CIN</td>
</tr>
<tr>
<td>208.382</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][A]</td>
<td style=" background: #97FFFF;">n592_s32/COUT</td>
</tr>
<tr>
<td>208.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][B]</td>
<td>n592_s33/CIN</td>
</tr>
<tr>
<td>208.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][B]</td>
<td style=" background: #97FFFF;">n592_s33/COUT</td>
</tr>
<tr>
<td>208.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td>n592_s34/CIN</td>
</tr>
<tr>
<td>208.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td style=" background: #97FFFF;">n592_s34/COUT</td>
</tr>
<tr>
<td>209.340</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][A]</td>
<td>n607_s0/I3</td>
</tr>
<tr>
<td>209.793</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C29[0][A]</td>
<td style=" background: #97FFFF;">n607_s0/F</td>
</tr>
<tr>
<td>211.247</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][B]</td>
<td>data_out_controlled_4_s2/I2</td>
</tr>
<tr>
<td>211.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R34C22[1][B]</td>
<td style=" background: #97FFFF;">data_out_controlled_4_s2/F</td>
</tr>
<tr>
<td>212.313</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[2][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s10/I3</td>
</tr>
<tr>
<td>212.883</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C20[2][A]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s10/F</td>
</tr>
<tr>
<td>212.886</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s6/I1</td>
</tr>
<tr>
<td>213.348</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C20[1][A]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s6/F</td>
</tr>
<tr>
<td>213.350</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s11/I0</td>
</tr>
<tr>
<td>213.721</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s11/F</td>
</tr>
<tr>
<td>213.876</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s2/I2</td>
</tr>
<tr>
<td>214.425</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s2/F</td>
</tr>
<tr>
<td>214.597</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0/I1</td>
</tr>
<tr>
<td>215.146</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0/F</td>
</tr>
<tr>
<td>215.146</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C21[2][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.642, 36.095%; route: 6.216, 61.606%; tC2Q: 0.232, 2.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>214.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td>cnt_ver_3_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R35C27[1][A]</td>
<td style=" font-weight:bold;">cnt_ver_3_s0/Q</td>
</tr>
<tr>
<td>208.135</td>
<td>2.847</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][A]</td>
<td>n592_s26/CIN</td>
</tr>
<tr>
<td>208.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td style=" background: #97FFFF;">n592_s26/COUT</td>
</tr>
<tr>
<td>208.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][B]</td>
<td>n592_s27/CIN</td>
</tr>
<tr>
<td>208.206</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">n592_s27/COUT</td>
</tr>
<tr>
<td>208.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][A]</td>
<td>n592_s28/CIN</td>
</tr>
<tr>
<td>208.241</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][A]</td>
<td style=" background: #97FFFF;">n592_s28/COUT</td>
</tr>
<tr>
<td>208.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][B]</td>
<td>n592_s29/CIN</td>
</tr>
<tr>
<td>208.276</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][B]</td>
<td style=" background: #97FFFF;">n592_s29/COUT</td>
</tr>
<tr>
<td>208.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][A]</td>
<td>n592_s30/CIN</td>
</tr>
<tr>
<td>208.311</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][A]</td>
<td style=" background: #97FFFF;">n592_s30/COUT</td>
</tr>
<tr>
<td>208.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][B]</td>
<td>n592_s31/CIN</td>
</tr>
<tr>
<td>208.346</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][B]</td>
<td style=" background: #97FFFF;">n592_s31/COUT</td>
</tr>
<tr>
<td>208.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][A]</td>
<td>n592_s32/CIN</td>
</tr>
<tr>
<td>208.382</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][A]</td>
<td style=" background: #97FFFF;">n592_s32/COUT</td>
</tr>
<tr>
<td>208.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][B]</td>
<td>n592_s33/CIN</td>
</tr>
<tr>
<td>208.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][B]</td>
<td style=" background: #97FFFF;">n592_s33/COUT</td>
</tr>
<tr>
<td>208.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td>n592_s34/CIN</td>
</tr>
<tr>
<td>208.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td style=" background: #97FFFF;">n592_s34/COUT</td>
</tr>
<tr>
<td>209.340</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][A]</td>
<td>n607_s0/I3</td>
</tr>
<tr>
<td>209.793</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C29[0][A]</td>
<td style=" background: #97FFFF;">n607_s0/F</td>
</tr>
<tr>
<td>211.247</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][B]</td>
<td>data_out_controlled_4_s2/I2</td>
</tr>
<tr>
<td>211.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R34C22[1][B]</td>
<td style=" background: #97FFFF;">data_out_controlled_4_s2/F</td>
</tr>
<tr>
<td>214.246</td>
<td>2.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C18[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.141, 12.415%; route: 7.816, 85.060%; tC2Q: 0.232, 2.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.986</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>213.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td>cnt_ver_3_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R35C27[1][A]</td>
<td style=" font-weight:bold;">cnt_ver_3_s0/Q</td>
</tr>
<tr>
<td>208.135</td>
<td>2.847</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][A]</td>
<td>n592_s26/CIN</td>
</tr>
<tr>
<td>208.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td style=" background: #97FFFF;">n592_s26/COUT</td>
</tr>
<tr>
<td>208.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][B]</td>
<td>n592_s27/CIN</td>
</tr>
<tr>
<td>208.206</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">n592_s27/COUT</td>
</tr>
<tr>
<td>208.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][A]</td>
<td>n592_s28/CIN</td>
</tr>
<tr>
<td>208.241</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][A]</td>
<td style=" background: #97FFFF;">n592_s28/COUT</td>
</tr>
<tr>
<td>208.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][B]</td>
<td>n592_s29/CIN</td>
</tr>
<tr>
<td>208.276</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][B]</td>
<td style=" background: #97FFFF;">n592_s29/COUT</td>
</tr>
<tr>
<td>208.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][A]</td>
<td>n592_s30/CIN</td>
</tr>
<tr>
<td>208.311</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][A]</td>
<td style=" background: #97FFFF;">n592_s30/COUT</td>
</tr>
<tr>
<td>208.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][B]</td>
<td>n592_s31/CIN</td>
</tr>
<tr>
<td>208.346</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][B]</td>
<td style=" background: #97FFFF;">n592_s31/COUT</td>
</tr>
<tr>
<td>208.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][A]</td>
<td>n592_s32/CIN</td>
</tr>
<tr>
<td>208.382</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][A]</td>
<td style=" background: #97FFFF;">n592_s32/COUT</td>
</tr>
<tr>
<td>208.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][B]</td>
<td>n592_s33/CIN</td>
</tr>
<tr>
<td>208.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][B]</td>
<td style=" background: #97FFFF;">n592_s33/COUT</td>
</tr>
<tr>
<td>208.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td>n592_s34/CIN</td>
</tr>
<tr>
<td>208.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td style=" background: #97FFFF;">n592_s34/COUT</td>
</tr>
<tr>
<td>209.340</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][A]</td>
<td>n607_s0/I3</td>
</tr>
<tr>
<td>209.793</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C29[0][A]</td>
<td style=" background: #97FFFF;">n607_s0/F</td>
</tr>
<tr>
<td>211.247</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][A]</td>
<td>data_out_controlled_0_s2/I2</td>
</tr>
<tr>
<td>211.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R34C22[1][A]</td>
<td style=" background: #97FFFF;">data_out_controlled_0_s2/F</td>
</tr>
<tr>
<td>213.843</td>
<td>2.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C25[1][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.141, 12.984%; route: 7.414, 84.376%; tC2Q: 0.232, 2.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.926</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>213.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td>cnt_ver_3_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R35C27[1][A]</td>
<td style=" font-weight:bold;">cnt_ver_3_s0/Q</td>
</tr>
<tr>
<td>208.135</td>
<td>2.847</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][A]</td>
<td>n592_s26/CIN</td>
</tr>
<tr>
<td>208.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td style=" background: #97FFFF;">n592_s26/COUT</td>
</tr>
<tr>
<td>208.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][B]</td>
<td>n592_s27/CIN</td>
</tr>
<tr>
<td>208.206</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">n592_s27/COUT</td>
</tr>
<tr>
<td>208.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][A]</td>
<td>n592_s28/CIN</td>
</tr>
<tr>
<td>208.241</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][A]</td>
<td style=" background: #97FFFF;">n592_s28/COUT</td>
</tr>
<tr>
<td>208.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][B]</td>
<td>n592_s29/CIN</td>
</tr>
<tr>
<td>208.276</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][B]</td>
<td style=" background: #97FFFF;">n592_s29/COUT</td>
</tr>
<tr>
<td>208.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][A]</td>
<td>n592_s30/CIN</td>
</tr>
<tr>
<td>208.311</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][A]</td>
<td style=" background: #97FFFF;">n592_s30/COUT</td>
</tr>
<tr>
<td>208.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][B]</td>
<td>n592_s31/CIN</td>
</tr>
<tr>
<td>208.346</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][B]</td>
<td style=" background: #97FFFF;">n592_s31/COUT</td>
</tr>
<tr>
<td>208.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][A]</td>
<td>n592_s32/CIN</td>
</tr>
<tr>
<td>208.382</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][A]</td>
<td style=" background: #97FFFF;">n592_s32/COUT</td>
</tr>
<tr>
<td>208.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][B]</td>
<td>n592_s33/CIN</td>
</tr>
<tr>
<td>208.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][B]</td>
<td style=" background: #97FFFF;">n592_s33/COUT</td>
</tr>
<tr>
<td>208.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td>n592_s34/CIN</td>
</tr>
<tr>
<td>208.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td style=" background: #97FFFF;">n592_s34/COUT</td>
</tr>
<tr>
<td>209.340</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][A]</td>
<td>n607_s0/I3</td>
</tr>
<tr>
<td>209.793</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C29[0][A]</td>
<td style=" background: #97FFFF;">n607_s0/F</td>
</tr>
<tr>
<td>210.739</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[3][A]</td>
<td>data_out_controlled_7_s2/I2</td>
</tr>
<tr>
<td>211.256</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R33C23[3][A]</td>
<td style=" background: #97FFFF;">data_out_controlled_7_s2/F</td>
</tr>
<tr>
<td>213.783</td>
<td>2.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][B]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C17[1][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.287, 14.746%; route: 7.208, 82.595%; tC2Q: 0.232, 2.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>213.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td>cnt_ver_3_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R35C27[1][A]</td>
<td style=" font-weight:bold;">cnt_ver_3_s0/Q</td>
</tr>
<tr>
<td>208.135</td>
<td>2.847</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][A]</td>
<td>n592_s26/CIN</td>
</tr>
<tr>
<td>208.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td style=" background: #97FFFF;">n592_s26/COUT</td>
</tr>
<tr>
<td>208.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][B]</td>
<td>n592_s27/CIN</td>
</tr>
<tr>
<td>208.206</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">n592_s27/COUT</td>
</tr>
<tr>
<td>208.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][A]</td>
<td>n592_s28/CIN</td>
</tr>
<tr>
<td>208.241</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][A]</td>
<td style=" background: #97FFFF;">n592_s28/COUT</td>
</tr>
<tr>
<td>208.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][B]</td>
<td>n592_s29/CIN</td>
</tr>
<tr>
<td>208.276</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][B]</td>
<td style=" background: #97FFFF;">n592_s29/COUT</td>
</tr>
<tr>
<td>208.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][A]</td>
<td>n592_s30/CIN</td>
</tr>
<tr>
<td>208.311</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][A]</td>
<td style=" background: #97FFFF;">n592_s30/COUT</td>
</tr>
<tr>
<td>208.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][B]</td>
<td>n592_s31/CIN</td>
</tr>
<tr>
<td>208.346</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][B]</td>
<td style=" background: #97FFFF;">n592_s31/COUT</td>
</tr>
<tr>
<td>208.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][A]</td>
<td>n592_s32/CIN</td>
</tr>
<tr>
<td>208.382</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][A]</td>
<td style=" background: #97FFFF;">n592_s32/COUT</td>
</tr>
<tr>
<td>208.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][B]</td>
<td>n592_s33/CIN</td>
</tr>
<tr>
<td>208.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][B]</td>
<td style=" background: #97FFFF;">n592_s33/COUT</td>
</tr>
<tr>
<td>208.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td>n592_s34/CIN</td>
</tr>
<tr>
<td>208.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td style=" background: #97FFFF;">n592_s34/COUT</td>
</tr>
<tr>
<td>209.340</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][A]</td>
<td>n607_s0/I3</td>
</tr>
<tr>
<td>209.793</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C29[0][A]</td>
<td style=" background: #97FFFF;">n607_s0/F</td>
</tr>
<tr>
<td>211.247</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][B]</td>
<td>data_out_controlled_4_s2/I2</td>
</tr>
<tr>
<td>211.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R34C22[1][B]</td>
<td style=" background: #97FFFF;">data_out_controlled_4_s2/F</td>
</tr>
<tr>
<td>213.754</td>
<td>2.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.141, 13.116%; route: 7.325, 84.217%; tC2Q: 0.232, 2.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>213.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td>cnt_ver_3_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R35C27[1][A]</td>
<td style=" font-weight:bold;">cnt_ver_3_s0/Q</td>
</tr>
<tr>
<td>208.135</td>
<td>2.847</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][A]</td>
<td>n592_s26/CIN</td>
</tr>
<tr>
<td>208.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td style=" background: #97FFFF;">n592_s26/COUT</td>
</tr>
<tr>
<td>208.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][B]</td>
<td>n592_s27/CIN</td>
</tr>
<tr>
<td>208.206</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">n592_s27/COUT</td>
</tr>
<tr>
<td>208.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][A]</td>
<td>n592_s28/CIN</td>
</tr>
<tr>
<td>208.241</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][A]</td>
<td style=" background: #97FFFF;">n592_s28/COUT</td>
</tr>
<tr>
<td>208.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][B]</td>
<td>n592_s29/CIN</td>
</tr>
<tr>
<td>208.276</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][B]</td>
<td style=" background: #97FFFF;">n592_s29/COUT</td>
</tr>
<tr>
<td>208.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][A]</td>
<td>n592_s30/CIN</td>
</tr>
<tr>
<td>208.311</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][A]</td>
<td style=" background: #97FFFF;">n592_s30/COUT</td>
</tr>
<tr>
<td>208.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][B]</td>
<td>n592_s31/CIN</td>
</tr>
<tr>
<td>208.346</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][B]</td>
<td style=" background: #97FFFF;">n592_s31/COUT</td>
</tr>
<tr>
<td>208.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][A]</td>
<td>n592_s32/CIN</td>
</tr>
<tr>
<td>208.382</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][A]</td>
<td style=" background: #97FFFF;">n592_s32/COUT</td>
</tr>
<tr>
<td>208.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][B]</td>
<td>n592_s33/CIN</td>
</tr>
<tr>
<td>208.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][B]</td>
<td style=" background: #97FFFF;">n592_s33/COUT</td>
</tr>
<tr>
<td>208.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td>n592_s34/CIN</td>
</tr>
<tr>
<td>208.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td style=" background: #97FFFF;">n592_s34/COUT</td>
</tr>
<tr>
<td>209.340</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][A]</td>
<td>n607_s0/I3</td>
</tr>
<tr>
<td>209.793</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C29[0][A]</td>
<td style=" background: #97FFFF;">n607_s0/F</td>
</tr>
<tr>
<td>211.247</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>data_out_controlled_2_s2/I2</td>
</tr>
<tr>
<td>211.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R34C22[0][A]</td>
<td style=" background: #97FFFF;">data_out_controlled_2_s2/F</td>
</tr>
<tr>
<td>213.754</td>
<td>2.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.141, 13.116%; route: 7.325, 84.216%; tC2Q: 0.232, 2.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>213.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td>cnt_ver_3_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R35C27[1][A]</td>
<td style=" font-weight:bold;">cnt_ver_3_s0/Q</td>
</tr>
<tr>
<td>208.135</td>
<td>2.847</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][A]</td>
<td>n592_s26/CIN</td>
</tr>
<tr>
<td>208.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td style=" background: #97FFFF;">n592_s26/COUT</td>
</tr>
<tr>
<td>208.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][B]</td>
<td>n592_s27/CIN</td>
</tr>
<tr>
<td>208.206</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">n592_s27/COUT</td>
</tr>
<tr>
<td>208.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][A]</td>
<td>n592_s28/CIN</td>
</tr>
<tr>
<td>208.241</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][A]</td>
<td style=" background: #97FFFF;">n592_s28/COUT</td>
</tr>
<tr>
<td>208.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][B]</td>
<td>n592_s29/CIN</td>
</tr>
<tr>
<td>208.276</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][B]</td>
<td style=" background: #97FFFF;">n592_s29/COUT</td>
</tr>
<tr>
<td>208.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][A]</td>
<td>n592_s30/CIN</td>
</tr>
<tr>
<td>208.311</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][A]</td>
<td style=" background: #97FFFF;">n592_s30/COUT</td>
</tr>
<tr>
<td>208.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][B]</td>
<td>n592_s31/CIN</td>
</tr>
<tr>
<td>208.346</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][B]</td>
<td style=" background: #97FFFF;">n592_s31/COUT</td>
</tr>
<tr>
<td>208.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][A]</td>
<td>n592_s32/CIN</td>
</tr>
<tr>
<td>208.382</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][A]</td>
<td style=" background: #97FFFF;">n592_s32/COUT</td>
</tr>
<tr>
<td>208.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][B]</td>
<td>n592_s33/CIN</td>
</tr>
<tr>
<td>208.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][B]</td>
<td style=" background: #97FFFF;">n592_s33/COUT</td>
</tr>
<tr>
<td>208.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td>n592_s34/CIN</td>
</tr>
<tr>
<td>208.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td style=" background: #97FFFF;">n592_s34/COUT</td>
</tr>
<tr>
<td>209.340</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][A]</td>
<td>n607_s0/I3</td>
</tr>
<tr>
<td>209.793</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C29[0][A]</td>
<td style=" background: #97FFFF;">n607_s0/F</td>
</tr>
<tr>
<td>211.247</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][A]</td>
<td>data_out_controlled_0_s2/I2</td>
</tr>
<tr>
<td>211.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R34C22[1][A]</td>
<td style=" background: #97FFFF;">data_out_controlled_0_s2/F</td>
</tr>
<tr>
<td>213.750</td>
<td>2.132</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[0][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C20[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.141, 13.122%; route: 7.321, 84.209%; tC2Q: 0.232, 2.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.829</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>213.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td>cnt_ver_3_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R35C27[1][A]</td>
<td style=" font-weight:bold;">cnt_ver_3_s0/Q</td>
</tr>
<tr>
<td>208.135</td>
<td>2.847</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][A]</td>
<td>n592_s26/CIN</td>
</tr>
<tr>
<td>208.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td style=" background: #97FFFF;">n592_s26/COUT</td>
</tr>
<tr>
<td>208.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][B]</td>
<td>n592_s27/CIN</td>
</tr>
<tr>
<td>208.206</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">n592_s27/COUT</td>
</tr>
<tr>
<td>208.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][A]</td>
<td>n592_s28/CIN</td>
</tr>
<tr>
<td>208.241</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][A]</td>
<td style=" background: #97FFFF;">n592_s28/COUT</td>
</tr>
<tr>
<td>208.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][B]</td>
<td>n592_s29/CIN</td>
</tr>
<tr>
<td>208.276</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][B]</td>
<td style=" background: #97FFFF;">n592_s29/COUT</td>
</tr>
<tr>
<td>208.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][A]</td>
<td>n592_s30/CIN</td>
</tr>
<tr>
<td>208.311</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][A]</td>
<td style=" background: #97FFFF;">n592_s30/COUT</td>
</tr>
<tr>
<td>208.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][B]</td>
<td>n592_s31/CIN</td>
</tr>
<tr>
<td>208.346</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][B]</td>
<td style=" background: #97FFFF;">n592_s31/COUT</td>
</tr>
<tr>
<td>208.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][A]</td>
<td>n592_s32/CIN</td>
</tr>
<tr>
<td>208.382</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][A]</td>
<td style=" background: #97FFFF;">n592_s32/COUT</td>
</tr>
<tr>
<td>208.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][B]</td>
<td>n592_s33/CIN</td>
</tr>
<tr>
<td>208.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][B]</td>
<td style=" background: #97FFFF;">n592_s33/COUT</td>
</tr>
<tr>
<td>208.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td>n592_s34/CIN</td>
</tr>
<tr>
<td>208.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td style=" background: #97FFFF;">n592_s34/COUT</td>
</tr>
<tr>
<td>209.340</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][A]</td>
<td>n607_s0/I3</td>
</tr>
<tr>
<td>209.793</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C29[0][A]</td>
<td style=" background: #97FFFF;">n607_s0/F</td>
</tr>
<tr>
<td>210.987</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22[3][B]</td>
<td>data_out_controlled_1_s2/I2</td>
</tr>
<tr>
<td>211.359</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R33C22[3][B]</td>
<td style=" background: #97FFFF;">data_out_controlled_1_s2/F</td>
</tr>
<tr>
<td>213.686</td>
<td>2.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.141, 13.219%; route: 7.257, 84.092%; tC2Q: 0.232, 2.688%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.828</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>213.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td>cnt_ver_3_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R35C27[1][A]</td>
<td style=" font-weight:bold;">cnt_ver_3_s0/Q</td>
</tr>
<tr>
<td>208.135</td>
<td>2.847</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][A]</td>
<td>n592_s26/CIN</td>
</tr>
<tr>
<td>208.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td style=" background: #97FFFF;">n592_s26/COUT</td>
</tr>
<tr>
<td>208.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][B]</td>
<td>n592_s27/CIN</td>
</tr>
<tr>
<td>208.206</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">n592_s27/COUT</td>
</tr>
<tr>
<td>208.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][A]</td>
<td>n592_s28/CIN</td>
</tr>
<tr>
<td>208.241</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][A]</td>
<td style=" background: #97FFFF;">n592_s28/COUT</td>
</tr>
<tr>
<td>208.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][B]</td>
<td>n592_s29/CIN</td>
</tr>
<tr>
<td>208.276</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][B]</td>
<td style=" background: #97FFFF;">n592_s29/COUT</td>
</tr>
<tr>
<td>208.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][A]</td>
<td>n592_s30/CIN</td>
</tr>
<tr>
<td>208.311</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][A]</td>
<td style=" background: #97FFFF;">n592_s30/COUT</td>
</tr>
<tr>
<td>208.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][B]</td>
<td>n592_s31/CIN</td>
</tr>
<tr>
<td>208.346</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][B]</td>
<td style=" background: #97FFFF;">n592_s31/COUT</td>
</tr>
<tr>
<td>208.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][A]</td>
<td>n592_s32/CIN</td>
</tr>
<tr>
<td>208.382</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][A]</td>
<td style=" background: #97FFFF;">n592_s32/COUT</td>
</tr>
<tr>
<td>208.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][B]</td>
<td>n592_s33/CIN</td>
</tr>
<tr>
<td>208.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][B]</td>
<td style=" background: #97FFFF;">n592_s33/COUT</td>
</tr>
<tr>
<td>208.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td>n592_s34/CIN</td>
</tr>
<tr>
<td>208.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td style=" background: #97FFFF;">n592_s34/COUT</td>
</tr>
<tr>
<td>209.340</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][A]</td>
<td>n607_s0/I3</td>
</tr>
<tr>
<td>209.793</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C29[0][A]</td>
<td style=" background: #97FFFF;">n607_s0/F</td>
</tr>
<tr>
<td>210.739</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[3][B]</td>
<td>data_out_controlled_5_s2/I2</td>
</tr>
<tr>
<td>211.256</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R33C23[3][B]</td>
<td style=" background: #97FFFF;">data_out_controlled_5_s2/F</td>
</tr>
<tr>
<td>213.686</td>
<td>2.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.287, 14.913%; route: 7.110, 82.399%; tC2Q: 0.232, 2.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>213.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td>cnt_ver_3_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R35C27[1][A]</td>
<td style=" font-weight:bold;">cnt_ver_3_s0/Q</td>
</tr>
<tr>
<td>208.135</td>
<td>2.847</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][A]</td>
<td>n592_s26/CIN</td>
</tr>
<tr>
<td>208.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td style=" background: #97FFFF;">n592_s26/COUT</td>
</tr>
<tr>
<td>208.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][B]</td>
<td>n592_s27/CIN</td>
</tr>
<tr>
<td>208.206</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">n592_s27/COUT</td>
</tr>
<tr>
<td>208.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][A]</td>
<td>n592_s28/CIN</td>
</tr>
<tr>
<td>208.241</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][A]</td>
<td style=" background: #97FFFF;">n592_s28/COUT</td>
</tr>
<tr>
<td>208.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][B]</td>
<td>n592_s29/CIN</td>
</tr>
<tr>
<td>208.276</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][B]</td>
<td style=" background: #97FFFF;">n592_s29/COUT</td>
</tr>
<tr>
<td>208.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][A]</td>
<td>n592_s30/CIN</td>
</tr>
<tr>
<td>208.311</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][A]</td>
<td style=" background: #97FFFF;">n592_s30/COUT</td>
</tr>
<tr>
<td>208.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][B]</td>
<td>n592_s31/CIN</td>
</tr>
<tr>
<td>208.346</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][B]</td>
<td style=" background: #97FFFF;">n592_s31/COUT</td>
</tr>
<tr>
<td>208.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][A]</td>
<td>n592_s32/CIN</td>
</tr>
<tr>
<td>208.382</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][A]</td>
<td style=" background: #97FFFF;">n592_s32/COUT</td>
</tr>
<tr>
<td>208.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][B]</td>
<td>n592_s33/CIN</td>
</tr>
<tr>
<td>208.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][B]</td>
<td style=" background: #97FFFF;">n592_s33/COUT</td>
</tr>
<tr>
<td>208.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td>n592_s34/CIN</td>
</tr>
<tr>
<td>208.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td style=" background: #97FFFF;">n592_s34/COUT</td>
</tr>
<tr>
<td>209.340</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][A]</td>
<td>n607_s0/I3</td>
</tr>
<tr>
<td>209.793</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C29[0][A]</td>
<td style=" background: #97FFFF;">n607_s0/F</td>
</tr>
<tr>
<td>210.987</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22[3][A]</td>
<td>data_out_controlled_6_s2/I2</td>
</tr>
<tr>
<td>211.359</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R33C22[3][A]</td>
<td style=" background: #97FFFF;">data_out_controlled_6_s2/F</td>
</tr>
<tr>
<td>213.682</td>
<td>2.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.141, 13.226%; route: 7.253, 84.085%; tC2Q: 0.232, 2.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>213.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td>cnt_ver_3_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R35C27[1][A]</td>
<td style=" font-weight:bold;">cnt_ver_3_s0/Q</td>
</tr>
<tr>
<td>208.135</td>
<td>2.847</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][A]</td>
<td>n592_s26/CIN</td>
</tr>
<tr>
<td>208.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td style=" background: #97FFFF;">n592_s26/COUT</td>
</tr>
<tr>
<td>208.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][B]</td>
<td>n592_s27/CIN</td>
</tr>
<tr>
<td>208.206</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">n592_s27/COUT</td>
</tr>
<tr>
<td>208.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][A]</td>
<td>n592_s28/CIN</td>
</tr>
<tr>
<td>208.241</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][A]</td>
<td style=" background: #97FFFF;">n592_s28/COUT</td>
</tr>
<tr>
<td>208.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][B]</td>
<td>n592_s29/CIN</td>
</tr>
<tr>
<td>208.276</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][B]</td>
<td style=" background: #97FFFF;">n592_s29/COUT</td>
</tr>
<tr>
<td>208.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][A]</td>
<td>n592_s30/CIN</td>
</tr>
<tr>
<td>208.311</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][A]</td>
<td style=" background: #97FFFF;">n592_s30/COUT</td>
</tr>
<tr>
<td>208.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][B]</td>
<td>n592_s31/CIN</td>
</tr>
<tr>
<td>208.346</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][B]</td>
<td style=" background: #97FFFF;">n592_s31/COUT</td>
</tr>
<tr>
<td>208.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][A]</td>
<td>n592_s32/CIN</td>
</tr>
<tr>
<td>208.382</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][A]</td>
<td style=" background: #97FFFF;">n592_s32/COUT</td>
</tr>
<tr>
<td>208.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][B]</td>
<td>n592_s33/CIN</td>
</tr>
<tr>
<td>208.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][B]</td>
<td style=" background: #97FFFF;">n592_s33/COUT</td>
</tr>
<tr>
<td>208.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td>n592_s34/CIN</td>
</tr>
<tr>
<td>208.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td style=" background: #97FFFF;">n592_s34/COUT</td>
</tr>
<tr>
<td>209.340</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][A]</td>
<td>n607_s0/I3</td>
</tr>
<tr>
<td>209.793</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C29[0][A]</td>
<td style=" background: #97FFFF;">n607_s0/F</td>
</tr>
<tr>
<td>211.247</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[0][B]</td>
<td>data_out_controlled_3_s2/I2</td>
</tr>
<tr>
<td>211.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R34C22[0][B]</td>
<td style=" background: #97FFFF;">data_out_controlled_3_s2/F</td>
</tr>
<tr>
<td>213.672</td>
<td>2.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[1][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[1][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C18[1][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.141, 13.241%; route: 7.243, 84.066%; tC2Q: 0.232, 2.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>213.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td>cnt_ver_3_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R35C27[1][A]</td>
<td style=" font-weight:bold;">cnt_ver_3_s0/Q</td>
</tr>
<tr>
<td>208.135</td>
<td>2.847</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][A]</td>
<td>n592_s26/CIN</td>
</tr>
<tr>
<td>208.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td style=" background: #97FFFF;">n592_s26/COUT</td>
</tr>
<tr>
<td>208.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][B]</td>
<td>n592_s27/CIN</td>
</tr>
<tr>
<td>208.206</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">n592_s27/COUT</td>
</tr>
<tr>
<td>208.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][A]</td>
<td>n592_s28/CIN</td>
</tr>
<tr>
<td>208.241</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][A]</td>
<td style=" background: #97FFFF;">n592_s28/COUT</td>
</tr>
<tr>
<td>208.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][B]</td>
<td>n592_s29/CIN</td>
</tr>
<tr>
<td>208.276</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][B]</td>
<td style=" background: #97FFFF;">n592_s29/COUT</td>
</tr>
<tr>
<td>208.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][A]</td>
<td>n592_s30/CIN</td>
</tr>
<tr>
<td>208.311</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][A]</td>
<td style=" background: #97FFFF;">n592_s30/COUT</td>
</tr>
<tr>
<td>208.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][B]</td>
<td>n592_s31/CIN</td>
</tr>
<tr>
<td>208.346</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][B]</td>
<td style=" background: #97FFFF;">n592_s31/COUT</td>
</tr>
<tr>
<td>208.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][A]</td>
<td>n592_s32/CIN</td>
</tr>
<tr>
<td>208.382</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][A]</td>
<td style=" background: #97FFFF;">n592_s32/COUT</td>
</tr>
<tr>
<td>208.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][B]</td>
<td>n592_s33/CIN</td>
</tr>
<tr>
<td>208.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][B]</td>
<td style=" background: #97FFFF;">n592_s33/COUT</td>
</tr>
<tr>
<td>208.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td>n592_s34/CIN</td>
</tr>
<tr>
<td>208.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td style=" background: #97FFFF;">n592_s34/COUT</td>
</tr>
<tr>
<td>209.340</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][A]</td>
<td>n607_s0/I3</td>
</tr>
<tr>
<td>209.793</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C29[0][A]</td>
<td style=" background: #97FFFF;">n607_s0/F</td>
</tr>
<tr>
<td>210.987</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22[3][B]</td>
<td>data_out_controlled_1_s2/I2</td>
</tr>
<tr>
<td>211.359</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R33C22[3][B]</td>
<td style=" background: #97FFFF;">data_out_controlled_1_s2/F</td>
</tr>
<tr>
<td>213.328</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.141, 13.791%; route: 6.899, 83.404%; tC2Q: 0.232, 2.805%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>213.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td>cnt_ver_3_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R35C27[1][A]</td>
<td style=" font-weight:bold;">cnt_ver_3_s0/Q</td>
</tr>
<tr>
<td>208.135</td>
<td>2.847</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][A]</td>
<td>n592_s26/CIN</td>
</tr>
<tr>
<td>208.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td style=" background: #97FFFF;">n592_s26/COUT</td>
</tr>
<tr>
<td>208.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][B]</td>
<td>n592_s27/CIN</td>
</tr>
<tr>
<td>208.206</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">n592_s27/COUT</td>
</tr>
<tr>
<td>208.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][A]</td>
<td>n592_s28/CIN</td>
</tr>
<tr>
<td>208.241</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][A]</td>
<td style=" background: #97FFFF;">n592_s28/COUT</td>
</tr>
<tr>
<td>208.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][B]</td>
<td>n592_s29/CIN</td>
</tr>
<tr>
<td>208.276</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][B]</td>
<td style=" background: #97FFFF;">n592_s29/COUT</td>
</tr>
<tr>
<td>208.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][A]</td>
<td>n592_s30/CIN</td>
</tr>
<tr>
<td>208.311</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][A]</td>
<td style=" background: #97FFFF;">n592_s30/COUT</td>
</tr>
<tr>
<td>208.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][B]</td>
<td>n592_s31/CIN</td>
</tr>
<tr>
<td>208.346</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][B]</td>
<td style=" background: #97FFFF;">n592_s31/COUT</td>
</tr>
<tr>
<td>208.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][A]</td>
<td>n592_s32/CIN</td>
</tr>
<tr>
<td>208.382</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][A]</td>
<td style=" background: #97FFFF;">n592_s32/COUT</td>
</tr>
<tr>
<td>208.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][B]</td>
<td>n592_s33/CIN</td>
</tr>
<tr>
<td>208.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][B]</td>
<td style=" background: #97FFFF;">n592_s33/COUT</td>
</tr>
<tr>
<td>208.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td>n592_s34/CIN</td>
</tr>
<tr>
<td>208.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td style=" background: #97FFFF;">n592_s34/COUT</td>
</tr>
<tr>
<td>209.340</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][A]</td>
<td>n607_s0/I3</td>
</tr>
<tr>
<td>209.793</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C29[0][A]</td>
<td style=" background: #97FFFF;">n607_s0/F</td>
</tr>
<tr>
<td>211.247</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][A]</td>
<td>data_out_controlled_0_s2/I2</td>
</tr>
<tr>
<td>211.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R34C22[1][A]</td>
<td style=" background: #97FFFF;">data_out_controlled_0_s2/F</td>
</tr>
<tr>
<td>213.324</td>
<td>1.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[1][B]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17[1][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C17[1][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.141, 13.798%; route: 6.895, 83.396%; tC2Q: 0.232, 2.806%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>213.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td>cnt_ver_3_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R35C27[1][A]</td>
<td style=" font-weight:bold;">cnt_ver_3_s0/Q</td>
</tr>
<tr>
<td>208.135</td>
<td>2.847</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][A]</td>
<td>n592_s26/CIN</td>
</tr>
<tr>
<td>208.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td style=" background: #97FFFF;">n592_s26/COUT</td>
</tr>
<tr>
<td>208.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][B]</td>
<td>n592_s27/CIN</td>
</tr>
<tr>
<td>208.206</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">n592_s27/COUT</td>
</tr>
<tr>
<td>208.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][A]</td>
<td>n592_s28/CIN</td>
</tr>
<tr>
<td>208.241</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][A]</td>
<td style=" background: #97FFFF;">n592_s28/COUT</td>
</tr>
<tr>
<td>208.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][B]</td>
<td>n592_s29/CIN</td>
</tr>
<tr>
<td>208.276</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][B]</td>
<td style=" background: #97FFFF;">n592_s29/COUT</td>
</tr>
<tr>
<td>208.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][A]</td>
<td>n592_s30/CIN</td>
</tr>
<tr>
<td>208.311</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][A]</td>
<td style=" background: #97FFFF;">n592_s30/COUT</td>
</tr>
<tr>
<td>208.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][B]</td>
<td>n592_s31/CIN</td>
</tr>
<tr>
<td>208.346</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][B]</td>
<td style=" background: #97FFFF;">n592_s31/COUT</td>
</tr>
<tr>
<td>208.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][A]</td>
<td>n592_s32/CIN</td>
</tr>
<tr>
<td>208.382</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][A]</td>
<td style=" background: #97FFFF;">n592_s32/COUT</td>
</tr>
<tr>
<td>208.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][B]</td>
<td>n592_s33/CIN</td>
</tr>
<tr>
<td>208.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][B]</td>
<td style=" background: #97FFFF;">n592_s33/COUT</td>
</tr>
<tr>
<td>208.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td>n592_s34/CIN</td>
</tr>
<tr>
<td>208.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td style=" background: #97FFFF;">n592_s34/COUT</td>
</tr>
<tr>
<td>209.340</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][A]</td>
<td>n607_s0/I3</td>
</tr>
<tr>
<td>209.793</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C29[0][A]</td>
<td style=" background: #97FFFF;">n607_s0/F</td>
</tr>
<tr>
<td>211.247</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>data_out_controlled_2_s2/I2</td>
</tr>
<tr>
<td>211.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R34C22[0][A]</td>
<td style=" background: #97FFFF;">data_out_controlled_2_s2/F</td>
</tr>
<tr>
<td>213.291</td>
<td>1.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[1][B]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[1][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C18[1][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.141, 13.854%; route: 6.862, 83.329%; tC2Q: 0.232, 2.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>213.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td>cnt_ver_3_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R35C27[1][A]</td>
<td style=" font-weight:bold;">cnt_ver_3_s0/Q</td>
</tr>
<tr>
<td>208.135</td>
<td>2.847</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][A]</td>
<td>n592_s26/CIN</td>
</tr>
<tr>
<td>208.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td style=" background: #97FFFF;">n592_s26/COUT</td>
</tr>
<tr>
<td>208.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][B]</td>
<td>n592_s27/CIN</td>
</tr>
<tr>
<td>208.206</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">n592_s27/COUT</td>
</tr>
<tr>
<td>208.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][A]</td>
<td>n592_s28/CIN</td>
</tr>
<tr>
<td>208.241</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][A]</td>
<td style=" background: #97FFFF;">n592_s28/COUT</td>
</tr>
<tr>
<td>208.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][B]</td>
<td>n592_s29/CIN</td>
</tr>
<tr>
<td>208.276</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][B]</td>
<td style=" background: #97FFFF;">n592_s29/COUT</td>
</tr>
<tr>
<td>208.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][A]</td>
<td>n592_s30/CIN</td>
</tr>
<tr>
<td>208.311</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][A]</td>
<td style=" background: #97FFFF;">n592_s30/COUT</td>
</tr>
<tr>
<td>208.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][B]</td>
<td>n592_s31/CIN</td>
</tr>
<tr>
<td>208.346</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][B]</td>
<td style=" background: #97FFFF;">n592_s31/COUT</td>
</tr>
<tr>
<td>208.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][A]</td>
<td>n592_s32/CIN</td>
</tr>
<tr>
<td>208.382</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][A]</td>
<td style=" background: #97FFFF;">n592_s32/COUT</td>
</tr>
<tr>
<td>208.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][B]</td>
<td>n592_s33/CIN</td>
</tr>
<tr>
<td>208.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][B]</td>
<td style=" background: #97FFFF;">n592_s33/COUT</td>
</tr>
<tr>
<td>208.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td>n592_s34/CIN</td>
</tr>
<tr>
<td>208.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td style=" background: #97FFFF;">n592_s34/COUT</td>
</tr>
<tr>
<td>209.340</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][A]</td>
<td>n607_s0/I3</td>
</tr>
<tr>
<td>209.793</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C29[0][A]</td>
<td style=" background: #97FFFF;">n607_s0/F</td>
</tr>
<tr>
<td>210.987</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22[3][A]</td>
<td>data_out_controlled_6_s2/I2</td>
</tr>
<tr>
<td>211.359</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R33C22[3][A]</td>
<td style=" background: #97FFFF;">data_out_controlled_6_s2/F</td>
</tr>
<tr>
<td>213.158</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[1][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[1][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C17[1][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.141, 14.081%; route: 6.729, 83.055%; tC2Q: 0.232, 2.864%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.244</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>213.102</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td>cnt_ver_3_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R35C27[1][A]</td>
<td style=" font-weight:bold;">cnt_ver_3_s0/Q</td>
</tr>
<tr>
<td>208.135</td>
<td>2.847</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][A]</td>
<td>n592_s26/CIN</td>
</tr>
<tr>
<td>208.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td style=" background: #97FFFF;">n592_s26/COUT</td>
</tr>
<tr>
<td>208.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][B]</td>
<td>n592_s27/CIN</td>
</tr>
<tr>
<td>208.206</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">n592_s27/COUT</td>
</tr>
<tr>
<td>208.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][A]</td>
<td>n592_s28/CIN</td>
</tr>
<tr>
<td>208.241</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][A]</td>
<td style=" background: #97FFFF;">n592_s28/COUT</td>
</tr>
<tr>
<td>208.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][B]</td>
<td>n592_s29/CIN</td>
</tr>
<tr>
<td>208.276</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][B]</td>
<td style=" background: #97FFFF;">n592_s29/COUT</td>
</tr>
<tr>
<td>208.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][A]</td>
<td>n592_s30/CIN</td>
</tr>
<tr>
<td>208.311</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][A]</td>
<td style=" background: #97FFFF;">n592_s30/COUT</td>
</tr>
<tr>
<td>208.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][B]</td>
<td>n592_s31/CIN</td>
</tr>
<tr>
<td>208.346</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][B]</td>
<td style=" background: #97FFFF;">n592_s31/COUT</td>
</tr>
<tr>
<td>208.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][A]</td>
<td>n592_s32/CIN</td>
</tr>
<tr>
<td>208.382</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][A]</td>
<td style=" background: #97FFFF;">n592_s32/COUT</td>
</tr>
<tr>
<td>208.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][B]</td>
<td>n592_s33/CIN</td>
</tr>
<tr>
<td>208.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][B]</td>
<td style=" background: #97FFFF;">n592_s33/COUT</td>
</tr>
<tr>
<td>208.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td>n592_s34/CIN</td>
</tr>
<tr>
<td>208.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td style=" background: #97FFFF;">n592_s34/COUT</td>
</tr>
<tr>
<td>209.340</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][A]</td>
<td>n607_s0/I3</td>
</tr>
<tr>
<td>209.793</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C29[0][A]</td>
<td style=" background: #97FFFF;">n607_s0/F</td>
</tr>
<tr>
<td>211.247</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[0][B]</td>
<td>data_out_controlled_3_s2/I2</td>
</tr>
<tr>
<td>211.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R34C22[0][B]</td>
<td style=" background: #97FFFF;">data_out_controlled_3_s2/F</td>
</tr>
<tr>
<td>213.102</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.141, 14.180%; route: 6.672, 82.936%; tC2Q: 0.232, 2.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>213.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td>cnt_ver_3_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R35C27[1][A]</td>
<td style=" font-weight:bold;">cnt_ver_3_s0/Q</td>
</tr>
<tr>
<td>208.135</td>
<td>2.847</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][A]</td>
<td>n592_s26/CIN</td>
</tr>
<tr>
<td>208.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td style=" background: #97FFFF;">n592_s26/COUT</td>
</tr>
<tr>
<td>208.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][B]</td>
<td>n592_s27/CIN</td>
</tr>
<tr>
<td>208.206</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">n592_s27/COUT</td>
</tr>
<tr>
<td>208.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][A]</td>
<td>n592_s28/CIN</td>
</tr>
<tr>
<td>208.241</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][A]</td>
<td style=" background: #97FFFF;">n592_s28/COUT</td>
</tr>
<tr>
<td>208.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][B]</td>
<td>n592_s29/CIN</td>
</tr>
<tr>
<td>208.276</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][B]</td>
<td style=" background: #97FFFF;">n592_s29/COUT</td>
</tr>
<tr>
<td>208.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][A]</td>
<td>n592_s30/CIN</td>
</tr>
<tr>
<td>208.311</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][A]</td>
<td style=" background: #97FFFF;">n592_s30/COUT</td>
</tr>
<tr>
<td>208.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][B]</td>
<td>n592_s31/CIN</td>
</tr>
<tr>
<td>208.346</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][B]</td>
<td style=" background: #97FFFF;">n592_s31/COUT</td>
</tr>
<tr>
<td>208.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][A]</td>
<td>n592_s32/CIN</td>
</tr>
<tr>
<td>208.382</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][A]</td>
<td style=" background: #97FFFF;">n592_s32/COUT</td>
</tr>
<tr>
<td>208.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][B]</td>
<td>n592_s33/CIN</td>
</tr>
<tr>
<td>208.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][B]</td>
<td style=" background: #97FFFF;">n592_s33/COUT</td>
</tr>
<tr>
<td>208.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td>n592_s34/CIN</td>
</tr>
<tr>
<td>208.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td style=" background: #97FFFF;">n592_s34/COUT</td>
</tr>
<tr>
<td>209.340</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][A]</td>
<td>n607_s0/I3</td>
</tr>
<tr>
<td>209.793</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C29[0][A]</td>
<td style=" background: #97FFFF;">n607_s0/F</td>
</tr>
<tr>
<td>210.739</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[3][A]</td>
<td>data_out_controlled_7_s2/I2</td>
</tr>
<tr>
<td>211.256</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R33C23[3][A]</td>
<td style=" background: #97FFFF;">data_out_controlled_7_s2/F</td>
</tr>
<tr>
<td>213.049</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C18[2][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[2][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C18[2][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.287, 16.100%; route: 6.474, 80.997%; tC2Q: 0.232, 2.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>212.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td>cnt_ver_3_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R35C27[1][A]</td>
<td style=" font-weight:bold;">cnt_ver_3_s0/Q</td>
</tr>
<tr>
<td>208.135</td>
<td>2.847</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][A]</td>
<td>n592_s26/CIN</td>
</tr>
<tr>
<td>208.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td style=" background: #97FFFF;">n592_s26/COUT</td>
</tr>
<tr>
<td>208.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][B]</td>
<td>n592_s27/CIN</td>
</tr>
<tr>
<td>208.206</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">n592_s27/COUT</td>
</tr>
<tr>
<td>208.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][A]</td>
<td>n592_s28/CIN</td>
</tr>
<tr>
<td>208.241</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][A]</td>
<td style=" background: #97FFFF;">n592_s28/COUT</td>
</tr>
<tr>
<td>208.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][B]</td>
<td>n592_s29/CIN</td>
</tr>
<tr>
<td>208.276</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][B]</td>
<td style=" background: #97FFFF;">n592_s29/COUT</td>
</tr>
<tr>
<td>208.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][A]</td>
<td>n592_s30/CIN</td>
</tr>
<tr>
<td>208.311</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][A]</td>
<td style=" background: #97FFFF;">n592_s30/COUT</td>
</tr>
<tr>
<td>208.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][B]</td>
<td>n592_s31/CIN</td>
</tr>
<tr>
<td>208.346</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][B]</td>
<td style=" background: #97FFFF;">n592_s31/COUT</td>
</tr>
<tr>
<td>208.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][A]</td>
<td>n592_s32/CIN</td>
</tr>
<tr>
<td>208.382</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][A]</td>
<td style=" background: #97FFFF;">n592_s32/COUT</td>
</tr>
<tr>
<td>208.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][B]</td>
<td>n592_s33/CIN</td>
</tr>
<tr>
<td>208.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][B]</td>
<td style=" background: #97FFFF;">n592_s33/COUT</td>
</tr>
<tr>
<td>208.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td>n592_s34/CIN</td>
</tr>
<tr>
<td>208.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td style=" background: #97FFFF;">n592_s34/COUT</td>
</tr>
<tr>
<td>209.340</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][A]</td>
<td>n607_s0/I3</td>
</tr>
<tr>
<td>209.793</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C29[0][A]</td>
<td style=" background: #97FFFF;">n607_s0/F</td>
</tr>
<tr>
<td>210.987</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22[3][A]</td>
<td>data_out_controlled_6_s2/I2</td>
</tr>
<tr>
<td>211.359</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R33C22[3][A]</td>
<td style=" background: #97FFFF;">data_out_controlled_6_s2/F</td>
</tr>
<tr>
<td>212.915</td>
<td>1.557</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[0][B]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[0][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C22[0][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.141, 14.516%; route: 6.486, 82.532%; tC2Q: 0.232, 2.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.988</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>212.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td>cnt_ver_3_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R35C27[1][A]</td>
<td style=" font-weight:bold;">cnt_ver_3_s0/Q</td>
</tr>
<tr>
<td>208.135</td>
<td>2.847</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][A]</td>
<td>n592_s26/CIN</td>
</tr>
<tr>
<td>208.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td style=" background: #97FFFF;">n592_s26/COUT</td>
</tr>
<tr>
<td>208.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][B]</td>
<td>n592_s27/CIN</td>
</tr>
<tr>
<td>208.206</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">n592_s27/COUT</td>
</tr>
<tr>
<td>208.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][A]</td>
<td>n592_s28/CIN</td>
</tr>
<tr>
<td>208.241</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][A]</td>
<td style=" background: #97FFFF;">n592_s28/COUT</td>
</tr>
<tr>
<td>208.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][B]</td>
<td>n592_s29/CIN</td>
</tr>
<tr>
<td>208.276</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][B]</td>
<td style=" background: #97FFFF;">n592_s29/COUT</td>
</tr>
<tr>
<td>208.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][A]</td>
<td>n592_s30/CIN</td>
</tr>
<tr>
<td>208.311</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][A]</td>
<td style=" background: #97FFFF;">n592_s30/COUT</td>
</tr>
<tr>
<td>208.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][B]</td>
<td>n592_s31/CIN</td>
</tr>
<tr>
<td>208.346</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][B]</td>
<td style=" background: #97FFFF;">n592_s31/COUT</td>
</tr>
<tr>
<td>208.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][A]</td>
<td>n592_s32/CIN</td>
</tr>
<tr>
<td>208.382</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][A]</td>
<td style=" background: #97FFFF;">n592_s32/COUT</td>
</tr>
<tr>
<td>208.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][B]</td>
<td>n592_s33/CIN</td>
</tr>
<tr>
<td>208.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][B]</td>
<td style=" background: #97FFFF;">n592_s33/COUT</td>
</tr>
<tr>
<td>208.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td>n592_s34/CIN</td>
</tr>
<tr>
<td>208.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td style=" background: #97FFFF;">n592_s34/COUT</td>
</tr>
<tr>
<td>209.340</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][A]</td>
<td>n607_s0/I3</td>
</tr>
<tr>
<td>209.793</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C29[0][A]</td>
<td style=" background: #97FFFF;">n607_s0/F</td>
</tr>
<tr>
<td>210.739</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[3][A]</td>
<td>data_out_controlled_7_s2/I2</td>
</tr>
<tr>
<td>211.256</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R33C23[3][A]</td>
<td style=" background: #97FFFF;">data_out_controlled_7_s2/F</td>
</tr>
<tr>
<td>212.845</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.287, 16.522%; route: 6.270, 80.499%; tC2Q: 0.232, 2.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>212.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td>cnt_ver_3_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R35C27[1][A]</td>
<td style=" font-weight:bold;">cnt_ver_3_s0/Q</td>
</tr>
<tr>
<td>208.135</td>
<td>2.847</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][A]</td>
<td>n592_s26/CIN</td>
</tr>
<tr>
<td>208.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td style=" background: #97FFFF;">n592_s26/COUT</td>
</tr>
<tr>
<td>208.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][B]</td>
<td>n592_s27/CIN</td>
</tr>
<tr>
<td>208.206</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">n592_s27/COUT</td>
</tr>
<tr>
<td>208.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][A]</td>
<td>n592_s28/CIN</td>
</tr>
<tr>
<td>208.241</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][A]</td>
<td style=" background: #97FFFF;">n592_s28/COUT</td>
</tr>
<tr>
<td>208.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][B]</td>
<td>n592_s29/CIN</td>
</tr>
<tr>
<td>208.276</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][B]</td>
<td style=" background: #97FFFF;">n592_s29/COUT</td>
</tr>
<tr>
<td>208.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][A]</td>
<td>n592_s30/CIN</td>
</tr>
<tr>
<td>208.311</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][A]</td>
<td style=" background: #97FFFF;">n592_s30/COUT</td>
</tr>
<tr>
<td>208.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][B]</td>
<td>n592_s31/CIN</td>
</tr>
<tr>
<td>208.346</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][B]</td>
<td style=" background: #97FFFF;">n592_s31/COUT</td>
</tr>
<tr>
<td>208.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][A]</td>
<td>n592_s32/CIN</td>
</tr>
<tr>
<td>208.382</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][A]</td>
<td style=" background: #97FFFF;">n592_s32/COUT</td>
</tr>
<tr>
<td>208.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][B]</td>
<td>n592_s33/CIN</td>
</tr>
<tr>
<td>208.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][B]</td>
<td style=" background: #97FFFF;">n592_s33/COUT</td>
</tr>
<tr>
<td>208.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td>n592_s34/CIN</td>
</tr>
<tr>
<td>208.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td style=" background: #97FFFF;">n592_s34/COUT</td>
</tr>
<tr>
<td>209.340</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][A]</td>
<td>n607_s0/I3</td>
</tr>
<tr>
<td>209.793</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C29[0][A]</td>
<td style=" background: #97FFFF;">n607_s0/F</td>
</tr>
<tr>
<td>211.247</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][B]</td>
<td>data_out_controlled_4_s2/I2</td>
</tr>
<tr>
<td>211.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R34C22[1][B]</td>
<td style=" background: #97FFFF;">data_out_controlled_4_s2/F</td>
</tr>
<tr>
<td>212.828</td>
<td>1.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C19[2][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.141, 14.679%; route: 6.399, 82.336%; tC2Q: 0.232, 2.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>212.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td>cnt_ver_3_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R35C27[1][A]</td>
<td style=" font-weight:bold;">cnt_ver_3_s0/Q</td>
</tr>
<tr>
<td>208.135</td>
<td>2.847</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][A]</td>
<td>n592_s26/CIN</td>
</tr>
<tr>
<td>208.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td style=" background: #97FFFF;">n592_s26/COUT</td>
</tr>
<tr>
<td>208.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][B]</td>
<td>n592_s27/CIN</td>
</tr>
<tr>
<td>208.206</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">n592_s27/COUT</td>
</tr>
<tr>
<td>208.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][A]</td>
<td>n592_s28/CIN</td>
</tr>
<tr>
<td>208.241</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][A]</td>
<td style=" background: #97FFFF;">n592_s28/COUT</td>
</tr>
<tr>
<td>208.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][B]</td>
<td>n592_s29/CIN</td>
</tr>
<tr>
<td>208.276</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][B]</td>
<td style=" background: #97FFFF;">n592_s29/COUT</td>
</tr>
<tr>
<td>208.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][A]</td>
<td>n592_s30/CIN</td>
</tr>
<tr>
<td>208.311</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][A]</td>
<td style=" background: #97FFFF;">n592_s30/COUT</td>
</tr>
<tr>
<td>208.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][B]</td>
<td>n592_s31/CIN</td>
</tr>
<tr>
<td>208.346</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][B]</td>
<td style=" background: #97FFFF;">n592_s31/COUT</td>
</tr>
<tr>
<td>208.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][A]</td>
<td>n592_s32/CIN</td>
</tr>
<tr>
<td>208.382</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][A]</td>
<td style=" background: #97FFFF;">n592_s32/COUT</td>
</tr>
<tr>
<td>208.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][B]</td>
<td>n592_s33/CIN</td>
</tr>
<tr>
<td>208.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][B]</td>
<td style=" background: #97FFFF;">n592_s33/COUT</td>
</tr>
<tr>
<td>208.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td>n592_s34/CIN</td>
</tr>
<tr>
<td>208.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td style=" background: #97FFFF;">n592_s34/COUT</td>
</tr>
<tr>
<td>209.340</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][A]</td>
<td>n607_s0/I3</td>
</tr>
<tr>
<td>209.793</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C29[0][A]</td>
<td style=" background: #97FFFF;">n607_s0/F</td>
</tr>
<tr>
<td>210.739</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[3][B]</td>
<td>data_out_controlled_5_s2/I2</td>
</tr>
<tr>
<td>211.256</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R33C23[3][B]</td>
<td style=" background: #97FFFF;">data_out_controlled_5_s2/F</td>
</tr>
<tr>
<td>212.807</td>
<td>1.551</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[0][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C18[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C18[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.287, 16.603%; route: 6.232, 80.404%; tC2Q: 0.232, 2.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>212.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td>cnt_ver_3_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R35C27[1][A]</td>
<td style=" font-weight:bold;">cnt_ver_3_s0/Q</td>
</tr>
<tr>
<td>208.135</td>
<td>2.847</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][A]</td>
<td>n592_s26/CIN</td>
</tr>
<tr>
<td>208.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td style=" background: #97FFFF;">n592_s26/COUT</td>
</tr>
<tr>
<td>208.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][B]</td>
<td>n592_s27/CIN</td>
</tr>
<tr>
<td>208.206</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">n592_s27/COUT</td>
</tr>
<tr>
<td>208.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][A]</td>
<td>n592_s28/CIN</td>
</tr>
<tr>
<td>208.241</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][A]</td>
<td style=" background: #97FFFF;">n592_s28/COUT</td>
</tr>
<tr>
<td>208.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][B]</td>
<td>n592_s29/CIN</td>
</tr>
<tr>
<td>208.276</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][B]</td>
<td style=" background: #97FFFF;">n592_s29/COUT</td>
</tr>
<tr>
<td>208.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][A]</td>
<td>n592_s30/CIN</td>
</tr>
<tr>
<td>208.311</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][A]</td>
<td style=" background: #97FFFF;">n592_s30/COUT</td>
</tr>
<tr>
<td>208.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][B]</td>
<td>n592_s31/CIN</td>
</tr>
<tr>
<td>208.346</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][B]</td>
<td style=" background: #97FFFF;">n592_s31/COUT</td>
</tr>
<tr>
<td>208.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][A]</td>
<td>n592_s32/CIN</td>
</tr>
<tr>
<td>208.382</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][A]</td>
<td style=" background: #97FFFF;">n592_s32/COUT</td>
</tr>
<tr>
<td>208.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][B]</td>
<td>n592_s33/CIN</td>
</tr>
<tr>
<td>208.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][B]</td>
<td style=" background: #97FFFF;">n592_s33/COUT</td>
</tr>
<tr>
<td>208.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td>n592_s34/CIN</td>
</tr>
<tr>
<td>208.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td style=" background: #97FFFF;">n592_s34/COUT</td>
</tr>
<tr>
<td>209.340</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][A]</td>
<td>n607_s0/I3</td>
</tr>
<tr>
<td>209.793</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C29[0][A]</td>
<td style=" background: #97FFFF;">n607_s0/F</td>
</tr>
<tr>
<td>211.247</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>data_out_controlled_2_s2/I2</td>
</tr>
<tr>
<td>211.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R34C22[0][A]</td>
<td style=" background: #97FFFF;">data_out_controlled_2_s2/F</td>
</tr>
<tr>
<td>212.777</td>
<td>1.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C20[1][B]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[1][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C20[1][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.141, 14.776%; route: 6.348, 82.220%; tC2Q: 0.232, 3.005%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>212.772</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td>cnt_ver_3_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R35C27[1][A]</td>
<td style=" font-weight:bold;">cnt_ver_3_s0/Q</td>
</tr>
<tr>
<td>208.135</td>
<td>2.847</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][A]</td>
<td>n592_s26/CIN</td>
</tr>
<tr>
<td>208.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td style=" background: #97FFFF;">n592_s26/COUT</td>
</tr>
<tr>
<td>208.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][B]</td>
<td>n592_s27/CIN</td>
</tr>
<tr>
<td>208.206</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">n592_s27/COUT</td>
</tr>
<tr>
<td>208.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][A]</td>
<td>n592_s28/CIN</td>
</tr>
<tr>
<td>208.241</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][A]</td>
<td style=" background: #97FFFF;">n592_s28/COUT</td>
</tr>
<tr>
<td>208.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[1][B]</td>
<td>n592_s29/CIN</td>
</tr>
<tr>
<td>208.276</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][B]</td>
<td style=" background: #97FFFF;">n592_s29/COUT</td>
</tr>
<tr>
<td>208.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][A]</td>
<td>n592_s30/CIN</td>
</tr>
<tr>
<td>208.311</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][A]</td>
<td style=" background: #97FFFF;">n592_s30/COUT</td>
</tr>
<tr>
<td>208.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C26[2][B]</td>
<td>n592_s31/CIN</td>
</tr>
<tr>
<td>208.346</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[2][B]</td>
<td style=" background: #97FFFF;">n592_s31/COUT</td>
</tr>
<tr>
<td>208.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][A]</td>
<td>n592_s32/CIN</td>
</tr>
<tr>
<td>208.382</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][A]</td>
<td style=" background: #97FFFF;">n592_s32/COUT</td>
</tr>
<tr>
<td>208.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[0][B]</td>
<td>n592_s33/CIN</td>
</tr>
<tr>
<td>208.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][B]</td>
<td style=" background: #97FFFF;">n592_s33/COUT</td>
</tr>
<tr>
<td>208.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td>n592_s34/CIN</td>
</tr>
<tr>
<td>208.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td style=" background: #97FFFF;">n592_s34/COUT</td>
</tr>
<tr>
<td>209.340</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][A]</td>
<td>n607_s0/I3</td>
</tr>
<tr>
<td>209.793</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C29[0][A]</td>
<td style=" background: #97FFFF;">n607_s0/F</td>
</tr>
<tr>
<td>211.247</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[0][B]</td>
<td>data_out_controlled_3_s2/I2</td>
</tr>
<tr>
<td>211.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R34C22[0][B]</td>
<td style=" background: #97FFFF;">data_out_controlled_3_s2/F</td>
</tr>
<tr>
<td>212.772</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[0][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C19[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.141, 14.786%; route: 6.343, 82.207%; tC2Q: 0.232, 3.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2189.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2190.875</td>
</tr>
<tr>
<td class="label">From</td>
<td>run_cnt_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2185.185</td>
<td>2185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>2185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2186.577</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2188.088</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[0][B]</td>
<td>run_cnt_24_s0/CLK</td>
</tr>
<tr>
<td>2188.290</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R35C36[0][B]</td>
<td style=" font-weight:bold;">run_cnt_24_s0/Q</td>
</tr>
<tr>
<td>2189.059</td>
<td>0.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2185.185</td>
<td>2185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2189.317</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2190.828</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>2190.863</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td>2190.874</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.740</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.769, 79.199%; tC2Q: 0.202, 20.801%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_4_s0/CLK</td>
</tr>
<tr>
<td>5.844</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C14[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_4_s0/Q</td>
</tr>
<tr>
<td>5.966</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>5.892</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_7_s0/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_7_s0/Q</td>
</tr>
<tr>
<td>5.969</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>5.892</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_5_s0/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_5_s0/Q</td>
</tr>
<tr>
<td>5.969</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>5.892</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_6_s0/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_6_s0/Q</td>
</tr>
<tr>
<td>6.095</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>5.892</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/prom_addr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_loader/u_prom/prom_inst_11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>u_loader/prom_addr_2_s1/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R27C25[0][A]</td>
<td style=" font-weight:bold;">u_loader/prom_addr_2_s1/Q</td>
</tr>
<tr>
<td>5.990</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_loader/u_prom/prom_inst_11/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_loader/u_prom/prom_inst_11/CLK</td>
</tr>
<tr>
<td>5.761</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_loader/u_prom/prom_inst_11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.144, 41.665%; tC2Q: 0.202, 58.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/prom_addr_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_loader/u_prom/prom_inst_11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>u_loader/prom_addr_13_s1/CLK</td>
</tr>
<tr>
<td>5.844</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">u_loader/prom_addr_13_s1/Q</td>
</tr>
<tr>
<td>5.990</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_loader/u_prom/prom_inst_11/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_loader/u_prom/prom_inst_11/CLK</td>
</tr>
<tr>
<td>5.761</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_loader/u_prom/prom_inst_11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 41.959%; tC2Q: 0.201, 58.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/prom_addr_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_loader/u_prom/prom_inst_11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][B]</td>
<td>u_loader/prom_addr_9_s1/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R27C23[1][B]</td>
<td style=" font-weight:bold;">u_loader/prom_addr_9_s1/Q</td>
</tr>
<tr>
<td>5.992</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_loader/u_prom/prom_inst_11/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_loader/u_prom/prom_inst_11/CLK</td>
</tr>
<tr>
<td>5.761</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_loader/u_prom/prom_inst_11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.147, 42.074%; tC2Q: 0.202, 57.926%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.653</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/fifo_din_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_loader/mem_mem_15_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[0][B]</td>
<td>u_loader/fifo_din_2_s0/CLK</td>
</tr>
<tr>
<td>5.844</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R31C26[0][B]</td>
<td style=" font-weight:bold;">u_loader/fifo_din_2_s0/Q</td>
</tr>
<tr>
<td>5.972</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C26</td>
<td style=" font-weight:bold;">u_loader/mem_mem_15_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C26</td>
<td>u_loader/mem_mem_15_0_s/CLK</td>
</tr>
<tr>
<td>5.653</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C26</td>
<td>u_loader/mem_mem_15_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.816%; tC2Q: 0.201, 61.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.653</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/fifo_din_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_loader/mem_mem_15_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[0][A]</td>
<td>u_loader/fifo_din_3_s0/CLK</td>
</tr>
<tr>
<td>5.844</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R31C26[0][A]</td>
<td style=" font-weight:bold;">u_loader/fifo_din_3_s0/Q</td>
</tr>
<tr>
<td>5.981</td>
<td>0.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C26</td>
<td style=" font-weight:bold;">u_loader/mem_mem_15_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C26</td>
<td>u_loader/mem_mem_15_0_s/CLK</td>
</tr>
<tr>
<td>5.653</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C26</td>
<td>u_loader/mem_mem_15_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 40.429%; tC2Q: 0.201, 59.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.653</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/fifo_din_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_loader/mem_mem_15_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C26[2][B]</td>
<td>u_loader/fifo_din_1_s0/CLK</td>
</tr>
<tr>
<td>5.844</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R33C26[2][B]</td>
<td style=" font-weight:bold;">u_loader/fifo_din_1_s0/Q</td>
</tr>
<tr>
<td>5.981</td>
<td>0.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C26</td>
<td style=" font-weight:bold;">u_loader/mem_mem_15_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C26</td>
<td>u_loader/mem_mem_15_0_s/CLK</td>
</tr>
<tr>
<td>5.653</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C26</td>
<td>u_loader/mem_mem_15_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 40.429%; tC2Q: 0.201, 59.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.653</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/wr_ptr_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_loader/mem_mem_14_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>u_loader/wr_ptr_3_s1/CLK</td>
</tr>
<tr>
<td>5.844</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">u_loader/wr_ptr_3_s1/Q</td>
</tr>
<tr>
<td>5.986</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25</td>
<td style=" font-weight:bold;">u_loader/mem_mem_14_1_s/WAD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25</td>
<td>u_loader/mem_mem_14_1_s/CLK</td>
</tr>
<tr>
<td>5.653</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C25</td>
<td>u_loader/mem_mem_14_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 41.405%; tC2Q: 0.201, 58.595%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/prom_addr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_loader/u_prom/prom_inst_11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[0][A]</td>
<td>u_loader/prom_addr_4_s1/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R29C24[0][A]</td>
<td style=" font-weight:bold;">u_loader/prom_addr_4_s1/Q</td>
</tr>
<tr>
<td>6.098</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_loader/u_prom/prom_inst_11/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_loader/u_prom/prom_inst_11/CLK</td>
</tr>
<tr>
<td>5.761</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_loader/u_prom/prom_inst_11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.253, 55.591%; tC2Q: 0.202, 44.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/prom_addr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_loader/u_prom/prom_inst_8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td>u_loader/prom_addr_0_s1/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R29C23[1][B]</td>
<td style=" font-weight:bold;">u_loader/prom_addr_0_s1/Q</td>
</tr>
<tr>
<td>6.109</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_loader/u_prom/prom_inst_8/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_loader/u_prom/prom_inst_8/CLK</td>
</tr>
<tr>
<td>5.761</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_loader/u_prom/prom_inst_8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.652%; tC2Q: 0.202, 43.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/prom_addr_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_loader/u_prom/prom_inst_11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][A]</td>
<td>u_loader/prom_addr_12_s1/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R27C23[1][A]</td>
<td style=" font-weight:bold;">u_loader/prom_addr_12_s1/Q</td>
</tr>
<tr>
<td>6.112</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_loader/u_prom/prom_inst_11/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_loader/u_prom/prom_inst_11/CLK</td>
</tr>
<tr>
<td>5.761</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_loader/u_prom/prom_inst_11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 56.873%; tC2Q: 0.202, 43.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/prom_addr_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_loader/u_prom/prom_inst_11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[0][B]</td>
<td>u_loader/prom_addr_10_s1/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R29C24[0][B]</td>
<td style=" font-weight:bold;">u_loader/prom_addr_10_s1/Q</td>
</tr>
<tr>
<td>6.112</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_loader/u_prom/prom_inst_11/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_loader/u_prom/prom_inst_11/CLK</td>
</tr>
<tr>
<td>5.761</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_loader/u_prom/prom_inst_11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 56.879%; tC2Q: 0.202, 43.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/prom_addr_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_loader/u_prom/prom_inst_11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[1][B]</td>
<td>u_loader/prom_addr_7_s1/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R29C24[1][B]</td>
<td style=" font-weight:bold;">u_loader/prom_addr_7_s1/Q</td>
</tr>
<tr>
<td>6.112</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_loader/u_prom/prom_inst_11/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_loader/u_prom/prom_inst_11/CLK</td>
</tr>
<tr>
<td>5.761</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_loader/u_prom/prom_inst_11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 56.879%; tC2Q: 0.202, 43.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/prom_addr_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_loader/u_prom/prom_inst_11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>u_loader/prom_addr_11_s1/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R27C24[1][A]</td>
<td style=" font-weight:bold;">u_loader/prom_addr_11_s1/Q</td>
</tr>
<tr>
<td>6.114</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_loader/u_prom/prom_inst_11/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_loader/u_prom/prom_inst_11/CLK</td>
</tr>
<tr>
<td>5.761</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_loader/u_prom/prom_inst_11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 57.092%; tC2Q: 0.202, 42.908%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/prom_addr_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_loader/u_prom/prom_inst_11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[0][B]</td>
<td>u_loader/prom_addr_6_s1/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R30C24[0][B]</td>
<td style=" font-weight:bold;">u_loader/prom_addr_6_s1/Q</td>
</tr>
<tr>
<td>6.115</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_loader/u_prom/prom_inst_11/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_loader/u_prom/prom_inst_11/CLK</td>
</tr>
<tr>
<td>5.761</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_loader/u_prom/prom_inst_11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 57.153%; tC2Q: 0.202, 42.847%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/prom_addr_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_loader/u_prom/prom_inst_8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][A]</td>
<td>u_loader/prom_addr_12_s1/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R27C23[1][A]</td>
<td style=" font-weight:bold;">u_loader/prom_addr_12_s1/Q</td>
</tr>
<tr>
<td>6.117</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_loader/u_prom/prom_inst_8/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_loader/u_prom/prom_inst_8/CLK</td>
</tr>
<tr>
<td>5.761</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_loader/u_prom/prom_inst_8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.271, 57.314%; tC2Q: 0.202, 42.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/prom_addr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_loader/u_prom/prom_inst_11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][A]</td>
<td>u_loader/prom_addr_1_s1/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R30C24[1][A]</td>
<td style=" font-weight:bold;">u_loader/prom_addr_1_s1/Q</td>
</tr>
<tr>
<td>6.118</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_loader/u_prom/prom_inst_11/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_loader/u_prom/prom_inst_11/CLK</td>
</tr>
<tr>
<td>5.761</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_loader/u_prom/prom_inst_11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.419%; tC2Q: 0.202, 42.581%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/prom_addr_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_loader/u_prom/prom_inst_8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>u_loader/prom_addr_11_s1/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R27C24[1][A]</td>
<td style=" font-weight:bold;">u_loader/prom_addr_11_s1/Q</td>
</tr>
<tr>
<td>6.123</td>
<td>0.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_loader/u_prom/prom_inst_8/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_loader/u_prom/prom_inst_8/CLK</td>
</tr>
<tr>
<td>5.761</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_loader/u_prom/prom_inst_8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 57.861%; tC2Q: 0.202, 42.139%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/prom_addr_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_loader/u_prom/prom_inst_8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[0][B]</td>
<td>u_loader/prom_addr_10_s1/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R29C24[0][B]</td>
<td style=" font-weight:bold;">u_loader/prom_addr_10_s1/Q</td>
</tr>
<tr>
<td>6.123</td>
<td>0.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_loader/u_prom/prom_inst_8/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_loader/u_prom/prom_inst_8/CLK</td>
</tr>
<tr>
<td>5.761</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_loader/u_prom/prom_inst_8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 57.861%; tC2Q: 0.202, 42.139%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/prom_addr_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_loader/u_prom/prom_inst_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>u_loader/prom_addr_11_s1/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R27C24[1][A]</td>
<td style=" font-weight:bold;">u_loader/prom_addr_11_s1/Q</td>
</tr>
<tr>
<td>6.125</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">u_loader/u_prom/prom_inst_17/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_loader/u_prom/prom_inst_17/CLK</td>
</tr>
<tr>
<td>5.761</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_loader/u_prom/prom_inst_17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.280, 58.058%; tC2Q: 0.202, 41.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/prom_addr_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_loader/u_prom/prom_inst_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[0][B]</td>
<td>u_loader/prom_addr_10_s1/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R29C24[0][B]</td>
<td style=" font-weight:bold;">u_loader/prom_addr_10_s1/Q</td>
</tr>
<tr>
<td>6.125</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">u_loader/u_prom/prom_inst_17/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_loader/u_prom/prom_inst_17/CLK</td>
</tr>
<tr>
<td>5.761</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_loader/u_prom/prom_inst_17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.280, 58.058%; tC2Q: 0.202, 41.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.705</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n763_s2/I0</td>
</tr>
<tr>
<td>29.076</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n763_s2/F</td>
</tr>
<tr>
<td>29.974</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C38[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 10.021%; route: 3.099, 83.713%; tC2Q: 0.232, 6.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>29.576</td>
<td>3.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C33[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.072, 92.979%; tC2Q: 0.232, 7.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>29.341</td>
<td>2.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.837, 92.441%; tC2Q: 0.232, 7.559%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>29.341</td>
<td>2.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C34[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.837, 92.441%; tC2Q: 0.232, 7.559%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.230</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.705</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n765_s1/I2</td>
</tr>
<tr>
<td>29.076</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n765_s1/F</td>
</tr>
<tr>
<td>29.230</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C38[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s0/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C38[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 12.542%; route: 2.355, 79.615%; tC2Q: 0.232, 7.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>29.098</td>
<td>2.595</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.595, 91.792%; tC2Q: 0.232, 8.208%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>29.098</td>
<td>2.595</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C33[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.595, 91.792%; tC2Q: 0.232, 8.208%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.870</td>
<td>2.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C36[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C36[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.366, 91.070%; tC2Q: 0.232, 8.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.251</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.848</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C35[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C35[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.344, 90.994%; tC2Q: 0.232, 9.006%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.627</td>
<td>2.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C35[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.123, 90.150%; tC2Q: 0.232, 9.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.627</td>
<td>2.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C35[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.123, 90.150%; tC2Q: 0.232, 9.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.627</td>
<td>2.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.123, 90.150%; tC2Q: 0.232, 9.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.616</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C35[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.112, 90.101%; tC2Q: 0.232, 9.899%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.643</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.456</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C37[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.952, 89.379%; tC2Q: 0.232, 10.621%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.643</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.456</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C37[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.952, 89.379%; tC2Q: 0.232, 10.621%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.445</td>
<td>1.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C36[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.941, 89.323%; tC2Q: 0.232, 10.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.844</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.844</td>
<td>1.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_6_s1/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C35[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.340, 85.242%; tC2Q: 0.232, 14.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.446</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s3/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.942, 80.234%; tC2Q: 0.232, 19.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.446</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C35[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.942, 80.234%; tC2Q: 0.232, 19.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.446</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_dly_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C35[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.942, 80.234%; tC2Q: 0.232, 19.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.834</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.265</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.265</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 76.635%; tC2Q: 0.232, 23.365%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.834</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.265</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.265</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 76.635%; tC2Q: 0.232, 23.365%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.186</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_3_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s3/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C36[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.682, 74.613%; tC2Q: 0.232, 25.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.186</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.682, 74.613%; tC2Q: 0.232, 25.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.087</td>
<td>0.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C38[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.583, 71.542%; tC2Q: 0.232, 28.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R22C36[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_s0/Q</td>
</tr>
<tr>
<td>6.401</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C38[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n765_s1/I1</td>
</tr>
<tr>
<td>6.792</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C38[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n765_s1/F</td>
</tr>
<tr>
<td>6.919</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C38[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C38[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s0/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C38[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 30.657%; route: 0.682, 53.504%; tC2Q: 0.202, 15.838%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.642</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R22C36[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_s0/Q</td>
</tr>
<tr>
<td>6.401</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C38[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n763_s2/I2</td>
</tr>
<tr>
<td>6.792</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C38[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n763_s2/F</td>
</tr>
<tr>
<td>7.296</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C38[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 23.660%; route: 1.060, 64.117%; tC2Q: 0.202, 12.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>25.843</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.130, 39.090%; tC2Q: 0.202, 60.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>25.845</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C37[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.132, 39.461%; tC2Q: 0.202, 60.539%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>25.845</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s3/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.132, 39.461%; tC2Q: 0.202, 60.539%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>25.845</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_7_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_7_s3/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C37[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.132, 39.461%; tC2Q: 0.202, 60.539%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>25.845</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_10_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s3/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.132, 39.461%; tC2Q: 0.202, 60.539%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>25.845</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_8_s1/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C37[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.132, 39.461%; tC2Q: 0.202, 60.539%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>25.845</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.132, 39.461%; tC2Q: 0.202, 60.539%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>25.848</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.135, 40.000%; tC2Q: 0.202, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>25.848</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C36[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.135, 40.000%; tC2Q: 0.202, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>25.848</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.135, 40.000%; tC2Q: 0.202, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>25.848</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.135, 40.000%; tC2Q: 0.202, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>25.848</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C36[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.135, 40.000%; tC2Q: 0.202, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>25.983</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 57.203%; tC2Q: 0.202, 42.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>25.983</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/start_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C36[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 57.203%; tC2Q: 0.202, 42.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>25.983</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 57.203%; tC2Q: 0.202, 42.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>25.983</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 57.203%; tC2Q: 0.202, 42.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.095</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.391%; tC2Q: 0.202, 34.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.095</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.391%; tC2Q: 0.202, 34.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.105</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_3_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s3/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C36[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.392, 65.993%; tC2Q: 0.202, 34.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.105</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.392, 65.993%; tC2Q: 0.202, 34.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.106</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C38[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.393, 66.049%; tC2Q: 0.202, 33.951%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.236</td>
<td>0.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s3/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.523, 72.138%; tC2Q: 0.202, 27.862%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.236</td>
<td>0.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>358</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C35[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.523, 72.138%; tC2Q: 0.202, 27.862%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.930</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.023</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.297</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.717</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.228</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.930</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.023</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.297</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.717</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.228</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.930</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.023</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.297</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.717</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.228</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.930</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.023</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.297</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.717</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.228</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.930</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.023</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.297</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.717</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.228</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.930</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.023</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.297</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.717</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.228</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_9_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.930</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.023</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.297</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.717</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.228</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.930</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.023</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.297</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.717</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.228</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.930</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.023</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.297</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.717</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.228</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.930</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.023</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.297</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.717</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.228</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>358</td>
<td>sys_clk</td>
<td>-15.029</td>
<td>2.274</td>
</tr>
<tr>
<td>340</td>
<td>gw_gao_inst_0/control0[0]</td>
<td>41.455</td>
<td>3.766</td>
</tr>
<tr>
<td>93</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_init_Z</td>
<td>31.837</td>
<td>1.783</td>
</tr>
<tr>
<td>79</td>
<td>gw_gao_inst_0/u_la0_top/n20_3</td>
<td>45.996</td>
<td>1.678</td>
</tr>
<tr>
<td>77</td>
<td>pix_clk</td>
<td>-1.991</td>
<td>2.274</td>
</tr>
<tr>
<td>66</td>
<td>u_loader/rd_ptr[7]</td>
<td>-11.699</td>
<td>1.441</td>
</tr>
<tr>
<td>59</td>
<td>gw_gao_inst_0/u_la0_top/data_out_shift_reg_56_7</td>
<td>43.435</td>
<td>1.421</td>
</tr>
<tr>
<td>58</td>
<td>gw_gao_inst_0/u_la0_top/n963_5</td>
<td>43.435</td>
<td>1.600</td>
</tr>
<tr>
<td>52</td>
<td>gw_gao_inst_0/u_la0_top/n963_15</td>
<td>42.948</td>
<td>1.459</td>
</tr>
<tr>
<td>45</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao</td>
<td>16.125</td>
<td>3.072</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C23</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C55</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C31</td>
<td>100.00%</td>
</tr>
<tr>
<td>R41C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R41C12</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
