

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_22_1'
================================================================
* Date:           Sun Sep 15 03:41:14 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_activities
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.201 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_1  |        4|        4|         2|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.29>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%max_val_1 = alloca i32 1"   --->   Operation 5 'alloca' 'max_val_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 6 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%max_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %max_val"   --->   Operation 7 'read' 'max_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.61ns)   --->   "%store_ln0 = store i3 1, i3 %i_2"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 9 [1/1] (1.61ns)   --->   "%store_ln0 = store i16 %max_val_read, i16 %max_val_1"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i3 %i_2" [nn.cpp:22->nn.cpp:80]   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.68ns)   --->   "%icmp_ln22 = icmp_eq  i3 %i, i3 5" [nn.cpp:22->nn.cpp:80]   --->   Operation 12 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %for.body.i.split, void %VITIS_LOOP_28_2.i.exitStub" [nn.cpp:22->nn.cpp:80]   --->   Operation 13 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i3 %i" [nn.cpp:22->nn.cpp:80]   --->   Operation 14 'zext' 'zext_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%layer2_output_addr = getelementptr i16 %layer2_output, i64 0, i64 %zext_ln22" [nn.cpp:24->nn.cpp:80]   --->   Operation 15 'getelementptr' 'layer2_output_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.15ns)   --->   "%layer2_output_load = load i3 %layer2_output_addr" [nn.cpp:24->nn.cpp:80]   --->   Operation 16 'load' 'layer2_output_load' <Predicate = (!icmp_ln22)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_1 : Operation 17 [1/1] (1.68ns)   --->   "%add_ln22 = add i3 %i, i3 1" [nn.cpp:22->nn.cpp:80]   --->   Operation 17 'add' 'add_ln22' <Predicate = (!icmp_ln22)> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.61ns)   --->   "%store_ln22 = store i3 %add_ln22, i3 %i_2" [nn.cpp:22->nn.cpp:80]   --->   Operation 18 'store' 'store_ln22' <Predicate = (!icmp_ln22)> <Delay = 1.61>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%max_val_1_load = load i16 %max_val_1"   --->   Operation 28 'load' 'max_val_1_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %max_val_1_out, i16 %max_val_1_load"   --->   Operation 29 'write' 'write_ln0' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.20>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%max_val_1_load_1 = load i16 %max_val_1" [nn.cpp:24->nn.cpp:80]   --->   Operation 19 'load' 'max_val_1_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_11" [nn.cpp:23->nn.cpp:80]   --->   Operation 20 'specpipeline' 'specpipeline_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [nn.cpp:18->nn.cpp:80]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [nn.cpp:22->nn.cpp:80]   --->   Operation 22 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (2.15ns)   --->   "%layer2_output_load = load i3 %layer2_output_addr" [nn.cpp:24->nn.cpp:80]   --->   Operation 23 'load' 'layer2_output_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_2 : Operation 24 [1/1] (2.14ns)   --->   "%icmp_ln24 = icmp_sgt  i16 %layer2_output_load, i16 %max_val_1_load_1" [nn.cpp:24->nn.cpp:80]   --->   Operation 24 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.29ns)   --->   "%max_val_2 = select i1 %icmp_ln24, i16 %layer2_output_load, i16 %max_val_1_load_1" [nn.cpp:24->nn.cpp:80]   --->   Operation 25 'select' 'max_val_2' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.61ns)   --->   "%store_ln22 = store i16 %max_val_2, i16 %max_val_1" [nn.cpp:22->nn.cpp:80]   --->   Operation 26 'store' 'store_ln22' <Predicate = true> <Delay = 1.61>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.body.i" [nn.cpp:22->nn.cpp:80]   --->   Operation 27 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.290ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0.000 ns)
	'load' operation ('i', nn.cpp:22->nn.cpp:80) on local variable 'i' [11]  (0.000 ns)
	'add' operation ('add_ln22', nn.cpp:22->nn.cpp:80) [24]  (1.680 ns)
	'store' operation ('store_ln22', nn.cpp:22->nn.cpp:80) of variable 'add_ln22', nn.cpp:22->nn.cpp:80 on local variable 'i' [25]  (1.610 ns)

 <State 2>: 7.201ns
The critical path consists of the following:
	'load' operation ('layer2_output_load', nn.cpp:24->nn.cpp:80) on array 'layer2_output' [21]  (2.152 ns)
	'icmp' operation ('icmp_ln24', nn.cpp:24->nn.cpp:80) [22]  (2.146 ns)
	'select' operation ('max_val', nn.cpp:24->nn.cpp:80) [23]  (1.293 ns)
	'store' operation ('store_ln22', nn.cpp:22->nn.cpp:80) of variable 'max_val', nn.cpp:24->nn.cpp:80 on local variable 'max_val' [26]  (1.610 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
