#! /usr/bin/env bash
exec /home/david/miniconda3/envs/digital/bin/vvp -f "$0" "$@" <<'# EOF'
:ivl_version "13.0 (devel)" "(0_8-6859-gf50cc35d2-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/david/miniconda3/envs/digital/lib/ivl/system.vpi";
:vpi_module "/home/david/miniconda3/envs/digital/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/david/miniconda3/envs/digital/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/david/miniconda3/envs/digital/lib/ivl/v2005_math.vpi";
:vpi_module "/home/david/miniconda3/envs/digital/lib/ivl/va_math.vpi";
S_0x323de510 .scope module, "top_sumador_visual_tb" "top_sumador_visual_tb" 2 12;
 .timescale -9 -12;
v0x32438270_0 .var "A_tb", 3 0;
v0x32438350_0 .var "B_tb", 3 0;
v0x32438460_0 .net "SSeg_tb", 0 6, v0x324368d0_0;  1 drivers
v0x32438500_0 .var "Sel_tb", 0 0;
v0x32438630_0 .net "an_tb", 3 0, L_0x3243aca0;  1 drivers
v0x324386f0_0 .var "clk_tb", 0 0;
v0x324387e0_0 .var "s_tb", 3 0;
S_0x323f1060 .scope module, "uut" "top_sumador_visual" 2 26, 3 1 0, S_0x323de510;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Sel";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 4 "s";
    .port_info 5 /OUTPUT 7 "SSeg";
    .port_info 6 /OUTPUT 4 "an";
v0x32437950_0 .net "A", 3 0, v0x32438270_0;  1 drivers
v0x32437a60_0 .net "B", 3 0, v0x32438350_0;  1 drivers
v0x32437b20_0 .net "Cout", 0 0, L_0x3243aa00;  1 drivers
v0x32437c20_0 .net "SSeg", 0 6, v0x324368d0_0;  alias, 1 drivers
v0x32437d10_0 .net/s "S_raw", 3 0, L_0x3243ab50;  1 drivers
v0x32437e00_0 .net "Sel", 0 0, v0x32438500_0;  1 drivers
v0x32437ea0_0 .net "an", 3 0, L_0x3243aca0;  alias, 1 drivers
v0x32437f90_0 .net "clk", 0 0, v0x324386f0_0;  1 drivers
v0x32438030_0 .net "clk2", 0 0, v0x32437740_0;  1 drivers
v0x324380d0_0 .net "s", 3 0, v0x324387e0_0;  1 drivers
L_0x3243ada0 .extend/s 6, L_0x3243ab50;
S_0x323f12e0 .scope module, "alu" "sumayresta_estruc" 3 17, 4 1 0, S_0x323f1060;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Sel";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x32438940 .functor XOR 1, L_0x324388a0, v0x32438500_0, C4<0>, C4<0>;
L_0x32438b50 .functor XOR 1, L_0x32438a20, v0x32438500_0, C4<0>, C4<0>;
L_0x32438c60 .functor XOR 1, L_0x32438bc0, v0x32438500_0, C4<0>, C4<0>;
L_0x32438fd0 .functor XOR 1, L_0x32438f30, v0x32438500_0, C4<0>, C4<0>;
L_0x3243aa00 .functor NOT 1, L_0x3243a530, C4<0>, C4<0>, C4<0>;
L_0x3243ab50 .functor NOT 4, L_0x3243a7d0, C4<0000>, C4<0000>, C4<0000>;
v0x32434ca0_0 .net "A", 3 0, v0x32438270_0;  alias, 1 drivers
v0x32434d80_0 .net "B", 3 0, v0x32438350_0;  alias, 1 drivers
v0x32434e40_0 .net "B_mod", 3 0, L_0x32438d20;  1 drivers
v0x32434ee0_0 .net "Cout", 0 0, L_0x3243aa00;  alias, 1 drivers
v0x32434f80_0 .net "Coutn", 0 0, L_0x3243a530;  1 drivers
v0x324350c0_0 .net/s "S", 3 0, L_0x3243ab50;  alias, 1 drivers
v0x324351a0_0 .net "Sel", 0 0, v0x32438500_0;  alias, 1 drivers
v0x32435290_0 .net "Sn", 3 0, L_0x3243a7d0;  1 drivers
v0x32435350_0 .net *"_ivl_10", 0 0, L_0x32438b50;  1 drivers
v0x32435410_0 .net *"_ivl_15", 0 0, L_0x32438bc0;  1 drivers
v0x324354f0_0 .net *"_ivl_16", 0 0, L_0x32438c60;  1 drivers
v0x324355d0_0 .net *"_ivl_22", 0 0, L_0x32438f30;  1 drivers
v0x324356b0_0 .net *"_ivl_23", 0 0, L_0x32438fd0;  1 drivers
v0x32435790_0 .net *"_ivl_3", 0 0, L_0x324388a0;  1 drivers
v0x32435870_0 .net *"_ivl_4", 0 0, L_0x32438940;  1 drivers
v0x32435950_0 .net *"_ivl_9", 0 0, L_0x32438a20;  1 drivers
L_0x324388a0 .part v0x32438350_0, 0, 1;
L_0x32438a20 .part v0x32438350_0, 1, 1;
L_0x32438bc0 .part v0x32438350_0, 2, 1;
L_0x32438d20 .concat8 [ 1 1 1 1], L_0x32438940, L_0x32438b50, L_0x32438c60, L_0x32438fd0;
L_0x32438f30 .part v0x32438350_0, 3, 1;
S_0x32405e00 .scope module, "suma" "sum4b_estruc" 4 22, 5 1 0, S_0x323f12e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "Cout";
v0x324344e0_0 .net "A", 3 0, v0x32438270_0;  alias, 1 drivers
v0x324345e0_0 .net "B", 3 0, L_0x32438d20;  alias, 1 drivers
v0x324346c0_0 .net "Ci", 0 0, v0x32438500_0;  alias, 1 drivers
v0x32434790_0 .net "Cout", 0 0, L_0x3243a530;  alias, 1 drivers
v0x32434860_0 .net "S", 3 0, L_0x3243a7d0;  alias, 1 drivers
v0x32434950_0 .net "c1", 0 0, L_0x32439420;  1 drivers
v0x32434a40_0 .net "c2", 0 0, L_0x32439970;  1 drivers
v0x32434b30_0 .net "c3", 0 0, L_0x32439f80;  1 drivers
L_0x32439530 .part v0x32438270_0, 0, 1;
L_0x324395d0 .part L_0x32438d20, 0, 1;
L_0x32439a80 .part v0x32438270_0, 1, 1;
L_0x32439b20 .part L_0x32438d20, 1, 1;
L_0x3243a090 .part v0x32438270_0, 2, 1;
L_0x3243a130 .part L_0x32438d20, 2, 1;
L_0x3243a640 .part v0x32438270_0, 3, 1;
L_0x3243a6e0 .part L_0x32438d20, 3, 1;
L_0x3243a7d0 .concat8 [ 1 1 1 1], L_0x32439180, L_0x324396e0, L_0x32439cf0, L_0x3243a280;
S_0x32406040 .scope module, "FA0" "sum1b_estruc" 5 11, 6 1 0, S_0x32405e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x32439110 .functor AND 1, L_0x32439530, L_0x324395d0, C4<1>, C4<1>;
L_0x32439180 .functor XOR 1, L_0x32439220, v0x32438500_0, C4<0>, C4<0>;
L_0x32439220 .functor XOR 1, L_0x32439530, L_0x324395d0, C4<0>, C4<0>;
L_0x32439380 .functor AND 1, L_0x32439220, v0x32438500_0, C4<1>, C4<1>;
L_0x32439420 .functor OR 1, L_0x32439380, L_0x32439110, C4<0>, C4<0>;
v0x323f1470_0 .net "A", 0 0, L_0x32439530;  1 drivers
v0x324322c0_0 .net "B", 0 0, L_0x324395d0;  1 drivers
v0x32432380_0 .net "Ci", 0 0, v0x32438500_0;  alias, 1 drivers
v0x32432420_0 .net "Cout", 0 0, L_0x32439420;  alias, 1 drivers
v0x324324e0_0 .net "S", 0 0, L_0x32439180;  1 drivers
v0x324325a0_0 .net "a_ab", 0 0, L_0x32439110;  1 drivers
v0x32432660_0 .net "cout_t", 0 0, L_0x32439380;  1 drivers
v0x32432720_0 .net "x_ab", 0 0, L_0x32439220;  1 drivers
S_0x32432880 .scope module, "FA1" "sum1b_estruc" 5 19, 6 1 0, S_0x32405e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x32439670 .functor AND 1, L_0x32439a80, L_0x32439b20, C4<1>, C4<1>;
L_0x324396e0 .functor XOR 1, L_0x32439810, L_0x32439420, C4<0>, C4<0>;
L_0x32439810 .functor XOR 1, L_0x32439a80, L_0x32439b20, C4<0>, C4<0>;
L_0x324398d0 .functor AND 1, L_0x32439810, L_0x32439420, C4<1>, C4<1>;
L_0x32439970 .functor OR 1, L_0x324398d0, L_0x32439670, C4<0>, C4<0>;
v0x32432b30_0 .net "A", 0 0, L_0x32439a80;  1 drivers
v0x32432bf0_0 .net "B", 0 0, L_0x32439b20;  1 drivers
v0x32432cb0_0 .net "Ci", 0 0, L_0x32439420;  alias, 1 drivers
v0x32432d50_0 .net "Cout", 0 0, L_0x32439970;  alias, 1 drivers
v0x32432df0_0 .net "S", 0 0, L_0x324396e0;  1 drivers
v0x32432ee0_0 .net "a_ab", 0 0, L_0x32439670;  1 drivers
v0x32432fa0_0 .net "cout_t", 0 0, L_0x324398d0;  1 drivers
v0x32433060_0 .net "x_ab", 0 0, L_0x32439810;  1 drivers
S_0x324331c0 .scope module, "FA2" "sum1b_estruc" 5 27, 6 1 0, S_0x32405e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x32439c80 .functor AND 1, L_0x3243a090, L_0x3243a130, C4<1>, C4<1>;
L_0x32439cf0 .functor XOR 1, L_0x32439e20, L_0x32439970, C4<0>, C4<0>;
L_0x32439e20 .functor XOR 1, L_0x3243a090, L_0x3243a130, C4<0>, C4<0>;
L_0x32439ee0 .functor AND 1, L_0x32439e20, L_0x32439970, C4<1>, C4<1>;
L_0x32439f80 .functor OR 1, L_0x32439ee0, L_0x32439c80, C4<0>, C4<0>;
v0x32433450_0 .net "A", 0 0, L_0x3243a090;  1 drivers
v0x32433510_0 .net "B", 0 0, L_0x3243a130;  1 drivers
v0x324335d0_0 .net "Ci", 0 0, L_0x32439970;  alias, 1 drivers
v0x324336d0_0 .net "Cout", 0 0, L_0x32439f80;  alias, 1 drivers
v0x32433770_0 .net "S", 0 0, L_0x32439cf0;  1 drivers
v0x32433860_0 .net "a_ab", 0 0, L_0x32439c80;  1 drivers
v0x32433920_0 .net "cout_t", 0 0, L_0x32439ee0;  1 drivers
v0x324339e0_0 .net "x_ab", 0 0, L_0x32439e20;  1 drivers
S_0x32433b40 .scope module, "FA3" "sum1b_estruc" 5 35, 6 1 0, S_0x32405e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x3243a210 .functor AND 1, L_0x3243a640, L_0x3243a6e0, C4<1>, C4<1>;
L_0x3243a280 .functor XOR 1, L_0x3243a380, L_0x32439f80, C4<0>, C4<0>;
L_0x3243a380 .functor XOR 1, L_0x3243a640, L_0x3243a6e0, C4<0>, C4<0>;
L_0x3243a490 .functor AND 1, L_0x3243a380, L_0x32439f80, C4<1>, C4<1>;
L_0x3243a530 .functor OR 1, L_0x3243a490, L_0x3243a210, C4<0>, C4<0>;
v0x32433dd0_0 .net "A", 0 0, L_0x3243a640;  1 drivers
v0x32433eb0_0 .net "B", 0 0, L_0x3243a6e0;  1 drivers
v0x32433f70_0 .net "Ci", 0 0, L_0x32439f80;  alias, 1 drivers
v0x32434070_0 .net "Cout", 0 0, L_0x3243a530;  alias, 1 drivers
v0x32434110_0 .net "S", 0 0, L_0x3243a280;  1 drivers
v0x32434200_0 .net "a_ab", 0 0, L_0x3243a210;  1 drivers
v0x324342c0_0 .net "cout_t", 0 0, L_0x3243a490;  1 drivers
v0x32434380_0 .net "x_ab", 0 0, L_0x3243a380;  1 drivers
S_0x32435ad0 .scope module, "display_unit" "caja" 3 33, 7 1 0, S_0x323f1060;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "num";
    .port_info 1 /INPUT 1 "clk2";
    .port_info 2 /INPUT 4 "s";
    .port_info 3 /OUTPUT 7 "SSeg";
    .port_info 4 /OUTPUT 4 "an";
v0x32436c10_0 .net "BCD", 3 0, v0x32435ff0_0;  1 drivers
v0x32436d40_0 .net "SSeg", 0 6, v0x324368d0_0;  alias, 1 drivers
v0x32436e00_0 .net "an", 3 0, L_0x3243aca0;  alias, 1 drivers
v0x32436ed0_0 .net "clk2", 0 0, v0x32437740_0;  alias, 1 drivers
v0x32436fa0_0 .net "num", 5 0, L_0x3243ada0;  1 drivers
v0x32437090_0 .net "s", 3 0, v0x324387e0_0;  alias, 1 drivers
v0x32437160_0 .net "sel", 0 0, L_0x3243ac00;  1 drivers
L_0x3243ac00 .part v0x32436360_0, 0, 1;
S_0x32435d30 .scope module, "suma" "separar_num" 7 13, 8 1 0, S_0x32435ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "num";
    .port_info 1 /INPUT 1 "clk2";
    .port_info 2 /OUTPUT 4 "BCD";
    .port_info 3 /OUTPUT 4 "sel";
P_0x32435f10 .param/l "cont" 0 8 8, +C4<00000000000000000000000000000001>;
v0x32435ff0_0 .var "BCD", 3 0;
v0x324360f0_0 .var "algo", 0 0;
v0x324361b0_0 .net "clk2", 0 0, v0x32437740_0;  alias, 1 drivers
v0x32436280_0 .net "num", 5 0, L_0x3243ada0;  alias, 1 drivers
v0x32436360_0 .var "sel", 3 0;
E_0x323f7b40 .event posedge, v0x324361b0_0;
S_0x32436510 .scope module, "sumar" "BCDtoSSeg" 7 21, 9 1 0, S_0x32435ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "BCD";
    .port_info 1 /INPUT 4 "s";
    .port_info 2 /OUTPUT 7 "SSeg";
    .port_info 3 /OUTPUT 4 "an";
L_0x3243aca0 .functor BUFZ 4, v0x32435ff0_0, C4<0000>, C4<0000>, C4<0000>;
v0x324367c0_0 .net "BCD", 3 0, v0x32435ff0_0;  alias, 1 drivers
v0x324368d0_0 .var "SSeg", 0 6;
v0x32436990_0 .net "an", 3 0, L_0x3243aca0;  alias, 1 drivers
v0x32436a80_0 .net "s", 3 0, v0x324387e0_0;  alias, 1 drivers
E_0x323d9170 .event anyedge, v0x32435ff0_0;
S_0x32437290 .scope module, "div" "clock_gen" 3 25, 10 1 0, S_0x323f1060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "clk2";
P_0x32437470 .param/l "DIV" 0 10 7, +C4<00000000000000001100001101010000>;
v0x32437660_0 .net "clk", 0 0, v0x324386f0_0;  alias, 1 drivers
v0x32437740_0 .var "clk2", 0 0;
v0x32437850_0 .var "count", 15 0;
E_0x32416bf0 .event posedge, v0x32437660_0;
    .scope S_0x32437290;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x32437740_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x32437850_0, 0, 16;
    %end;
    .thread T_0;
    .scope S_0x32437290;
T_1 ;
    %wait E_0x32416bf0;
    %load/vec4 v0x32437850_0;
    %pad/u 32;
    %cmpi/u 50000, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.0, 5;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x32437850_0, 0;
    %load/vec4 v0x32437740_0;
    %inv;
    %assign/vec4 v0x32437740_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x32437850_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x32437850_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x32435d30;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x324360f0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x32435d30;
T_3 ;
    %wait E_0x323f7b40;
    %load/vec4 v0x324360f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0x32436280_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %assign/vec4 v0x32435ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x324360f0_0, 0, 1;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x32436360_0, 0;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0x32436280_0;
    %pad/u 32;
    %load/vec4 v0x32436280_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %sub;
    %pushi/vec4 10, 0, 32;
    %div;
    %pad/u 4;
    %assign/vec4 v0x32435ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x324360f0_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x32436360_0, 0;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x32436510;
T_4 ;
    %wait E_0x323d9170;
    %load/vec4 v0x324367c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x324368d0_0, 0, 7;
    %jmp T_4.17;
T_4.0 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0x324368d0_0, 0, 7;
    %jmp T_4.17;
T_4.1 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v0x324368d0_0, 0, 7;
    %jmp T_4.17;
T_4.2 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0x324368d0_0, 0, 7;
    %jmp T_4.17;
T_4.3 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0x324368d0_0, 0, 7;
    %jmp T_4.17;
T_4.4 ;
    %pushi/vec4 76, 0, 7;
    %store/vec4 v0x324368d0_0, 0, 7;
    %jmp T_4.17;
T_4.5 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x324368d0_0, 0, 7;
    %jmp T_4.17;
T_4.6 ;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0x324368d0_0, 0, 7;
    %jmp T_4.17;
T_4.7 ;
    %pushi/vec4 15, 0, 7;
    %store/vec4 v0x324368d0_0, 0, 7;
    %jmp T_4.17;
T_4.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x324368d0_0, 0, 7;
    %jmp T_4.17;
T_4.9 ;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v0x324368d0_0, 0, 7;
    %jmp T_4.17;
T_4.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v0x324368d0_0, 0, 7;
    %jmp T_4.17;
T_4.11 ;
    %pushi/vec4 96, 0, 7;
    %store/vec4 v0x324368d0_0, 0, 7;
    %jmp T_4.17;
T_4.12 ;
    %pushi/vec4 49, 0, 7;
    %store/vec4 v0x324368d0_0, 0, 7;
    %jmp T_4.17;
T_4.13 ;
    %pushi/vec4 66, 0, 7;
    %store/vec4 v0x324368d0_0, 0, 7;
    %jmp T_4.17;
T_4.14 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x324368d0_0, 0, 7;
    %jmp T_4.17;
T_4.15 ;
    %pushi/vec4 56, 0, 7;
    %store/vec4 v0x324368d0_0, 0, 7;
    %jmp T_4.17;
T_4.17 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x323de510;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v0x324386f0_0;
    %inv;
    %store/vec4 v0x324386f0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x323de510;
T_6 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x324387e0_0, 0, 4;
T_6.0 ;
    %delay 40000, 0;
    %load/vec4 v0x324387e0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x324387e0_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x324387e0_0, 0, 4;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x323de510;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x324386f0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x32438270_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x32438350_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x32438500_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x32438270_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x32438350_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x32438500_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x32438270_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x32438350_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x32438500_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x32438270_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x32438350_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x32438500_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x32438270_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x32438350_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x32438500_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x32438270_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x32438350_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x32438500_0, 0, 1;
    %delay 200000, 0;
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x323de510;
T_8 ;
    %vpi_call 2 61 "$dumpfile", "top_sumador_visual_tb.vcd" {0 0 0};
    %vpi_call 2 62 "$dumpvars", 32'sb11111111111111111111111111111111, S_0x323f1060 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "src/top_sumador_visual_tb.v";
    "./src/top_sumador_visual.v";
    "./src/sumayresta_estruc.v";
    "./src/sum4b_estruc.v";
    "./src/sum1b_estruc.v";
    "./src/caja.v";
    "./src/BCD.v";
    "./src/BCDtoSSeg.v";
    "./src/clock_gen.v";
# EOF
