<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.385 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;src/cordic.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 2.95 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.12 seconds; current allocated memory: 192.594 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;pre_cordic(ap_fixed&lt;17, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;17, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_uint&lt;2&gt;&amp;)&apos; into &apos;cordic(ap_fixed&lt;17, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;16, 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; (src/cordic.cpp:125:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;cordic_calculate(ap_fixed&lt;17, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;2&gt;, ap_fixed&lt;16, 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;16, 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_uint&lt;2&gt;&amp;)&apos; into &apos;cordic(ap_fixed&lt;17, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;16, 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; (src/cordic.cpp:125:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;post_cordic(ap_fixed&lt;16, 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;2&gt;, ap_fixed&lt;16, 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;16, 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; into &apos;cordic(ap_fixed&lt;17, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;16, 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; (src/cordic.cpp:125:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-167]" key="HLS 214-167" tag="" content="The program may have out of bound array access (src/cordic.cpp:80:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i16.s_struct.ap_fixed.0s&apos; into &apos;cordic(ap_fixed&lt;17, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;16, 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; (src/cordic.cpp:110:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i16.s_struct.ap_fixed.0s&apos; into &apos;cordic(ap_fixed&lt;17, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;16, 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; (src/cordic.cpp:111:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i16.s_struct.ap_fixed.0s&apos; into &apos;cordic(ap_fixed&lt;17, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;16, 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; (src/cordic.cpp:107:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i16.s_struct.ap_fixed.0s&apos; into &apos;cordic(ap_fixed&lt;17, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;16, 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;16, 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; (src/cordic.cpp:103:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 2.44 seconds. CPU system time: 0.14 seconds. Elapsed time: 2.77 seconds; current allocated memory: 194.622 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.624 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 204.431 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 218.860 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;loop&apos; (src/cordic.cpp:64) in function &apos;cordic&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock to (src/cordic.cpp:66:5) in function &apos;cordic&apos;... converting 4 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 253.121 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;xi.V&apos; (src/cordic.cpp:54:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;yi.V&apos; (src/cordic.cpp:55:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;flag_delay_a.V&apos; (src/cordic.cpp:57:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;xi.V&apos; (src/cordic.cpp:70:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;yi.V&apos; (src/cordic.cpp:71:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;xi.V&apos; (src/cordic.cpp:76:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;yi.V&apos; (src/cordic.cpp:77:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;flag_delay_a.V&apos; (src/cordic.cpp:80:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 252.512 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;cordic&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;cordic&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;loop&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop &apos;loop&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 252.938 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 253.362 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;cordic&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;cordic/full_alpha&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;cordic/sin_out&apos; to &apos;ap_vld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;cordic/cos_out&apos; to &apos;ap_vld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;cordic&apos; to &apos;ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;cordic&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 254.006 MB." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;cordic_myarctan_rom&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;cordic_xi_V_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;cordic_flag_delay_a_V_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 262.056 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for cordic." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for cordic." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 162.97 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 6.63 seconds. CPU system time: 0.38 seconds. Elapsed time: 7.23 seconds; current allocated memory: 262.191 MB." resolution=""/>
</Messages>
