Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 224091c6607740d6b0c934b1488befdd --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot minisys_sim_behav xil_defaultlib.minisys_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 24 for port 'led2N4' [C:/minisys1_1_classfiles/minisys/sim/minisys_sim.v:36]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'compare' [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:228]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'compare' [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:293]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'compare_in' [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:381]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'compare_out' [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:415]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'compare_in' [C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v:482]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=44,CLKIN...
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.programrom
Compiling module xil_defaultlib.Ifetc32
Compiling module xil_defaultlib.if_id_reg
Compiling module xil_defaultlib.Idecode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.id_exe_reg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture multu_arch of entity xil_defaultlib.multu [multu_default]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture mult_arch of entity xil_defaultlib.mult [mult_default]
Compiling module xil_defaultlib.Executs32
Compiling module xil_defaultlib.exe_mem_reg
Compiling module xil_defaultlib.mem_wb_reg
Compiling module xil_defaultlib.minisys
Compiling module xil_defaultlib.minisys_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot minisys_sim_behav
