Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2d16002cff4d4d20acd83e30d5fb4daa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stateTest_behav xil_defaultlib.stateTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.stateMachine_default
Compiling module xil_defaultlib.stateTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot stateTest_behav
