
---------- Begin Simulation Statistics ----------
final_tick                               47192391327319936                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              126758807                       # Simulator instruction rate (inst/s)
host_mem_usage                                1624256                       # Number of bytes of host memory used
host_op_rate                                153665751                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.19                       # Real time elapsed on the host
host_tick_rate                              255682993                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    23767865                       # Number of instructions simulated
sim_ops                                      28823991                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000048                       # Number of seconds simulated
sim_ticks                                    47964378                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu0.branchPred.lookups                      0                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.cpi                                   nan                       # CPI: cycles per instruction
system.cpu0.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu0.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                                   nan                       # IPC: instructions per cycle
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu0.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu0.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu0.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu0.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu0.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu0.op_class_0::total                       0                       # Class of committed instruction
system.cpu0.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            39.101374                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                   2106                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                5386                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                47                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect             1079                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted             2682                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                44                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             53                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses               9                       # Number of indirect misses.
system.cpu1.branchPred.lookups                   8991                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                   3159                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted            4                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                      41416                       # Number of instructions committed
system.cpu1.committedOps                        50439                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              1.622006                       # CPI: cycles per instruction
system.cpu1.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu1.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.discardedOps                         4275                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.accesses                        19113                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                            19112                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              1                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                   10339                       # DTB read accesses
system.cpu1.dtb.read_hits                       10338                       # DTB read hits
system.cpu1.dtb.read_misses                         1                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            1                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            1                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            1                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkWaitTime::samples            1                       # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::0              1    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::total            1                       # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walks                        1                       # Table walker walks requested
system.cpu1.dtb.walker.walksLong                    1                       # Table walker walks initiated with long descriptors
system.cpu1.dtb.write_accesses                   8774                       # DTB write accesses
system.cpu1.dtb.write_hits                       8774                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions             35989                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions             8771                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions            4808                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                           5755                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.616521                       # IPC: instructions per cycle
system.cpu1.itb.accesses                        19128                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                            19082                       # DTB hits
system.cpu1.itb.inst_accesses                   19128                       # ITB inst accesses
system.cpu1.itb.inst_hits                       19082                       # ITB inst hits
system.cpu1.itb.inst_misses                        46                       # ITB inst misses
system.cpu1.itb.misses                             46                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst           46                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total           46                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total           46                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkWaitTime::samples           46                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::0             46    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::total           46                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walks                       46                       # Table walker walks requested
system.cpu1.itb.walker.walksLong                   46                       # Table walker walks initiated with long descriptors
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCycles                           67177                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                  31459     62.37%     62.37% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   297      0.59%     62.96% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                      0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                    0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                    0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                     0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                     0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                     0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                    0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                   0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     62.96% # Class of committed instruction
system.cpu1.op_class_0::MemRead                  9931     19.69%     82.65% # Class of committed instruction
system.cpu1.op_class_0::MemWrite                 8752     17.35%    100.00% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                   50439                       # Class of committed instruction
system.cpu1.tickCycles                          61422                       # Number of cycles that the object actually ticked
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.cpi                                   nan                       # CPI: cycles per instruction
system.cpu2.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu2.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu2.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu2.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu2.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu2.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu2.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu2.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu2.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu2.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu2.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu2.ipc                                   nan                       # IPC: instructions per cycle
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu2.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu2.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu2.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu2.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu2.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu2.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu2.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu2.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu2.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu2.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu2.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu2.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu2.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu2.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu2.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu2.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu2.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu2.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu2.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu2.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu2.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu2.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu2.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu2.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu2.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu2.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu2.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu2.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu2.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu2.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu2.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu2.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu2.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu2.op_class_0::total                       0                       # Class of committed instruction
system.cpu2.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.cpi                                   nan                       # CPI: cycles per instruction
system.cpu3.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu3.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu3.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu3.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu3.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu3.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu3.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu3.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu3.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu3.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu3.ipc                                   nan                       # IPC: instructions per cycle
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu3.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu3.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu3.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu3.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu3.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu3.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu3.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu3.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu3.op_class_0::total                       0                       # Class of committed instruction
system.cpu3.tickCycles                              0                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             2                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs                 0                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs                 0                       # Number of DMA write transactions.
system.tol2bus.snoop_filter.hit_multi_requests           61                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          698                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1391                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               692                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           10                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             686                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               3                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          693                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         2020                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side           66                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2086                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        43072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         1984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  45056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               1                       # Total snoops (count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              697                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.091822                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.288982                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    633     90.82%     90.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     64      9.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                697                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1006026                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy             47124                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1442279                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             3.0                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.iobus.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.iocache.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                  1                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port            3                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total            3                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                      3                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                     128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                 1                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                 nan                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       1    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                   1                       # Request fanout histogram
system.membus.reqLayer7.occupancy                4284                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy               4258                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean        48021498                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value     48021498                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     48021498                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::CLK_GATED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                 256                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst          256                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::.cpu2.itb.walker           16                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::.cpu2.itb.walker            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse           14                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::.cpu2.dtb.walker           14                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::.cpu2.dtb.walker     0.875000                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.875000                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           14                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2            2                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::3           12                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                 240                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data          237                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.cpu2.dcache.prefetcher            3                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.925781                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.cpu2.dcache.prefetcher     0.011719                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.937500                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1022            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_blocks::1024          237                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1022::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          159                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1022     0.011719                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean        48021498                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value     48021498                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     48021498                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::CLK_GATED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                 256                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst          256                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          218                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::.cpu3.itb.walker           16                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::.cpu3.itb.walker            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::3            1                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::4           15                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse           15                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::.cpu3.dtb.walker           15                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::.cpu3.dtb.walker     0.937500                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total     0.937500                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           15                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::3            3                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::4           12                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                 232                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data          229                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.cpu3.dcache.prefetcher            3                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.894531                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.cpu3.dcache.prefetcher     0.011719                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.906250                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1022            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_blocks::1024          229                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1022::2            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1022::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           76                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          117                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1022     0.011719                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean        48021498                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value     48021498                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     48021498                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::CLK_GATED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                 256                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst          256                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          247                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::.cpu0.itb.walker           16                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::.cpu0.itb.walker            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::2            4                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::3           12                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::.cpu0.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::.cpu0.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::2            9                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::3            7                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.replacements                     0                       # number of replacements
system.cpu0.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse                 222                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data          211                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.cpu0.dcache.prefetcher           11                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.824219                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.cpu0.dcache.prefetcher     0.042969                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.867188                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1022           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_blocks::1024          211                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::2            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::3            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          115                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           96                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1022     0.042969                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.824219                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                           714                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.l2.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu1.inst                 673                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                  22                       # number of demand (read+write) hits
system.l2.demand_hits::total                      695                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu1.inst                673                       # number of overall hits
system.l2.overall_hits::.cpu1.data                 22                       # number of overall hits
system.l2.overall_hits::total                     695                       # number of overall hits
system.l2.demand_misses::.cpu1.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::total                      1                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu1.inst                1                       # number of overall misses
system.l2.overall_misses::total                     1                       # number of overall misses
system.l2.demand_miss_latency::.cpu1.inst        86394                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total            86394                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu1.inst        86394                       # number of overall miss cycles
system.l2.overall_miss_latency::total           86394                       # number of overall miss cycles
system.l2.demand_accesses::.cpu1.inst             674                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data              22                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  696                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu1.inst            674                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data             22                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 696                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu1.inst       0.001484                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.001437                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu1.inst      0.001484                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.001437                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu1.inst        86394                       # average overall miss latency
system.l2.demand_avg_miss_latency::total        86394                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst        86394                       # average overall miss latency
system.l2.overall_avg_miss_latency::total        86394                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                   1                       # number of writebacks
system.l2.writebacks::total                         1                       # number of writebacks
system.l2.demand_mshr_misses::.cpu1.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                 1                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total                1                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu1.inst        82824                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total        82824                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst        82824                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total        82824                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.001484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.001437                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.001484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.001437                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst        82824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total        82824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst        82824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total        82824                       # average overall mshr miss latency
system.l2.replacements                              1                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks            9                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                9                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks            9                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            9                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu1.data                3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.ReadExReq_accesses::.cpu1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadSharedReq_hits::.cpu1.inst          673                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data           19                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               692                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu1.inst            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu1.inst        86394                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total        86394                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu1.inst          674                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data           19                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           693                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu1.inst     0.001484                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.001443                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.inst        86394                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        86394                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu1.inst            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.inst        82824                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total        82824                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.inst     0.001484                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.001443                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.inst        82824                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        82824                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8176                       # Cycle average of tags in use
system.l2.tags.total_refs                           3                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         1                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             3                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks            436                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst             641                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data             261                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dcache.prefetcher           26                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dtb.walker           12                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.itb.walker            3                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst     4026.014812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data            1427                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dcache.prefetcher   492.985188                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dtb.walker           16                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.itb.walker            9                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst             484                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data             108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dcache.prefetcher           10                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dtb.walker            4                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.itb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst             200                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data              19                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.053223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.078247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.031860                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dcache.prefetcher     0.003174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dtb.walker     0.001465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.itb.walker     0.000366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.491457                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.174194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dcache.prefetcher     0.060179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dtb.walker     0.001953                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.itb.walker     0.001099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.059082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.013184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dcache.prefetcher     0.001221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dtb.walker     0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.itb.walker     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.024414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.002319                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998047                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           542                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023            47                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7587                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          456                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1970                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5330                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          275                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.066162                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.005737                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.926147                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     10641                       # Number of tag accesses
system.l2.tags.data_accesses                    10641                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu1.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                 64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total            64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              64                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu1.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  1                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu1.inst          1334324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               1334324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1334324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1334324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1334324                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1334324                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1334324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1334324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              2668647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000037496                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000256345296                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            1                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            1                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                  16                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 17                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           1                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          1                       # Number of write requests accepted
system.mem_ctrls.readBursts                         2                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        2                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      31.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                        37500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      15000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   82500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18750.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    7500.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41250.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        1                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      11                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate               550.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     2                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    2                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            8                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            92                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    85.345372                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    39.885551                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-79            5     62.50%     62.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-143            2     25.00%     87.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::160-175            1     12.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            8                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean             52                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     52.000000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev           nan                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-53             1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             1                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev           nan                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                     64                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                     576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                      64                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                   64                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         1.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        12.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      1.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      48249264                       # Total gap between requests
system.mem_ctrls.avgGap                   24124632.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu1.inst           64                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks          576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu1.inst 1334323.568211392267                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 12008912.113902529702                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu1.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            2                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu1.inst        82500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   1805685666                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 902842833.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                   300.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         24335.472000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          8572.569600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         3435.331200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       27757.296000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     333290.160000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     172773.972000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1730427.652800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2300592.453600                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         47.964605                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     43518258                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      2943240                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.pwrStateResidencyTicks::ON       48021498                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst        18408                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           18408                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst        18408                       # number of overall hits
system.cpu1.icache.overall_hits::total          18408                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          674                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           674                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          674                       # number of overall misses
system.cpu1.icache.overall_misses::total          674                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst      8284542                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8284542                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst      8284542                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8284542                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst        19082                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        19082                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst        19082                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        19082                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.035321                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.035321                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.035321                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.035321                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 12291.605341                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 12291.605341                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 12291.605341                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 12291.605341                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_misses::.cpu1.inst          674                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          674                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst          674                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          674                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst      7804020                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7804020                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst      7804020                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7804020                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.035321                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.035321                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.035321                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.035321                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 11578.664688                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 11578.664688                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 11578.664688                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 11578.664688                       # average overall mshr miss latency
system.cpu1.icache.replacements                   673                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst        18408                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          18408                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          674                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          674                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst      8284542                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8284542                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst        19082                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        19082                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.035321                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.035321                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 12291.605341                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 12291.605341                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst          674                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          674                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst      7804020                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7804020                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.035321                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.035321                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 11578.664688                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11578.664688                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                 256                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              14305                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              673                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            21.255572                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst          256                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          156                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            38837                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           38837                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.demand_hits::.cpu1.itb.walker          138                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total          138                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::.cpu1.itb.walker          138                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total          138                       # number of overall hits
system.cpu1.itb_walker_cache.demand_accesses::.cpu1.itb.walker          138                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total          138                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::.cpu1.itb.walker          138                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total          138                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.ReadReq_hits::.cpu1.itb.walker          138                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total          138                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_accesses::.cpu1.itb.walker          138                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total          138                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::.cpu1.itb.walker           16                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::.cpu1.itb.walker            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::2           11                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::3            5                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses         1104                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses         1104                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.demand_hits::.cpu1.dtb.walker            1                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total            1                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::.cpu1.dtb.walker            1                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total            1                       # number of overall hits
system.cpu1.dtb_walker_cache.demand_accesses::.cpu1.dtb.walker            1                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total            1                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::.cpu1.dtb.walker            1                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total            1                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.ReadReq_hits::.cpu1.dtb.walker            1                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total            1                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_accesses::.cpu1.dtb.walker            1                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total            1                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::.cpu1.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::.cpu1.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::2           13                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::3            3                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses            8                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            8                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data        17560                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           17560                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data        17560                       # number of overall hits
system.cpu1.dcache.overall_hits::total          17560                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data           28                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total            28                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data           28                       # number of overall misses
system.cpu1.dcache.overall_misses::total           28                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data       353430                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total       353430                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data       353430                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total       353430                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data        17588                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        17588                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data        17588                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        17588                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.001592                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.001592                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.001592                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.001592                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 12622.500000                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 12622.500000                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 12622.500000                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 12622.500000                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks            9                       # number of writebacks
system.cpu1.dcache.writebacks::total                9                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data            6                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data            6                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data           22                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           22                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data           22                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           22                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data       258468                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total       258468                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data       258468                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total       258468                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.001251                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001251                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.001251                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001251                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 11748.545455                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11748.545455                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 11748.545455                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11748.545455                       # average overall mshr miss latency
system.cpu1.dcache.replacements                    22                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data         8856                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           8856                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data           23                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           23                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data       291312                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total       291312                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data         8879                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         8879                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.002590                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.002590                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 12665.739130                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 12665.739130                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data            4                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data           19                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           19                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data       224196                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       224196                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.002140                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002140                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 11799.789474                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11799.789474                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data         8704                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          8704                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            5                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data        62118                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total        62118                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data         8709                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         8709                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.000574                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000574                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 12423.600000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 12423.600000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data            2                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data        34272                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total        34272                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.000344                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000344                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data        11424                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        11424                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data           40                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           40                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           40                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           40                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data           40                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           40                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse                 256                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                403                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               22                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.318182                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data          242                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.cpu1.dcache.prefetcher           14                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.945312                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.cpu1.dcache.prefetcher     0.054688                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1022           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_blocks::1024          242                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::2           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          222                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1022     0.054688                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            35358                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           35358                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       714                       # Clock period in ticks
system.pci_ide.pwrStateResidencyTicks::UNDEFINED     48021498                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

