<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3962" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3962{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3962{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3962{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3962{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t5_3962{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t6_3962{left:364px;bottom:1078px;}
#t7_3962{left:69px;bottom:1012px;letter-spacing:0.13px;}
#t8_3962{left:151px;bottom:1012px;letter-spacing:0.15px;word-spacing:0.01px;}
#t9_3962{left:69px;bottom:988px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#ta_3962{left:69px;bottom:962px;}
#tb_3962{left:95px;bottom:965px;letter-spacing:-0.17px;word-spacing:-0.83px;}
#tc_3962{left:185px;bottom:965px;letter-spacing:-0.16px;word-spacing:-0.76px;}
#td_3962{left:95px;bottom:626px;}
#te_3962{left:121px;bottom:626px;letter-spacing:-0.13px;word-spacing:-0.43px;}
#tf_3962{left:121px;bottom:609px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tg_3962{left:95px;bottom:585px;}
#th_3962{left:121px;bottom:585px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#ti_3962{left:95px;bottom:561px;}
#tj_3962{left:121px;bottom:561px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tk_3962{left:121px;bottom:536px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#tl_3962{left:121px;bottom:519px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tm_3962{left:95px;bottom:495px;}
#tn_3962{left:121px;bottom:495px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#to_3962{left:121px;bottom:478px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tp_3962{left:95px;bottom:454px;}
#tq_3962{left:121px;bottom:454px;letter-spacing:-0.15px;}
#tr_3962{left:144px;bottom:454px;letter-spacing:-0.13px;word-spacing:-1.24px;}
#ts_3962{left:696px;bottom:454px;letter-spacing:-0.13px;word-spacing:-1.25px;}
#tt_3962{left:121px;bottom:437px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tu_3962{left:95px;bottom:412px;}
#tv_3962{left:121px;bottom:412px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#tw_3962{left:121px;bottom:396px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#tx_3962{left:69px;bottom:369px;}
#ty_3962{left:95px;bottom:373px;letter-spacing:-0.14px;word-spacing:-1.02px;}
#tz_3962{left:228px;bottom:373px;letter-spacing:-0.13px;word-spacing:-1.09px;}
#t10_3962{left:95px;bottom:356px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t11_3962{left:95px;bottom:339px;letter-spacing:-0.25px;word-spacing:-0.38px;}
#t12_3962{left:95px;bottom:322px;letter-spacing:-0.23px;word-spacing:-0.51px;}
#t13_3962{left:95px;bottom:305px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t14_3962{left:95px;bottom:289px;letter-spacing:-0.13px;word-spacing:-0.4px;}
#t15_3962{left:69px;bottom:262px;}
#t16_3962{left:95px;bottom:266px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t17_3962{left:259px;bottom:266px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#t18_3962{left:95px;bottom:249px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t19_3962{left:95px;bottom:224px;}
#t1a_3962{left:121px;bottom:224px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1b_3962{left:95px;bottom:200px;}
#t1c_3962{left:121px;bottom:200px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t1d_3962{left:95px;bottom:176px;}
#t1e_3962{left:121px;bottom:176px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1f_3962{left:121px;bottom:159px;letter-spacing:-0.13px;}
#t1g_3962{left:69px;bottom:116px;letter-spacing:-0.16px;}
#t1h_3962{left:94px;bottom:116px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t1i_3962{left:334px;bottom:932px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1j_3962{left:430px;bottom:932px;letter-spacing:0.13px;word-spacing:0.02px;}
#t1k_3962{left:81px;bottom:900px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1l_3962{left:202px;bottom:900px;letter-spacing:-0.14px;}
#t1m_3962{left:81px;bottom:871px;letter-spacing:-0.14px;}
#t1n_3962{left:202px;bottom:871px;letter-spacing:-0.11px;}
#t1o_3962{left:81px;bottom:842px;letter-spacing:-0.16px;}
#t1p_3962{left:202px;bottom:842px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1q_3962{left:81px;bottom:813px;letter-spacing:-0.13px;}
#t1r_3962{left:202px;bottom:813px;letter-spacing:-0.12px;}
#t1s_3962{left:81px;bottom:784px;letter-spacing:-0.16px;}
#t1t_3962{left:202px;bottom:784px;letter-spacing:-0.11px;}
#t1u_3962{left:81px;bottom:755px;letter-spacing:-0.2px;}
#t1v_3962{left:202px;bottom:755px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1w_3962{left:81px;bottom:726px;letter-spacing:-0.21px;}
#t1x_3962{left:202px;bottom:726px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1y_3962{left:81px;bottom:697px;letter-spacing:-0.19px;}
#t1z_3962{left:202px;bottom:697px;letter-spacing:-0.12px;}
#t20_3962{left:81px;bottom:668px;letter-spacing:-0.21px;}
#t21_3962{left:202px;bottom:668px;letter-spacing:-0.11px;}

.s1_3962{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3962{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3962{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3962{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_3962{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3962{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_3962{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s8_3962{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_3962{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sa_3962{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3962" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3962Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3962" style="-webkit-user-select: none;"><object width="935" height="1210" data="3962/3962.svg" type="image/svg+xml" id="pdf3962" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3962" class="t s1_3962">25-26 </span><span id="t2_3962" class="t s1_3962">Vol. 3C </span>
<span id="t3_3962" class="t s2_3962">VIRTUAL MACHINE CONTROL STRUCTURES </span>
<span id="t4_3962" class="t s3_3962">On some processors, attempts to write to these fields with VMWRITE fail (see “VMWRITE—Write Field to Virtual- </span>
<span id="t5_3962" class="t s3_3962">Machine Control Structure” in Chapter 31). </span>
<span id="t6_3962" class="t s4_3962">1 </span>
<span id="t7_3962" class="t s5_3962">25.9.1 </span><span id="t8_3962" class="t s5_3962">Basic VM-Exit Information </span>
<span id="t9_3962" class="t s3_3962">The following VM-exit information fields provide basic information about a VM exit: </span>
<span id="ta_3962" class="t s6_3962">• </span><span id="tb_3962" class="t s7_3962">Exit reason </span><span id="tc_3962" class="t s3_3962">(32 bits). This field encodes the reason for the VM exit and has the structure given in Table 25-18. </span>
<span id="td_3962" class="t s3_3962">— </span><span id="te_3962" class="t s3_3962">Bits 15:0 provide basic information about the cause of the VM exit (if bit 31 is clear) or of the VM-entry </span>
<span id="tf_3962" class="t s3_3962">failure (if bit 31 is set). Appendix C enumerates the basic exit reasons. </span>
<span id="tg_3962" class="t s3_3962">— </span><span id="th_3962" class="t s3_3962">Bit 16 is always cleared to 0. </span>
<span id="ti_3962" class="t s3_3962">— </span><span id="tj_3962" class="t s3_3962">Bit 27 is set to 1 if the VM exit occurred while the logical processor was in enclave mode. </span>
<span id="tk_3962" class="t s3_3962">A VM exit also sets this bit if it is incident to delivery of an event injected by VM entry and the guest inter- </span>
<span id="tl_3962" class="t s3_3962">ruptibility-state field indicates an enclave interrupt (bit 4 of the field is 1). See Section 28.2.1 for details. </span>
<span id="tm_3962" class="t s3_3962">— </span><span id="tn_3962" class="t s3_3962">Bit 28 is set only by an SMM VM exit (see Section 32.15.2) that took priority over an MTF VM exit (see </span>
<span id="to_3962" class="t s3_3962">Section 26.5.2) that would have occurred had the SMM VM exit not occurred. See Section 32.15.2.3. </span>
<span id="tp_3962" class="t s3_3962">— </span><span id="tq_3962" class="t s3_3962">Bit </span><span id="tr_3962" class="t s3_3962">29 is set if and only if the processor was in VMX root operation at the time the VM </span><span id="ts_3962" class="t s3_3962">exit occurred. This can </span>
<span id="tt_3962" class="t s3_3962">happen only for SMM VM exits. See Section 32.15.2. </span>
<span id="tu_3962" class="t s3_3962">— </span><span id="tv_3962" class="t s3_3962">Because some VM-entry failures load processor state from the host-state area (see Section 27.8), software </span>
<span id="tw_3962" class="t s3_3962">must be able to distinguish such cases from true VM exits. Bit 31 is used for that purpose. </span>
<span id="tx_3962" class="t s6_3962">• </span><span id="ty_3962" class="t s7_3962">Exit qualification </span><span id="tz_3962" class="t s3_3962">(64 bits; 32 bits on processors that do not support Intel 64 architecture). This field contains </span>
<span id="t10_3962" class="t s3_3962">additional information about the cause of VM exits due to the following: debug exceptions; page-fault </span>
<span id="t11_3962" class="t s3_3962">exceptions; start-up IPIs (SIPIs); task switches; INVEPT; INVLPG;INVVPID; LGDT; LIDT; LLDT; LTR; SGDT; </span>
<span id="t12_3962" class="t s3_3962">SIDT; SLDT; STR; VMCLEAR; VMPTRLD; VMPTRST; VMREAD; VMWRITE; VMXON; XRSTORS; XSAVES; control- </span>
<span id="t13_3962" class="t s3_3962">register accesses; MOV DR; I/O instructions; and MWAIT. The format of the field depends on the cause of the </span>
<span id="t14_3962" class="t s3_3962">VM exit. See Section 28.2.1 for details. </span>
<span id="t15_3962" class="t s6_3962">• </span><span id="t16_3962" class="t s7_3962">Guest-linear address </span><span id="t17_3962" class="t s3_3962">(64 bits; 32 bits on processors that do not support Intel 64 architecture). This field is </span>
<span id="t18_3962" class="t s3_3962">used in the following cases: </span>
<span id="t19_3962" class="t s3_3962">— </span><span id="t1a_3962" class="t s3_3962">VM exits due to attempts to execute LMSW with a memory operand. </span>
<span id="t1b_3962" class="t s3_3962">— </span><span id="t1c_3962" class="t s3_3962">VM exits due to attempts to execute INS or OUTS. </span>
<span id="t1d_3962" class="t s3_3962">— </span><span id="t1e_3962" class="t s3_3962">VM exits due to system-management interrupts (SMIs) that arrive immediately after retirement of I/O </span>
<span id="t1f_3962" class="t s3_3962">instructions. </span>
<span id="t1g_3962" class="t s8_3962">1. </span><span id="t1h_3962" class="t s8_3962">Software can discover whether these fields can be written by reading the VMX capability MSR IA32_VMX_MISC (see Appendix A.6). </span>
<span id="t1i_3962" class="t s9_3962">Table 25-18. </span><span id="t1j_3962" class="t s9_3962">Format of Exit Reason </span>
<span id="t1k_3962" class="t sa_3962">Bit Position(s) </span><span id="t1l_3962" class="t sa_3962">Contents </span>
<span id="t1m_3962" class="t s8_3962">15:0 </span><span id="t1n_3962" class="t s8_3962">Basic exit reason </span>
<span id="t1o_3962" class="t s8_3962">16 </span><span id="t1p_3962" class="t s8_3962">Always cleared to 0 </span>
<span id="t1q_3962" class="t s8_3962">26:17 </span><span id="t1r_3962" class="t s8_3962">Not currently defined </span>
<span id="t1s_3962" class="t s8_3962">27 </span><span id="t1t_3962" class="t s8_3962">A VM exit saves this bit as 1 to indicate that the VM exit was incident to enclave mode. </span>
<span id="t1u_3962" class="t s8_3962">28 </span><span id="t1v_3962" class="t s8_3962">Pending MTF VM exit </span>
<span id="t1w_3962" class="t s8_3962">29 </span><span id="t1x_3962" class="t s8_3962">VM exit from VMX root operation </span>
<span id="t1y_3962" class="t s8_3962">30 </span><span id="t1z_3962" class="t s8_3962">Not currently defined </span>
<span id="t20_3962" class="t s8_3962">31 </span><span id="t21_3962" class="t s8_3962">VM-entry failure (0 = true VM exit; 1 = VM-entry failure) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
