##########################################################################################################
#File: vmul_vvCase-0.txt
#Brief: Test Configuration VLEN=SEW,LMUL=8,VL=8 : spills of V[vd=0]
#Details: MUL v1:=[8:15] and v2[16:23] and stores result in vd:=[0:7], no inter-element carries
##########################################################################################################

#Input:

VS2:16
VS1:8
XLEN:64
SEW:32
LMUL:8
VD:0
VSTART:0
VLEN:32
VL:8
VM:1

V0	[55|55|55|55]
V1	[55|55|55|55]
V2	[55|55|55|55]
V3	[55|55|55|55]
V4	[55|55|55|55]
V5	[55|55|55|55]
V6	[55|55|55|55]
V7	[55|55|55|55]
V8	[ff|ff|ff|ff]
V9	[ff|ff|ff|ff]
V10	[1A|B4|56|78]
V11	[00|00|00|01]
V12	[00|00|00|ff]
V13	[00|16|15|14]
V14	[00|1a|19|18]
V15	[00|1e|1d|1c]
V16	[00|00|00|01]
V17	[ff|ff|ff|ff]
V18	[48|96|70|A4]
V19	[ff|ff|ff|ff]
V20	[00|00|00|ff]
V21	[00|00|00|01]
V22	[00|00|00|01]
V23	[00|00|00|01]
V24	[00|00|00|00]
V25	[00|00|00|00]
V26	[00|00|00|00]
V27	[00|00|00|00]
V28	[00|00|00|00]
V29	[00|00|00|00]
V30	[00|00|00|00]
V31	[00|00|00|00]

#Output:

V0  [ff|ff|ff|ff]
V1	[00|00|00|01]
V2	[6B|AB|E4|E0]
V3	[ff|ff|ff|ff]
V4	[00|00|fe|01]
V5	[00|16|15|14]
V6	[00|1a|19|18]
V7	[00|1e|1d|1c]
V8	[ff|ff|ff|ff]
V9	[ff|ff|ff|ff]
V10	[1A|B4|56|78]
V11	[00|00|00|01]
V12	[00|00|00|ff]
V13	[00|16|15|14]
V14	[00|1a|19|18]
V15	[00|1e|1d|1c]
V16	[00|00|00|01]
V17	[ff|ff|ff|ff]
V18	[48|96|70|A4]
V19	[ff|ff|ff|ff]
V20	[00|00|00|ff]
V21	[00|00|00|01]
V22	[00|00|00|01]
V23	[00|00|00|01]
V24	[00|00|00|00]
V25	[00|00|00|00]
V26	[00|00|00|00]
V27	[00|00|00|00]
V28	[00|00|00|00]
V29	[00|00|00|00]
V30	[00|00|00|00]
V31	[00|00|00|00]

EXCEPTION:0
