{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638854273345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638854273345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 07 00:17:53 2021 " "Processing started: Tue Dec 07 00:17:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638854273345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638854273345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638854273346 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638854274850 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638854274851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 7 7 " "Found 7 design units, including 7 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638854290556 ""} { "Info" "ISGN_ENTITY_NAME" "2 storing " "Found entity 2: storing" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638854290556 ""} { "Info" "ISGN_ENTITY_NAME" "3 clock " "Found entity 3: clock" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638854290556 ""} { "Info" "ISGN_ENTITY_NAME" "4 SSD " "Found entity 4: SSD" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638854290556 ""} { "Info" "ISGN_ENTITY_NAME" "5 turn_SSD " "Found entity 5: turn_SSD" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638854290556 ""} { "Info" "ISGN_ENTITY_NAME" "6 Static_SSD " "Found entity 6: Static_SSD" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638854290556 ""} { "Info" "ISGN_ENTITY_NAME" "7 outcome_SSD " "Found entity 7: outcome_SSD" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 312 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638854290556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638854290556 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(22) " "Verilog HDL Instantiation warning at main.v(22): instance has no name" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1638854290564 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638854290726 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "player1 main.v(18) " "Output port \"player1\" at main.v(18) has no driver" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638854290740 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "player2 main.v(18) " "Output port \"player2\" at main.v(18) has no driver" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638854290740 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:clk " "Elaborating entity \"clock\" for hierarchy \"clock:clk\"" {  } { { "main.v" "clk" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638854290791 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "main.v(229) " "Verilog HDL Case Statement warning at main.v(229): can't check case statement for completeness because the case expression has too many possible states" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 229 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1638854290796 "|main|clock:clk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSD clock:clk\|SSD:ss1 " "Elaborating entity \"SSD\" for hierarchy \"clock:clk\|SSD:ss1\"" {  } { { "main.v" "ss1" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638854290841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "storing storing:comb_3 " "Elaborating entity \"storing\" for hierarchy \"storing:comb_3\"" {  } { { "main.v" "comb_3" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638854290868 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 main.v(75) " "Verilog HDL assignment warning at main.v(75): truncated value with size 4 to match size of target (1)" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638854290870 "|main|storing:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 main.v(79) " "Verilog HDL assignment warning at main.v(79): truncated value with size 4 to match size of target (1)" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638854290871 "|main|storing:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 main.v(83) " "Verilog HDL assignment warning at main.v(83): truncated value with size 4 to match size of target (1)" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638854290872 "|main|storing:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 main.v(87) " "Verilog HDL assignment warning at main.v(87): truncated value with size 4 to match size of target (1)" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638854290873 "|main|storing:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 main.v(91) " "Verilog HDL assignment warning at main.v(91): truncated value with size 4 to match size of target (1)" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638854290874 "|main|storing:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 main.v(95) " "Verilog HDL assignment warning at main.v(95): truncated value with size 4 to match size of target (1)" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638854290875 "|main|storing:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 main.v(99) " "Verilog HDL assignment warning at main.v(99): truncated value with size 4 to match size of target (1)" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638854290875 "|main|storing:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 main.v(103) " "Verilog HDL assignment warning at main.v(103): truncated value with size 4 to match size of target (1)" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638854290876 "|main|storing:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 main.v(135) " "Verilog HDL assignment warning at main.v(135): truncated value with size 4 to match size of target (1)" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638854290878 "|main|storing:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 main.v(139) " "Verilog HDL assignment warning at main.v(139): truncated value with size 4 to match size of target (1)" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638854290879 "|main|storing:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 main.v(143) " "Verilog HDL assignment warning at main.v(143): truncated value with size 4 to match size of target (1)" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638854290879 "|main|storing:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 main.v(147) " "Verilog HDL assignment warning at main.v(147): truncated value with size 4 to match size of target (1)" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638854290880 "|main|storing:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 main.v(151) " "Verilog HDL assignment warning at main.v(151): truncated value with size 4 to match size of target (1)" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638854290881 "|main|storing:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 main.v(155) " "Verilog HDL assignment warning at main.v(155): truncated value with size 4 to match size of target (1)" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638854290881 "|main|storing:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 main.v(159) " "Verilog HDL assignment warning at main.v(159): truncated value with size 4 to match size of target (1)" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638854290882 "|main|storing:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 main.v(163) " "Verilog HDL assignment warning at main.v(163): truncated value with size 4 to match size of target (1)" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638854290883 "|main|storing:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "win 0 main.v(44) " "Net \"win\" at main.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638854290889 "|main|storing:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outcome_SSD outcome_SSD:outcome " "Elaborating entity \"outcome_SSD\" for hierarchy \"outcome_SSD:outcome\"" {  } { { "main.v" "outcome" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638854290919 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y0 main.v(318) " "Verilog HDL Always Construct warning at main.v(318): inferring latch(es) for variable \"y0\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 318 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638854290924 "|main|outcome_SSD:outcome"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y1 main.v(318) " "Verilog HDL Always Construct warning at main.v(318): inferring latch(es) for variable \"y1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 318 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638854290924 "|main|outcome_SSD:outcome"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y2 main.v(318) " "Verilog HDL Always Construct warning at main.v(318): inferring latch(es) for variable \"y2\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 318 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638854290925 "|main|outcome_SSD:outcome"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y3 main.v(318) " "Verilog HDL Always Construct warning at main.v(318): inferring latch(es) for variable \"y3\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 318 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638854290925 "|main|outcome_SSD:outcome"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y4 main.v(318) " "Verilog HDL Always Construct warning at main.v(318): inferring latch(es) for variable \"y4\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 318 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638854290926 "|main|outcome_SSD:outcome"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y5 main.v(318) " "Verilog HDL Always Construct warning at main.v(318): inferring latch(es) for variable \"y5\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 318 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638854290926 "|main|outcome_SSD:outcome"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y6 main.v(318) " "Verilog HDL Always Construct warning at main.v(318): inferring latch(es) for variable \"y6\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 318 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638854290927 "|main|outcome_SSD:outcome"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y6 main.v(329) " "Inferred latch for \"y6\" at main.v(329)" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638854290929 "|main|outcome_SSD:outcome"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y5 main.v(329) " "Inferred latch for \"y5\" at main.v(329)" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638854290930 "|main|outcome_SSD:outcome"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y4 main.v(329) " "Inferred latch for \"y4\" at main.v(329)" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638854290930 "|main|outcome_SSD:outcome"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y3 main.v(329) " "Inferred latch for \"y3\" at main.v(329)" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638854290930 "|main|outcome_SSD:outcome"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2 main.v(329) " "Inferred latch for \"y2\" at main.v(329)" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638854290931 "|main|outcome_SSD:outcome"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1 main.v(329) " "Inferred latch for \"y1\" at main.v(329)" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638854290932 "|main|outcome_SSD:outcome"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0 main.v(329) " "Inferred latch for \"y0\" at main.v(329)" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638854290934 "|main|outcome_SSD:outcome"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Static_SSD Static_SSD:letter_P " "Elaborating entity \"Static_SSD\" for hierarchy \"Static_SSD:letter_P\"" {  } { { "main.v" "letter_P" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638854290955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turn_SSD turn_SSD:player_turn " "Elaborating entity \"turn_SSD\" for hierarchy \"turn_SSD:player_turn\"" {  } { { "main.v" "player_turn" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638854290978 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "w main.v(268) " "Verilog HDL Always Construct warning at main.v(268): inferring latch(es) for variable \"w\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 268 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638854290980 "|main|turn_SSD:player_turn"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x main.v(268) " "Verilog HDL Always Construct warning at main.v(268): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 268 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638854290980 "|main|turn_SSD:player_turn"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y main.v(268) " "Verilog HDL Always Construct warning at main.v(268): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 268 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638854290981 "|main|turn_SSD:player_turn"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z main.v(268) " "Verilog HDL Always Construct warning at main.v(268): inferring latch(es) for variable \"z\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 268 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638854290981 "|main|turn_SSD:player_turn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z main.v(276) " "Inferred latch for \"z\" at main.v(276)" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638854290986 "|main|turn_SSD:player_turn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y main.v(276) " "Inferred latch for \"y\" at main.v(276)" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638854290987 "|main|turn_SSD:player_turn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x main.v(276) " "Inferred latch for \"x\" at main.v(276)" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638854290988 "|main|turn_SSD:player_turn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w main.v(276) " "Inferred latch for \"w\" at main.v(276)" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638854290988 "|main|turn_SSD:player_turn"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "outcome_SSD:outcome\|y5 " "LATCH primitive \"outcome_SSD:outcome\|y5\" is permanently disabled" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 329 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1638854291222 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "outcome_SSD:outcome\|y3 " "LATCH primitive \"outcome_SSD:outcome\|y3\" is permanently disabled" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 329 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1638854291222 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "outcome_SSD:outcome\|y2 " "LATCH primitive \"outcome_SSD:outcome\|y2\" is permanently disabled" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 329 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1638854291223 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "outcome_SSD:outcome\|y4 " "LATCH primitive \"outcome_SSD:outcome\|y4\" is permanently disabled" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 329 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1638854291223 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1638854292218 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "player1\[0\] GND " "Pin \"player1\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player1\[1\] GND " "Pin \"player1\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player1\[2\] GND " "Pin \"player1\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player1\[3\] GND " "Pin \"player1\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player1\[4\] GND " "Pin \"player1\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player1\[5\] GND " "Pin \"player1\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player1\[6\] GND " "Pin \"player1\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player1\[7\] GND " "Pin \"player1\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player1\[8\] GND " "Pin \"player1\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player1\[9\] GND " "Pin \"player1\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player1\[10\] GND " "Pin \"player1\[10\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player1\[11\] GND " "Pin \"player1\[11\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player1\[12\] GND " "Pin \"player1\[12\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player1\[13\] GND " "Pin \"player1\[13\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player1\[14\] GND " "Pin \"player1\[14\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player1\[15\] GND " "Pin \"player1\[15\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player1\[16\] GND " "Pin \"player1\[16\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player1[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player1\[17\] GND " "Pin \"player1\[17\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player1[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player1\[18\] GND " "Pin \"player1\[18\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player1[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player1\[19\] GND " "Pin \"player1\[19\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player1[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player1\[20\] GND " "Pin \"player1\[20\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player1[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player1\[21\] GND " "Pin \"player1\[21\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player1[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player1\[22\] GND " "Pin \"player1\[22\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player1[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player1\[23\] GND " "Pin \"player1\[23\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player1[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player1\[24\] GND " "Pin \"player1\[24\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player1[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player1\[25\] GND " "Pin \"player1\[25\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player1[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player1\[26\] GND " "Pin \"player1\[26\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player1[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player1\[27\] GND " "Pin \"player1\[27\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player1[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player1\[28\] GND " "Pin \"player1\[28\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player1[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player1\[29\] GND " "Pin \"player1\[29\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player1[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player1\[30\] GND " "Pin \"player1\[30\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player1[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player1\[31\] GND " "Pin \"player1\[31\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player1[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player2\[0\] GND " "Pin \"player2\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player2\[1\] GND " "Pin \"player2\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player2\[2\] GND " "Pin \"player2\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player2\[3\] GND " "Pin \"player2\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player2\[4\] GND " "Pin \"player2\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player2\[5\] GND " "Pin \"player2\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player2\[6\] GND " "Pin \"player2\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player2\[7\] GND " "Pin \"player2\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player2\[8\] GND " "Pin \"player2\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player2\[9\] GND " "Pin \"player2\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player2\[10\] GND " "Pin \"player2\[10\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player2\[11\] GND " "Pin \"player2\[11\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player2\[12\] GND " "Pin \"player2\[12\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player2\[13\] GND " "Pin \"player2\[13\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player2\[14\] GND " "Pin \"player2\[14\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player2\[15\] GND " "Pin \"player2\[15\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player2[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player2\[16\] GND " "Pin \"player2\[16\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player2[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player2\[17\] GND " "Pin \"player2\[17\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player2[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player2\[18\] GND " "Pin \"player2\[18\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player2[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player2\[19\] GND " "Pin \"player2\[19\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player2[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player2\[20\] GND " "Pin \"player2\[20\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player2[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player2\[21\] GND " "Pin \"player2\[21\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player2[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player2\[22\] GND " "Pin \"player2\[22\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player2[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player2\[23\] GND " "Pin \"player2\[23\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player2[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player2\[24\] GND " "Pin \"player2\[24\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player2[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player2\[25\] GND " "Pin \"player2\[25\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player2[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player2\[26\] GND " "Pin \"player2\[26\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player2[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player2\[27\] GND " "Pin \"player2\[27\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player2[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player2\[28\] GND " "Pin \"player2\[28\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player2[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player2\[29\] GND " "Pin \"player2\[29\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player2[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player2\[30\] GND " "Pin \"player2\[30\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player2[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "player2\[31\] GND " "Pin \"player2\[31\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|player2[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "status\[0\] GND " "Pin \"status\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|status[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "status\[1\] GND " "Pin \"status\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|status[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED10 VCC " "Pin \"LED10\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|LED10"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED11 VCC " "Pin \"LED11\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|LED11"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED12 VCC " "Pin \"LED12\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|LED12"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED13 VCC " "Pin \"LED13\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|LED13"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED14 VCC " "Pin \"LED14\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|LED14"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED15 VCC " "Pin \"LED15\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|LED15"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED16 VCC " "Pin \"LED16\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|LED16"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED20 GND " "Pin \"LED20\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|LED20"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED21 GND " "Pin \"LED21\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|LED21"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED22 VCC " "Pin \"LED22\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|LED22"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED23 VCC " "Pin \"LED23\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|LED23"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED24 GND " "Pin \"LED24\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|LED24"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED25 GND " "Pin \"LED25\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|LED25"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED26 GND " "Pin \"LED26\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|LED26"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED31 GND " "Pin \"LED31\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|LED31"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED35 VCC " "Pin \"LED35\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|LED35"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED40 GND " "Pin \"LED40\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|LED40"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED41 VCC " "Pin \"LED41\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|LED41"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED42 GND " "Pin \"LED42\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|LED42"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED43 GND " "Pin \"LED43\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|LED43"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED44 GND " "Pin \"LED44\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|LED44"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED45 GND " "Pin \"LED45\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|LED45"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED46 VCC " "Pin \"LED46\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|LED46"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED50 GND " "Pin \"LED50\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|LED50"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED51 GND " "Pin \"LED51\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|LED51"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED52 GND " "Pin \"LED52\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|LED52"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED53 GND " "Pin \"LED53\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|LED53"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED54 GND " "Pin \"LED54\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|LED54"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED55 GND " "Pin \"LED55\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|LED55"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED56 VCC " "Pin \"LED56\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/DinujaWattage/Documents/3201/Final project/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638854292546 "|main|LED56"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1638854292546 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638854292805 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638854294648 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638854294648 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "265 " "Implemented 265 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638854294747 ""} { "Info" "ICUT_CUT_TM_OPINS" "153 " "Implemented 153 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638854294747 ""} { "Info" "ICUT_CUT_TM_LCELLS" "100 " "Implemented 100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638854294747 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638854294747 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 135 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 135 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638854294786 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 07 00:18:14 2021 " "Processing ended: Tue Dec 07 00:18:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638854294786 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638854294786 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638854294786 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638854294786 ""}
