strict digraph "" {
	node [label="\N"];
	"Leaf_7:AL"	[def_var="['pos']",
		label="Leaf_7:AL"];
	"13:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fa169acb050>",
		fillcolor=lightcyan,
		label="13:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"13:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa169acb110>",
		fillcolor=cadetblue,
		label="13:BS
pos = 2'b01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa169acb110>]",
		style=filled,
		typ=BlockingSubstitution];
	"13:CA" -> "13:BS"	[cond="[]",
		lineno=None];
	"10:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa169acb290>",
		fillcolor=cadetblue,
		label="10:BS
pos = 2'b00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa169acb290>]",
		style=filled,
		typ=BlockingSubstitution];
	"10:BS" -> "Leaf_7:AL"	[cond="[]",
		lineno=None];
	"12:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fa169acbdd0>",
		fillcolor=lightcyan,
		label="12:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"12:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa169acbe50>",
		fillcolor=cadetblue,
		label="12:BS
pos = 2'b00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa169acbe50>]",
		style=filled,
		typ=BlockingSubstitution];
	"12:CA" -> "12:BS"	[cond="[]",
		lineno=None];
	"9:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fa169acbc10>",
		fillcolor=springgreen,
		label="9:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"9:IF" -> "10:BS"	[cond="['sel']",
		label=sel,
		lineno=9];
	"12:BS" -> "Leaf_7:AL"	[cond="[]",
		lineno=None];
	"14:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fa169acbfd0>",
		fillcolor=lightcyan,
		label="14:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"14:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa169aef090>",
		fillcolor=cadetblue,
		label="14:BS
pos = 2'b10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa169aef090>]",
		style=filled,
		typ=BlockingSubstitution];
	"14:CA" -> "14:BS"	[cond="[]",
		lineno=None];
	"13:BS" -> "Leaf_7:AL"	[cond="[]",
		lineno=None];
	"11:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fa169acbd10>",
		fillcolor=linen,
		label="11:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"11:CS" -> "13:CA"	[cond="['in']",
		label=in,
		lineno=11];
	"11:CS" -> "12:CA"	[cond="['in']",
		label=in,
		lineno=11];
	"11:CS" -> "14:CA"	[cond="['in']",
		label=in,
		lineno=11];
	"15:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fa169aef210>",
		fillcolor=lightcyan,
		label="15:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"11:CS" -> "15:CA"	[cond="['in']",
		label=in,
		lineno=11];
	"8:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa169acb8d0>",
		fillcolor=turquoise,
		label="8:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"8:BL" -> "9:IF"	[cond="[]",
		lineno=None];
	"8:BL" -> "11:CS"	[cond="[]",
		lineno=None];
	"15:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa169aef290>",
		fillcolor=cadetblue,
		label="15:BS
pos = 2'b11;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa169aef290>]",
		style=filled,
		typ=BlockingSubstitution];
	"15:CA" -> "15:BS"	[cond="[]",
		lineno=None];
	"15:BS" -> "Leaf_7:AL"	[cond="[]",
		lineno=None];
	"14:BS" -> "Leaf_7:AL"	[cond="[]",
		lineno=None];
	"7:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fa169acb510>",
		clk_sens=False,
		fillcolor=gold,
		label="7:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['sel', 'in']"];
	"7:AL" -> "8:BL"	[cond="[]",
		lineno=None];
}
