// Seed: 4023853481
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = id_3;
  parameter id_4 = -1;
  wire id_5;
endmodule
module module_1 (
    input wor  id_0,
    input tri1 id_1
);
  id_3 :
  assert property (@(1 or posedge -1) -1);
  assign id_4 = id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  assign id_3 = -1;
  tri0 id_5, id_6 = 1'd0 & 1 - 1, id_7;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_7
  );
endmodule
