{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552838500070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552838500076 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 17 19:01:39 2019 " "Processing started: Sun Mar 17 19:01:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552838500076 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838500076 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB1 -c de0nano_embedding " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB1 -c de0nano_embedding" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838500076 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1552838500748 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1552838500748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB1/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552838510260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_value_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file constant_value_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Constant_Value_Generator " "Found entity 1: Constant_Value_Generator" {  } { { "Constant_Value_Generator.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB1/Constant_Value_Generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552838510267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB1/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552838510274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB1/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552838510282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB1/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552838510288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB1/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552838510295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_a.v 1 1 " "Found 1 design units, including 1 entities, in source file register_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_A " "Found entity 1: register_A" {  } { { "register_A.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB1/register_A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552838510302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_b.v 1 1 " "Found 1 design units, including 1 entities, in source file register_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_B " "Found entity 1: register_B" {  } { { "register_B.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB1/register_B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552838510308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB1/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552838510315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB1/DATAPATH.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552838510320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_tb " "Found entity 1: decoder_tb" {  } { { "decoder_tb.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB1/decoder_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552838510328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_tb " "Found entity 1: mux2_tb" {  } { { "mux2_tb.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB1/mux2_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552838510335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_tb " "Found entity 1: mux4_tb" {  } { { "mux4_tb.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB1/mux4_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552838510342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB1/alu_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552838510350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_a_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file register_a_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_A_tb " "Found entity 1: register_A_tb" {  } { { "register_A_tb.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB1/register_A_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552838510358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_b_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file register_b_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_B_tb " "Found entity 1: register_B_tb" {  } { { "register_B_tb.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB1/register_B_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552838510366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_tb " "Found entity 1: shift_reg_tb" {  } { { "shift_reg_tb.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB1/shift_reg_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552838510373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file_tb " "Found entity 1: register_file_tb" {  } { { "register_file_tb.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB1/register_file_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552838510381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0nano_embedding.v 1 1 " "Found 1 design units, including 1 entities, in source file de0nano_embedding.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0nano_embedding " "Found entity 1: de0nano_embedding" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB1/de0nano_embedding.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552838510389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/caner/documents/github/course-projects/ee446/lab2/controller_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/caner/documents/github/course-projects/ee446/lab2/controller_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller_Unit " "Found entity 1: Controller_Unit" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552838510397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510397 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Controller_Unit_tb4.v " "Can't analyze file -- file Controller_Unit_tb4.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1552838510405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_unit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file controller_unit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller_Unit_tb " "Found entity 1: Controller_Unit_tb" {  } { { "Controller_Unit_tb.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB1/Controller_Unit_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552838510414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510414 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Controller_Unit Controller_Unit.v(26) " "Verilog HDL Parameter Declaration warning at Controller_Unit.v(26): Parameter Declaration in module \"Controller_Unit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1552838510420 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Controller_Unit " "Elaborating entity \"Controller_Unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1552838510499 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Controller_Unit.v(36) " "Verilog HDL assignment warning at Controller_Unit.v(36): truncated value with size 5 to match size of target (1)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552838510500 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Controller_Unit.v(41) " "Verilog HDL assignment warning at Controller_Unit.v(41): truncated value with size 5 to match size of target (1)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552838510501 "|Controller_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LOAD Controller_Unit.v(45) " "Verilog HDL Always Construct warning at Controller_Unit.v(45): variable \"LOAD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552838510501 "|Controller_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "k Controller_Unit.v(45) " "Verilog HDL Always Construct warning at Controller_Unit.v(45): variable \"k\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552838510501 "|Controller_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "COMP Controller_Unit.v(45) " "Verilog HDL Always Construct warning at Controller_Unit.v(45): variable \"COMP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552838510501 "|Controller_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OP Controller_Unit.v(46) " "Verilog HDL Always Construct warning at Controller_Unit.v(46): variable \"OP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552838510501 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Controller_Unit.v(47) " "Verilog HDL assignment warning at Controller_Unit.v(47): truncated value with size 5 to match size of target (1)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552838510501 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Controller_Unit.v(48) " "Verilog HDL assignment warning at Controller_Unit.v(48): truncated value with size 5 to match size of target (1)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552838510501 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Controller_Unit.v(49) " "Verilog HDL assignment warning at Controller_Unit.v(49): truncated value with size 5 to match size of target (1)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552838510501 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Controller_Unit.v(50) " "Verilog HDL assignment warning at Controller_Unit.v(50): truncated value with size 5 to match size of target (1)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552838510501 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Controller_Unit.v(51) " "Verilog HDL assignment warning at Controller_Unit.v(51): truncated value with size 5 to match size of target (1)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552838510501 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Controller_Unit.v(52) " "Verilog HDL assignment warning at Controller_Unit.v(52): truncated value with size 5 to match size of target (1)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552838510501 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Controller_Unit.v(53) " "Verilog HDL assignment warning at Controller_Unit.v(53): truncated value with size 5 to match size of target (1)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552838510501 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Controller_Unit.v(54) " "Verilog HDL assignment warning at Controller_Unit.v(54): truncated value with size 5 to match size of target (1)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552838510502 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Controller_Unit.v(57) " "Verilog HDL assignment warning at Controller_Unit.v(57): truncated value with size 5 to match size of target (1)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552838510502 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Controller_Unit.v(61) " "Verilog HDL assignment warning at Controller_Unit.v(61): truncated value with size 5 to match size of target (1)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552838510502 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(64) " "Verilog HDL Case Statement warning at Controller_Unit.v(64): case item expression never matches the case expression" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 64 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552838510502 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(77) " "Verilog HDL Case Statement warning at Controller_Unit.v(77): case item expression never matches the case expression" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 77 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552838510502 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(88) " "Verilog HDL Case Statement warning at Controller_Unit.v(88): case item expression never matches the case expression" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 88 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552838510502 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(92) " "Verilog HDL Case Statement warning at Controller_Unit.v(92): case item expression never matches the case expression" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 92 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552838510502 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(96) " "Verilog HDL Case Statement warning at Controller_Unit.v(96): case item expression never matches the case expression" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 96 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552838510502 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(112) " "Verilog HDL Case Statement warning at Controller_Unit.v(112): case item expression never matches the case expression" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 112 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552838510502 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(116) " "Verilog HDL Case Statement warning at Controller_Unit.v(116): case item expression never matches the case expression" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 116 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552838510502 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(125) " "Verilog HDL Case Statement warning at Controller_Unit.v(125): case item expression never matches the case expression" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 125 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552838510502 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(129) " "Verilog HDL Case Statement warning at Controller_Unit.v(129): case item expression never matches the case expression" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 129 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552838510502 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(136) " "Verilog HDL Case Statement warning at Controller_Unit.v(136): case item expression never matches the case expression" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 136 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552838510502 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(140) " "Verilog HDL Case Statement warning at Controller_Unit.v(140): case item expression never matches the case expression" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 140 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552838510502 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(144) " "Verilog HDL Case Statement warning at Controller_Unit.v(144): case item expression never matches the case expression" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 144 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552838510502 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(151) " "Verilog HDL Case Statement warning at Controller_Unit.v(151): case item expression never matches the case expression" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 151 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552838510502 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(158) " "Verilog HDL Case Statement warning at Controller_Unit.v(158): case item expression never matches the case expression" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 158 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552838510503 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(173) " "Verilog HDL Case Statement warning at Controller_Unit.v(173): case item expression never matches the case expression" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 173 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552838510503 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(188) " "Verilog HDL Case Statement warning at Controller_Unit.v(188): case item expression never matches the case expression" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 188 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552838510503 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(192) " "Verilog HDL Case Statement warning at Controller_Unit.v(192): case item expression never matches the case expression" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 192 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552838510503 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(201) " "Verilog HDL Case Statement warning at Controller_Unit.v(201): case item expression never matches the case expression" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 201 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552838510503 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(205) " "Verilog HDL Case Statement warning at Controller_Unit.v(205): case item expression never matches the case expression" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 205 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552838510503 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(211) " "Verilog HDL Case Statement warning at Controller_Unit.v(211): case item expression never matches the case expression" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 211 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552838510503 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Controller_Unit.v(221) " "Verilog HDL assignment warning at Controller_Unit.v(221): truncated value with size 5 to match size of target (1)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552838510503 "|Controller_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LOAD Controller_Unit.v(245) " "Verilog HDL Always Construct warning at Controller_Unit.v(245): variable \"LOAD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 245 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552838510503 "|Controller_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "k Controller_Unit.v(253) " "Verilog HDL Always Construct warning at Controller_Unit.v(253): variable \"k\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 253 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552838510503 "|Controller_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OP Controller_Unit.v(257) " "Verilog HDL Always Construct warning at Controller_Unit.v(257): variable \"OP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 257 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552838510504 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(266) " "Verilog HDL Case Statement warning at Controller_Unit.v(266): case item expression never matches the case expression" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 266 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552838510504 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(278) " "Verilog HDL Case Statement warning at Controller_Unit.v(278): case item expression never matches the case expression" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 278 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552838510504 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(314) " "Verilog HDL Case Statement warning at Controller_Unit.v(314): case item expression never matches the case expression" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 314 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552838510504 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(321) " "Verilog HDL Case Statement warning at Controller_Unit.v(321): case item expression never matches the case expression" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 321 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552838510504 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(328) " "Verilog HDL Case Statement warning at Controller_Unit.v(328): case item expression never matches the case expression" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 328 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552838510504 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(343) " "Verilog HDL Case Statement warning at Controller_Unit.v(343): case item expression never matches the case expression" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 343 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552838510504 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(352) " "Verilog HDL Case Statement warning at Controller_Unit.v(352): case item expression never matches the case expression" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 352 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552838510504 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(377) " "Verilog HDL Case Statement warning at Controller_Unit.v(377): case item expression never matches the case expression" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 377 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552838510504 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(386) " "Verilog HDL Case Statement warning at Controller_Unit.v(386): case item expression never matches the case expression" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 386 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552838510504 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(398) " "Verilog HDL Case Statement warning at Controller_Unit.v(398): case item expression never matches the case expression" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 398 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552838510504 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(405) " "Verilog HDL Case Statement warning at Controller_Unit.v(405): case item expression never matches the case expression" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 405 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552838510504 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(412) " "Verilog HDL Case Statement warning at Controller_Unit.v(412): case item expression never matches the case expression" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 412 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552838510504 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(419) " "Verilog HDL Case Statement warning at Controller_Unit.v(419): case item expression never matches the case expression" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 419 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552838510504 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(426) " "Verilog HDL Case Statement warning at Controller_Unit.v(426): case item expression never matches the case expression" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 426 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552838510504 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(440) " "Verilog HDL Case Statement warning at Controller_Unit.v(440): case item expression never matches the case expression" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 440 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552838510504 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(454) " "Verilog HDL Case Statement warning at Controller_Unit.v(454): case item expression never matches the case expression" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 454 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552838510504 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUCtrl Controller_Unit.v(226) " "Verilog HDL Always Construct warning at Controller_Unit.v(226): inferring latch(es) for variable \"ALUCtrl\", which holds its previous value in one or more paths through the always construct" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 226 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552838510505 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ASrc Controller_Unit.v(226) " "Verilog HDL Always Construct warning at Controller_Unit.v(226): inferring latch(es) for variable \"ASrc\", which holds its previous value in one or more paths through the always construct" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 226 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552838510505 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BSrc Controller_Unit.v(226) " "Verilog HDL Always Construct warning at Controller_Unit.v(226): inferring latch(es) for variable \"BSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 226 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552838510505 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R0WE Controller_Unit.v(226) " "Verilog HDL Always Construct warning at Controller_Unit.v(226): inferring latch(es) for variable \"R0WE\", which holds its previous value in one or more paths through the always construct" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 226 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552838510505 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R1WE Controller_Unit.v(226) " "Verilog HDL Always Construct warning at Controller_Unit.v(226): inferring latch(es) for variable \"R1WE\", which holds its previous value in one or more paths through the always construct" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 226 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552838510505 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R0Src Controller_Unit.v(226) " "Verilog HDL Always Construct warning at Controller_Unit.v(226): inferring latch(es) for variable \"R0Src\", which holds its previous value in one or more paths through the always construct" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 226 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552838510505 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R1Src Controller_Unit.v(226) " "Verilog HDL Always Construct warning at Controller_Unit.v(226): inferring latch(es) for variable \"R1Src\", which holds its previous value in one or more paths through the always construct" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 226 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552838510505 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k Controller_Unit.v(226) " "Verilog HDL Always Construct warning at Controller_Unit.v(226): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 226 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552838510505 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AccRight Controller_Unit.v(23) " "Output port \"AccRight\" at Controller_Unit.v(23) has no driver" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552838510506 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AccParallel Controller_Unit.v(23) " "Output port \"AccParallel\" at Controller_Unit.v(23) has no driver" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552838510506 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "QParallel Controller_Unit.v(23) " "Output port \"QParallel\" at Controller_Unit.v(23) has no driver" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552838510506 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "QSrc Controller_Unit.v(23) " "Output port \"QSrc\" at Controller_Unit.v(23) has no driver" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552838510506 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "QRight Controller_Unit.v(23) " "Output port \"QRight\" at Controller_Unit.v(23) has no driver" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552838510506 "|Controller_Unit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "QzSrc Controller_Unit.v(23) " "Output port \"QzSrc\" at Controller_Unit.v(23) has no driver" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552838510506 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[0\] Controller_Unit.v(239) " "Inferred latch for \"k\[0\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510506 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[1\] Controller_Unit.v(239) " "Inferred latch for \"k\[1\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510506 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[2\] Controller_Unit.v(239) " "Inferred latch for \"k\[2\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510507 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[3\] Controller_Unit.v(239) " "Inferred latch for \"k\[3\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510507 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[4\] Controller_Unit.v(239) " "Inferred latch for \"k\[4\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510507 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[5\] Controller_Unit.v(239) " "Inferred latch for \"k\[5\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510507 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[6\] Controller_Unit.v(239) " "Inferred latch for \"k\[6\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510507 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[7\] Controller_Unit.v(239) " "Inferred latch for \"k\[7\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510507 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[8\] Controller_Unit.v(239) " "Inferred latch for \"k\[8\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510507 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[9\] Controller_Unit.v(239) " "Inferred latch for \"k\[9\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510507 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[10\] Controller_Unit.v(239) " "Inferred latch for \"k\[10\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510507 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[11\] Controller_Unit.v(239) " "Inferred latch for \"k\[11\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510507 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[12\] Controller_Unit.v(239) " "Inferred latch for \"k\[12\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510507 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[13\] Controller_Unit.v(239) " "Inferred latch for \"k\[13\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510507 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[14\] Controller_Unit.v(239) " "Inferred latch for \"k\[14\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510507 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[15\] Controller_Unit.v(239) " "Inferred latch for \"k\[15\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510507 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[16\] Controller_Unit.v(239) " "Inferred latch for \"k\[16\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510508 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[17\] Controller_Unit.v(239) " "Inferred latch for \"k\[17\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510508 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[18\] Controller_Unit.v(239) " "Inferred latch for \"k\[18\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510508 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[19\] Controller_Unit.v(239) " "Inferred latch for \"k\[19\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510508 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[20\] Controller_Unit.v(239) " "Inferred latch for \"k\[20\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510508 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[21\] Controller_Unit.v(239) " "Inferred latch for \"k\[21\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510508 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[22\] Controller_Unit.v(239) " "Inferred latch for \"k\[22\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510508 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[23\] Controller_Unit.v(239) " "Inferred latch for \"k\[23\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510508 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[24\] Controller_Unit.v(239) " "Inferred latch for \"k\[24\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510508 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[25\] Controller_Unit.v(239) " "Inferred latch for \"k\[25\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510508 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[26\] Controller_Unit.v(239) " "Inferred latch for \"k\[26\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510508 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[27\] Controller_Unit.v(239) " "Inferred latch for \"k\[27\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510508 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[28\] Controller_Unit.v(239) " "Inferred latch for \"k\[28\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510508 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[29\] Controller_Unit.v(239) " "Inferred latch for \"k\[29\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510508 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[30\] Controller_Unit.v(239) " "Inferred latch for \"k\[30\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510508 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[31\] Controller_Unit.v(239) " "Inferred latch for \"k\[31\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510508 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1Src Controller_Unit.v(239) " "Inferred latch for \"R1Src\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510509 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0Src\[0\] Controller_Unit.v(239) " "Inferred latch for \"R0Src\[0\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510509 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0Src\[1\] Controller_Unit.v(239) " "Inferred latch for \"R0Src\[1\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510509 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1WE Controller_Unit.v(239) " "Inferred latch for \"R1WE\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510509 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0WE Controller_Unit.v(239) " "Inferred latch for \"R0WE\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510509 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BSrc\[0\] Controller_Unit.v(239) " "Inferred latch for \"BSrc\[0\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510509 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BSrc\[1\] Controller_Unit.v(239) " "Inferred latch for \"BSrc\[1\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510509 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASrc\[0\] Controller_Unit.v(239) " "Inferred latch for \"ASrc\[0\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510509 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASrc\[1\] Controller_Unit.v(239) " "Inferred latch for \"ASrc\[1\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510509 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtrl\[0\] Controller_Unit.v(239) " "Inferred latch for \"ALUCtrl\[0\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510509 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtrl\[1\] Controller_Unit.v(239) " "Inferred latch for \"ALUCtrl\[1\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510509 "|Controller_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtrl\[2\] Controller_Unit.v(239) " "Inferred latch for \"ALUCtrl\[2\]\" at Controller_Unit.v(239)" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838510509 "|Controller_Unit"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "R1WE\$latch BSrc\[0\]\$latch " "Duplicate LATCH primitive \"R1WE\$latch\" merged with LATCH primitive \"BSrc\[0\]\$latch\"" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1552838510895 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "R0Src\[0\]\$latch BSrc\[0\]\$latch " "Duplicate LATCH primitive \"R0Src\[0\]\$latch\" merged with LATCH primitive \"BSrc\[0\]\$latch\"" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1552838510895 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1552838510895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BSrc\[0\]\$latch " "Latch BSrc\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CS " "Ports D and ENA on the latch are fed by the same signal CS" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552838510895 ""}  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552838510895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BSrc\[1\]\$latch " "Latch BSrc\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CS " "Ports D and ENA on the latch are fed by the same signal CS" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552838510895 ""}  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552838510895 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AccRight GND " "Pin \"AccRight\" is stuck at GND" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552838510907 "|Controller_Unit|AccRight"} { "Warning" "WMLS_MLS_STUCK_PIN" "AccParallel GND " "Pin \"AccParallel\" is stuck at GND" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552838510907 "|Controller_Unit|AccParallel"} { "Warning" "WMLS_MLS_STUCK_PIN" "ASrc\[0\] VCC " "Pin \"ASrc\[0\]\" is stuck at VCC" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552838510907 "|Controller_Unit|ASrc[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ASrc\[1\] VCC " "Pin \"ASrc\[1\]\" is stuck at VCC" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552838510907 "|Controller_Unit|ASrc[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1Src GND " "Pin \"R1Src\" is stuck at GND" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552838510907 "|Controller_Unit|R1Src"} { "Warning" "WMLS_MLS_STUCK_PIN" "R0WE VCC " "Pin \"R0WE\" is stuck at VCC" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552838510907 "|Controller_Unit|R0WE"} { "Warning" "WMLS_MLS_STUCK_PIN" "R0Src\[1\] VCC " "Pin \"R0Src\[1\]\" is stuck at VCC" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552838510907 "|Controller_Unit|R0Src[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QParallel GND " "Pin \"QParallel\" is stuck at GND" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552838510907 "|Controller_Unit|QParallel"} { "Warning" "WMLS_MLS_STUCK_PIN" "QSrc GND " "Pin \"QSrc\" is stuck at GND" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552838510907 "|Controller_Unit|QSrc"} { "Warning" "WMLS_MLS_STUCK_PIN" "QRight GND " "Pin \"QRight\" is stuck at GND" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552838510907 "|Controller_Unit|QRight"} { "Warning" "WMLS_MLS_STUCK_PIN" "QzSrc GND " "Pin \"QzSrc\" is stuck at GND" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552838510907 "|Controller_Unit|QzSrc"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1552838510907 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1552838510975 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1552838511459 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552838511459 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Stat\[0\] " "No output dependent on input pin \"Stat\[0\]\"" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552838511496 "|Controller_Unit|Stat[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NFlag " "No output dependent on input pin \"NFlag\"" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552838511496 "|Controller_Unit|NFlag"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R1m " "No output dependent on input pin \"R1m\"" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552838511496 "|Controller_Unit|R1m"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0m " "No output dependent on input pin \"R0m\"" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552838511496 "|Controller_Unit|R0m"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Qn " "No output dependent on input pin \"Qn\"" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552838511496 "|Controller_Unit|Qn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Qz " "No output dependent on input pin \"Qz\"" {  } { { "../LAB2/Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552838511496 "|Controller_Unit|Qz"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1552838511496 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "122 " "Implemented 122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1552838511496 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1552838511496 ""} { "Info" "ICUT_CUT_TM_LCELLS" "85 " "Implemented 85 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1552838511496 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1552838511496 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 96 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 96 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552838511513 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 17 19:01:51 2019 " "Processing ended: Sun Mar 17 19:01:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552838511513 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552838511513 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552838511513 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552838511513 ""}
