{"vcs1":{"timestamp_begin":1698773201.481832355, "rt":0.35, "ut":0.14, "st":0.13}}
{"vcselab":{"timestamp_begin":1698773201.878795494, "rt":0.27, "ut":0.18, "st":0.05}}
{"link":{"timestamp_begin":1698773202.180733687, "rt":0.33, "ut":0.11, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1698773201.147597964}
{"VCS_COMP_START_TIME": 1698773201.147597964}
{"VCS_COMP_END_TIME": 1698773202.566736072}
{"VCS_USER_OPTIONS": "-q -nc -sverilog uart.sv TB.sv"}
{"vcs1": {"peak_mem": 337860}}
{"stitch_vcselab": {"peak_mem": 222560}}
