INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/pll/pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/pll/pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/squ/sim/squ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module squ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/sin/sim/sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/new/DDS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
