Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: Elevator_Control.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Elevator_Control.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Elevator_Control"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Elevator_Control
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/AAST/5th semester/Digital Systems Design/Xilinx VHDL projects/ElevatorV5/Elevator/clock_divider.vhd" in Library work.
Architecture behavioral of Entity clock_divider is up to date.
Compiling vhdl file "D:/AAST/5th semester/Digital Systems Design/Xilinx VHDL projects/ElevatorV5/Elevator/up_counter_4_bit.vhd" in Library work.
Architecture behavioral of Entity up_counter_4_bit is up to date.
Compiling vhdl file "D:/AAST/5th semester/Digital Systems Design/Xilinx VHDL projects/ElevatorV5/Elevator/binary_to_bcd_converter.vhd" in Library work.
Architecture behavioral of Entity binary_to_bcd_converter is up to date.
Compiling vhdl file "D:/AAST/5th semester/Digital Systems Design/Xilinx VHDL projects/ElevatorV5/Elevator/BCD_Decoder_7Seg.vhd" in Library work.
Architecture behavioral of Entity bcd_decoder_7seg is up to date.
Compiling vhdl file "D:/AAST/5th semester/Digital Systems Design/Xilinx VHDL projects/ElevatorV5/Elevator/FloorDisplay.vhd" in Library work.
Entity <floordisplay> compiled.
Entity <floordisplay> (Architecture <behavioral>) compiled.
Entity <floordisplay> (Architecture <binary_to_7seg>) compiled.
Compiling vhdl file "D:/AAST/5th semester/Digital Systems Design/Xilinx VHDL projects/ElevatorV5/Elevator/Timer.vhd" in Library work.
Architecture behavioral of Entity timer is up to date.
Compiling vhdl file "D:/AAST/5th semester/Digital Systems Design/Xilinx VHDL projects/ElevatorV5/Elevator/ElevatorEncoder.vhd" in Library work.
Architecture encoder of Entity enc_16_4 is up to date.
Compiling vhdl file "D:/AAST/5th semester/Digital Systems Design/Xilinx VHDL projects/ElevatorV5/Elevator/Elevator_Control.vhd" in Library work.
Architecture behavioral of Entity elevator_control is up to date.
Compiling vhdl file "D:/AAST/5th semester/Digital Systems Design/Xilinx VHDL projects/ElevatorV5/Elevator/components.vhd" in Library work.
Architecture components of Entity components is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Elevator_Control> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FloorDisplay> in library <work> (architecture <binary_to_7seg>).

Analyzing hierarchy for entity <Timer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <enc_16_4> in library <work> (architecture <encoder>).

Analyzing hierarchy for entity <binary_to_bcd_converter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <BCD_Decoder_7Seg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clock_divider> in library <work> (architecture <behavioral>) with generics.
	IN_FREQ = 100000000
	OUT_FREQ = 10000000

Analyzing hierarchy for entity <up_counter_4_bit> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Elevator_Control> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "D:/AAST/5th semester/Digital Systems Design/Xilinx VHDL projects/ElevatorV5/Elevator/Elevator_Control.vhd" line 86: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <floor_request_exists>, <floor_request>, <current_floor>, <overweight_limit>
Entity <Elevator_Control> analyzed. Unit <Elevator_Control> generated.

Analyzing Entity <FloorDisplay> in library <work> (Architecture <binary_to_7seg>).
Entity <FloorDisplay> analyzed. Unit <FloorDisplay> generated.

Analyzing Entity <binary_to_bcd_converter> in library <work> (Architecture <behavioral>).
Entity <binary_to_bcd_converter> analyzed. Unit <binary_to_bcd_converter> generated.

Analyzing Entity <BCD_Decoder_7Seg> in library <work> (Architecture <behavioral>).
Entity <BCD_Decoder_7Seg> analyzed. Unit <BCD_Decoder_7Seg> generated.

Analyzing Entity <Timer> in library <work> (Architecture <behavioral>).
Entity <Timer> analyzed. Unit <Timer> generated.

Analyzing generic Entity <clock_divider> in library <work> (Architecture <behavioral>).
	IN_FREQ = 100000000
	OUT_FREQ = 10000000
WARNING:Xst:819 - "D:/AAST/5th semester/Digital Systems Design/Xilinx VHDL projects/ElevatorV5/Elevator/clock_divider.vhd" line 44: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <temp>
Entity <clock_divider> analyzed. Unit <clock_divider> generated.

Analyzing Entity <up_counter_4_bit> in library <work> (Architecture <behavioral>).
Entity <up_counter_4_bit> analyzed. Unit <up_counter_4_bit> generated.

Analyzing Entity <enc_16_4> in library <work> (Architecture <encoder>).
Entity <enc_16_4> analyzed. Unit <enc_16_4> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <enc_16_4>.
    Related source file is "D:/AAST/5th semester/Digital Systems Design/Xilinx VHDL projects/ElevatorV5/Elevator/ElevatorEncoder.vhd".
WARNING:Xst:647 - Input <enc_in<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <enc_16_4> synthesized.


Synthesizing Unit <binary_to_bcd_converter>.
    Related source file is "D:/AAST/5th semester/Digital Systems Design/Xilinx VHDL projects/ElevatorV5/Elevator/binary_to_bcd_converter.vhd".
    Found 4-bit comparator greatequal for signal <bcd_3$cmp_ge0000> created at line 47.
    Found 4-bit adder for signal <bcd_3_0$add0000> created at line 48.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <binary_to_bcd_converter> synthesized.


Synthesizing Unit <BCD_Decoder_7Seg>.
    Related source file is "D:/AAST/5th semester/Digital Systems Design/Xilinx VHDL projects/ElevatorV5/Elevator/BCD_Decoder_7Seg.vhd".
Unit <BCD_Decoder_7Seg> synthesized.


Synthesizing Unit <clock_divider>.
    Related source file is "D:/AAST/5th semester/Digital Systems Design/Xilinx VHDL projects/ElevatorV5/Elevator/clock_divider.vhd".
    Found 32-bit up counter for signal <count>.
    Found 1-bit register for signal <temp>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clock_divider> synthesized.


Synthesizing Unit <up_counter_4_bit>.
    Related source file is "D:/AAST/5th semester/Digital Systems Design/Xilinx VHDL projects/ElevatorV5/Elevator/up_counter_4_bit.vhd".
    Found 4-bit up counter for signal <counter_up>.
    Summary:
	inferred   1 Counter(s).
Unit <up_counter_4_bit> synthesized.


Synthesizing Unit <FloorDisplay>.
    Related source file is "D:/AAST/5th semester/Digital Systems Design/Xilinx VHDL projects/ElevatorV5/Elevator/FloorDisplay.vhd".
Unit <FloorDisplay> synthesized.


Synthesizing Unit <Timer>.
    Related source file is "D:/AAST/5th semester/Digital Systems Design/Xilinx VHDL projects/ElevatorV5/Elevator/Timer.vhd".
Unit <Timer> synthesized.


Synthesizing Unit <Elevator_Control>.
    Related source file is "D:/AAST/5th semester/Digital Systems Design/Xilinx VHDL projects/ElevatorV5/Elevator/Elevator_Control.vhd".
WARNING:Xst:1780 - Signal <temp_index> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <motor> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <floor_buffer> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <buffer_index> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <buffer_direction> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 1-bit latch for signal <reset_timer>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <start_timer>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Using one-hot encoding for signal <P_S>.
WARNING:Xst:737 - Found 4-bit latch for signal <next_floor>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <N_S>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 4-bit register for signal <current_floor>.
    Found 4-bit comparator greatequal for signal <N_S$cmp_ge0000> created at line 105.
    Found 4-bit comparator greater for signal <N_S$cmp_gt0000> created at line 98.
    Found 4-bit comparator lessequal for signal <N_S$cmp_le0000> created at line 98.
    Found 4-bit comparator less for signal <N_S$cmp_lt0000> created at line 105.
    Found 4-bit comparator not equal for signal <N_S$cmp_ne0000> created at line 96.
    Found 4-bit comparator equal for signal <next_floor$cmp_eq0000> created at line 117.
    Found 4-bit addsub for signal <next_floor$share0000> created at line 88.
    Found 32-bit comparator greater for signal <overweight_limit$cmp_gt0000> created at line 244.
    Found 8-bit register for signal <P_S>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   7 Comparator(s).
Unit <Elevator_Control> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 1
 4-bit addsub                                          : 1
# Counters                                             : 2
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 3
 1-bit register                                        : 1
 4-bit register                                        : 1
 8-bit register                                        : 1
# Latches                                              : 4
 1-bit latch                                           : 2
 4-bit latch                                           : 1
 8-bit latch                                           : 1
# Comparators                                          : 8
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 1
 4-bit comparator greatequal                           : 2
 4-bit comparator greater                              : 1
 4-bit comparator less                                 : 1
 4-bit comparator lessequal                            : 1
 4-bit comparator not equal                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 1
 4-bit addsub                                          : 1
# Counters                                             : 2
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 13
 Flip-Flops                                            : 13
# Latches                                              : 4
 1-bit latch                                           : 2
 4-bit latch                                           : 1
 8-bit latch                                           : 1
# Comparators                                          : 8
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 1
 4-bit comparator greatequal                           : 2
 4-bit comparator greater                              : 1
 4-bit comparator less                                 : 1
 4-bit comparator lessequal                            : 1
 4-bit comparator not equal                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Elevator_Control> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Elevator_Control, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 49
 Flip-Flops                                            : 49

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Elevator_Control.ngr
Top Level Output File Name         : Elevator_Control
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 69

Cell Usage :
# BELS                             : 233
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 33
#      LUT2                        : 8
#      LUT3                        : 21
#      LUT4                        : 71
#      MUXCY                       : 52
#      MUXF5                       : 9
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 63
#      FD                          : 12
#      FDC                         : 4
#      FDE                         : 1
#      FDR                         : 31
#      FDS                         : 1
#      LD                          : 13
#      LDE                         : 1
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 69
#      IBUF                        : 54
#      OBUF                        : 15
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       76  out of   4656     1%  
 Number of Slice Flip Flops:             63  out of   9312     0%  
 Number of 4 input LUTs:                138  out of   9312     1%  
 Number of IOs:                          69
 Number of bonded IOBs:                  69  out of    232    29%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------+------------------------------------------+-------+
Clock Signal                              | Clock buffer(FF name)                    | Load  |
------------------------------------------+------------------------------------------+-------+
CLK                                       | IBUF+BUFG                                | 12    |
power                                     | IBUF+BUFG                                | 1     |
P_S_3                                     | NONE(reset_timer)                        | 1     |
next_floor_not0001(next_floor_not000159:O)| NONE(*)(next_floor_0)                    | 4     |
timer_close/clk_in1(timer_close/clk_in1:O)| BUFG(*)(timer_close/Clock/temp)          | 33    |
timer_close/Clock/temp                    | NONE(timer_close/Up_Counter/counter_up_0)| 4     |
N_S_not0001(N_S_not0001166:O)             | NONE(*)(N_S_0)                           | 8     |
------------------------------------------+------------------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------------------------+-------+
Control Signal                     | Buffer(FF name)                          | Load  |
-----------------------------------+------------------------------------------+-------+
reset_timer(reset_timer:Q)         | NONE(timer_close/Up_Counter/counter_up_0)| 4     |
-----------------------------------+------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.240ns (Maximum Frequency: 190.857MHz)
   Minimum input arrival time before clock: 14.372ns
   Maximum output required time after clock: 6.380ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'power'
  Clock period: 2.214ns (frequency: 451.671MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.214ns (Levels of Logic = 1)
  Source:            start_timer (LATCH)
  Destination:       start_timer (LATCH)
  Source Clock:      power falling
  Destination Clock: power falling

  Data Path: start_timer to start_timer
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.676   0.526  start_timer (start_timer)
     LUT2:I1->O            1   0.704   0.000  start_timer_mux00011 (start_timer_mux0001)
     LDE:D                     0.308          start_timer
    ----------------------------------------
    Total                      2.214ns (1.688ns logic, 0.526ns route)
                                       (76.2% logic, 23.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'timer_close/clk_in1'
  Clock period: 5.240ns (frequency: 190.857MHz)
  Total number of paths / destination ports: 1585 / 66
-------------------------------------------------------------------------
Delay:               5.240ns (Levels of Logic = 9)
  Source:            timer_close/Clock/count_8 (FF)
  Destination:       timer_close/Clock/count_2 (FF)
  Source Clock:      timer_close/clk_in1 rising
  Destination Clock: timer_close/clk_in1 rising

  Data Path: timer_close/Clock/count_8 to timer_close/Clock/count_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  timer_close/Clock/count_8 (timer_close/Clock/count_8)
     LUT4:I0->O            1   0.704   0.000  timer_close/Clock/count_cmp_eq0000_wg_lut<0> (timer_close/Clock/count_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  timer_close/Clock/count_cmp_eq0000_wg_cy<0> (timer_close/Clock/count_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  timer_close/Clock/count_cmp_eq0000_wg_cy<1> (timer_close/Clock/count_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  timer_close/Clock/count_cmp_eq0000_wg_cy<2> (timer_close/Clock/count_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  timer_close/Clock/count_cmp_eq0000_wg_cy<3> (timer_close/Clock/count_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  timer_close/Clock/count_cmp_eq0000_wg_cy<4> (timer_close/Clock/count_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  timer_close/Clock/count_cmp_eq0000_wg_cy<5> (timer_close/Clock/count_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  timer_close/Clock/count_cmp_eq0000_wg_cy<6> (timer_close/Clock/count_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          33   0.331   1.263  timer_close/Clock/count_cmp_eq0000_wg_cy<7> (timer_close/Clock/count_cmp_eq0000)
     FDR:R                     0.911          timer_close/Clock/count_2
    ----------------------------------------
    Total                      5.240ns (3.355ns logic, 1.885ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'timer_close/Clock/temp'
  Clock period: 2.656ns (frequency: 376.506MHz)
  Total number of paths / destination ports: 13 / 4
-------------------------------------------------------------------------
Delay:               2.656ns (Levels of Logic = 1)
  Source:            timer_close/Up_Counter/counter_up_0 (FF)
  Destination:       timer_close/Up_Counter/counter_up_0 (FF)
  Source Clock:      timer_close/Clock/temp rising
  Destination Clock: timer_close/Clock/temp rising

  Data Path: timer_close/Up_Counter/counter_up_0 to timer_close/Up_Counter/counter_up_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.591   0.633  timer_close/Up_Counter/counter_up_0 (timer_close/Up_Counter/counter_up_0)
     INV:I->O              1   0.704   0.420  timer_close/Up_Counter/Mcount_counter_up_xor<0>11_INV_0 (timer_close/Up_Counter/Mcount_counter_up)
     FDC:D                     0.308          timer_close/Up_Counter/counter_up_0
    ----------------------------------------
    Total                      2.656ns (1.603ns logic, 1.053ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'power'
  Total number of paths / destination ports: 33 / 1
-------------------------------------------------------------------------
Offset:              5.945ns (Levels of Logic = 16)
  Source:            weight<0> (PAD)
  Destination:       start_timer (LATCH)
  Destination Clock: power falling

  Data Path: weight<0> to start_timer
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.595  weight_0_IBUF (weight_0_IBUF)
     LUT2:I0->O            1   0.704   0.000  Mcompar_overweight_limit_cmp_gt0000_lut<0> (Mcompar_overweight_limit_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Mcompar_overweight_limit_cmp_gt0000_cy<0> (Mcompar_overweight_limit_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_overweight_limit_cmp_gt0000_cy<1> (Mcompar_overweight_limit_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_overweight_limit_cmp_gt0000_cy<2> (Mcompar_overweight_limit_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_overweight_limit_cmp_gt0000_cy<3> (Mcompar_overweight_limit_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_overweight_limit_cmp_gt0000_cy<4> (Mcompar_overweight_limit_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_overweight_limit_cmp_gt0000_cy<5> (Mcompar_overweight_limit_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_overweight_limit_cmp_gt0000_cy<6> (Mcompar_overweight_limit_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_overweight_limit_cmp_gt0000_cy<7> (Mcompar_overweight_limit_cmp_gt0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_overweight_limit_cmp_gt0000_cy<8> (Mcompar_overweight_limit_cmp_gt0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_overweight_limit_cmp_gt0000_cy<9> (Mcompar_overweight_limit_cmp_gt0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_overweight_limit_cmp_gt0000_cy<10> (Mcompar_overweight_limit_cmp_gt0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_overweight_limit_cmp_gt0000_cy<11> (Mcompar_overweight_limit_cmp_gt0000_cy<11>)
     MUXCY:CI->O           6   0.459   0.844  Mcompar_overweight_limit_cmp_gt0000_cy<12> (Mcompar_overweight_limit_cmp_gt0000_cy<12>)
     LUT2:I0->O            1   0.704   0.000  start_timer_mux00011 (start_timer_mux0001)
     LDE:D                     0.308          start_timer
    ----------------------------------------
    Total                      5.945ns (4.506ns logic, 1.439ns route)
                                       (75.8% logic, 24.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'P_S_3'
  Total number of paths / destination ports: 37 / 1
-------------------------------------------------------------------------
Offset:              5.805ns (Levels of Logic = 16)
  Source:            weight<0> (PAD)
  Destination:       reset_timer (LATCH)
  Destination Clock: P_S_3 falling

  Data Path: weight<0> to reset_timer
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.595  weight_0_IBUF (weight_0_IBUF)
     LUT2:I0->O            1   0.704   0.000  Mcompar_overweight_limit_cmp_gt0000_lut<0> (Mcompar_overweight_limit_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Mcompar_overweight_limit_cmp_gt0000_cy<0> (Mcompar_overweight_limit_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_overweight_limit_cmp_gt0000_cy<1> (Mcompar_overweight_limit_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_overweight_limit_cmp_gt0000_cy<2> (Mcompar_overweight_limit_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_overweight_limit_cmp_gt0000_cy<3> (Mcompar_overweight_limit_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_overweight_limit_cmp_gt0000_cy<4> (Mcompar_overweight_limit_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_overweight_limit_cmp_gt0000_cy<5> (Mcompar_overweight_limit_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_overweight_limit_cmp_gt0000_cy<6> (Mcompar_overweight_limit_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_overweight_limit_cmp_gt0000_cy<7> (Mcompar_overweight_limit_cmp_gt0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_overweight_limit_cmp_gt0000_cy<8> (Mcompar_overweight_limit_cmp_gt0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_overweight_limit_cmp_gt0000_cy<9> (Mcompar_overweight_limit_cmp_gt0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_overweight_limit_cmp_gt0000_cy<10> (Mcompar_overweight_limit_cmp_gt0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_overweight_limit_cmp_gt0000_cy<11> (Mcompar_overweight_limit_cmp_gt0000_cy<11>)
     MUXCY:CI->O           6   0.459   0.704  Mcompar_overweight_limit_cmp_gt0000_cy<12> (Mcompar_overweight_limit_cmp_gt0000_cy<12>)
     LUT3:I2->O            1   0.704   0.000  reset_timer_mux00031 (reset_timer_mux0003)
     LD:D                      0.308          reset_timer
    ----------------------------------------
    Total                      5.805ns (4.506ns logic, 1.299ns route)
                                       (77.6% logic, 22.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'next_floor_not0001'
  Total number of paths / destination ports: 255 / 4
-------------------------------------------------------------------------
Offset:              12.946ns (Levels of Logic = 12)
  Source:            Keypad<2> (PAD)
  Destination:       next_floor_2 (LATCH)
  Destination Clock: next_floor_not0001 falling

  Data Path: Keypad<2> to next_floor_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.706  Keypad_2_IBUF (Keypad_2_IBUF)
     LUT3:I0->O            1   0.704   0.499  encoder/enc_out<0>22_SW0 (N29)
     LUT4:I1->O            1   0.704   0.455  encoder/enc_out<0>22 (encoder/enc_out<0>22)
     LUT4:I2->O            1   0.704   0.499  encoder/enc_out<0>94_SW0 (N31)
     LUT4:I1->O            1   0.704   0.499  encoder/enc_out<0>94 (encoder/enc_out<0>94)
     LUT4:I1->O            5   0.704   0.712  encoder/enc_out<0>145 (floor_request<0>)
     LUT4:I1->O            1   0.704   0.000  next_floor_cmp_eq00004631 (next_floor_cmp_eq0000463)
     MUXF5:I1->O           7   0.321   0.787  next_floor_cmp_eq0000463_f5 (next_floor_cmp_eq0000)
     LUT4:I1->O            1   0.704   0.000  next_floor_mux0005<0>11 (next_floor_mux0005<0>1)
     MUXF5:I1->O           5   0.321   0.668  next_floor_mux0005<0>1_f5 (N1)
     LUT4:I2->O            1   0.704   0.000  next_floor_mux0005<2>11 (next_floor_mux0005<2>1)
     MUXF5:I1->O           1   0.321   0.000  next_floor_mux0005<2>1_f5 (next_floor_mux0005<2>)
     LD:D                      0.308          next_floor_2
    ----------------------------------------
    Total                     12.946ns (8.121ns logic, 4.825ns route)
                                       (62.7% logic, 37.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'N_S_not0001'
  Total number of paths / destination ports: 591 / 8
-------------------------------------------------------------------------
Offset:              14.372ns (Levels of Logic = 12)
  Source:            Keypad<2> (PAD)
  Destination:       N_S_1 (LATCH)
  Destination Clock: N_S_not0001 falling

  Data Path: Keypad<2> to N_S_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.706  Keypad_2_IBUF (Keypad_2_IBUF)
     LUT3:I0->O            1   0.704   0.499  encoder/enc_out<0>22_SW0 (N29)
     LUT4:I1->O            1   0.704   0.455  encoder/enc_out<0>22 (encoder/enc_out<0>22)
     LUT4:I2->O            1   0.704   0.499  encoder/enc_out<0>94_SW0 (N31)
     LUT4:I1->O            1   0.704   0.499  encoder/enc_out<0>94 (encoder/enc_out<0>94)
     LUT4:I1->O            5   0.704   0.668  encoder/enc_out<0>145 (floor_request<0>)
     LUT4:I2->O            1   0.704   0.455  N_S_cmp_gt00002 (N_S_cmp_gt00001)
     LUT3:I2->O            3   0.704   0.610  N_S_cmp_gt00001_SW0 (N12)
     LUT4:I1->O            1   0.704   0.595  N_S_mux0014<1>15_SW0_SW0 (N45)
     LUT3:I0->O            1   0.704   0.499  N_S_mux0014<1>15_SW0 (N37)
     LUT3:I1->O            1   0.704   0.000  N_S_mux0014<1>192 (N_S_mux0014<1>191)
     MUXF5:I0->O           1   0.321   0.000  N_S_mux0014<1>19_f5 (N_S_mux0014<1>)
     LD:D                      0.308          N_S_1
    ----------------------------------------
    Total                     14.372ns (8.887ns logic, 5.485ns route)
                                       (61.8% logic, 38.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 42 / 12
-------------------------------------------------------------------------
Offset:              6.380ns (Levels of Logic = 2)
  Source:            current_floor_1 (FF)
  Destination:       Display2<6> (PAD)
  Source Clock:      CLK rising

  Data Path: current_floor_1 to Display2<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              17   0.591   1.226  current_floor_1 (current_floor_1)
     LUT3:I0->O            4   0.704   0.587  display/segment1/seg_output_cmp_eq00001 (Display2_1_OBUF)
     OBUF:I->O                 3.272          Display2_6_OBUF (Display2<6>)
    ----------------------------------------
    Total                      6.380ns (4.567ns logic, 1.813ns route)
                                       (71.6% logic, 28.4% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.77 secs
 
--> 

Total memory usage is 4528932 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    4 (   0 filtered)

