###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-09.ucsd.edu)
#  Generated on:      Fri Mar 21 01:13:49 2025
#  Design:            sram_w8_64b
#  Command:           report_timing -max_paths 10 > ${design}.post_route.timing.rpt
###############################################################
Path 1: MET Setup Check with Pin Q_reg_29_/CP 
Endpoint:   Q_reg_29_/D (v) checked with  leading edge of 'CLK'
Beginpoint: A[1]        (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.067
- Setup                         0.146
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.921
- Arrival Time                  0.895
= Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +---------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |               |              |         |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+---------+----------| 
     |               | A[1] ^       |         |       |   0.200 |    0.226 | 
     | U370          | A1 ^ -> ZN ^ | IND2D0  | 0.059 |   0.259 |    0.285 | 
     | FE_RC_22_0    | A1 ^ -> Z ^  | OR2XD1  | 0.064 |   0.323 |    0.348 | 
     | FE_OFC28_n442 | I ^ -> ZN v  | INVD2   | 0.137 |   0.460 |    0.485 | 
     | U550          | A1 v -> ZN ^ | AOI22D0 | 0.134 |   0.594 |    0.619 | 
     | U553          | A1 ^ -> ZN v | ND4D0   | 0.301 |   0.895 |    0.921 | 
     | Q_reg_29_     | D v          | EDFQD1  | 0.000 |   0.895 |    0.921 | 
     +---------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Q_reg_36_/CP 
Endpoint:   Q_reg_36_/D (v) checked with  leading edge of 'CLK'
Beginpoint: A[1]        (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.067
- Setup                         0.144
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.923
- Arrival Time                  0.893
= Slack Time                    0.030
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +---------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |               |              |         |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+---------+----------| 
     |               | A[1] ^       |         |       |   0.200 |    0.230 | 
     | U370          | A1 ^ -> ZN ^ | IND2D0  | 0.059 |   0.259 |    0.289 | 
     | FE_RC_22_0    | A1 ^ -> Z ^  | OR2XD1  | 0.064 |   0.323 |    0.352 | 
     | FE_OFC28_n442 | I ^ -> ZN v  | INVD2   | 0.137 |   0.460 |    0.489 | 
     | U583          | A1 v -> ZN ^ | AOI22D0 | 0.130 |   0.590 |    0.620 | 
     | FE_RC_11_0    | A2 ^ -> ZN v | ND4D0   | 0.303 |   0.893 |    0.923 | 
     | Q_reg_36_     | D v          | EDFQD1  | 0.000 |   0.893 |    0.923 | 
     +---------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Q_reg_47_/CP 
Endpoint:   Q_reg_47_/D (v) checked with  leading edge of 'CLK'
Beginpoint: A[0]        (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.068
- Setup                         0.139
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.929
- Arrival Time                  0.898
= Slack Time                    0.031
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |              |              |         |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+---------+----------| 
     |              | A[0] ^       |         |       |   0.200 |    0.231 | 
     | U371         | I ^ -> ZN v  | CKND1   | 0.027 |   0.227 |    0.259 | 
     | U377         | A2 v -> ZN ^ | CKND2D0 | 0.062 |   0.289 |    0.320 | 
     | U378         | A2 ^ -> ZN v | NR2D1   | 0.038 |   0.327 |    0.358 | 
     | FE_OFC5_n445 | I v -> Z v   | CKBD6   | 0.120 |   0.447 |    0.478 | 
     | U636         | B1 v -> ZN ^ | AOI22D0 | 0.160 |   0.607 |    0.638 | 
     | FE_RC_18_0   | A3 ^ -> ZN v | ND4D0   | 0.291 |   0.898 |    0.929 | 
     | Q_reg_47_    | D v          | EDFQD1  | 0.000 |   0.898 |    0.929 | 
     +--------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin Q_reg_17_/CP 
Endpoint:   Q_reg_17_/D (v) checked with  leading edge of 'CLK'
Beginpoint: A[0]        (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.067
- Setup                         0.134
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.932
- Arrival Time                  0.897
= Slack Time                    0.035
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |              |              |         |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+---------+----------| 
     |              | A[0] ^       |         |       |   0.200 |    0.235 | 
     | U371         | I ^ -> ZN v  | CKND1   | 0.027 |   0.227 |    0.262 | 
     | U377         | A2 v -> ZN ^ | CKND2D0 | 0.062 |   0.289 |    0.324 | 
     | U378         | A2 ^ -> ZN v | NR2D1   | 0.038 |   0.327 |    0.362 | 
     | FE_OFC5_n445 | I v -> Z v   | CKBD6   | 0.120 |   0.447 |    0.482 | 
     | U494         | B1 v -> ZN ^ | AOI22D0 | 0.152 |   0.599 |    0.634 | 
     | U495         | A4 ^ -> ZN v | ND4D0   | 0.298 |   0.897 |    0.932 | 
     | Q_reg_17_    | D v          | EDFQD1  | 0.000 |   0.897 |    0.932 | 
     +--------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin memory2_reg_1_/CP 
Endpoint:   memory2_reg_1_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]             (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.061
- Setup                         0.139
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.922
- Arrival Time                  0.885
= Slack Time                    0.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                |              |         |       |  Time   |   Time   | 
     |----------------+--------------+---------+-------+---------+----------| 
     |                | A[0] v       |         |       |   0.200 |    0.237 | 
     | U371           | I v -> ZN ^  | CKND1   | 0.032 |   0.232 |    0.269 | 
     | U377           | A2 ^ -> ZN v | CKND2D0 | 0.062 |   0.294 |    0.331 | 
     | U381           | A2 v -> ZN ^ | NR2D0   | 0.139 |   0.433 |    0.470 | 
     | U382           | A1 ^ -> ZN ^ | INR2D0  | 0.116 |   0.549 |    0.586 | 
     | FE_OFC22_N128  | I ^ -> ZN v  | CKND0   | 0.070 |   0.619 |    0.657 | 
     | FE_OFC23_N128  | I v -> ZN ^  | CKND4   | 0.226 |   0.846 |    0.883 | 
     | memory2_reg_1_ | E ^          | EDFQD1  | 0.039 |   0.885 |    0.922 | 
     +----------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin memory2_reg_12_/CP 
Endpoint:   memory2_reg_12_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.062
- Setup                         0.139
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.922
- Arrival Time                  0.885
= Slack Time                    0.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[0] v       |         |       |   0.200 |    0.238 | 
     | U371            | I v -> ZN ^  | CKND1   | 0.032 |   0.232 |    0.270 | 
     | U377            | A2 ^ -> ZN v | CKND2D0 | 0.062 |   0.294 |    0.331 | 
     | U381            | A2 v -> ZN ^ | NR2D0   | 0.139 |   0.433 |    0.471 | 
     | U382            | A1 ^ -> ZN ^ | INR2D0  | 0.116 |   0.549 |    0.587 | 
     | FE_OFC22_N128   | I ^ -> ZN v  | CKND0   | 0.070 |   0.619 |    0.657 | 
     | FE_OFC23_N128   | I v -> ZN ^  | CKND4   | 0.226 |   0.846 |    0.883 | 
     | memory2_reg_12_ | E ^          | EDFQD1  | 0.039 |   0.885 |    0.922 | 
     +-----------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin memory2_reg_14_/CP 
Endpoint:   memory2_reg_14_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.062
- Setup                         0.139
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.922
- Arrival Time                  0.885
= Slack Time                    0.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[0] v       |         |       |   0.200 |    0.238 | 
     | U371            | I v -> ZN ^  | CKND1   | 0.032 |   0.232 |    0.270 | 
     | U377            | A2 ^ -> ZN v | CKND2D0 | 0.062 |   0.294 |    0.332 | 
     | U381            | A2 v -> ZN ^ | NR2D0   | 0.139 |   0.433 |    0.471 | 
     | U382            | A1 ^ -> ZN ^ | INR2D0  | 0.116 |   0.549 |    0.587 | 
     | FE_OFC22_N128   | I ^ -> ZN v  | CKND0   | 0.070 |   0.619 |    0.657 | 
     | FE_OFC23_N128   | I v -> ZN ^  | CKND4   | 0.226 |   0.846 |    0.883 | 
     | memory2_reg_14_ | E ^          | EDFQD1  | 0.039 |   0.885 |    0.922 | 
     +-----------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin memory2_reg_13_/CP 
Endpoint:   memory2_reg_13_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.064
- Setup                         0.139
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.924
- Arrival Time                  0.886
= Slack Time                    0.039
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[0] v       |         |       |   0.200 |    0.239 | 
     | U371            | I v -> ZN ^  | CKND1   | 0.032 |   0.232 |    0.271 | 
     | U377            | A2 ^ -> ZN v | CKND2D0 | 0.062 |   0.294 |    0.332 | 
     | U381            | A2 v -> ZN ^ | NR2D0   | 0.139 |   0.433 |    0.472 | 
     | U382            | A1 ^ -> ZN ^ | INR2D0  | 0.116 |   0.549 |    0.588 | 
     | FE_OFC22_N128   | I ^ -> ZN v  | CKND0   | 0.070 |   0.619 |    0.658 | 
     | FE_OFC23_N128   | I v -> ZN ^  | CKND4   | 0.226 |   0.846 |    0.884 | 
     | memory2_reg_13_ | E ^          | EDFQD1  | 0.040 |   0.886 |    0.924 | 
     +-----------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin memory2_reg_4_/CP 
Endpoint:   memory2_reg_4_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]             (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.064
- Setup                         0.139
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.924
- Arrival Time                  0.886
= Slack Time                    0.039
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                |              |         |       |  Time   |   Time   | 
     |----------------+--------------+---------+-------+---------+----------| 
     |                | A[0] v       |         |       |   0.200 |    0.239 | 
     | U371           | I v -> ZN ^  | CKND1   | 0.032 |   0.232 |    0.271 | 
     | U377           | A2 ^ -> ZN v | CKND2D0 | 0.062 |   0.294 |    0.332 | 
     | U381           | A2 v -> ZN ^ | NR2D0   | 0.139 |   0.433 |    0.472 | 
     | U382           | A1 ^ -> ZN ^ | INR2D0  | 0.116 |   0.549 |    0.588 | 
     | FE_OFC22_N128  | I ^ -> ZN v  | CKND0   | 0.070 |   0.619 |    0.658 | 
     | FE_OFC23_N128  | I v -> ZN ^  | CKND4   | 0.226 |   0.846 |    0.884 | 
     | memory2_reg_4_ | E ^          | EDFQD1  | 0.040 |   0.886 |    0.924 | 
     +----------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin memory2_reg_26_/CP 
Endpoint:   memory2_reg_26_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.064
- Setup                         0.139
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.925
- Arrival Time                  0.885
= Slack Time                    0.039
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[0] v       |         |       |   0.200 |    0.239 | 
     | U371            | I v -> ZN ^  | CKND1   | 0.032 |   0.232 |    0.271 | 
     | U377            | A2 ^ -> ZN v | CKND2D0 | 0.062 |   0.294 |    0.333 | 
     | U381            | A2 v -> ZN ^ | NR2D0   | 0.139 |   0.433 |    0.473 | 
     | U382            | A1 ^ -> ZN ^ | INR2D0  | 0.116 |   0.549 |    0.588 | 
     | FE_OFC22_N128   | I ^ -> ZN v  | CKND0   | 0.070 |   0.619 |    0.659 | 
     | FE_OFC23_N128   | I v -> ZN ^  | CKND4   | 0.226 |   0.846 |    0.885 | 
     | memory2_reg_26_ | E ^          | EDFQD1  | 0.039 |   0.885 |    0.925 | 
     +-----------------------------------------------------------------------+ 

