###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        49278   # Number of WRITE/WRITEP commands
num_reads_done                 =       513449   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       416448   # Number of read row buffer hits
num_read_cmds                  =       513446   # Number of READ/READP commands
num_writes_done                =        49284   # Number of read requests issued
num_write_row_hits             =        30650   # Number of write row buffer hits
num_act_cmds                   =       115990   # Number of ACT commands
num_pre_cmds                   =       115965   # Number of PRE commands
num_ondemand_pres              =        95095   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9265204   # Cyles of rank active rank.0
rank_active_cycles.1           =      8975675   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       734796   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1024325   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       519004   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7348   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3303   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5989   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4688   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          575   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          373   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          538   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          891   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          984   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19040   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            4   # Write cmd latency (cycles)
write_latency[20-39]           =           48   # Write cmd latency (cycles)
write_latency[40-59]           =           49   # Write cmd latency (cycles)
write_latency[60-79]           =          140   # Write cmd latency (cycles)
write_latency[80-99]           =          266   # Write cmd latency (cycles)
write_latency[100-119]         =          444   # Write cmd latency (cycles)
write_latency[120-139]         =          831   # Write cmd latency (cycles)
write_latency[140-159]         =         1163   # Write cmd latency (cycles)
write_latency[160-179]         =         1523   # Write cmd latency (cycles)
write_latency[180-199]         =         1756   # Write cmd latency (cycles)
write_latency[200-]            =        43054   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       235182   # Read request latency (cycles)
read_latency[40-59]            =        72460   # Read request latency (cycles)
read_latency[60-79]            =        66278   # Read request latency (cycles)
read_latency[80-99]            =        26978   # Read request latency (cycles)
read_latency[100-119]          =        20175   # Read request latency (cycles)
read_latency[120-139]          =        15838   # Read request latency (cycles)
read_latency[140-159]          =         9790   # Read request latency (cycles)
read_latency[160-179]          =         7390   # Read request latency (cycles)
read_latency[180-199]          =         6217   # Read request latency (cycles)
read_latency[200-]             =        53138   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.45996e+08   # Write energy
read_energy                    =  2.07021e+09   # Read energy
act_energy                     =  3.17349e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.52702e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.91676e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.78149e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.60082e+09   # Active standby energy rank.1
average_read_latency           =      95.0092   # Average read request latency (cycles)
average_interarrival           =      17.7696   # Average request interarrival latency (cycles)
total_energy                   =  1.55649e+10   # Total energy (pJ)
average_power                  =      1556.49   # Average power (mW)
average_bandwidth              =      4.80199   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        70538   # Number of WRITE/WRITEP commands
num_reads_done                 =       621108   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       497711   # Number of read row buffer hits
num_read_cmds                  =       621104   # Number of READ/READP commands
num_writes_done                =        70545   # Number of read requests issued
num_write_row_hits             =        41722   # Number of write row buffer hits
num_act_cmds                   =       152838   # Number of ACT commands
num_pre_cmds                   =       152807   # Number of PRE commands
num_ondemand_pres              =       129566   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9098791   # Cyles of rank active rank.0
rank_active_cycles.1           =      9129537   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       901209   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       870463   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       650794   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4714   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3366   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6237   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4236   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          481   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          381   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          544   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          933   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          953   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19014   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =           24   # Write cmd latency (cycles)
write_latency[40-59]           =           26   # Write cmd latency (cycles)
write_latency[60-79]           =           87   # Write cmd latency (cycles)
write_latency[80-99]           =          238   # Write cmd latency (cycles)
write_latency[100-119]         =          397   # Write cmd latency (cycles)
write_latency[120-139]         =          773   # Write cmd latency (cycles)
write_latency[140-159]         =         1149   # Write cmd latency (cycles)
write_latency[160-179]         =         1570   # Write cmd latency (cycles)
write_latency[180-199]         =         2142   # Write cmd latency (cycles)
write_latency[200-]            =        64132   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       239642   # Read request latency (cycles)
read_latency[40-59]            =        84106   # Read request latency (cycles)
read_latency[60-79]            =        79880   # Read request latency (cycles)
read_latency[80-99]            =        38441   # Read request latency (cycles)
read_latency[100-119]          =        29262   # Read request latency (cycles)
read_latency[120-139]          =        24138   # Read request latency (cycles)
read_latency[140-159]          =        16743   # Read request latency (cycles)
read_latency[160-179]          =        13047   # Read request latency (cycles)
read_latency[180-199]          =        10313   # Read request latency (cycles)
read_latency[200-]             =        85532   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.52126e+08   # Write energy
read_energy                    =  2.50429e+09   # Read energy
act_energy                     =  4.18165e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   4.3258e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.17822e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.67765e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.69683e+09   # Active standby energy rank.1
average_read_latency           =      113.457   # Average read request latency (cycles)
average_interarrival           =      14.4574   # Average request interarrival latency (cycles)
total_energy                   =  1.62041e+10   # Total energy (pJ)
average_power                  =      1620.41   # Average power (mW)
average_bandwidth              =      5.90211   # Average bandwidth
