// Seed: 1377615005
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    output wor id_2,
    input wire id_3,
    output wire id_4,
    output wire id_5,
    input wire id_6,
    input tri0 id_7,
    input tri0 id_8,
    input supply1 id_9,
    input wand id_10,
    output wor id_11,
    input wor id_12,
    input uwire id_13,
    input supply1 id_14,
    input tri1 id_15,
    output wor id_16,
    output tri0 id_17,
    output wor id_18,
    output supply0 id_19,
    input tri1 id_20,
    input wand id_21,
    output uwire id_22,
    output tri0 id_23,
    output wor id_24,
    input supply1 id_25,
    output wire id_26,
    input wor id_27,
    output supply0 id_28,
    output supply0 id_29,
    input supply1 id_30,
    input supply1 id_31,
    output wire id_32,
    output uwire id_33,
    output uwire id_34,
    input tri id_35
);
  wire id_37;
  wire id_38;
  wire id_39;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    output uwire id_2,
    output supply1 id_3,
    input tri id_4,
    input supply1 id_5,
    output tri id_6,
    input supply0 id_7,
    input tri0 id_8,
    input supply0 id_9,
    input wor id_10,
    input tri0 id_11
);
  id_13(
      id_1, id_6, id_8
  ); module_0(
      id_2,
      id_5,
      id_1,
      id_5,
      id_2,
      id_2,
      id_7,
      id_10,
      id_10,
      id_8,
      id_5,
      id_1,
      id_0,
      id_8,
      id_8,
      id_7,
      id_1,
      id_6,
      id_6,
      id_2,
      id_9,
      id_11,
      id_3,
      id_1,
      id_2,
      id_7,
      id_3,
      id_11,
      id_6,
      id_2,
      id_4,
      id_8,
      id_1,
      id_6,
      id_2,
      id_8
  );
endmodule
