Analysis & Synthesis report for DE0_TOP
Tue Mar 13 20:32:19 2012
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_next
 11. State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_state
 12. State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_next
 13. State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_state
 14. State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize
 15. State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_state
 16. State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_slave_FSM:slave_FSM|slave_state
 17. State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|current_cmd_state
 18. State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|current_state
 19. State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state
 20. State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state
 21. State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state
 22. Registers Protected by Synthesis
 23. User-Specified and Inferred Latches
 24. Registers Removed During Synthesis
 25. Removed Registers Triggering Further Register Optimizations
 26. General Register Statistics
 27. Inverted Register Statistics
 28. Multiplexer Restructuring Statistics (Restructuring Performed)
 29. Source assignments for DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_gq92:auto_generated
 30. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0
 31. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
 32. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
 33. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
 34. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
 35. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe
 36. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo
 37. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated
 38. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|a_graycounter_g47:rdptr_g1p
 39. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|a_graycounter_cic:wrptr_g1p
 40. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|altsyncram_ji31:fifo_ram
 41. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
 42. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe6
 43. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|alt_synch_pipe_jkd:ws_dgrp
 44. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe9
 45. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo
 46. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated
 47. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p
 48. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p
 49. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram
 50. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp
 51. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12
 52. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_gd9:ws_brp
 53. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_gd9:ws_bwp
 54. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp
 55. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_hd9:dffpipe16
 56. Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|buttons_s1_irq_from_sa_clock_crossing_cpu_data_master_module:buttons_s1_irq_from_sa_clock_crossing_cpu_data_master
 57. Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|switches_s1_irq_from_sa_clock_crossing_cpu_data_master_module:switches_s1_irq_from_sa_clock_crossing_cpu_data_master
 58. Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:timer_s1_irq_from_sa_clock_crossing_cpu_data_master
 59. Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|uart_s1_irq_from_sa_clock_crossing_cpu_data_master_module:uart_s1_irq_from_sa_clock_crossing_cpu_data_master
 60. Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_p9f1:auto_generated
 61. Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_q9f1:auto_generated
 62. Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated
 63. Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated
 64. Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 65. Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 66. Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 67. Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 68. Source assignments for DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
 69. Source assignments for DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
 70. Source assignments for DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_smb1:auto_generated
 71. Source assignments for DE0_SOPC:DE0_SOPC_inst|pll:the_pll
 72. Source assignments for DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram
 73. Source assignments for DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave
 74. Source assignments for DE0_SOPC:DE0_SOPC_inst|uart:the_uart
 75. Source assignments for DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer
 76. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_io_domain_synch_module:DE0_SOPC_reset_pll_io_domain_synch
 77. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_cpu_domain_synch_module:DE0_SOPC_reset_pll_cpu_domain_synch
 78. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_clk_domain_synch_module:DE0_SOPC_reset_clk_domain_synch
 79. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card
 80. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator
 81. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver
 82. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM
 83. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line
 84. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component
 85. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
 86. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
 87. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
 88. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
 89. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo
 90. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo
 91. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a
 92. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram
 93. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b
 94. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram
 95. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component
 96. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 97. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component
 98. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 99. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
100. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
101. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
102. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
103. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy
104. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
105. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
106. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic
107. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem
108. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram
109. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|pll:the_pll|altpllpll:the_pll|altpll:altpll_component
110. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer
111. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
112. altsyncram Parameter Settings by Entity Instance
113. dcfifo Parameter Settings by Entity Instance
114. scfifo Parameter Settings by Entity Instance
115. altpll Parameter Settings by Entity Instance
116. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_clk_domain_synch_module:DE0_SOPC_reset_clk_domain_synch"
117. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_cpu_domain_synch_module:DE0_SOPC_reset_pll_cpu_domain_synch"
118. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_io_domain_synch_module:DE0_SOPC_reset_pll_io_domain_synch"
119. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|uart_s1_arbitrator:the_uart_s1"
120. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|sysid:the_sysid"
121. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module"
122. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1"
123. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1"
124. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
125. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
126. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
127. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
128. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2"
129. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component"
130. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib"
131. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp"
132. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode"
133. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace"
134. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk"
135. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk"
136. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component"
137. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug"
138. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci"
139. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench"
140. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge"
141. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1"
142. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1"
143. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0"
144. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0_in_arbitrator:the_DE0_SOPC_clock_0_in"
145. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory"
146. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|Altera_UP_SD_CRC7_Generator:crc_checker"
147. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|Altera_UP_SD_CRC7_Generator:CRC7_Gen"
148. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator"
149. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst"
150. Elapsed Time Per Partition
151. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Mar 13 20:32:19 2012          ;
; Quartus II Version                 ; 11.0 Build 208 07/03/2011 SP 1 SJ Full Version ;
; Revision Name                      ; DE0_TOP                                        ;
; Top-level Entity Name              ; DE0_TOP                                        ;
; Family                             ; Cyclone III                                    ;
; Total logic elements               ; 4,974                                          ;
;     Total combinational functions  ; 3,991                                          ;
;     Dedicated logic registers      ; 2,732                                          ;
; Total registers                    ; 2732                                           ;
; Total pins                         ; 257                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 263,968                                        ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; DE0_TOP            ; DE0_TOP            ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                                                         ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                                   ;
+------------------------------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ip/keypad_controller/keypad_controller.vhd                                               ; yes             ; User VHDL File                         ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/ip/keypad_controller/keypad_controller.vhd                                               ;
; keypad.vhd                                                                               ; yes             ; User VHDL File                         ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/keypad.vhd                                                                               ;
; ip/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd         ; yes             ; User VHDL File                         ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/ip/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd         ;
; ip/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_48_bit_Command_Generator.vhd ; yes             ; User VHDL File                         ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/ip/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_48_bit_Command_Generator.vhd ;
; ip/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Buffer.vhd                   ; yes             ; User VHDL File                         ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/ip/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Buffer.vhd                   ;
; ip/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Clock.vhd                    ; yes             ; User VHDL File                         ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/ip/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Clock.vhd                    ;
; ip/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Control_FSM.vhd              ; yes             ; User VHDL File                         ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/ip/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Control_FSM.vhd              ;
; ip/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Interface.vhd                ; yes             ; User VHDL File                         ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/ip/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Interface.vhd                ;
; ip/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.vhd             ; yes             ; User Wizard-Generated File             ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/ip/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.vhd             ;
; ip/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd        ; yes             ; User VHDL File                         ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/ip/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd        ;
; ip/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC16_Generator.vhd               ; yes             ; User VHDL File                         ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/ip/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC16_Generator.vhd               ;
; ip/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC7_Generator.vhd                ; yes             ; User VHDL File                         ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/ip/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC7_Generator.vhd                ;
; ip/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Signal_Trigger.vhd                ; yes             ; User VHDL File                         ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/ip/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Signal_Trigger.vhd                ;
; Altera_UP_SD_Card.vhd                                                                    ; yes             ; User VHDL File                         ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/Altera_UP_SD_Card.vhd                                                                    ;
; DE0_TOP.v                                                                                ; yes             ; User Verilog HDL File                  ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/DE0_TOP.v                                                                                ;
; DE0_SOPC.v                                                                               ; yes             ; Auto-Found Verilog HDL File            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/DE0_SOPC.v                                                                               ;
; altsyncram.tdf                                                                           ; yes             ; Megafunction                           ; /altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                    ;
; stratix_ram_block.inc                                                                    ; yes             ; Megafunction                           ; /altera/11.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                             ;
; lpm_mux.inc                                                                              ; yes             ; Megafunction                           ; /altera/11.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                       ;
; lpm_decode.inc                                                                           ; yes             ; Megafunction                           ; /altera/11.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                    ;
; aglobal110.inc                                                                           ; yes             ; Megafunction                           ; /altera/11.0/quartus/libraries/megafunctions/aglobal110.inc                                                                                    ;
; a_rdenreg.inc                                                                            ; yes             ; Megafunction                           ; /altera/11.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                     ;
; altrom.inc                                                                               ; yes             ; Megafunction                           ; /altera/11.0/quartus/libraries/megafunctions/altrom.inc                                                                                        ;
; altram.inc                                                                               ; yes             ; Megafunction                           ; /altera/11.0/quartus/libraries/megafunctions/altram.inc                                                                                        ;
; altdpram.inc                                                                             ; yes             ; Megafunction                           ; /altera/11.0/quartus/libraries/megafunctions/altdpram.inc                                                                                      ;
; db/altsyncram_gq92.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/altsyncram_gq92.tdf                                                                   ;
; DE0_SOPC_clock_0.v                                                                       ; yes             ; Auto-Found Verilog HDL File            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/DE0_SOPC_clock_0.v                                                                       ;
; altera_std_synchronizer.v                                                                ; yes             ; Megafunction                           ; /altera/11.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                         ;
; buttons.v                                                                                ; yes             ; Auto-Found Verilog HDL File            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/buttons.v                                                                                ;
; clock_crossing_bridge.v                                                                  ; yes             ; Auto-Found Verilog HDL File            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/clock_crossing_bridge.v                                                                  ;
; dcfifo.tdf                                                                               ; yes             ; Megafunction                           ; /altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf                                                                                        ;
; lpm_counter.inc                                                                          ; yes             ; Megafunction                           ; /altera/11.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                                   ;
; lpm_add_sub.inc                                                                          ; yes             ; Megafunction                           ; /altera/11.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                   ;
; a_graycounter.inc                                                                        ; yes             ; Megafunction                           ; /altera/11.0/quartus/libraries/megafunctions/a_graycounter.inc                                                                                 ;
; a_fefifo.inc                                                                             ; yes             ; Megafunction                           ; /altera/11.0/quartus/libraries/megafunctions/a_fefifo.inc                                                                                      ;
; a_gray2bin.inc                                                                           ; yes             ; Megafunction                           ; /altera/11.0/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                    ;
; dffpipe.inc                                                                              ; yes             ; Megafunction                           ; /altera/11.0/quartus/libraries/megafunctions/dffpipe.inc                                                                                       ;
; alt_sync_fifo.inc                                                                        ; yes             ; Megafunction                           ; /altera/11.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                 ;
; lpm_compare.inc                                                                          ; yes             ; Megafunction                           ; /altera/11.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                                   ;
; altsyncram_fifo.inc                                                                      ; yes             ; Megafunction                           ; /altera/11.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                               ;
; db/dcfifo_cuf1.tdf                                                                       ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/dcfifo_cuf1.tdf                                                                       ;
; db/a_graycounter_g47.tdf                                                                 ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/a_graycounter_g47.tdf                                                                 ;
; db/a_graycounter_cic.tdf                                                                 ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/a_graycounter_cic.tdf                                                                 ;
; db/altsyncram_ji31.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/altsyncram_ji31.tdf                                                                   ;
; db/alt_synch_pipe_ikd.tdf                                                                ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/alt_synch_pipe_ikd.tdf                                                                ;
; db/dffpipe_id9.tdf                                                                       ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/dffpipe_id9.tdf                                                                       ;
; db/alt_synch_pipe_jkd.tdf                                                                ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/alt_synch_pipe_jkd.tdf                                                                ;
; db/dffpipe_jd9.tdf                                                                       ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/dffpipe_jd9.tdf                                                                       ;
; db/cmpr_056.tdf                                                                          ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/cmpr_056.tdf                                                                          ;
; db/cmpr_v46.tdf                                                                          ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/cmpr_v46.tdf                                                                          ;
; db/mux_a18.tdf                                                                           ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/mux_a18.tdf                                                                           ;
; db/dcfifo_u1g1.tdf                                                                       ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/dcfifo_u1g1.tdf                                                                       ;
; db/a_gray2bin_jfb.tdf                                                                    ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/a_gray2bin_jfb.tdf                                                                    ;
; db/a_graycounter_i47.tdf                                                                 ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/a_graycounter_i47.tdf                                                                 ;
; db/a_graycounter_eic.tdf                                                                 ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/a_graycounter_eic.tdf                                                                 ;
; db/altsyncram_di31.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/altsyncram_di31.tdf                                                                   ;
; db/alt_synch_pipe_gkd.tdf                                                                ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/alt_synch_pipe_gkd.tdf                                                                ;
; db/dffpipe_fd9.tdf                                                                       ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/dffpipe_fd9.tdf                                                                       ;
; db/dffpipe_gd9.tdf                                                                       ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/dffpipe_gd9.tdf                                                                       ;
; db/alt_synch_pipe_hkd.tdf                                                                ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/alt_synch_pipe_hkd.tdf                                                                ;
; db/dffpipe_hd9.tdf                                                                       ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/dffpipe_hd9.tdf                                                                       ;
; db/cmpr_156.tdf                                                                          ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/cmpr_156.tdf                                                                          ;
; cpu.v                                                                                    ; yes             ; Auto-Found Verilog HDL File            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/cpu.v                                                                                    ;
; cpu_test_bench.v                                                                         ; yes             ; Auto-Found Verilog HDL File            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/cpu_test_bench.v                                                                         ;
; db/altsyncram_p9f1.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/altsyncram_p9f1.tdf                                                                   ;
; cpu_rf_ram_a.mif                                                                         ; yes             ; Auto-Found Memory Initialization File  ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/cpu_rf_ram_a.mif                                                                         ;
; db/altsyncram_q9f1.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/altsyncram_q9f1.tdf                                                                   ;
; cpu_rf_ram_b.mif                                                                         ; yes             ; Auto-Found Memory Initialization File  ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/cpu_rf_ram_b.mif                                                                         ;
; db/altsyncram_6472.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/altsyncram_6472.tdf                                                                   ;
; cpu_ociram_default_contents.mif                                                          ; yes             ; Auto-Found Memory Initialization File  ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/cpu_ociram_default_contents.mif                                                          ;
; cpu_oci_test_bench.v                                                                     ; yes             ; Auto-Found Verilog HDL File            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/cpu_oci_test_bench.v                                                                     ;
; db/altsyncram_n802.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/altsyncram_n802.tdf                                                                   ;
; cpu_jtag_debug_module_wrapper.v                                                          ; yes             ; Auto-Found Verilog HDL File            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/cpu_jtag_debug_module_wrapper.v                                                          ;
; cpu_jtag_debug_module_tck.v                                                              ; yes             ; Auto-Found Verilog HDL File            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/cpu_jtag_debug_module_tck.v                                                              ;
; cpu_jtag_debug_module_sysclk.v                                                           ; yes             ; Auto-Found Verilog HDL File            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/cpu_jtag_debug_module_sysclk.v                                                           ;
; sld_virtual_jtag_basic.v                                                                 ; yes             ; Megafunction                           ; /altera/11.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                          ;
; jtag_uart.v                                                                              ; yes             ; Auto-Found Verilog HDL File            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/jtag_uart.v                                                                              ;
; scfifo.tdf                                                                               ; yes             ; Megafunction                           ; /altera/11.0/quartus/libraries/megafunctions/scfifo.tdf                                                                                        ;
; a_regfifo.inc                                                                            ; yes             ; Megafunction                           ; /altera/11.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                                     ;
; a_dpfifo.inc                                                                             ; yes             ; Megafunction                           ; /altera/11.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                      ;
; a_i2fifo.inc                                                                             ; yes             ; Megafunction                           ; /altera/11.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                      ;
; a_fffifo.inc                                                                             ; yes             ; Megafunction                           ; /altera/11.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                                      ;
; a_f2fifo.inc                                                                             ; yes             ; Megafunction                           ; /altera/11.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                      ;
; db/scfifo_aq21.tdf                                                                       ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/scfifo_aq21.tdf                                                                       ;
; db/a_dpfifo_h031.tdf                                                                     ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/a_dpfifo_h031.tdf                                                                     ;
; db/a_fefifo_7cf.tdf                                                                      ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/a_fefifo_7cf.tdf                                                                      ;
; db/cntr_4n7.tdf                                                                          ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/cntr_4n7.tdf                                                                          ;
; db/dpram_ek21.tdf                                                                        ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/dpram_ek21.tdf                                                                        ;
; db/altsyncram_i0m1.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/altsyncram_i0m1.tdf                                                                   ;
; db/cntr_omb.tdf                                                                          ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/cntr_omb.tdf                                                                          ;
; alt_jtag_atlantic.v                                                                      ; yes             ; Encrypted Megafunction                 ; /altera/11.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                               ;
; lcd.v                                                                                    ; yes             ; Auto-Found Verilog HDL File            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/lcd.v                                                                                    ;
; lcd_light.v                                                                              ; yes             ; Auto-Found Verilog HDL File            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/lcd_light.v                                                                              ;
; leds.v                                                                                   ; yes             ; Auto-Found Verilog HDL File            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/leds.v                                                                                   ;
; onchip_mem.v                                                                             ; yes             ; Auto-Found Verilog HDL File            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/onchip_mem.v                                                                             ;
; db/altsyncram_smb1.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/altsyncram_smb1.tdf                                                                   ;
; onchip_mem.hex                                                                           ; yes             ; Auto-Found Memory Initialization File  ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/onchip_mem.hex                                                                           ;
; pll.v                                                                                    ; yes             ; Auto-Found Verilog HDL File            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/pll.v                                                                                    ;
; altpllpll.v                                                                              ; yes             ; Auto-Found Wizard-Generated File       ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/altpllpll.v                                                                              ;
; altpll.tdf                                                                               ; yes             ; Megafunction                           ; /altera/11.0/quartus/libraries/megafunctions/altpll.tdf                                                                                        ;
; stratix_pll.inc                                                                          ; yes             ; Megafunction                           ; /altera/11.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                                   ;
; stratixii_pll.inc                                                                        ; yes             ; Megafunction                           ; /altera/11.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                 ;
; cycloneii_pll.inc                                                                        ; yes             ; Megafunction                           ; /altera/11.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                 ;
; db/altpll_kgr2.tdf                                                                       ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/altpll_kgr2.tdf                                                                       ;
; sdram.v                                                                                  ; yes             ; Auto-Found Verilog HDL File            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/sdram.v                                                                                  ;
; seg7.v                                                                                   ; yes             ; Auto-Found Verilog HDL File            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/seg7.v                                                                                   ;
; switches.v                                                                               ; yes             ; Auto-Found Verilog HDL File            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/switches.v                                                                               ;
; sysid.v                                                                                  ; yes             ; Auto-Found Verilog HDL File            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/sysid.v                                                                                  ;
; timer.v                                                                                  ; yes             ; Auto-Found Verilog HDL File            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/timer.v                                                                                  ;
; uart.v                                                                                   ; yes             ; Auto-Found Verilog HDL File            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/uart.v                                                                                   ;
; sld_hub.vhd                                                                              ; yes             ; Encrypted Megafunction                 ; /altera/11.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                       ;
; sld_rom_sr.vhd                                                                           ; yes             ; Encrypted Megafunction                 ; /altera/11.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                    ;
; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/dcfifo_0uf1.tdf                 ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/dcfifo_0uf1.tdf                                                                       ;
; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/altsyncram_7i31.tdf             ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/altsyncram_7i31.tdf                                                                   ;
; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/alt_synch_pipe_ekd.tdf          ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/alt_synch_pipe_ekd.tdf                                                                ;
; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/dffpipe_dd9.tdf                 ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/dffpipe_dd9.tdf                                                                       ;
; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/alt_synch_pipe_fkd.tdf          ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/alt_synch_pipe_fkd.tdf                                                                ;
; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/dffpipe_ed9.tdf                 ; yes             ; Auto-Generated Megafunction            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/db/dffpipe_ed9.tdf                                                                       ;
; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/sd_clk.v                           ; yes             ; Auto-Found Verilog HDL File            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/sd_clk.v                                                                                 ;
; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/sd_cmd.v                           ; yes             ; Auto-Found Verilog HDL File            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/sd_cmd.v                                                                                 ;
; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/sd_dat.v                           ; yes             ; Auto-Found Verilog HDL File            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/sd_dat.v                                                                                 ;
; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/sd_wp_n.v                          ; yes             ; Auto-Found Verilog HDL File            ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/sd_wp_n.v                                                                                ;
+------------------------------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                  ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                          ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,974                                                                                                          ;
;                                             ;                                                                                                                ;
; Total combinational functions               ; 3991                                                                                                           ;
; Logic element usage by number of LUT inputs ;                                                                                                                ;
;     -- 4 input functions                    ; 2271                                                                                                           ;
;     -- 3 input functions                    ; 1115                                                                                                           ;
;     -- <=2 input functions                  ; 605                                                                                                            ;
;                                             ;                                                                                                                ;
; Logic elements by mode                      ;                                                                                                                ;
;     -- normal mode                          ; 3672                                                                                                           ;
;     -- arithmetic mode                      ; 319                                                                                                            ;
;                                             ;                                                                                                                ;
; Total registers                             ; 2732                                                                                                           ;
;     -- Dedicated logic registers            ; 2732                                                                                                           ;
;     -- I/O registers                        ; 0                                                                                                              ;
;                                             ;                                                                                                                ;
; I/O pins                                    ; 257                                                                                                            ;
; Total memory bits                           ; 263968                                                                                                         ;
; Total PLLs                                  ; 1                                                                                                              ;
;     -- PLLs                                 ; 1                                                                                                              ;
;                                             ;                                                                                                                ;
; Maximum fan-out node                        ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_kgr2:auto_generated|clk[0] ;
; Maximum fan-out                             ; 2718                                                                                                           ;
; Total fan-out                               ; 27821                                                                                                          ;
; Average fan-out                             ; 3.67                                                                                                           ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                  ; Library Name ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE0_TOP                                                                                                                            ; 3991 (2)          ; 2732 (0)     ; 263968      ; 0            ; 0       ; 0         ; 257  ; 0            ; |DE0_TOP                                                                                                                                                                                                                                                                                                             ;              ;
;    |DE0_SOPC:DE0_SOPC_inst|                                                                                                         ; 3867 (1)          ; 2656 (0)     ; 263968      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst                                                                                                                                                                                                                                                                                      ;              ;
;       |Altera_UP_SD_Card:the_Altera_UP_SD_Card|                                                                                     ; 1145 (0)          ; 893 (0)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card                                                                                                                                                                                                                                              ;              ;
;          |Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|                                                                     ; 1145 (402)        ; 893 (136)    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card                                                                                                                                                                                         ;              ;
;             |Altera_UP_SD_Card_Interface:SD_Card_Port|                                                                              ; 743 (91)          ; 757 (385)    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port                                                                                                                                                ;              ;
;                |Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|                                                       ; 223 (221)         ; 72 (65)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator                                                                                   ;              ;
;                   |Altera_UP_SD_CRC7_Generator:CRC7_Gen|                                                                            ; 2 (2)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|Altera_UP_SD_CRC7_Generator:CRC7_Gen                                              ;              ;
;                |Altera_UP_SD_Card_Buffer:data_line|                                                                                 ; 128 (108)         ; 80 (64)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line                                                                                                             ;              ;
;                   |Altera_UP_SD_CRC16_Generator:crc16_checker|                                                                      ; 20 (20)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker                                                                  ;              ;
;                   |Altera_UP_SD_Card_Memory_Block:packet_memory|                                                                    ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory                                                                ;              ;
;                      |altsyncram:altsyncram_component|                                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component                                ;              ;
;                         |altsyncram_gq92:auto_generated|                                                                            ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_gq92:auto_generated ;              ;
;                |Altera_UP_SD_Card_Clock:clock_generator|                                                                            ; 16 (16)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator                                                                                                        ;              ;
;                |Altera_UP_SD_Card_Control_FSM:control_FSM|                                                                          ; 85 (85)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM                                                                                                      ;              ;
;                |Altera_UP_SD_Card_Response_Receiver:response_receiver|                                                              ; 199 (197)         ; 159 (152)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver                                                                                          ;              ;
;                   |Altera_UP_SD_CRC7_Generator:crc_checker|                                                                         ; 2 (2)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|Altera_UP_SD_CRC7_Generator:crc_checker                                                  ;              ;
;                |Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger|                                                                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger                                                                                             ;              ;
;       |Altera_UP_SD_Card_avalon_sdcard_slave_arbitrator:the_Altera_UP_SD_Card_avalon_sdcard_slave|                                  ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card_avalon_sdcard_slave_arbitrator:the_Altera_UP_SD_Card_avalon_sdcard_slave                                                                                                                                                                                           ;              ;
;       |DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|                                                                                       ; 22 (1)            ; 93 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0                                                                                                                                                                                                                                                ;              ;
;          |DE0_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse|                                                                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                                                         ;              ;
;          |DE0_SOPC_clock_0_edge_to_pulse:read_request_edge_to_pulse|                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                                                      ;              ;
;          |DE0_SOPC_clock_0_edge_to_pulse:write_done_edge_to_pulse|                                                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                                                        ;              ;
;          |DE0_SOPC_clock_0_edge_to_pulse:write_request_edge_to_pulse|                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                                                     ;              ;
;          |DE0_SOPC_clock_0_master_FSM:master_FSM|                                                                                   ; 11 (11)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM                                                                                                                                                                                                         ;              ;
;          |DE0_SOPC_clock_0_slave_FSM:slave_FSM|                                                                                     ; 10 (10)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_slave_FSM:slave_FSM                                                                                                                                                                                                           ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                                           ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                           ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                           ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                            ;              ;
;       |DE0_SOPC_clock_0_in_arbitrator:the_DE0_SOPC_clock_0_in|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0_in_arbitrator:the_DE0_SOPC_clock_0_in                                                                                                                                                                                                                               ;              ;
;       |DE0_SOPC_reset_clk_domain_synch_module:DE0_SOPC_reset_clk_domain_synch|                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_clk_domain_synch_module:DE0_SOPC_reset_clk_domain_synch                                                                                                                                                                                                               ;              ;
;       |DE0_SOPC_reset_pll_cpu_domain_synch_module:DE0_SOPC_reset_pll_cpu_domain_synch|                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_cpu_domain_synch_module:DE0_SOPC_reset_pll_cpu_domain_synch                                                                                                                                                                                                       ;              ;
;       |DE0_SOPC_reset_pll_io_domain_synch_module:DE0_SOPC_reset_pll_io_domain_synch|                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_io_domain_synch_module:DE0_SOPC_reset_pll_io_domain_synch                                                                                                                                                                                                         ;              ;
;       |buttons:the_buttons|                                                                                                         ; 13 (13)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|buttons:the_buttons                                                                                                                                                                                                                                                                  ;              ;
;       |buttons_s1_arbitrator:the_buttons_s1|                                                                                        ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|buttons_s1_arbitrator:the_buttons_s1                                                                                                                                                                                                                                                 ;              ;
;       |clock_crossing_bridge:the_clock_crossing_bridge|                                                                             ; 120 (4)           ; 152 (5)      ; 2848        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge                                                                                                                                                                                                                                      ;              ;
;          |clock_crossing_bridge_downstream_fifo:the_downstream_fifo|                                                                ; 43 (0)            ; 55 (0)       ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo                                                                                                                                                                            ;              ;
;             |dcfifo:downstream_fifo|                                                                                                ; 43 (0)            ; 55 (0)       ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo                                                                                                                                                     ;              ;
;                |dcfifo_cuf1:auto_generated|                                                                                         ; 43 (7)            ; 55 (19)      ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated                                                                                                                          ;              ;
;                   |a_graycounter_cic:wrptr_g1p|                                                                                     ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|a_graycounter_cic:wrptr_g1p                                                                                              ;              ;
;                   |a_graycounter_g47:rdptr_g1p|                                                                                     ; 12 (12)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|a_graycounter_g47:rdptr_g1p                                                                                              ;              ;
;                   |alt_synch_pipe_ikd:rs_dgwp|                                                                                      ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|alt_synch_pipe_ikd:rs_dgwp                                                                                               ;              ;
;                      |dffpipe_id9:dffpipe6|                                                                                         ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe6                                                                          ;              ;
;                   |alt_synch_pipe_jkd:ws_dgrp|                                                                                      ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|alt_synch_pipe_jkd:ws_dgrp                                                                                               ;              ;
;                      |dffpipe_jd9:dffpipe9|                                                                                         ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe9                                                                          ;              ;
;                   |altsyncram_ji31:fifo_ram|                                                                                        ; 0 (0)             ; 0 (0)        ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|altsyncram_ji31:fifo_ram                                                                                                 ;              ;
;                   |mux_a18:rdemp_eq_comp_lsb_mux|                                                                                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux                                                                                            ;              ;
;                   |mux_a18:rdemp_eq_comp_msb_mux|                                                                                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux                                                                                            ;              ;
;                   |mux_a18:wrfull_eq_comp_lsb_mux|                                                                                  ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux                                                                                           ;              ;
;                   |mux_a18:wrfull_eq_comp_msb_mux|                                                                                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux                                                                                           ;              ;
;          |clock_crossing_bridge_upstream_fifo:the_upstream_fifo|                                                                    ; 73 (0)            ; 92 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo                                                                                                                                                                                ;              ;
;             |dcfifo:upstream_fifo|                                                                                                  ; 73 (0)            ; 92 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo                                                                                                                                                           ;              ;
;                |dcfifo_u1g1:auto_generated|                                                                                         ; 73 (12)           ; 92 (32)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated                                                                                                                                ;              ;
;                   |a_gray2bin_jfb:wrptr_g_gray2bin|                                                                                 ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:wrptr_g_gray2bin                                                                                                ;              ;
;                   |a_gray2bin_jfb:ws_dgrp_gray2bin|                                                                                 ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:ws_dgrp_gray2bin                                                                                                ;              ;
;                   |a_graycounter_eic:wrptr_g1p|                                                                                     ; 13 (13)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p                                                                                                    ;              ;
;                   |a_graycounter_i47:rdptr_g1p|                                                                                     ; 14 (14)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p                                                                                                    ;              ;
;                   |alt_synch_pipe_gkd:rs_dgwp|                                                                                      ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp                                                                                                     ;              ;
;                      |dffpipe_fd9:dffpipe12|                                                                                        ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12                                                                               ;              ;
;                   |alt_synch_pipe_hkd:ws_dgrp|                                                                                      ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp                                                                                                     ;              ;
;                      |dffpipe_hd9:dffpipe16|                                                                                        ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_hd9:dffpipe16                                                                               ;              ;
;                   |altsyncram_di31:fifo_ram|                                                                                        ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram                                                                                                       ;              ;
;                   |cmpr_156:rdempty_eq_comp1_lsb|                                                                                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:rdempty_eq_comp1_lsb                                                                                                  ;              ;
;                   |cmpr_156:wrfull_eq_comp1_lsb|                                                                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:wrfull_eq_comp1_lsb                                                                                                   ;              ;
;                   |dffpipe_gd9:ws_brp|                                                                                              ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_gd9:ws_brp                                                                                                             ;              ;
;                   |dffpipe_gd9:ws_bwp|                                                                                              ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_gd9:ws_bwp                                                                                                             ;              ;
;                   |mux_a18:rdemp_eq_comp_lsb_mux|                                                                                   ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux                                                                                                  ;              ;
;                   |mux_a18:rdemp_eq_comp_msb_mux|                                                                                   ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux                                                                                                  ;              ;
;                   |mux_a18:wrfull_eq_comp_lsb_mux|                                                                                  ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux                                                                                                 ;              ;
;                   |mux_a18:wrfull_eq_comp_msb_mux|                                                                                  ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux                                                                                                 ;              ;
;       |clock_crossing_bridge_m1_arbitrator:the_clock_crossing_bridge_m1|                                                            ; 173 (173)         ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_m1_arbitrator:the_clock_crossing_bridge_m1                                                                                                                                                                                                                     ;              ;
;       |clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1|                                                            ; 160 (11)          ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1                                                                                                                                                                                                                     ;              ;
;          |rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1| ; 149 (149)         ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1                                                                                            ;              ;
;       |cpu:the_cpu|                                                                                                                 ; 937 (717)         ; 511 (324)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu                                                                                                                                                                                                                                                                          ;              ;
;          |cpu_nios2_oci:the_cpu_nios2_oci|                                                                                          ; 220 (21)          ; 186 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci                                                                                                                                                                                                                                          ;              ;
;             |cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|                                                       ; 93 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper                                                                                                                                                                          ;              ;
;                |cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|                                                      ; 7 (7)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk                                                                                                            ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2                                                       ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                       ;              ;
;                |cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|                                                            ; 82 (82)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck                                                                                                                  ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                             ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer                                                              ;              ;
;                |sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|                                                                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy                                                                                                                         ;              ;
;             |cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|                                                                         ; 11 (11)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg                                                                                                                                                                                            ;              ;
;             |cpu_nios2_oci_break:the_cpu_nios2_oci_break|                                                                           ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break                                                                                                                                                                                              ;              ;
;             |cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|                                                                           ; 10 (10)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug                                                                                                                                                                                              ;              ;
;             |cpu_nios2_ocimem:the_cpu_nios2_ocimem|                                                                                 ; 53 (53)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem                                                                                                                                                                                                    ;              ;
;                |cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component                                                                                                                         ;              ;
;                   |altsyncram:the_altsyncram|                                                                                       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                                                                               ;              ;
;                      |altsyncram_6472:auto_generated|                                                                               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated                                                                ;              ;
;          |cpu_register_bank_a_module:cpu_register_bank_a|                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a                                                                                                                                                                                                                           ;              ;
;             |altsyncram:the_altsyncram|                                                                                             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                 ;              ;
;                |altsyncram_p9f1:auto_generated|                                                                                     ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_p9f1:auto_generated                                                                                                                                                                  ;              ;
;          |cpu_register_bank_b_module:cpu_register_bank_b|                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b                                                                                                                                                                                                                           ;              ;
;             |altsyncram:the_altsyncram|                                                                                             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                 ;              ;
;                |altsyncram_q9f1:auto_generated|                                                                                     ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_q9f1:auto_generated                                                                                                                                                                  ;              ;
;          |cpu_test_bench:the_cpu_test_bench|                                                                                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench                                                                                                                                                                                                                                        ;              ;
;       |cpu_data_master_arbitrator:the_cpu_data_master|                                                                              ; 193 (193)         ; 59 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master                                                                                                                                                                                                                                       ;              ;
;          |buttons_s1_irq_from_sa_clock_crossing_cpu_data_master_module:buttons_s1_irq_from_sa_clock_crossing_cpu_data_master|       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|buttons_s1_irq_from_sa_clock_crossing_cpu_data_master_module:buttons_s1_irq_from_sa_clock_crossing_cpu_data_master                                                                                                                    ;              ;
;          |switches_s1_irq_from_sa_clock_crossing_cpu_data_master_module:switches_s1_irq_from_sa_clock_crossing_cpu_data_master|     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|switches_s1_irq_from_sa_clock_crossing_cpu_data_master_module:switches_s1_irq_from_sa_clock_crossing_cpu_data_master                                                                                                                  ;              ;
;          |timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:timer_s1_irq_from_sa_clock_crossing_cpu_data_master|           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:timer_s1_irq_from_sa_clock_crossing_cpu_data_master                                                                                                                        ;              ;
;          |uart_s1_irq_from_sa_clock_crossing_cpu_data_master_module:uart_s1_irq_from_sa_clock_crossing_cpu_data_master|             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|uart_s1_irq_from_sa_clock_crossing_cpu_data_master_module:uart_s1_irq_from_sa_clock_crossing_cpu_data_master                                                                                                                          ;              ;
;       |cpu_instruction_master_arbitrator:the_cpu_instruction_master|                                                                ; 37 (37)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master                                                                                                                                                                                                                         ;              ;
;       |cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|                                                                  ; 31 (31)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module                                                                                                                                                                                                                           ;              ;
;       |jtag_uart:the_jtag_uart|                                                                                                     ; 143 (41)          ; 108 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart                                                                                                                                                                                                                                                              ;              ;
;          |alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|                                                                            ; 51 (51)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                ;              ;
;          |jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|                                                                                ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r                                                                                                                                                                                                                    ;              ;
;             |scfifo:rfifo|                                                                                                          ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                       ;              ;
;                |scfifo_aq21:auto_generated|                                                                                         ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated                                                                                                                                                                            ;              ;
;                   |a_dpfifo_h031:dpfifo|                                                                                            ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                                                                       ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                      ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                               ;              ;
;                         |cntr_4n7:count_usedw|                                                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                                                                          ;              ;
;                      |cntr_omb:rd_ptr_count|                                                                                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                                                                                 ;              ;
;                      |cntr_omb:wr_ptr|                                                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                                                                       ;              ;
;                      |dpram_ek21:FIFOram|                                                                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                                                                                    ;              ;
;                         |altsyncram_i0m1:altsyncram1|                                                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                                                                        ;              ;
;          |jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|                                                                                ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w                                                                                                                                                                                                                    ;              ;
;             |scfifo:wfifo|                                                                                                          ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                       ;              ;
;                |scfifo_aq21:auto_generated|                                                                                         ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated                                                                                                                                                                            ;              ;
;                   |a_dpfifo_h031:dpfifo|                                                                                            ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                                                                       ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                      ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                               ;              ;
;                         |cntr_4n7:count_usedw|                                                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                                                                          ;              ;
;                      |cntr_omb:rd_ptr_count|                                                                                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                                                                                 ;              ;
;                      |cntr_omb:wr_ptr|                                                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                                                                       ;              ;
;                      |dpram_ek21:FIFOram|                                                                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                                                                                    ;              ;
;                         |altsyncram_i0m1:altsyncram1|                                                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                                                                        ;              ;
;       |jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|                                                      ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave                                                                                                                                                                                                               ;              ;
;       |keypad:the_keypad|                                                                                                           ; 46 (0)            ; 27 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|keypad:the_keypad                                                                                                                                                                                                                                                                    ;              ;
;          |keypad_controller:keypad|                                                                                                 ; 46 (46)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|keypad:the_keypad|keypad_controller:keypad                                                                                                                                                                                                                                           ;              ;
;       |keypad_keypad_controller_slave_arbitrator:the_keypad_keypad_controller_slave|                                                ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|keypad_keypad_controller_slave_arbitrator:the_keypad_keypad_controller_slave                                                                                                                                                                                                         ;              ;
;       |lcd:the_lcd|                                                                                                                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|lcd:the_lcd                                                                                                                                                                                                                                                                          ;              ;
;       |lcd_control_slave_arbitrator:the_lcd_control_slave|                                                                          ; 12 (12)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|lcd_control_slave_arbitrator:the_lcd_control_slave                                                                                                                                                                                                                                   ;              ;
;       |lcd_light:the_lcd_light|                                                                                                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|lcd_light:the_lcd_light                                                                                                                                                                                                                                                              ;              ;
;       |lcd_light_s1_arbitrator:the_lcd_light_s1|                                                                                    ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|lcd_light_s1_arbitrator:the_lcd_light_s1                                                                                                                                                                                                                                             ;              ;
;       |leds:the_leds|                                                                                                               ; 4 (4)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|leds:the_leds                                                                                                                                                                                                                                                                        ;              ;
;       |leds_s1_arbitrator:the_leds_s1|                                                                                              ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|leds_s1_arbitrator:the_leds_s1                                                                                                                                                                                                                                                       ;              ;
;       |onchip_mem:the_onchip_mem|                                                                                                   ; 1 (1)             ; 0 (0)        ; 245760      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem                                                                                                                                                                                                                                                            ;              ;
;          |altsyncram:the_altsyncram|                                                                                                ; 0 (0)             ; 0 (0)        ; 245760      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                  ;              ;
;             |altsyncram_smb1:auto_generated|                                                                                        ; 0 (0)             ; 0 (0)        ; 245760      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_smb1:auto_generated                                                                                                                                                                                                   ;              ;
;       |onchip_mem_s1_arbitrator:the_onchip_mem_s1|                                                                                  ; 31 (31)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1                                                                                                                                                                                                                                           ;              ;
;       |pll:the_pll|                                                                                                                 ; 26 (26)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|pll:the_pll                                                                                                                                                                                                                                                                          ;              ;
;          |altpllpll:the_pll|                                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|pll:the_pll|altpllpll:the_pll                                                                                                                                                                                                                                                        ;              ;
;             |altpll:altpll_component|                                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|pll:the_pll|altpllpll:the_pll|altpll:altpll_component                                                                                                                                                                                                                                ;              ;
;                |altpll_kgr2:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_kgr2:auto_generated                                                                                                                                                                                                     ;              ;
;       |pll_s1_arbitrator:the_pll_s1|                                                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|pll_s1_arbitrator:the_pll_s1                                                                                                                                                                                                                                                         ;              ;
;       |sdram:the_sdram|                                                                                                             ; 260 (210)         ; 238 (152)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram                                                                                                                                                                                                                                                                      ;              ;
;          |sdram_input_efifo_module:the_sdram_input_efifo_module|                                                                    ; 50 (50)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module                                                                                                                                                                                                                ;              ;
;       |sdram_s1_arbitrator:the_sdram_s1|                                                                                            ; 113 (62)          ; 42 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1                                                                                                                                                                                                                                                     ;              ;
;          |rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|                                 ; 33 (33)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1                                                                                                                                                            ;              ;
;          |rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|                   ; 18 (18)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1                                                                                                                                              ;              ;
;       |seg7:the_seg7|                                                                                                               ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|seg7:the_seg7                                                                                                                                                                                                                                                                        ;              ;
;       |seg7_s1_arbitrator:the_seg7_s1|                                                                                              ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|seg7_s1_arbitrator:the_seg7_s1                                                                                                                                                                                                                                                       ;              ;
;       |switches:the_switches|                                                                                                       ; 39 (39)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|switches:the_switches                                                                                                                                                                                                                                                                ;              ;
;       |switches_s1_arbitrator:the_switches_s1|                                                                                      ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|switches_s1_arbitrator:the_switches_s1                                                                                                                                                                                                                                               ;              ;
;       |sysid_control_slave_arbitrator:the_sysid_control_slave|                                                                      ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                                                                               ;              ;
;       |timer:the_timer|                                                                                                             ; 122 (122)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|timer:the_timer                                                                                                                                                                                                                                                                      ;              ;
;       |timer_s1_arbitrator:the_timer_s1|                                                                                            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|timer_s1_arbitrator:the_timer_s1                                                                                                                                                                                                                                                     ;              ;
;       |tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|                                                    ; 78 (78)           ; 76 (76)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave                                                                                                                                                                                                             ;              ;
;       |uart:the_uart|                                                                                                               ; 114 (0)           ; 88 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|uart:the_uart                                                                                                                                                                                                                                                                        ;              ;
;          |uart_regs:the_uart_regs|                                                                                                  ; 41 (41)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_regs:the_uart_regs                                                                                                                                                                                                                                                ;              ;
;          |uart_rx:the_uart_rx|                                                                                                      ; 39 (39)           ; 35 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx                                                                                                                                                                                                                                                    ;              ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                ;              ;
;          |uart_tx:the_uart_tx|                                                                                                      ; 34 (34)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_tx:the_uart_tx                                                                                                                                                                                                                                                    ;              ;
;       |uart_s1_arbitrator:the_uart_s1|                                                                                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|uart_s1_arbitrator:the_uart_s1                                                                                                                                                                                                                                                       ;              ;
;    |sld_hub:auto_hub|                                                                                                               ; 122 (81)          ; 76 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_hub:auto_hub                                                                                                                                                                                                                                                                                            ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                                                     ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                    ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                                                   ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                  ;              ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; Name                                                                                                                                                                                                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_gq92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 16           ; 4096         ; 1            ; 4096   ; None                            ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|altsyncram_ji31:fifo_ram|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; 16           ; 56           ; 16           ; 56           ; 896    ; None                            ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 64           ; 33           ; 64           ; 33           ; 2112   ; None                            ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated|ALTSYNCRAM                                                                ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192   ; cpu_ociram_default_contents.mif ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_p9f1:auto_generated|ALTSYNCRAM                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; cpu_rf_ram_a.mif                ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_q9f1:auto_generated|ALTSYNCRAM                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; cpu_rf_ram_b.mif                ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                                                                                        ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                                                                                        ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_smb1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                   ; AUTO ; Single Port      ; 7680         ; 32           ; --           ; --           ; 245760 ; onchip_mem.hex                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+


The IP Core highlighted in red is outdated. Regenerate the outdated IP with the current version of the Quartus II software and the MegaWizard interface.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                       ; IP Include File                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Altera ; RAM: 2-PORT  ; 8.0     ; N/A          ; N/A          ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/ip/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.vhd ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|pll:the_pll|altpllpll:the_pll                                                                                                                                                                                         ; /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/altpllpll.v                                                                  ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_next                       ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_state                                                                                                                               ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_next ;
+------------+------------+------------+------------+--------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000         ;
+------------+------------+------------+------------+--------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                  ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                  ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                  ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                  ;
+------------+------------+------------+------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_state                         ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                   ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                            ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                            ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                            ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                            ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                            ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                            ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                 ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                ;
; master_state.010 ; 0                ; 1                ; 1                                                                                ;
; master_state.100 ; 1                ; 0                ; 1                                                                                ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                  ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|current_cmd_state               ;
+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-------------------------------+
; Name                              ; current_cmd_state.s_UPDATE_AUX_SR ; current_cmd_state.s_WAIT_RESPONSE ; current_cmd_state.s_WAIT_COMMAND ; current_cmd_state.s_RESET_CMD ;
+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-------------------------------+
; current_cmd_state.s_RESET_CMD     ; 0                                 ; 0                                 ; 0                                ; 0                             ;
; current_cmd_state.s_WAIT_COMMAND  ; 0                                 ; 0                                 ; 1                                ; 1                             ;
; current_cmd_state.s_WAIT_RESPONSE ; 0                                 ; 1                                 ; 0                                ; 1                             ;
; current_cmd_state.s_UPDATE_AUX_SR ; 1                                 ; 0                                 ; 0                                ; 1                             ;
+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+------------------------------+-----------------------------------+-----------------------------------+-------------------------------------------+-------------------------------------+----------------------------------+----------------------------------+------------------------------------------+------------------------------------+-------------------------------------+------------------------------------+----------------------------------+---------------------------------+------------------------------+-----------------------+
; Name                                      ; current_state.s_WAIT_RELEASE ; current_state.s_WRITE_SECOND_WORD ; current_state.s_WRITE_SECOND_BYTE ; current_state.s_WR_READ_SECOND_WORD_DELAY ; current_state.s_WR_READ_SECOND_WORD ; current_state.s_WRITE_FIRST_WORD ; current_state.s_WRITE_FIRST_BYTE ; current_state.s_WR_READ_FIRST_WORD_DELAY ; current_state.s_WR_READ_FIRST_WORD ; current_state.s_RECEIVE_SECOND_WORD ; current_state.s_RECEIVE_FIRST_WORD ; current_state.s_READ_SECOND_WORD ; current_state.s_READ_FIRST_WORD ; current_state.s_WAIT_REQUEST ; current_state.s_RESET ;
+-------------------------------------------+------------------------------+-----------------------------------+-----------------------------------+-------------------------------------------+-------------------------------------+----------------------------------+----------------------------------+------------------------------------------+------------------------------------+-------------------------------------+------------------------------------+----------------------------------+---------------------------------+------------------------------+-----------------------+
; current_state.s_RESET                     ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 0                     ;
; current_state.s_WAIT_REQUEST              ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 1                            ; 1                     ;
; current_state.s_READ_FIRST_WORD           ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 1                               ; 0                            ; 1                     ;
; current_state.s_READ_SECOND_WORD          ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 1                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_RECEIVE_FIRST_WORD        ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 1                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_RECEIVE_SECOND_WORD       ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 1                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WR_READ_FIRST_WORD        ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 1                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WR_READ_FIRST_WORD_DELAY  ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 1                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WRITE_FIRST_BYTE          ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 1                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WRITE_FIRST_WORD          ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 1                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WR_READ_SECOND_WORD       ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 1                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WR_READ_SECOND_WORD_DELAY ; 0                            ; 0                                 ; 0                                 ; 1                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WRITE_SECOND_BYTE         ; 0                            ; 0                                 ; 1                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WRITE_SECOND_WORD         ; 0                            ; 1                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WAIT_RELEASE              ; 1                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
+-------------------------------------------+------------------------------+-----------------------------------+-----------------------------------+-------------------------------------------+-------------------------------------+----------------------------------+----------------------------------+------------------------------------------+------------------------------------+-------------------------------------+------------------------------------+----------------------------------+---------------------------------+------------------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state                                                                                                                                                                                                                         ;
+----------------------------------------+-------------------------------+------------------------------------+--------------------------------+----------------------------------------+---------------------------------+-------------------------------+---------------------------+---------------------------+--------------------------+---------------------------+--------------------------------+------------------------------+-----------------------+
; Name                                   ; current_state.s_WAIT_DEASSERT ; current_state.s_RECEIVING_STOP_BIT ; current_state.s_RECEIVING_DATA ; current_state.s_RECEIVING_LEADING_BITS ; current_state.s_WAIT_DATA_START ; current_state.s_WAIT_BUSY_END ; current_state.s_WAIT_BUSY ; current_state.s_SEND_STOP ; current_state.s_SEND_CRC ; current_state.s_SEND_DATA ; current_state.s_SEND_START_BIT ; current_state.s_WAIT_REQUEST ; current_state.s_RESET ;
+----------------------------------------+-------------------------------+------------------------------------+--------------------------------+----------------------------------------+---------------------------------+-------------------------------+---------------------------+---------------------------+--------------------------+---------------------------+--------------------------------+------------------------------+-----------------------+
; current_state.s_RESET                  ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 0                     ;
; current_state.s_WAIT_REQUEST           ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 1                            ; 1                     ;
; current_state.s_SEND_START_BIT         ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 1                              ; 0                            ; 1                     ;
; current_state.s_SEND_DATA              ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 1                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_SEND_CRC               ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 1                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_SEND_STOP              ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 1                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_WAIT_BUSY              ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 1                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_WAIT_BUSY_END          ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 1                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_WAIT_DATA_START        ; 0                             ; 0                                  ; 0                              ; 0                                      ; 1                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_RECEIVING_LEADING_BITS ; 0                             ; 0                                  ; 0                              ; 1                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_RECEIVING_DATA         ; 0                             ; 0                                  ; 1                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_RECEIVING_STOP_BIT     ; 0                             ; 1                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_WAIT_DEASSERT          ; 1                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
+----------------------------------------+-------------------------------+------------------------------------+--------------------------------+----------------------------------------+---------------------------------+-------------------------------+---------------------------+---------------------------+--------------------------+---------------------------+--------------------------------+------------------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------+---------------------------------------+-------------------------------+----------------------------------------------------+-------------------------------+------------------------------+----------------------------------+----------------------------------+------------------------------------+----------------------------------------+------------------------------------+--------------------------------------------------+-----------------------------------------------------+---------------------------------------------+--------------------------------+-----------------------+
; Name                                                ; current_state.s_PERIODIC_STATUS_CHECK ; current_state.s_WAIT_DEASSERT ; current_state.s_WAIT_FOR_CLOCK_EDGE_BEFORE_DISABLE ; current_state.s_WAIT_RESPONSE ; current_state.s_SEND_COMMAND ; current_state.s_GENERATE_COMMAND ; current_state.s_REACTIVATE_CLOCK ; current_state.s_AWAIT_USER_COMMAND ; current_state.s_TOGGLE_CLOCK_FREQUENCY ; current_state.s_GO_TO_NEXT_COMMAND ; current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE ; current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED ; current_state.s_GENERATE_PREDEFINED_COMMAND ; current_state.s_WAIT_74_CYCLES ; current_state.s_RESET ;
+-----------------------------------------------------+---------------------------------------+-------------------------------+----------------------------------------------------+-------------------------------+------------------------------+----------------------------------+----------------------------------+------------------------------------+----------------------------------------+------------------------------------+--------------------------------------------------+-----------------------------------------------------+---------------------------------------------+--------------------------------+-----------------------+
; current_state.s_RESET                               ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 0                     ;
; current_state.s_WAIT_74_CYCLES                      ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 1                              ; 1                     ;
; current_state.s_GENERATE_PREDEFINED_COMMAND         ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 1                                           ; 0                              ; 1                     ;
; current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 1                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE    ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 1                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_GO_TO_NEXT_COMMAND                  ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 1                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_TOGGLE_CLOCK_FREQUENCY              ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 1                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_AWAIT_USER_COMMAND                  ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 1                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_REACTIVATE_CLOCK                    ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 1                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_GENERATE_COMMAND                    ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 1                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_SEND_COMMAND                        ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 1                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_WAIT_RESPONSE                       ; 0                                     ; 0                             ; 0                                                  ; 1                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_WAIT_FOR_CLOCK_EDGE_BEFORE_DISABLE  ; 0                                     ; 0                             ; 1                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_WAIT_DEASSERT                       ; 0                                     ; 1                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_PERIODIC_STATUS_CHECK               ; 1                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
+-----------------------------------------------------+---------------------------------------+-------------------------------+----------------------------------------------------+-------------------------------+------------------------------+----------------------------------+----------------------------------+------------------------------------+----------------------------------------+------------------------------------+--------------------------------------------------+-----------------------------------------------------+---------------------------------------------+--------------------------------+-----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state ;
+---------------------------------------+-------------------------------------+-------------------------------+---------------------------+---------------------------------------+--------------------------+----------------------------------------------+
; Name                                  ; current_state.s_WAIT_BEGIN_DEASSERT ; current_state.s_WAIT_BUSY_END ; current_state.s_WAIT_BUSY ; current_state.s_WAIT_PROCESSING_DELAY ; current_state.s_WAIT_END ; current_state.s_WAIT_BEGIN                   ;
+---------------------------------------+-------------------------------------+-------------------------------+---------------------------+---------------------------------------+--------------------------+----------------------------------------------+
; current_state.s_WAIT_BEGIN            ; 0                                   ; 0                             ; 0                         ; 0                                     ; 0                        ; 0                                            ;
; current_state.s_WAIT_END              ; 0                                   ; 0                             ; 0                         ; 0                                     ; 1                        ; 1                                            ;
; current_state.s_WAIT_PROCESSING_DELAY ; 0                                   ; 0                             ; 0                         ; 1                                     ; 0                        ; 1                                            ;
; current_state.s_WAIT_BUSY             ; 0                                   ; 0                             ; 1                         ; 0                                     ; 0                        ; 1                                            ;
; current_state.s_WAIT_BUSY_END         ; 0                                   ; 1                             ; 0                         ; 0                                     ; 0                        ; 1                                            ;
; current_state.s_WAIT_BEGIN_DEASSERT   ; 1                                   ; 0                             ; 0                         ; 0                                     ; 0                        ; 1                                            ;
+---------------------------------------+-------------------------------------+-------------------------------+---------------------------+---------------------------------------+--------------------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_io_domain_synch_module:DE0_SOPC_reset_pll_io_domain_synch|data_out                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_cpu_domain_synch_module:DE0_SOPC_reset_pll_cpu_domain_synch|data_out                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_io_domain_synch_module:DE0_SOPC_reset_pll_io_domain_synch|data_in_d1                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_cpu_domain_synch_module:DE0_SOPC_reset_pll_cpu_domain_synch|data_in_d1                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|not_areset                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|uart_s1_irq_from_sa_clock_crossing_cpu_data_master_module:uart_s1_irq_from_sa_clock_crossing_cpu_data_master|data_out                                                                   ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:timer_s1_irq_from_sa_clock_crossing_cpu_data_master|data_out                                                                 ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|buttons_s1_irq_from_sa_clock_crossing_cpu_data_master_module:buttons_s1_irq_from_sa_clock_crossing_cpu_data_master|data_out                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|switches_s1_irq_from_sa_clock_crossing_cpu_data_master_module:switches_s1_irq_from_sa_clock_crossing_cpu_data_master|data_out                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_write                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|uart_s1_irq_from_sa_clock_crossing_cpu_data_master_module:uart_s1_irq_from_sa_clock_crossing_cpu_data_master|data_in_d1                                                                 ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:timer_s1_irq_from_sa_clock_crossing_cpu_data_master|data_in_d1                                                               ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|buttons_s1_irq_from_sa_clock_crossing_cpu_data_master_module:buttons_s1_irq_from_sa_clock_crossing_cpu_data_master|data_in_d1                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|switches_s1_irq_from_sa_clock_crossing_cpu_data_master_module:switches_s1_irq_from_sa_clock_crossing_cpu_data_master|data_in_d1                                                         ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_clk_domain_synch_module:DE0_SOPC_reset_clk_domain_synch|data_out                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_clk_domain_synch_module:DE0_SOPC_reset_clk_domain_synch|data_in_d1                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_nativeaddress[0]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_nativeaddress_d1[0]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[0]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_nativeaddress[2]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_nativeaddress[1]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[1]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[2]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[3]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[4]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[5]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[6]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[7]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[8]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[9]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[10]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[11]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[12]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[13]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[14]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[15]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_writedata_d1[0]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_nativeaddress_d1[2]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_nativeaddress_d1[1]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_writedata_d1[1]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_writedata_d1[2]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_writedata_d1[3]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_writedata_d1[4]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_writedata_d1[5]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_writedata_d1[6]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_writedata_d1[7]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_writedata_d1[8]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_writedata_d1[9]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_writedata_d1[10]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_writedata_d1[11]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_writedata_d1[12]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_writedata_d1[13]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_writedata_d1[14]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_writedata_d1[15]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                           ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                         ;
+---------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------+
; Latch Name                                                                ; Latch Enable Signal                                                    ; Free of Timing Hazards ;
+---------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------+
; DE0_SOPC:DE0_SOPC_inst|keypad:the_keypad|keypad_controller:keypad|latch_n ; GND                                                                    ; yes                    ;
; DE0_SOPC:DE0_SOPC_inst|keypad:the_keypad|keypad_controller:keypad|pulse   ; DE0_SOPC:DE0_SOPC_inst|keypad:the_keypad|keypad_controller:keypad|Mux0 ; yes                    ;
; Number of user-specified and inferred latches = 2                         ;                                                                        ;                        ;
+---------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                              ; Reason for Removal                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0..35]                                                                                ; Lost fanout                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_regs:the_uart_regs|readdata[10..15]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|switches:the_switches|readdata[10..31]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_addr[4,5]                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|status_reg_out[0..15]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|d1_reasons_to_wait                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|W_ienable_reg[5..31]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|W_ipending_reg[5..31]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|R_ctrl_custom                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_wrap                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_break                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|buttons:the_buttons|readdata[3..31]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|W_control_rd_data[5..31]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[0..16]                                                                              ; Lost fanout                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_gd9:ws_bwp|dffe15a[6] ; Lost fanout                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_gd9:ws_brp|dffe15a[6] ; Lost fanout                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_m1_arbitrator:the_clock_crossing_bridge_m1|clock_crossing_bridge_m1_latency_counter                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[5]                                                                            ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[6]                                                                            ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[7]                                                                            ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[8]                                                                            ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[9]                                                                            ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[10]                                                                           ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[11]                                                                           ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[12]                                                                           ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[13]                                                                           ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[14]                                                                           ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[15]                                                                           ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[16]                                                                           ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[17]                                                                           ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[18]                                                                           ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[19]                                                                           ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[20]                                                                           ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[21]                                                                           ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[22]                                                                           ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[23]                                                                           ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[24]                                                                           ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[25]                                                                           ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[26]                                                                           ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[27]                                                                           ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[28]                                                                           ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[29]                                                                           ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[30]                                                                           ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|delayed_unxsync_rxdxx2                                                                                                                            ; Merged with DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|delayed_unxsync_rxdxx1                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|uart_s1_arbitrator:the_uart_s1|d1_uart_s1_end_xfer                                                                                                                                  ; Merged with DE0_SOPC:DE0_SOPC_inst|uart_s1_arbitrator:the_uart_s1|d1_reasons_to_wait                                                                                                                                              ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_tristate_bridge_avalon_slave_end_xfer                                                                   ; Merged with DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_reasons_to_wait                                                                                                    ;
; DE0_SOPC:DE0_SOPC_inst|timer_s1_arbitrator:the_timer_s1|d1_timer_s1_end_xfer                                                                                                                               ; Merged with DE0_SOPC:DE0_SOPC_inst|timer_s1_arbitrator:the_timer_s1|d1_reasons_to_wait                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_sysid_control_slave_end_xfer                                                                                              ; Merged with DE0_SOPC:DE0_SOPC_inst|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_reasons_to_wait                                                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|switches_s1_arbitrator:the_switches_s1|d1_switches_s1_end_xfer                                                                                                                      ; Merged with DE0_SOPC:DE0_SOPC_inst|switches_s1_arbitrator:the_switches_s1|d1_reasons_to_wait                                                                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|seg7_s1_arbitrator:the_seg7_s1|d1_seg7_s1_end_xfer                                                                                                                                  ; Merged with DE0_SOPC:DE0_SOPC_inst|seg7_s1_arbitrator:the_seg7_s1|d1_reasons_to_wait                                                                                                                                              ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_addr[0..3,6..10]                                                                                                                                                  ; Merged with DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_addr[11]                                                                                                                                                                     ;
; DE0_SOPC:DE0_SOPC_inst|pll_s1_arbitrator:the_pll_s1|d1_pll_s1_end_xfer                                                                                                                                     ; Merged with DE0_SOPC:DE0_SOPC_inst|pll_s1_arbitrator:the_pll_s1|d1_reasons_to_wait                                                                                                                                                ;
; DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_addend[0]                                                                                                              ; Merged with DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_addend[1]                                                                                                                         ;
; DE0_SOPC:DE0_SOPC_inst|leds_s1_arbitrator:the_leds_s1|d1_leds_s1_end_xfer                                                                                                                                  ; Merged with DE0_SOPC:DE0_SOPC_inst|leds_s1_arbitrator:the_leds_s1|d1_reasons_to_wait                                                                                                                                              ;
; DE0_SOPC:DE0_SOPC_inst|lcd_light_s1_arbitrator:the_lcd_light_s1|d1_lcd_light_s1_end_xfer                                                                                                                   ; Merged with DE0_SOPC:DE0_SOPC_inst|lcd_light_s1_arbitrator:the_lcd_light_s1|d1_reasons_to_wait                                                                                                                                    ;
; DE0_SOPC:DE0_SOPC_inst|lcd_control_slave_arbitrator:the_lcd_control_slave|d1_lcd_control_slave_end_xfer                                                                                                    ; Merged with DE0_SOPC:DE0_SOPC_inst|lcd_control_slave_arbitrator:the_lcd_control_slave|d1_reasons_to_wait                                                                                                                          ;
; DE0_SOPC:DE0_SOPC_inst|keypad_keypad_controller_slave_arbitrator:the_keypad_keypad_controller_slave|d1_keypad_keypad_controller_slave_end_xfer                                                             ; Merged with DE0_SOPC:DE0_SOPC_inst|keypad_keypad_controller_slave_arbitrator:the_keypad_keypad_controller_slave|d1_reasons_to_wait                                                                                                ;
; DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_cpu_jtag_debug_module_end_xfer                                                                                        ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_reasons_to_wait                                                                                                                  ;
; DE0_SOPC:DE0_SOPC_inst|buttons_s1_arbitrator:the_buttons_s1|d1_buttons_s1_end_xfer                                                                                                                         ; Merged with DE0_SOPC:DE0_SOPC_inst|buttons_s1_arbitrator:the_buttons_s1|d1_reasons_to_wait                                                                                                                                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_6                                      ; Merged with DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_6                                                               ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_5                                      ; Merged with DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_5                                                               ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_4                                      ; Merged with DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_4                                                               ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_3                                      ; Merged with DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_3                                                               ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_2                                      ; Merged with DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_2                                                               ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_1                                      ; Merged with DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_1                                                               ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_0                                      ; Merged with DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_0                                                               ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigger_state                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[0]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[0]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[1]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_share_counter[1]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_slavearbiterlockenable                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module                                                    ; Lost fanout                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module                                                           ; Lost fanout                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|last_cycle_cpu_instruction_master_granted_slave_onchip_mem_s1                                                                            ; Lost fanout                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|last_cycle_cpu_data_master_granted_slave_onchip_mem_s1                                                                                   ; Lost fanout                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[0]                                                                               ; Lost fanout                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer                                                                                  ; Lost fanout                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[1]                                                                      ; Lost fanout                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_share_counter[0]                                                                                                       ; Lost fanout                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_reg_firsttransfer                                                                                                          ; Lost fanout                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_saved_chosen_master_vector[0,1]                                                                                            ; Lost fanout                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_next~9                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_next~10                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_next~13                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_next~14                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_next~16                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_next~4                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_next~5                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_next~6                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_state~14                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_state~15                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_state~16                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~3        ; Lost fanout                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~4        ; Lost fanout                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~5        ; Lost fanout                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.101      ; Lost fanout                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|current_cmd_state.s_RESET_CMD                                                          ; Merged with DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RESET ;
; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|current_state.s_RESET                                                                  ; Merged with DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RESET ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.011      ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.001                 ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.001      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_state.010                                                                                       ; Merged with DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_read                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_count[2]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                            ;
; Total Number of Removed Registers = 324                                                                                                                                                                    ;                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                  ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|d1_reasons_to_wait                                           ; Stuck at GND              ; DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_share_counter[1],                                                    ;
;                                                                                                                                ; due to stuck port data_in ; DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_slavearbiterlockenable,                                                  ;
;                                                                                                                                ;                           ; DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|last_cycle_cpu_instruction_master_granted_slave_onchip_mem_s1,                         ;
;                                                                                                                                ;                           ; DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_reg_firsttransfer,                                                       ;
;                                                                                                                                ;                           ; DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_saved_chosen_master_vector[1],                                           ;
;                                                                                                                                ;                           ; DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_saved_chosen_master_vector[0]                                            ;
; DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable ; Stuck at GND              ; DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module, ;
;                                                                                                                                ; due to stuck port data_in ; DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[1]                    ;
; DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[1]   ; Stuck at GND              ; DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer                                ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2732  ;
; Number of registers using Synchronous Clear  ; 165   ;
; Number of registers using Synchronous Load   ; 240   ;
; Number of registers using Asynchronous Clear ; 2380  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1674  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                     ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DE0_SOPC:DE0_SOPC_inst|timer:the_timer|internal_counter[0]                                                                                                                                                                            ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|timer:the_timer|internal_counter[1]                                                                                                                                                                            ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|timer:the_timer|internal_counter[2]                                                                                                                                                                            ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|timer:the_timer|internal_counter[3]                                                                                                                                                                            ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|timer:the_timer|internal_counter[8]                                                                                                                                                                            ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|timer:the_timer|internal_counter[9]                                                                                                                                                                            ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|timer:the_timer|internal_counter[10]                                                                                                                                                                           ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|timer:the_timer|internal_counter[13]                                                                                                                                                                           ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_tx:the_uart_tx|txd                                                                                                                                                                          ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_cmd[0]                                                                                                                                                                                       ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_cmd[1]                                                                                                                                                                                       ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_cmd[2]                                                                                                                                                                                       ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_cmd[3]                                                                                                                                                                                       ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|write_n_to_the_cfi_flash                                                                                                              ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|read_n_to_the_cfi_flash                                                                                                               ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|select_n_to_the_cfi_flash                                                                                                             ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_tx:the_uart_tx|pre_txd                                                                                                                                                                      ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_addr[11]                                                                                                                                                                                     ; 10      ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_cmd[0]                                                                                                                                                                                       ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_cmd[1]                                                                                                                                                                                       ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_cmd[2]                                                                                                                                                                                       ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_cmd[3]                                                                                                                                                                                       ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|F_pc[21]                                                                                                                                                                                           ; 6       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|F_pc[23]                                                                                                                                                                                           ; 5       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|i_read                                                                                                                                                                                             ; 9       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|tristate_bridge_avalon_slave_arb_addend[0]                                                                                            ; 5       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|F_pc[13]                                                                                                                                                                                           ; 8       ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1|fifo_contains_ones_n ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_waitrequest                                                                                                                                     ; 18      ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|rdemp_eq_comp_lsb_aeb                              ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|rdemp_eq_comp_msb_aeb                              ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|a_graycounter_g47:rdptr_g1p|counter5a0             ; 8       ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|t_dav                                                                                                                                                                                  ; 4       ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                 ; 11      ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|fifo_contains_ones_n                                                   ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|fifo_contains_ones_n                                                                 ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_addend[0]                                                                                                                                                        ; 7       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|refresh_counter[12]                                                                                                                                                                            ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|refresh_counter[9]                                                                                                                                                                             ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|refresh_counter[8]                                                                                                                                                                             ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|refresh_counter[7]                                                                                                                                                                             ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|refresh_counter[3]                                                                                                                                                                             ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|tristate_bridge_avalon_slave_reg_firsttransfer                                                                                        ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[0]                                                                                                                 ; 6       ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|av_waitrequest                                                                                                                                                                         ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|a_graycounter_cic:wrptr_g1p|counter8a0             ; 7       ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|a_graycounter_g47:rdptr_g1p|parity6                ; 4       ;
; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|dataout_1bit                          ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|bit_to_send ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_reg_firsttransfer                                                                                                                                                    ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                       ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                     ; 8       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                       ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; 4       ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; 4       ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|a_graycounter_cic:wrptr_g1p|parity9                ; 4       ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a0                   ; 7       ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                     ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                        ; 4       ;
; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                        ; 5       ;
; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                        ; 5       ;
; DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_tx:the_uart_tx|tx_ready                                                                                                                                                                     ; 6       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                       ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                       ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                       ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a0                   ; 8       ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p|parity9                      ; 4       ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                     ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p|parity6                      ; 4       ;
; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|shift_crc_bits     ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[0]                                                    ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[1]                                                    ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[2]                                                    ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[3]                                                    ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[4]                                                    ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[5]                                                    ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[6]                                                    ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[7]                                                    ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[8]                                                    ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[9]                                                    ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[10]                                                   ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[11]                                                   ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[12]                                                   ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[13]                                                   ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[14]                                                   ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[15]                                                   ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[16]                                                   ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[17]                                                   ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[18]                                                   ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[19]                                                   ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[20]                                                   ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[21]                                                   ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[22]                                                   ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[23]                                                   ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[24]                                                   ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[25]                                                   ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[26]                                                   ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[27]                                                   ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[28]                                                   ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[29]                                                   ; 1       ;
; Total number of inverted registers = 112*                                                                                                                                                                                             ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                                                                                                                                                                                             ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[13]                                          ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                     ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[38]                    ;                            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[9]  ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|d_byteenable[1]                                                                                                                                                                                                            ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|E_src2[15]                                                                                                                                                                                                                 ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|E_src1[0]                                                                                                                                                                                                                  ;                            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|E_src1[24]                                                                                                                                                                                                                 ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|E_shift_rot_result[31]                                                                                                                                                                                                     ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[29]                                                         ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|av_ld_byte0_data[7]                                                                                                                                                                                                        ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|av_ld_byte2_data[1]                                                                                                                                                                                                        ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|D_iw[15]                                                                                                                                                                                                                   ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|argument_reg[8]                                                                                                                           ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|argument_reg[24]                                                                                                                          ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                                                                                                                                               ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|counter[6]                                 ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[1]                                                                                                                                                       ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                      ;                            ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|W_alu_result[5]                                                                                                                                                                                                            ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[1]                         ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|response_type_reg[1]                ;                            ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[7]                                             ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|E_src2[16]                                                                                                                                                                                                                 ;                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|W_control_rd_data[1]                                                                                                                                                                                                       ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_tx:the_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]                                                                                                                                       ;                            ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[13]                                                                                                                                          ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[12] ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|lcd_control_slave_arbitrator:the_lcd_control_slave|lcd_control_slave_wait_counter[0]                                                                                                                                                   ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                                ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|cfi_flash_s1_wait_counter[0]                                                                                                                                  ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|d_writedata[26]                                                                                                                                                                                                            ;                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[23]                                                                                                                                          ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37]                                                             ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33]                                                             ;                            ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12]                                                             ;                            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24]                                                             ;                            ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|W_alu_result[28]                                                                                                                                                                                                           ;                            ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|F_pc[8]                                                                                                                                                                                                                    ;                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[10]                                                                                                                                          ;                            ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[8]                                               ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_dqm[0]                                                                                                                                                                                                               ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|d_byteenable[2]                                                                                                                                                                                                            ;                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[25]                                                                                                                              ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_count[0]                                                                                                                                                                                                             ;                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_addr[11]                                                                                                                                                                                                             ;                            ;
; 18:1               ; 6 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[33]                    ;                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|id_sequence_step_index[2]                              ;                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_addr[4]                                                                                                                                                                                                              ;                            ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_addr[1]                                                                                                                                                                                                              ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                      ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                      ;                            ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[4]                     ;                            ;
; 12:1               ; 41 bits   ; 328 LEs       ; 0 LEs                ; 328 LEs                ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|active_addr[16]                                                                                                                                                                                                        ;                            ;
; 78:1               ; 11 bits   ; 572 LEs       ; 33 LEs               ; 539 LEs                ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[28]                    ;                            ;
; 73:1               ; 4 bits    ; 192 LEs       ; 16 LEs               ; 176 LEs                ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[26]                    ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[8]                                                                            ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[14]                                                                                                                                                                                                             ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|F_pc[23]                                                                                                                                                                                                                   ;                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                                ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|comb                                                                                                                                                                                                                   ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|E_logic_result[7]                                                                                                                                                                                                          ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter_next_value[1]                                                                                                                       ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_share_counter_next_value[1]                                                                                                                                               ;                            ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|W_rf_wr_data[17]                                                                                                                                                                                                           ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|W_rf_wr_data[3]                                                                                                                                                                                                            ;                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1|updated_one_count                            ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|updated_one_count                                                                                            ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|updated_one_count                                                                              ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[1]                                                                                                                                                                                ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|D_dst_regnum[4]                                                                                                                                                                                                            ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_slave_FSM:slave_FSM|Selector3                                                                                                                                                   ;                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|buffer_data_in[14]                                                                                                                        ;                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|buffer_data_in[1]                                                                                                                         ;                            ;
; 21:1               ; 16 bits   ; 224 LEs       ; 144 LEs              ; 80 LEs                 ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|o_avalon_readdata[19]                                                                                                                     ;                            ;
; 21:1               ; 10 bits   ; 140 LEs       ; 100 LEs              ; 40 LEs                 ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|o_avalon_readdata[8]                                                                                                                      ;                            ;
; 21:1               ; 6 bits    ; 84 LEs        ; 60 LEs               ; 24 LEs                 ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|o_avalon_readdata[1]                                                                                                                      ;                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|Selector34                                                                                                                                                                                                             ;                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|Selector28                                                                                                                                                                                                             ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_gq92:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0 ;
+-------------------+-------+------+--------------------------------------------------+
; Assignment        ; Value ; From ; To                                               ;
+-------------------+-------+------+--------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[2]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                        ;
+-------------------+-------+------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                      ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                                                                                ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                                                                                 ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                                                                                 ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                             ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                                                                             ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                                                                                        ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                                                                                       ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|a_graycounter_g47:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                               ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|a_graycounter_cic:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                               ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|altsyncram_ji31:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|alt_synch_pipe_ikd:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                      ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe6 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|alt_synch_pipe_jkd:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                      ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe9 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                                                                          ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                                                                           ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                                                                           ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                       ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                                                                       ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                                                                                  ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                                                                                 ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_hd9:dffpipe16 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|buttons_s1_irq_from_sa_clock_crossing_cpu_data_master_module:buttons_s1_irq_from_sa_clock_crossing_cpu_data_master ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|switches_s1_irq_from_sa_clock_crossing_cpu_data_master_module:switches_s1_irq_from_sa_clock_crossing_cpu_data_master ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:timer_s1_irq_from_sa_clock_crossing_cpu_data_master ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|uart_s1_irq_from_sa_clock_crossing_cpu_data_master_module:uart_s1_irq_from_sa_clock_crossing_cpu_data_master ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_p9f1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_q9f1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_smb1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+-----------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|pll:the_pll ;
+-------------------+-------+------+------------------------+
; Assignment        ; Value ; From ; To                     ;
+-------------------+-------+------+------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; not_areset             ;
+-------------------+-------+------+------------------------+


+---------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave ;
+-----------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                        ;
+-----------------------------+-------+------+---------------------------------------------------------------------------+
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[21]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[20]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[19]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[18]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[17]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[16]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[15]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[14]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[13]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[12]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[11]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[10]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[9]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[8]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[7]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[6]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[5]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[4]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[3]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[2]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[1]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[0]                                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[15]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[14]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[13]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[12]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[11]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[10]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[9]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[8]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[7]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[6]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[5]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[4]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[3]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[2]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[1]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[0]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; read_n_to_the_cfi_flash                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; select_n_to_the_cfi_flash                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; write_n_to_the_cfi_flash                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; select_n_to_the_cfi_flash~reg0                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[15]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[14]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[13]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[12]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[11]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[10]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[9]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[8]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[7]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[6]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[5]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[4]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[3]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[2]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[1]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[0]~reg0                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[15]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[14]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[13]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[12]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[11]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[10]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[9]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[8]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[7]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[6]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[5]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[4]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[3]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[2]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[1]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[0]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; d1_in_a_write_cycle                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; read_n_to_the_cfi_flash~reg0                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; write_n_to_the_cfi_flash~reg0                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[21]~reg0                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[20]~reg0                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[19]~reg0                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[18]~reg0                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[17]~reg0                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[16]~reg0                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[15]~reg0                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[14]~reg0                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[13]~reg0                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[12]~reg0                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[11]~reg0                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[10]~reg0                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[9]~reg0                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[8]~reg0                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[7]~reg0                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[6]~reg0                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[5]~reg0                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[4]~reg0                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[3]~reg0                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[2]~reg0                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[1]~reg0                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[0]~reg0                                          ;
+-----------------------------+-------+------+---------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|uart:the_uart ;
+-----------------------------+-------+------+----------------+
; Assignment                  ; Value ; From ; To             ;
+-----------------------------+-------+------+----------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -              ;
+-----------------------------+-------+------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_io_domain_synch_module:DE0_SOPC_reset_pll_io_domain_synch ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_cpu_domain_synch_module:DE0_SOPC_reset_pll_cpu_domain_synch ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_clk_domain_synch_module:DE0_SOPC_reset_clk_domain_synch ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card ;
+------------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value    ; Type                                                                                                                               ;
+------------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; ADDRESS_BUFFER   ; 00000000 ; Unsigned Binary                                                                                                                    ;
; ADDRESS_CID      ; 10000000 ; Unsigned Binary                                                                                                                    ;
; ADDRESS_CSD      ; 10000100 ; Unsigned Binary                                                                                                                    ;
; ADDRESS_OCR      ; 10001000 ; Unsigned Binary                                                                                                                    ;
; ADDRESS_SR       ; 10001001 ; Unsigned Binary                                                                                                                    ;
; ADDRESS_RCA      ; 10001010 ; Unsigned Binary                                                                                                                    ;
; ADDRESS_ARGUMENT ; 10001011 ; Unsigned Binary                                                                                                                    ;
; ADDRESS_COMMAND  ; 10001100 ; Unsigned Binary                                                                                                                    ;
; ADDRESS_ASR      ; 10001101 ; Unsigned Binary                                                                                                                    ;
; ADDRESS_R1       ; 10001110 ; Unsigned Binary                                                                                                                    ;
+------------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator ;
+----------------------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value  ; Type                                                                                                                                                                                                                       ;
+----------------------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; command_0_go_idle                ; 000000 ; Unsigned Binary                                                                                                                                                                                                            ;
; command_2_all_send_cid           ; 000010 ; Unsigned Binary                                                                                                                                                                                                            ;
; command_3_send_rca               ; 000011 ; Unsigned Binary                                                                                                                                                                                                            ;
; command_4_set_dsr                ; 000100 ; Unsigned Binary                                                                                                                                                                                                            ;
; command_6_switch_function        ; 000110 ; Unsigned Binary                                                                                                                                                                                                            ;
; command_7_select_card            ; 000111 ; Unsigned Binary                                                                                                                                                                                                            ;
; command_9_send_csd               ; 001001 ; Unsigned Binary                                                                                                                                                                                                            ;
; command_10_send_cid              ; 001010 ; Unsigned Binary                                                                                                                                                                                                            ;
; command_12_stop_transmission     ; 001100 ; Unsigned Binary                                                                                                                                                                                                            ;
; command_13_send_status           ; 001101 ; Unsigned Binary                                                                                                                                                                                                            ;
; command_15_go_inactive           ; 001111 ; Unsigned Binary                                                                                                                                                                                                            ;
; command_16_set_block_length      ; 010000 ; Unsigned Binary                                                                                                                                                                                                            ;
; command_17_read_block            ; 010001 ; Unsigned Binary                                                                                                                                                                                                            ;
; command_18_read_multiple_blocks  ; 010010 ; Unsigned Binary                                                                                                                                                                                                            ;
; command_24_write_block           ; 011000 ; Unsigned Binary                                                                                                                                                                                                            ;
; command_25_write_multiple_blocks ; 011001 ; Unsigned Binary                                                                                                                                                                                                            ;
; command_27_program_csd           ; 011011 ; Unsigned Binary                                                                                                                                                                                                            ;
; command_28_set_write_protect     ; 011100 ; Unsigned Binary                                                                                                                                                                                                            ;
; command_29_clear_write_protect   ; 011101 ; Unsigned Binary                                                                                                                                                                                                            ;
; command_30_send_protected_groups ; 011110 ; Unsigned Binary                                                                                                                                                                                                            ;
; command_32_erase_block_start     ; 100000 ; Unsigned Binary                                                                                                                                                                                                            ;
; command_33_erase_block_end       ; 100001 ; Unsigned Binary                                                                                                                                                                                                            ;
; command_38_erase_selected_groups ; 100110 ; Unsigned Binary                                                                                                                                                                                                            ;
; command_42_lock_unlock           ; 101010 ; Unsigned Binary                                                                                                                                                                                                            ;
; command_55_app_cmd               ; 110111 ; Unsigned Binary                                                                                                                                                                                                            ;
; command_56_gen_cmd               ; 111000 ; Unsigned Binary                                                                                                                                                                                                            ;
; acommand_6_set_bus_width         ; 000110 ; Unsigned Binary                                                                                                                                                                                                            ;
; acommand_13_sd_status            ; 001101 ; Unsigned Binary                                                                                                                                                                                                            ;
; acommand_22_send_num_wr_blocks   ; 010100 ; Unsigned Binary                                                                                                                                                                                                            ;
; acommand_23_set_blk_erase_count  ; 010101 ; Unsigned Binary                                                                                                                                                                                                            ;
; acommand_41_send_op_condition    ; 101001 ; Unsigned Binary                                                                                                                                                                                                            ;
; acommand_42_set_clr_card_detect  ; 101010 ; Unsigned Binary                                                                                                                                                                                                            ;
; acommand_51_send_scr             ; 110011 ; Unsigned Binary                                                                                                                                                                                                            ;
; first_non_predefined_command     ; 1010   ; Unsigned Binary                                                                                                                                                                                                            ;
+----------------------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver ;
+------------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value    ; Type                                                                                                                                                                                                                              ;
+------------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; timeout          ; 00111000 ; Unsigned Binary                                                                                                                                                                                                                   ;
; busy_wait        ; 00110000 ; Unsigned Binary                                                                                                                                                                                                                   ;
; processing_delay ; 00001000 ; Unsigned Binary                                                                                                                                                                                                                   ;
+------------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                                                        ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; predefined_command_get_status ; 1001  ; Unsigned Binary                                                                                                                                                                                             ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line ;
+----------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                                                                                                     ;
+----------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; timeout        ; 1111111111111111 ; Unsigned Binary                                                                                                                                                                                          ;
; busy_wait      ; 0000001111110000 ; Unsigned Binary                                                                                                                                                                                          ;
+----------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                                                                                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                                                                                                                                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                       ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                                                                                                                                                                                                ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                                                                                                                                                                                                ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                                                                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                       ;
; INIT_FILE                          ; initial_data.mif     ; Untyped                                                                                                                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_gq92      ; Untyped                                                                                                                                                                                                                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                                                      ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                               ;
; LPM_WIDTH               ; 56          ; Signed Integer                                                                                                                                               ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                                                                                                                                               ;
; LPM_WIDTHU              ; 4           ; Signed Integer                                                                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                      ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                                                      ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                                                      ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                                                                               ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER          ; dcfifo_cuf1 ; Untyped                                                                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                   ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
; LPM_WIDTH               ; 33          ; Signed Integer                                                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                                                ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                                                                         ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER          ; dcfifo_u1g1 ; Untyped                                                                                                                                                ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a ;
+----------------+------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                       ;
+----------------+------------------+--------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_rf_ram_a.mif ; String                                                                                     ;
+----------------+------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                               ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                               ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                               ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; INIT_FILE                          ; cpu_rf_ram_a.mif     ; Untyped                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_p9f1      ; Untyped                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b ;
+----------------+------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                       ;
+----------------+------------------+--------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_rf_ram_b.mif ; String                                                                                     ;
+----------------+------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                               ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                               ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                               ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; INIT_FILE                          ; cpu_rf_ram_b.mif     ; Untyped                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_q9f1      ; Untyped                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component ;
+----------------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                                                                                                                                          ;
+----------------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_ociram_default_contents.mif ; String                                                                                                                                                                        ;
+----------------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                                                                                                                                                ;
+------------------------------------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                                                                                                                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                 ; Untyped                                                                                                                                                                             ;
; WIDTH_A                            ; 32                              ; Signed Integer                                                                                                                                                                      ;
; WIDTHAD_A                          ; 8                               ; Signed Integer                                                                                                                                                                      ;
; NUMWORDS_A                         ; 256                             ; Signed Integer                                                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                             ;
; WIDTH_B                            ; 32                              ; Signed Integer                                                                                                                                                                      ;
; WIDTHAD_B                          ; 8                               ; Signed Integer                                                                                                                                                                      ;
; NUMWORDS_B                         ; 256                             ; Signed Integer                                                                                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 4                               ; Signed Integer                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                                                                                                                                             ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                        ; Untyped                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                                             ;
; INIT_FILE                          ; cpu_ociram_default_contents.mif ; Untyped                                                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone III                     ; Untyped                                                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_6472                 ; Untyped                                                                                                                                                                             ;
+------------------------------------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                               ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                            ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                                     ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                                     ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                                     ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                                     ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_n802      ; Untyped                                                                                                                                                                                            ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                          ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                        ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                ;
; sld_sim_action          ;                        ; String                                                                                                                                                                        ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                        ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                        ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                       ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                             ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                             ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_aq21 ; Untyped                                                                                                    ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                       ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                             ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                             ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_aq21 ; Untyped                                                                                                    ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic ;
+-------------------------+----------------------------------+------------------------------------------------------------------------------+
; Parameter Name          ; Value                            ; Type                                                                         ;
+-------------------------+----------------------------------+------------------------------------------------------------------------------+
; INSTANCE_ID             ; 0                                ; Signed Integer                                                               ;
; SLD_NODE_INFO           ; 00001100000000000110111000000000 ; Unsigned Binary                                                              ;
; SLD_AUTO_INSTANCE_INDEX ; YES                              ; String                                                                       ;
; LOG2_TXFIFO_DEPTH       ; 6                                ; Signed Integer                                                               ;
; LOG2_RXFIFO_DEPTH       ; 6                                ; Signed Integer                                                               ;
; RESERVED                ; 0                                ; Signed Integer                                                               ;
; DATA_WIDTH              ; 8                                ; Signed Integer                                                               ;
; NODE_IR_WIDTH           ; 1                                ; Signed Integer                                                               ;
; SCAN_LENGTH             ; 11                               ; Signed Integer                                                               ;
+-------------------------+----------------------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem ;
+----------------+-------------------+----------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                     ;
+----------------+-------------------+----------------------------------------------------------+
; INIT_FILE      ; ../onchip_mem.hex ; String                                                   ;
+----------------+-------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                              ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                              ;
; NUMWORDS_A                         ; 7680                 ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; onchip_mem.hex       ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 7680                 ; Signed Integer                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_smb1      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|pll:the_pll|altpllpll:the_pll|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                  ;
+-------------------------------+-------------------+-----------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                               ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                               ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                               ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                               ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                               ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                               ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                               ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                               ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                               ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                               ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                               ;
; LOCK_LOW                      ; 1                 ; Untyped                                                               ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                               ;
; SKIP_VCO                      ; OFF               ; Untyped                                                               ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                               ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                               ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                               ;
; BANDWIDTH                     ; 0                 ; Untyped                                                               ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                               ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                               ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                               ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                               ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                               ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                               ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                               ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                               ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                               ;
; CLK3_MULTIPLY_BY              ; 1                 ; Signed Integer                                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                        ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                               ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                               ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                               ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                               ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                               ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                               ;
; CLK3_DIVIDE_BY                ; 2                 ; Signed Integer                                                        ;
; CLK2_DIVIDE_BY                ; 5                 ; Signed Integer                                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                                        ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                                        ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                               ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                               ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                               ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                               ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                               ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                               ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                               ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                               ;
; CLK1_PHASE_SHIFT              ; -3333             ; Untyped                                                               ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                               ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                               ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                               ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                               ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                               ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                               ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                               ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                               ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                               ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                               ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                               ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                               ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                               ;
; CLK3_DUTY_CYCLE               ; 50                ; Signed Integer                                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                               ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                               ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                               ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                               ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                               ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                               ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                               ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                               ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                               ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                               ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                               ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                               ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                               ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                               ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                               ;
; VCO_MIN                       ; 0                 ; Untyped                                                               ;
; VCO_MAX                       ; 0                 ; Untyped                                                               ;
; VCO_CENTER                    ; 0                 ; Untyped                                                               ;
; PFD_MIN                       ; 0                 ; Untyped                                                               ;
; PFD_MAX                       ; 0                 ; Untyped                                                               ;
; M_INITIAL                     ; 0                 ; Untyped                                                               ;
; M                             ; 0                 ; Untyped                                                               ;
; N                             ; 1                 ; Untyped                                                               ;
; M2                            ; 1                 ; Untyped                                                               ;
; N2                            ; 1                 ; Untyped                                                               ;
; SS                            ; 1                 ; Untyped                                                               ;
; C0_HIGH                       ; 0                 ; Untyped                                                               ;
; C1_HIGH                       ; 0                 ; Untyped                                                               ;
; C2_HIGH                       ; 0                 ; Untyped                                                               ;
; C3_HIGH                       ; 0                 ; Untyped                                                               ;
; C4_HIGH                       ; 0                 ; Untyped                                                               ;
; C5_HIGH                       ; 0                 ; Untyped                                                               ;
; C6_HIGH                       ; 0                 ; Untyped                                                               ;
; C7_HIGH                       ; 0                 ; Untyped                                                               ;
; C8_HIGH                       ; 0                 ; Untyped                                                               ;
; C9_HIGH                       ; 0                 ; Untyped                                                               ;
; C0_LOW                        ; 0                 ; Untyped                                                               ;
; C1_LOW                        ; 0                 ; Untyped                                                               ;
; C2_LOW                        ; 0                 ; Untyped                                                               ;
; C3_LOW                        ; 0                 ; Untyped                                                               ;
; C4_LOW                        ; 0                 ; Untyped                                                               ;
; C5_LOW                        ; 0                 ; Untyped                                                               ;
; C6_LOW                        ; 0                 ; Untyped                                                               ;
; C7_LOW                        ; 0                 ; Untyped                                                               ;
; C8_LOW                        ; 0                 ; Untyped                                                               ;
; C9_LOW                        ; 0                 ; Untyped                                                               ;
; C0_INITIAL                    ; 0                 ; Untyped                                                               ;
; C1_INITIAL                    ; 0                 ; Untyped                                                               ;
; C2_INITIAL                    ; 0                 ; Untyped                                                               ;
; C3_INITIAL                    ; 0                 ; Untyped                                                               ;
; C4_INITIAL                    ; 0                 ; Untyped                                                               ;
; C5_INITIAL                    ; 0                 ; Untyped                                                               ;
; C6_INITIAL                    ; 0                 ; Untyped                                                               ;
; C7_INITIAL                    ; 0                 ; Untyped                                                               ;
; C8_INITIAL                    ; 0                 ; Untyped                                                               ;
; C9_INITIAL                    ; 0                 ; Untyped                                                               ;
; C0_MODE                       ; BYPASS            ; Untyped                                                               ;
; C1_MODE                       ; BYPASS            ; Untyped                                                               ;
; C2_MODE                       ; BYPASS            ; Untyped                                                               ;
; C3_MODE                       ; BYPASS            ; Untyped                                                               ;
; C4_MODE                       ; BYPASS            ; Untyped                                                               ;
; C5_MODE                       ; BYPASS            ; Untyped                                                               ;
; C6_MODE                       ; BYPASS            ; Untyped                                                               ;
; C7_MODE                       ; BYPASS            ; Untyped                                                               ;
; C8_MODE                       ; BYPASS            ; Untyped                                                               ;
; C9_MODE                       ; BYPASS            ; Untyped                                                               ;
; C0_PH                         ; 0                 ; Untyped                                                               ;
; C1_PH                         ; 0                 ; Untyped                                                               ;
; C2_PH                         ; 0                 ; Untyped                                                               ;
; C3_PH                         ; 0                 ; Untyped                                                               ;
; C4_PH                         ; 0                 ; Untyped                                                               ;
; C5_PH                         ; 0                 ; Untyped                                                               ;
; C6_PH                         ; 0                 ; Untyped                                                               ;
; C7_PH                         ; 0                 ; Untyped                                                               ;
; C8_PH                         ; 0                 ; Untyped                                                               ;
; C9_PH                         ; 0                 ; Untyped                                                               ;
; L0_HIGH                       ; 1                 ; Untyped                                                               ;
; L1_HIGH                       ; 1                 ; Untyped                                                               ;
; G0_HIGH                       ; 1                 ; Untyped                                                               ;
; G1_HIGH                       ; 1                 ; Untyped                                                               ;
; G2_HIGH                       ; 1                 ; Untyped                                                               ;
; G3_HIGH                       ; 1                 ; Untyped                                                               ;
; E0_HIGH                       ; 1                 ; Untyped                                                               ;
; E1_HIGH                       ; 1                 ; Untyped                                                               ;
; E2_HIGH                       ; 1                 ; Untyped                                                               ;
; E3_HIGH                       ; 1                 ; Untyped                                                               ;
; L0_LOW                        ; 1                 ; Untyped                                                               ;
; L1_LOW                        ; 1                 ; Untyped                                                               ;
; G0_LOW                        ; 1                 ; Untyped                                                               ;
; G1_LOW                        ; 1                 ; Untyped                                                               ;
; G2_LOW                        ; 1                 ; Untyped                                                               ;
; G3_LOW                        ; 1                 ; Untyped                                                               ;
; E0_LOW                        ; 1                 ; Untyped                                                               ;
; E1_LOW                        ; 1                 ; Untyped                                                               ;
; E2_LOW                        ; 1                 ; Untyped                                                               ;
; E3_LOW                        ; 1                 ; Untyped                                                               ;
; L0_INITIAL                    ; 1                 ; Untyped                                                               ;
; L1_INITIAL                    ; 1                 ; Untyped                                                               ;
; G0_INITIAL                    ; 1                 ; Untyped                                                               ;
; G1_INITIAL                    ; 1                 ; Untyped                                                               ;
; G2_INITIAL                    ; 1                 ; Untyped                                                               ;
; G3_INITIAL                    ; 1                 ; Untyped                                                               ;
; E0_INITIAL                    ; 1                 ; Untyped                                                               ;
; E1_INITIAL                    ; 1                 ; Untyped                                                               ;
; E2_INITIAL                    ; 1                 ; Untyped                                                               ;
; E3_INITIAL                    ; 1                 ; Untyped                                                               ;
; L0_MODE                       ; BYPASS            ; Untyped                                                               ;
; L1_MODE                       ; BYPASS            ; Untyped                                                               ;
; G0_MODE                       ; BYPASS            ; Untyped                                                               ;
; G1_MODE                       ; BYPASS            ; Untyped                                                               ;
; G2_MODE                       ; BYPASS            ; Untyped                                                               ;
; G3_MODE                       ; BYPASS            ; Untyped                                                               ;
; E0_MODE                       ; BYPASS            ; Untyped                                                               ;
; E1_MODE                       ; BYPASS            ; Untyped                                                               ;
; E2_MODE                       ; BYPASS            ; Untyped                                                               ;
; E3_MODE                       ; BYPASS            ; Untyped                                                               ;
; L0_PH                         ; 0                 ; Untyped                                                               ;
; L1_PH                         ; 0                 ; Untyped                                                               ;
; G0_PH                         ; 0                 ; Untyped                                                               ;
; G1_PH                         ; 0                 ; Untyped                                                               ;
; G2_PH                         ; 0                 ; Untyped                                                               ;
; G3_PH                         ; 0                 ; Untyped                                                               ;
; E0_PH                         ; 0                 ; Untyped                                                               ;
; E1_PH                         ; 0                 ; Untyped                                                               ;
; E2_PH                         ; 0                 ; Untyped                                                               ;
; E3_PH                         ; 0                 ; Untyped                                                               ;
; M_PH                          ; 0                 ; Untyped                                                               ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                               ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                               ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                               ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                               ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                               ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                               ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                               ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                               ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                               ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                               ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                               ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                               ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                               ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                               ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                               ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                               ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                               ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                               ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                               ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                               ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                               ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                               ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                               ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                               ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                               ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                               ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                               ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                               ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                               ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                               ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                               ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                               ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                               ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                               ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                               ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                               ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                               ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                               ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                               ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                               ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                               ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                               ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III       ; Untyped                                                               ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                               ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                               ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                               ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                               ;
; PORT_CLK3                     ; PORT_USED         ; Untyped                                                               ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                               ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                               ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                               ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                               ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                               ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                               ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                               ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                               ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                               ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                               ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                               ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                               ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                               ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                               ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                               ;
; CBXI_PARAMETER                ; altpll_kgr2       ; Untyped                                                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                               ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                               ;
; DEVICE_FAMILY                 ; Cyclone III       ; Untyped                                                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                               ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                        ;
+-------------------------------+-------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub                                             ;
+--------------------------+------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                            ; Type            ;
+--------------------------+------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                ; Untyped         ;
; device_family            ; Cyclone III                                                      ; Untyped         ;
; n_nodes                  ; 2                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                ; Untyped         ;
; n_node_ir_bits           ; 5                                                                ; Untyped         ;
; node_info                ; 0000110000000000011011100000000000011001000100000100011000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                ; Signed Integer  ;
+--------------------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                         ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                        ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                                                ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                                            ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 36                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 36                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 7680                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                    ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                                                         ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                   ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                       ;
; Entity Instance            ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                              ;
;     -- LPM_WIDTH           ; 56                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 16                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                      ;
; Entity Instance            ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo       ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                              ;
;     -- LPM_WIDTH           ; 33                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                      ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                       ;
+----------------------------+-------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                 ;
+----------------------------+-------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                     ;
; Entity Instance            ; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                          ;
;     -- lpm_width           ; 8                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                    ;
; Entity Instance            ; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                          ;
;     -- lpm_width           ; 8                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                    ;
+----------------------------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                 ;
+-------------------------------+------------------------------------------------------------------------------+
; Name                          ; Value                                                                        ;
+-------------------------------+------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                            ;
; Entity Instance               ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|altpllpll:the_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                       ;
;     -- PLL_TYPE               ; AUTO                                                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                                                            ;
+-------------------------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_clk_domain_synch_module:DE0_SOPC_reset_clk_domain_synch" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                 ;
+---------+-------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_cpu_domain_synch_module:DE0_SOPC_reset_pll_cpu_domain_synch" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                         ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_io_domain_synch_module:DE0_SOPC_reset_pll_io_domain_synch" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                            ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                       ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|uart_s1_arbitrator:the_uart_s1"                                                       ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                             ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; uart_s1_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart_s1_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|sysid:the_sysid" ;
+-------+-------+----------+-----------------------------------------+
; Port  ; Type  ; Severity ; Details                                 ;
+-------+-------+----------+-----------------------------------------+
; clock ; Input ; Info     ; Stuck at GND                            ;
+-------+-------+----------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                               ;
+--------------+--------+----------+---------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+--------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                   ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                     ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"                                                          ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"                                   ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                              ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                         ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                         ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_b ; Input  ; Warning  ; Input port expression (17 bits) is wider than the input port (7 bits) it drives.  The 10 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; clocken0  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; clocken1  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; q_a       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifowp_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                             ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace"                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                           ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clocken0 ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; clocken1 ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                      ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                 ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci"                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench" ;
+-----------------+-------+----------+-------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                     ;
+-----------------+-------+----------+-------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                ;
+-----------------+-------+----------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge" ;
+--------------------+-------+----------+------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                    ;
+--------------------+-------+----------+------------------------------------------------------------+
; master_endofpacket ; Input ; Info     ; Stuck at GND                                               ;
+--------------------+-------+----------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                ;
; data_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                         ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                      ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                      ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1"                                    ;
+----------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                         ; Type   ; Severity ; Details                                                                             ;
+----------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; clock_crossing_bridge_s1_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0" ;
+--------------------+-------+----------+--------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                          ;
+--------------------+-------+----------+--------------------------------------------------+
; master_endofpacket ; Input ; Info     ; Stuck at GND                                     ;
+--------------------+-------+----------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0_in_arbitrator:the_DE0_SOPC_clock_0_in"                                         ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                    ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; DE0_SOPC_clock_0_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                    ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_b ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                               ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|Altera_UP_SD_CRC7_Generator:crc_checker" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; o_dataout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|Altera_UP_SD_CRC7_Generator:CRC7_Gen" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; o_crcout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator" ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_dsr ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst"                                                                                                                                                                        ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pll_cpu                     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; reset_n                     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; zs_addr_from_the_sdram      ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; address_to_the_cfi_flash    ; Output ; Warning  ; Output or bidir port (22 bits) is smaller than the port expression (23 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; address_to_the_cfi_flash[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; pll_io                      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; pll_vga                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:16     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Mar 13 20:31:42 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_TOP -c DE0_TOP
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 2 design units, including 1 entities, in source file ip/keypad_controller/keypad_controller.vhd
    Info: Found design unit 1: keypad_controller-keys
    Info: Found entity 1: keypad_controller
Info: Found 2 design units, including 1 entities, in source file keypad.vhd
    Info: Found design unit 1: keypad-rtl
    Info: Found entity 1: keypad
Info: Found 2 design units, including 1 entities, in source file ip/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd
    Info: Found design unit 1: Altera_UP_SD_Card_Avalon_Interface-rtl
    Info: Found entity 1: Altera_UP_SD_Card_Avalon_Interface
Info: Found 2 design units, including 1 entities, in source file ip/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_48_bit_Command_Generator.vhd
    Info: Found design unit 1: Altera_UP_SD_Card_48_bit_Command_Generator-rtl
    Info: Found entity 1: Altera_UP_SD_Card_48_bit_Command_Generator
Info: Found 2 design units, including 1 entities, in source file ip/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Buffer.vhd
    Info: Found design unit 1: Altera_UP_SD_Card_Buffer-rtl
    Info: Found entity 1: Altera_UP_SD_Card_Buffer
Info: Found 2 design units, including 1 entities, in source file ip/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Clock.vhd
    Info: Found design unit 1: Altera_UP_SD_Card_Clock-rtl
    Info: Found entity 1: Altera_UP_SD_Card_Clock
Info: Found 2 design units, including 1 entities, in source file ip/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Control_FSM.vhd
    Info: Found design unit 1: Altera_UP_SD_Card_Control_FSM-rtl
    Info: Found entity 1: Altera_UP_SD_Card_Control_FSM
Info: Found 2 design units, including 1 entities, in source file ip/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Interface.vhd
    Info: Found design unit 1: Altera_UP_SD_Card_Interface-rtl
    Info: Found entity 1: Altera_UP_SD_Card_Interface
Info: Found 2 design units, including 1 entities, in source file ip/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.vhd
    Info: Found design unit 1: altera_up_sd_card_memory_block-SYN
    Info: Found entity 1: Altera_UP_SD_Card_Memory_Block
Info: Found 2 design units, including 1 entities, in source file ip/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd
    Info: Found design unit 1: Altera_UP_SD_Card_Response_Receiver-rtl
    Info: Found entity 1: Altera_UP_SD_Card_Response_Receiver
Info: Found 2 design units, including 1 entities, in source file ip/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC16_Generator.vhd
    Info: Found design unit 1: Altera_UP_SD_CRC16_Generator-rtl
    Info: Found entity 1: Altera_UP_SD_CRC16_Generator
Info: Found 2 design units, including 1 entities, in source file ip/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC7_Generator.vhd
    Info: Found design unit 1: Altera_UP_SD_CRC7_Generator-rtl
    Info: Found entity 1: Altera_UP_SD_CRC7_Generator
Info: Found 2 design units, including 1 entities, in source file ip/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Signal_Trigger.vhd
    Info: Found design unit 1: Altera_UP_SD_Signal_Trigger-rtl
    Info: Found entity 1: Altera_UP_SD_Signal_Trigger
Info: Found 2 design units, including 1 entities, in source file Altera_UP_SD_Card.vhd
    Info: Found design unit 1: Altera_UP_SD_Card-rtl
    Info: Found entity 1: Altera_UP_SD_Card
Info: Found 1 design units, including 1 entities, in source file DE0_TOP.v
    Info: Found entity 1: DE0_TOP
Info: Found 1 design units, including 1 entities, in source file VGA_Gen.v
    Info: Found entity 1: VGA_Gen
Warning (10238): Verilog Module Declaration warning at PAT_640x480_GEN.v(14): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "PAT_640x480_GEN"
Info: Found 1 design units, including 1 entities, in source file PAT_640x480_GEN.v
    Info: Found entity 1: PAT_640x480_GEN
Info: Elaborating entity "DE0_TOP" for the top level hierarchy
Warning (10034): Output port "VGA_R" at DE0_TOP.v(204) has no driver
Warning (10034): Output port "VGA_G" at DE0_TOP.v(205) has no driver
Warning (10034): Output port "VGA_B" at DE0_TOP.v(206) has no driver
Warning (10034): Output port "GPIO0_CLKOUT" at DE0_TOP.v(209) has no driver
Warning (10034): Output port "GPIO1_CLKOUT" at DE0_TOP.v(212) has no driver
Warning (10034): Output port "VGA_HS" at DE0_TOP.v(202) has no driver
Warning (10034): Output port "VGA_VS" at DE0_TOP.v(203) has no driver
Warning: Using design file DE0_SOPC.v, which is not specified as a design file for the current project, but contains definitions for 39 design units and 39 entities in project
    Info: Found entity 1: Altera_UP_SD_Card_avalon_sdcard_slave_arbitrator
    Info: Found entity 2: DE0_SOPC_clock_0_in_arbitrator
    Info: Found entity 3: DE0_SOPC_clock_0_out_arbitrator
    Info: Found entity 4: buttons_s1_arbitrator
    Info: Found entity 5: rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1_module
    Info: Found entity 6: clock_crossing_bridge_s1_arbitrator
    Info: Found entity 7: clock_crossing_bridge_m1_arbitrator
    Info: Found entity 8: clock_crossing_bridge_bridge_arbitrator
    Info: Found entity 9: cpu_jtag_debug_module_arbitrator
    Info: Found entity 10: buttons_s1_irq_from_sa_clock_crossing_cpu_data_master_module
    Info: Found entity 11: switches_s1_irq_from_sa_clock_crossing_cpu_data_master_module
    Info: Found entity 12: timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module
    Info: Found entity 13: uart_s1_irq_from_sa_clock_crossing_cpu_data_master_module
    Info: Found entity 14: cpu_data_master_arbitrator
    Info: Found entity 15: cpu_instruction_master_arbitrator
    Info: Found entity 16: jtag_uart_avalon_jtag_slave_arbitrator
    Info: Found entity 17: keypad_keypad_controller_slave_arbitrator
    Info: Found entity 18: lcd_control_slave_arbitrator
    Info: Found entity 19: lcd_light_s1_arbitrator
    Info: Found entity 20: leds_s1_arbitrator
    Info: Found entity 21: onchip_mem_s1_arbitrator
    Info: Found entity 22: pll_s1_arbitrator
    Info: Found entity 23: rdv_fifo_for_cpu_data_master_to_sdram_s1_module
    Info: Found entity 24: rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module
    Info: Found entity 25: sdram_s1_arbitrator
    Info: Found entity 26: seg7_s1_arbitrator
    Info: Found entity 27: switches_s1_arbitrator
    Info: Found entity 28: sysid_control_slave_arbitrator
    Info: Found entity 29: timer_s1_arbitrator
    Info: Found entity 30: tristate_bridge_avalon_slave_arbitrator
    Info: Found entity 31: tristate_bridge_bridge_arbitrator
    Info: Found entity 32: uart_s1_arbitrator
    Info: Found entity 33: DE0_SOPC_reset_pll_io_domain_synch_module
    Info: Found entity 34: DE0_SOPC_reset_pll_cpu_domain_synch_module
    Info: Found entity 35: DE0_SOPC_reset_clk_domain_synch_module
    Info: Found entity 36: DE0_SOPC
    Info: Found entity 37: cfi_flash_lane0_module
    Info: Found entity 38: cfi_flash_lane1_module
    Info: Found entity 39: cfi_flash
Info: Elaborating entity "DE0_SOPC" for hierarchy "DE0_SOPC:DE0_SOPC_inst"
Info: Elaborating entity "Altera_UP_SD_Card_avalon_sdcard_slave_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card_avalon_sdcard_slave_arbitrator:the_Altera_UP_SD_Card_avalon_sdcard_slave"
Info: Elaborating entity "Altera_UP_SD_Card" for hierarchy "DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card"
Info: Elaborating entity "Altera_UP_SD_Card_Avalon_Interface" for hierarchy "DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card"
Info: Elaborating entity "Altera_UP_SD_Card_Interface" for hierarchy "DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port"
Info: Elaborating entity "Altera_UP_SD_Card_48_bit_Command_Generator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator"
Info: Elaborating entity "Altera_UP_SD_CRC7_Generator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|Altera_UP_SD_CRC7_Generator:CRC7_Gen"
Info: Elaborating entity "Altera_UP_SD_Card_Response_Receiver" for hierarchy "DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver"
Info: Elaborating entity "Altera_UP_SD_Card_Control_FSM" for hierarchy "DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM"
Info: Elaborating entity "Altera_UP_SD_Card_Clock" for hierarchy "DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator"
Info: Elaborating entity "Altera_UP_SD_Signal_Trigger" for hierarchy "DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger"
Info: Elaborating entity "Altera_UP_SD_Card_Buffer" for hierarchy "DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line"
Info: Elaborating entity "Altera_UP_SD_CRC16_Generator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker"
Info: Elaborating entity "Altera_UP_SD_Card_Memory_Block" for hierarchy "DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory"
Info: Elaborating entity "altsyncram" for hierarchy "DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component"
Info: Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "clock_enable_input_a" = "NORMAL"
    Info: Parameter "clock_enable_input_b" = "NORMAL"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "indata_reg_b" = "CLOCK1"
    Info: Parameter "init_file" = "initial_data.mif"
    Info: Parameter "init_file_layout" = "PORT_A"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "4096"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "12"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "1"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "width_byteena_b" = "1"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gq92.tdf
    Info: Found entity 1: altsyncram_gq92
Info: Elaborating entity "altsyncram_gq92" for hierarchy "DE0_SOPC:DE0_SOPC_inst|Altera_UP_SD_Card:the_Altera_UP_SD_Card|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_gq92:auto_generated"
Critical Warning: Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /home/netlab/prhemery/Altera_Systems_Labs/De0_Counter/initial_data.mif -- setting all initial values to 0
Info: Elaborating entity "DE0_SOPC_clock_0_in_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0_in_arbitrator:the_DE0_SOPC_clock_0_in"
Info: Elaborating entity "DE0_SOPC_clock_0_out_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0_out_arbitrator:the_DE0_SOPC_clock_0_out"
Warning: Using design file DE0_SOPC_clock_0.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info: Found entity 1: DE0_SOPC_clock_0_edge_to_pulse
    Info: Found entity 2: DE0_SOPC_clock_0_slave_FSM
    Info: Found entity 3: DE0_SOPC_clock_0_master_FSM
    Info: Found entity 4: DE0_SOPC_clock_0_bit_pipe
    Info: Found entity 5: DE0_SOPC_clock_0
Info: Elaborating entity "DE0_SOPC_clock_0" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0"
Info: Elaborating entity "altera_std_synchronizer" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer"
Info: Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer"
Info: Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info: Parameter "depth" = "2"
Info: Elaborating entity "DE0_SOPC_clock_0_edge_to_pulse" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "DE0_SOPC_clock_0_slave_FSM" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_slave_FSM:slave_FSM"
Info: Elaborating entity "DE0_SOPC_clock_0_master_FSM" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM"
Info: Elaborating entity "DE0_SOPC_clock_0_bit_pipe" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "buttons_s1_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|buttons_s1_arbitrator:the_buttons_s1"
Warning: Using design file buttons.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: buttons
Info: Elaborating entity "buttons" for hierarchy "DE0_SOPC:DE0_SOPC_inst|buttons:the_buttons"
Info: Elaborating entity "clock_crossing_bridge_s1_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1"
Info: Elaborating entity "rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1_module" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1"
Info: Elaborating entity "clock_crossing_bridge_m1_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_m1_arbitrator:the_clock_crossing_bridge_m1"
Warning: Using design file clock_crossing_bridge.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project
    Info: Found entity 1: clock_crossing_bridge_downstream_fifo
    Info: Found entity 2: clock_crossing_bridge_upstream_fifo
    Info: Found entity 3: clock_crossing_bridge
Info: Elaborating entity "clock_crossing_bridge" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge"
Info: Elaborating entity "clock_crossing_bridge_downstream_fifo" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo"
Info: Elaborating entity "dcfifo" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo"
Info: Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo"
Info: Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo" with the following parameter:
    Info: Parameter "intended_device_family" = "CYCLONEIII"
    Info: Parameter "lpm_numwords" = "16"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "56"
    Info: Parameter "lpm_widthu" = "4"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "5"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "wrsync_delaypipe" = "5"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_cuf1.tdf
    Info: Found entity 1: dcfifo_cuf1
Info: Elaborating entity "dcfifo_cuf1" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_g47.tdf
    Info: Found entity 1: a_graycounter_g47
Info: Elaborating entity "a_graycounter_g47" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|a_graycounter_g47:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_cic.tdf
    Info: Found entity 1: a_graycounter_cic
Info: Elaborating entity "a_graycounter_cic" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|a_graycounter_cic:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ji31.tdf
    Info: Found entity 1: altsyncram_ji31
Info: Elaborating entity "altsyncram_ji31" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|altsyncram_ji31:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf
    Info: Found entity 1: alt_synch_pipe_ikd
Info: Elaborating entity "alt_synch_pipe_ikd" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|alt_synch_pipe_ikd:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info: Found entity 1: dffpipe_id9
Info: Elaborating entity "dffpipe_id9" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe6"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf
    Info: Found entity 1: alt_synch_pipe_jkd
Info: Elaborating entity "alt_synch_pipe_jkd" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|alt_synch_pipe_jkd:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf
    Info: Found entity 1: dffpipe_jd9
Info: Elaborating entity "dffpipe_jd9" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe9"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_056.tdf
    Info: Found entity 1: cmpr_056
Info: Elaborating entity "cmpr_056" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|cmpr_056:rdempty_eq_comp1_lsb"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_v46.tdf
    Info: Found entity 1: cmpr_v46
Info: Elaborating entity "cmpr_v46" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|cmpr_v46:rdempty_eq_comp1_msb"
Info: Found 1 design units, including 1 entities, in source file db/mux_a18.tdf
    Info: Found entity 1: mux_a18
Info: Elaborating entity "mux_a18" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux"
Info: Elaborating entity "clock_crossing_bridge_upstream_fifo" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo"
Info: Elaborating entity "dcfifo" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo"
Info: Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo"
Info: Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo" with the following parameter:
    Info: Parameter "intended_device_family" = "CYCLONEIII"
    Info: Parameter "lpm_numwords" = "64"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "33"
    Info: Parameter "lpm_widthu" = "6"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "5"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "wrsync_delaypipe" = "5"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_u1g1.tdf
    Info: Found entity 1: dcfifo_u1g1
Info: Elaborating entity "dcfifo_u1g1" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_jfb.tdf
    Info: Found entity 1: a_gray2bin_jfb
Info: Elaborating entity "a_gray2bin_jfb" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:wrptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_i47.tdf
    Info: Found entity 1: a_graycounter_i47
Info: Elaborating entity "a_graycounter_i47" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_eic.tdf
    Info: Found entity 1: a_graycounter_eic
Info: Elaborating entity "a_graycounter_eic" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_di31.tdf
    Info: Found entity 1: altsyncram_di31
Info: Elaborating entity "altsyncram_di31" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gkd.tdf
    Info: Found entity 1: alt_synch_pipe_gkd
Info: Elaborating entity "alt_synch_pipe_gkd" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info: Found entity 1: dffpipe_fd9
Info: Elaborating entity "dffpipe_fd9" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info: Found entity 1: dffpipe_gd9
Info: Elaborating entity "dffpipe_gd9" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_gd9:ws_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hkd.tdf
    Info: Found entity 1: alt_synch_pipe_hkd
Info: Elaborating entity "alt_synch_pipe_hkd" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info: Found entity 1: dffpipe_hd9
Info: Elaborating entity "dffpipe_hd9" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_hd9:dffpipe16"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_156.tdf
    Info: Found entity 1: cmpr_156
Info: Elaborating entity "cmpr_156" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:rdempty_eq_comp1_lsb"
Info: Elaborating entity "cpu_jtag_debug_module_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module"
Info: Elaborating entity "cpu_data_master_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master"
Info: Elaborating entity "buttons_s1_irq_from_sa_clock_crossing_cpu_data_master_module" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|buttons_s1_irq_from_sa_clock_crossing_cpu_data_master_module:buttons_s1_irq_from_sa_clock_crossing_cpu_data_master"
Info: Elaborating entity "switches_s1_irq_from_sa_clock_crossing_cpu_data_master_module" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|switches_s1_irq_from_sa_clock_crossing_cpu_data_master_module:switches_s1_irq_from_sa_clock_crossing_cpu_data_master"
Info: Elaborating entity "timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:timer_s1_irq_from_sa_clock_crossing_cpu_data_master"
Info: Elaborating entity "uart_s1_irq_from_sa_clock_crossing_cpu_data_master_module" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|uart_s1_irq_from_sa_clock_crossing_cpu_data_master_module:uart_s1_irq_from_sa_clock_crossing_cpu_data_master"
Info: Elaborating entity "cpu_instruction_master_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master"
Warning: Using design file cpu.v, which is not specified as a design file for the current project, but contains definitions for 22 design units and 22 entities in project
    Info: Found entity 1: cpu_register_bank_a_module
    Info: Found entity 2: cpu_register_bank_b_module
    Info: Found entity 3: cpu_nios2_oci_debug
    Info: Found entity 4: cpu_ociram_lpm_dram_bdp_component_module
    Info: Found entity 5: cpu_nios2_ocimem
    Info: Found entity 6: cpu_nios2_avalon_reg
    Info: Found entity 7: cpu_nios2_oci_break
    Info: Found entity 8: cpu_nios2_oci_xbrk
    Info: Found entity 9: cpu_nios2_oci_dbrk
    Info: Found entity 10: cpu_nios2_oci_itrace
    Info: Found entity 11: cpu_nios2_oci_td_mode
    Info: Found entity 12: cpu_nios2_oci_dtrace
    Info: Found entity 13: cpu_nios2_oci_compute_tm_count
    Info: Found entity 14: cpu_nios2_oci_fifowp_inc
    Info: Found entity 15: cpu_nios2_oci_fifocount_inc
    Info: Found entity 16: cpu_nios2_oci_fifo
    Info: Found entity 17: cpu_nios2_oci_pib
    Info: Found entity 18: cpu_traceram_lpm_dram_bdp_component_module
    Info: Found entity 19: cpu_nios2_oci_im
    Info: Found entity 20: cpu_nios2_performance_monitors
    Info: Found entity 21: cpu_nios2_oci
    Info: Found entity 22: cpu
Info: Elaborating entity "cpu" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu"
Warning: Using design file cpu_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_test_bench
Info: Elaborating entity "cpu_test_bench" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench"
Info: Elaborating entity "cpu_register_bank_a_module" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a"
Info: Elaborating entity "altsyncram" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram"
Info: Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_rf_ram_a.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_p9f1.tdf
    Info: Found entity 1: altsyncram_p9f1
Info: Elaborating entity "altsyncram_p9f1" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_p9f1:auto_generated"
Info: Elaborating entity "cpu_register_bank_b_module" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b"
Info: Elaborating entity "altsyncram" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram"
Info: Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_rf_ram_b.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_q9f1.tdf
    Info: Found entity 1: altsyncram_q9f1
Info: Elaborating entity "altsyncram_q9f1" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_q9f1:auto_generated"
Info: Elaborating entity "cpu_nios2_oci" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci"
Info: Elaborating entity "cpu_nios2_oci_debug" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug"
Info: Elaborating entity "cpu_nios2_ocimem" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem"
Info: Elaborating entity "cpu_ociram_lpm_dram_bdp_component_module" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "cpu_ociram_default_contents.mif"
    Info: Parameter "intended_device_family" = "CYCLONEIII"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6472.tdf
    Info: Found entity 1: altsyncram_6472
Info: Elaborating entity "altsyncram_6472" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated"
Info: Elaborating entity "cpu_nios2_avalon_reg" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg"
Info: Elaborating entity "cpu_nios2_oci_break" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break"
Info: Elaborating entity "cpu_nios2_oci_xbrk" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk"
Info: Elaborating entity "cpu_nios2_oci_dbrk" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk"
Info: Elaborating entity "cpu_nios2_oci_itrace" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace"
Info: Elaborating entity "cpu_nios2_oci_dtrace" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace"
Info: Elaborating entity "cpu_nios2_oci_td_mode" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode"
Info: Elaborating entity "cpu_nios2_oci_fifo" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo"
Info: Elaborating entity "cpu_nios2_oci_compute_tm_count" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count"
Info: Elaborating entity "cpu_nios2_oci_fifowp_inc" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp"
Info: Elaborating entity "cpu_nios2_oci_fifocount_inc" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount"
Warning: Using design file cpu_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_oci_test_bench
Info: Elaborating entity "cpu_oci_test_bench" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_oci_test_bench:the_cpu_oci_test_bench"
Warning: Entity "cpu_oci_test_bench" contains only dangling pins
Info: Elaborating entity "cpu_nios2_oci_pib" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib"
Info: Elaborating entity "cpu_nios2_oci_im" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im"
Info: Elaborating entity "cpu_traceram_lpm_dram_bdp_component_module" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "UNUSED"
    Info: Parameter "intended_device_family" = "CYCLONEIII"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "numwords_b" = "128"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "36"
    Info: Parameter "width_b" = "36"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "widthad_b" = "7"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_n802.tdf
    Info: Found entity 1: altsyncram_n802
Info: Elaborating entity "altsyncram_n802" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated"
Warning: Using design file cpu_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_jtag_debug_module_wrapper
Info: Elaborating entity "cpu_jtag_debug_module_wrapper" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper"
Warning: Using design file cpu_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_jtag_debug_module_tck
Info: Elaborating entity "cpu_jtag_debug_module_tck" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck"
Warning: Using design file cpu_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_jtag_debug_module_sysclk
Info: Elaborating entity "cpu_jtag_debug_module_sysclk" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk"
Info: Elaborating entity "sld_virtual_jtag_basic" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info: Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info: Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy" with the following parameter:
    Info: Parameter "sld_auto_instance_index" = "YES"
    Info: Parameter "sld_instance_index" = "0"
    Info: Parameter "sld_ir_width" = "2"
    Info: Parameter "sld_mfg_id" = "70"
    Info: Parameter "sld_sim_action" = ""
    Info: Parameter "sld_sim_n_scan" = "0"
    Info: Parameter "sld_sim_total_length" = "0"
    Info: Parameter "sld_type_id" = "34"
    Info: Parameter "sld_version" = "3"
Info: Elaborating entity "sld_virtual_jtag_impl" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info: Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info: Elaborating entity "jtag_uart_avalon_jtag_slave_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
Warning: Using design file jtag_uart.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project
    Info: Found entity 1: jtag_uart_log_module
    Info: Found entity 2: jtag_uart_sim_scfifo_w
    Info: Found entity 3: jtag_uart_scfifo_w
    Info: Found entity 4: jtag_uart_drom_module
    Info: Found entity 5: jtag_uart_sim_scfifo_r
    Info: Found entity 6: jtag_uart_scfifo_r
    Info: Found entity 7: jtag_uart
Info: Elaborating entity "jtag_uart" for hierarchy "DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart"
Info: Elaborating entity "jtag_uart_scfifo_w" for hierarchy "DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w"
Info: Elaborating entity "scfifo" for hierarchy "DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info: Parameter "lpm_numwords" = "64"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "6"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_aq21.tdf
    Info: Found entity 1: scfifo_aq21
Info: Elaborating entity "scfifo_aq21" for hierarchy "DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_h031.tdf
    Info: Found entity 1: a_dpfifo_h031
Info: Elaborating entity "a_dpfifo_h031" for hierarchy "DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info: Found entity 1: a_fefifo_7cf
Info: Elaborating entity "a_fefifo_7cf" for hierarchy "DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state"
Info: Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf
    Info: Found entity 1: cntr_4n7
Info: Elaborating entity "cntr_4n7" for hierarchy "DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw"
Info: Found 1 design units, including 1 entities, in source file db/dpram_ek21.tdf
    Info: Found entity 1: dpram_ek21
Info: Elaborating entity "dpram_ek21" for hierarchy "DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i0m1.tdf
    Info: Found entity 1: altsyncram_i0m1
Info: Elaborating entity "altsyncram_i0m1" for hierarchy "DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1"
Info: Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf
    Info: Found entity 1: cntr_omb
Info: Elaborating entity "cntr_omb" for hierarchy "DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count"
Info: Elaborating entity "jtag_uart_scfifo_r" for hierarchy "DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r"
Info: Elaborating entity "alt_jtag_atlantic" for hierarchy "DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info: Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info: Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info: Parameter "INSTANCE_ID" = "0"
    Info: Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info: Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info: Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info: Elaborating entity "keypad_keypad_controller_slave_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|keypad_keypad_controller_slave_arbitrator:the_keypad_keypad_controller_slave"
Info: Elaborating entity "keypad" for hierarchy "DE0_SOPC:DE0_SOPC_inst|keypad:the_keypad"
Info: Elaborating entity "keypad_controller" for hierarchy "DE0_SOPC:DE0_SOPC_inst|keypad:the_keypad|keypad_controller:keypad"
Warning (10492): VHDL Process Statement warning at keypad_controller.vhd(117): signal "cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at keypad_controller.vhd(106): inferring latch(es) for signal or variable "latch_n", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at keypad_controller.vhd(106): inferring latch(es) for signal or variable "pulse", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "pulse" at keypad_controller.vhd(106)
Info (10041): Inferred latch for "latch_n" at keypad_controller.vhd(106)
Info: Elaborating entity "lcd_control_slave_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|lcd_control_slave_arbitrator:the_lcd_control_slave"
Warning: Using design file lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lcd
Info: Elaborating entity "lcd" for hierarchy "DE0_SOPC:DE0_SOPC_inst|lcd:the_lcd"
Info: Elaborating entity "lcd_light_s1_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|lcd_light_s1_arbitrator:the_lcd_light_s1"
Warning: Using design file lcd_light.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lcd_light
Info: Elaborating entity "lcd_light" for hierarchy "DE0_SOPC:DE0_SOPC_inst|lcd_light:the_lcd_light"
Info: Elaborating entity "leds_s1_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|leds_s1_arbitrator:the_leds_s1"
Warning: Using design file leds.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: leds
Info: Elaborating entity "leds" for hierarchy "DE0_SOPC:DE0_SOPC_inst|leds:the_leds"
Info: Elaborating entity "onchip_mem_s1_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1"
Warning: Using design file onchip_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: onchip_mem
Info: Elaborating entity "onchip_mem" for hierarchy "DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem"
Info: Elaborating entity "altsyncram" for hierarchy "DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram"
Info: Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "byte_size" = "8"
    Info: Parameter "init_file" = "onchip_mem.hex"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "maximum_depth" = "7680"
    Info: Parameter "numwords_a" = "7680"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "13"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_smb1.tdf
    Info: Found entity 1: altsyncram_smb1
Info: Elaborating entity "altsyncram_smb1" for hierarchy "DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_smb1:auto_generated"
Warning: Width of data items in "onchip_mem.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 960 warnings, reporting 10
    Warning: Data at line (2) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (3) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (4) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (5) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (6) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (7) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (8) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (9) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (10) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (11) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
Info: Elaborating entity "pll_s1_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|pll_s1_arbitrator:the_pll_s1"
Warning: Using design file pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pll
Info: Elaborating entity "pll" for hierarchy "DE0_SOPC:DE0_SOPC_inst|pll:the_pll"
Warning: Using design file altpllpll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altpllpll
Info: Elaborating entity "altpllpll" for hierarchy "DE0_SOPC:DE0_SOPC_inst|pll:the_pll|altpllpll:the_pll"
Info: Elaborating entity "altpll" for hierarchy "DE0_SOPC:DE0_SOPC_inst|pll:the_pll|altpllpll:the_pll|altpll:altpll_component"
Info: Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|pll:the_pll|altpllpll:the_pll|altpll:altpll_component"
Info: Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|pll:the_pll|altpllpll:the_pll|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "1"
    Info: Parameter "clk1_phase_shift" = "-3333"
    Info: Parameter "clk2_divide_by" = "5"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "1"
    Info: Parameter "clk2_phase_shift" = "0"
    Info: Parameter "clk3_divide_by" = "2"
    Info: Parameter "clk3_duty_cycle" = "50"
    Info: Parameter "clk3_multiply_by" = "1"
    Info: Parameter "clk3_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_USED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altpll_kgr2.tdf
    Info: Found entity 1: altpll_kgr2
Info: Elaborating entity "altpll_kgr2" for hierarchy "DE0_SOPC:DE0_SOPC_inst|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_kgr2:auto_generated"
Info: Elaborating entity "sdram_s1_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1"
Info: Elaborating entity "rdv_fifo_for_cpu_data_master_to_sdram_s1_module" for hierarchy "DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1"
Info: Elaborating entity "rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module" for hierarchy "DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1"
Warning: Using design file sdram.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info: Found entity 1: sdram_input_efifo_module
    Info: Found entity 2: sdram
Info: Elaborating entity "sdram" for hierarchy "DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram"
Info: Elaborating entity "sdram_input_efifo_module" for hierarchy "DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module"
Info: Elaborating entity "seg7_s1_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|seg7_s1_arbitrator:the_seg7_s1"
Warning: Using design file seg7.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: seg7
Info: Elaborating entity "seg7" for hierarchy "DE0_SOPC:DE0_SOPC_inst|seg7:the_seg7"
Info: Elaborating entity "switches_s1_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|switches_s1_arbitrator:the_switches_s1"
Warning: Using design file switches.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: switches
Info: Elaborating entity "switches" for hierarchy "DE0_SOPC:DE0_SOPC_inst|switches:the_switches"
Info: Elaborating entity "sysid_control_slave_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|sysid_control_slave_arbitrator:the_sysid_control_slave"
Warning: Using design file sysid.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: sysid
Info: Elaborating entity "sysid" for hierarchy "DE0_SOPC:DE0_SOPC_inst|sysid:the_sysid"
Info: Elaborating entity "timer_s1_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|timer_s1_arbitrator:the_timer_s1"
Warning: Using design file timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: timer
Info: Elaborating entity "timer" for hierarchy "DE0_SOPC:DE0_SOPC_inst|timer:the_timer"
Info: Elaborating entity "tristate_bridge_avalon_slave_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave"
Info: Elaborating entity "uart_s1_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|uart_s1_arbitrator:the_uart_s1"
Warning: Using design file uart.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project
    Info: Found entity 1: uart_log_module
    Info: Found entity 2: uart_tx
    Info: Found entity 3: uart_rx_stimulus_source_character_source_rom_module
    Info: Found entity 4: uart_rx_stimulus_source
    Info: Found entity 5: uart_rx
    Info: Found entity 6: uart_regs
    Info: Found entity 7: uart
Info: Elaborating entity "uart" for hierarchy "DE0_SOPC:DE0_SOPC_inst|uart:the_uart"
Info: Elaborating entity "uart_tx" for hierarchy "DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_tx:the_uart_tx"
Info: Elaborating entity "uart_rx" for hierarchy "DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx"
Info: Elaborating entity "uart_rx_stimulus_source" for hierarchy "DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|uart_rx_stimulus_source:the_uart_rx_stimulus_source"
Info: Elaborating entity "uart_regs" for hierarchy "DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_regs:the_uart_regs"
Info: Elaborating entity "DE0_SOPC_reset_pll_io_domain_synch_module" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_io_domain_synch_module:DE0_SOPC_reset_pll_io_domain_synch"
Info: Elaborating entity "DE0_SOPC_reset_pll_cpu_domain_synch_module" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_cpu_domain_synch_module:DE0_SOPC_reset_pll_cpu_domain_synch"
Info: Elaborating entity "DE0_SOPC_reset_clk_domain_synch_module" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_clk_domain_synch_module:DE0_SOPC_reset_clk_domain_synch"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[35]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[7]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[8]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[9]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[10]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[11]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_cuf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[12]"
Warning: 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: The following bidir pins have no drivers
    Warning: Bidir "PS2_KBDAT" has no driver
    Warning: Bidir "PS2_KBCLK" has no driver
    Warning: Bidir "PS2_MSDAT" has no driver
    Warning: Bidir "PS2_MSCLK" has no driver
    Warning: Bidir "GPIO0_D[0]" has no driver
    Warning: Bidir "GPIO0_D[1]" has no driver
    Warning: Bidir "GPIO0_D[2]" has no driver
    Warning: Bidir "GPIO0_D[3]" has no driver
    Warning: Bidir "GPIO0_D[4]" has no driver
    Warning: Bidir "GPIO0_D[5]" has no driver
    Warning: Bidir "GPIO0_D[6]" has no driver
    Warning: Bidir "GPIO0_D[7]" has no driver
    Warning: Bidir "GPIO0_D[8]" has no driver
    Warning: Bidir "GPIO0_D[9]" has no driver
    Warning: Bidir "GPIO0_D[10]" has no driver
    Warning: Bidir "GPIO0_D[11]" has no driver
    Warning: Bidir "GPIO0_D[12]" has no driver
    Warning: Bidir "GPIO0_D[13]" has no driver
    Warning: Bidir "GPIO0_D[14]" has no driver
    Warning: Bidir "GPIO0_D[15]" has no driver
    Warning: Bidir "GPIO0_D[16]" has no driver
    Warning: Bidir "GPIO0_D[17]" has no driver
    Warning: Bidir "GPIO0_D[18]" has no driver
    Warning: Bidir "GPIO0_D[19]" has no driver
    Warning: Bidir "GPIO0_D[20]" has no driver
    Warning: Bidir "GPIO0_D[21]" has no driver
    Warning: Bidir "GPIO0_D[22]" has no driver
    Warning: Bidir "GPIO0_D[23]" has no driver
    Warning: Bidir "GPIO0_D[24]" has no driver
    Warning: Bidir "GPIO0_D[25]" has no driver
    Warning: Bidir "GPIO0_D[26]" has no driver
    Warning: Bidir "GPIO0_D[27]" has no driver
    Warning: Bidir "GPIO0_D[28]" has no driver
    Warning: Bidir "GPIO0_D[29]" has no driver
    Warning: Bidir "GPIO0_D[30]" has no driver
    Warning: Bidir "GPIO0_D[31]" has no driver
    Warning: Bidir "GPIO1_D[0]" has no driver
    Warning: Bidir "GPIO1_D[1]" has no driver
    Warning: Bidir "GPIO1_D[2]" has no driver
    Warning: Bidir "GPIO1_D[3]" has no driver
    Warning: Bidir "GPIO1_D[4]" has no driver
    Warning: Bidir "GPIO1_D[5]" has no driver
    Warning: Bidir "GPIO1_D[6]" has no driver
    Warning: Bidir "GPIO1_D[7]" has no driver
    Warning: Bidir "GPIO1_D[8]" has no driver
    Warning: Bidir "GPIO1_D[9]" has no driver
    Warning: Bidir "GPIO1_D[10]" has no driver
    Warning: Bidir "GPIO1_D[11]" has no driver
    Warning: Bidir "GPIO1_D[12]" has no driver
    Warning: Bidir "GPIO1_D[13]" has no driver
    Warning: Bidir "GPIO1_D[14]" has no driver
    Warning: Bidir "GPIO1_D[15]" has no driver
    Warning: Bidir "GPIO1_D[16]" has no driver
    Warning: Bidir "GPIO1_D[17]" has no driver
    Warning: Bidir "GPIO1_D[18]" has no driver
    Warning: Bidir "GPIO1_D[19]" has no driver
    Warning: Bidir "GPIO1_D[20]" has no driver
    Warning: Bidir "GPIO1_D[21]" has no driver
    Warning: Bidir "GPIO1_D[22]" has no driver
    Warning: Bidir "GPIO1_D[23]" has no driver
    Warning: Bidir "GPIO1_D[24]" has no driver
    Warning: Bidir "GPIO1_D[25]" has no driver
    Warning: Bidir "GPIO1_D[26]" has no driver
    Warning: Bidir "GPIO1_D[27]" has no driver
    Warning: Bidir "GPIO1_D[28]" has no driver
    Warning: Bidir "GPIO1_D[29]" has no driver
    Warning: Bidir "GPIO1_D[30]" has no driver
    Warning: Bidir "GPIO1_D[31]" has no driver
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at VCC
    Warning (13410): Pin "FL_WP_N" is stuck at VCC
    Warning (13410): Pin "FL_BYTE_N" is stuck at VCC
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "GPIO0_CLKOUT[0]" is stuck at GND
    Warning (13410): Pin "GPIO0_CLKOUT[1]" is stuck at GND
    Warning (13410): Pin "GPIO1_CLKOUT[0]" is stuck at GND
    Warning (13410): Pin "GPIO1_CLKOUT[1]" is stuck at GND
Info: 81 registers lost all their fanouts during netlist optimizations. The first 81 are displayed below.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[1]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[2]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[3]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[4]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[5]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[6]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[7]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[8]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[9]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[10]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[11]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[12]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[13]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[14]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[15]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[16]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[17]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[18]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[19]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[20]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[21]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[22]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[23]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[24]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[25]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[26]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[27]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[28]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[29]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[30]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[31]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[34]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[33]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[32]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[35]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[0]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[16]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[15]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[14]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[13]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[12]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[11]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[10]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[9]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[8]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[7]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[2]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[1]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_gd9:ws_bwp|dffe15a[6]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_gd9:ws_brp|dffe15a[6]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|last_cycle_cpu_instruction_master_granted_slave_onchip_mem_s1" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|last_cycle_cpu_data_master_granted_slave_onchip_mem_s1" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[0]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_share_counter[0]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_saved_chosen_master_vector[0]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_next~9" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_next~10" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_next~13" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_next~14" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_next~16" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_next~4" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_next~5" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_next~6" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_state~14" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_state~15" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_state~16" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~3" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~4" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~5" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.101" lost all its fanouts during netlist optimizations.
Info: Generating hard_block partition "hard_block:auto_generated_inst"
    Info: Adding node "DE0_SOPC:DE0_SOPC_inst|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_kgr2:auto_generated|pll1"
Warning: PLL "DE0_SOPC:DE0_SOPC_inst|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_kgr2:auto_generated|pll1" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK[3] is not connected
Warning: Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50_2"
    Warning (15610): No output dependent on input pin "FL_RY"
    Warning (15610): No output dependent on input pin "GPIO0_CLKIN[0]"
    Warning (15610): No output dependent on input pin "GPIO0_CLKIN[1]"
    Warning (15610): No output dependent on input pin "GPIO1_CLKIN[0]"
    Warning (15610): No output dependent on input pin "GPIO1_CLKIN[1]"
Info: Implemented 5774 device resources after synthesis - the final resource count might be different
    Info: Implemented 28 input pins
    Info: Implemented 122 output pins
    Info: Implemented 111 bidirectional pins
    Info: Implemented 5284 logic cells
    Info: Implemented 227 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 195 warnings
    Info: Peak virtual memory: 349 megabytes
    Info: Processing ended: Tue Mar 13 20:32:19 2012
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:00:31


