{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1488221047817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488221047825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 27 18:44:07 2017 " "Processing started: Mon Feb 27 18:44:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488221047825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488221047825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALUDemo -c ALUDemo " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALUDemo -c ALUDemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488221047825 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1488221048288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU4-Behavioral " "Found design unit 1: ALU4-Behavioral" {  } { { "ALU4.vhd" "" { Text "C:/Users/LuisMoura/Dropbox/UNIVERSIDADE_DE_AVEIRO/LSD_Laboratorio_de_Sistemas_Digitais/Pratica/Projetos_Quartus/Ficha3/Parte4/ALU4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488221058727 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU4 " "Found entity 1: ALU4" {  } { { "ALU4.vhd" "" { Text "C:/Users/LuisMoura/Dropbox/UNIVERSIDADE_DE_AVEIRO/LSD_Laboratorio_de_Sistemas_Digitais/Pratica/Projetos_Quartus/Ficha3/Parte4/ALU4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488221058727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488221058727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/LuisMoura/Dropbox/UNIVERSIDADE_DE_AVEIRO/LSD_Laboratorio_de_Sistemas_Digitais/Pratica/Projetos_Quartus/Ficha3/Parte4/Bin7SegDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488221058729 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/LuisMoura/Dropbox/UNIVERSIDADE_DE_AVEIRO/LSD_Laboratorio_de_Sistemas_Digitais/Pratica/Projetos_Quartus/Ficha3/Parte4/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488221058729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488221058729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludemo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aludemo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUDemo " "Found entity 1: ALUDemo" {  } { { "ALUDemo.bdf" "" { Schematic "C:/Users/LuisMoura/Dropbox/UNIVERSIDADE_DE_AVEIRO/LSD_Laboratorio_de_Sistemas_Digitais/Pratica/Projetos_Quartus/Ficha3/Parte4/ALUDemo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488221058731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488221058731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin2BCD-Logic " "Found design unit 1: Bin2BCD-Logic" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/LuisMoura/Dropbox/UNIVERSIDADE_DE_AVEIRO/LSD_Laboratorio_de_Sistemas_Digitais/Pratica/Projetos_Quartus/Ficha3/Parte4/Bin2BCD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488221058733 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin2BCD " "Found entity 1: Bin2BCD" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/LuisMoura/Dropbox/UNIVERSIDADE_DE_AVEIRO/LSD_Laboratorio_de_Sistemas_Digitais/Pratica/Projetos_Quartus/Ficha3/Parte4/Bin2BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488221058733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488221058733 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"signal\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a concurrent statement TriHex.vhd(15) " "VHDL syntax error at TriHex.vhd(15) near text \"signal\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a concurrent statement" {  } { { "TriHex.vhd" "" { Text "C:/Users/LuisMoura/Dropbox/UNIVERSIDADE_DE_AVEIRO/LSD_Laboratorio_de_Sistemas_Digitais/Pratica/Projetos_Quartus/Ficha3/Parte4/TriHex.vhd" 15 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488221058734 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"Dig2\";  expecting \"begin\", or a declaration statement TriHex.vhd(19) " "VHDL syntax error at TriHex.vhd(19) near text \"Dig2\";  expecting \"begin\", or a declaration statement" {  } { { "TriHex.vhd" "" { Text "C:/Users/LuisMoura/Dropbox/UNIVERSIDADE_DE_AVEIRO/LSD_Laboratorio_de_Sistemas_Digitais/Pratica/Projetos_Quartus/Ficha3/Parte4/TriHex.vhd" 19 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488221058735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trihex.vhd 0 0 " "Found 0 design units, including 0 entities, in source file trihex.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488221058735 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "846 " "Peak virtual memory: 846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488221058877 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 27 18:44:18 2017 " "Processing ended: Mon Feb 27 18:44:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488221058877 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488221058877 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488221058877 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1488221058877 ""}
