digraph "0_radare2_f17bfd9f1da05f30f23a4dd05e9d2363e1406948@API" {
"1000868" [label="(Call,op->operands[0].regs[1] == -1)"];
"1000752" [label="(Call,op->operands[0].regs[1] == X86R_SI)"];
"1000781" [label="(Call,op->operands[0].regs[1] == X86R_DI)"];
"1000810" [label="(Call,op->operands[0].regs[1] == X86R_SI)"];
"1000839" [label="(Call,op->operands[0].regs[1] == X86R_DI)"];
"1000878" [label="(Call,-1)"];
"1000856" [label="(Call,op->operands[0].regs[0] == X86R_SI && op->operands[0].regs[1] == -1)"];
"1000886" [label="(Call,op->operands[0].regs[0] == X86R_DI && op->operands[0].regs[1] == -1)"];
"1000916" [label="(Call,op->operands[0].regs[0] == X86R_BX && op->operands[0].regs[1] == -1)"];
"1000898" [label="(Call,op->operands[0].regs[1] == -1)"];
"1000928" [label="(Call,op->operands[0].regs[1] == -1)"];
"1000849" [label="(Identifier,X86R_DI)"];
"1000791" [label="(Identifier,X86R_DI)"];
"1000922" [label="(Identifier,op)"];
"1003216" [label="(MethodReturn,static int)"];
"1000942" [label="(Identifier,rm)"];
"1000938" [label="(Call,-1)"];
"1000857" [label="(Call,op->operands[0].regs[0] == X86R_SI)"];
"1000798" [label="(Call,op->operands[0].regs[0] == X86R_BP && op->operands[0].regs[1] == X86R_SI)"];
"1000929" [label="(Call,op->operands[0].regs[1])"];
"1000827" [label="(Call,op->operands[0].regs[0] == X86R_BP && op->operands[0].regs[1] == X86R_DI)"];
"1000810" [label="(Call,op->operands[0].regs[1] == X86R_SI)"];
"1000781" [label="(Call,op->operands[0].regs[1] == X86R_DI)"];
"1000868" [label="(Call,op->operands[0].regs[1] == -1)"];
"1000840" [label="(Call,op->operands[0].regs[1])"];
"1000752" [label="(Call,op->operands[0].regs[1] == X86R_SI)"];
"1000769" [label="(Call,op->operands[0].regs[0] == X86R_BX && op->operands[0].regs[1] == X86R_DI)"];
"1000856" [label="(Call,op->operands[0].regs[0] == X86R_SI && op->operands[0].regs[1] == -1)"];
"1000740" [label="(Call,op->operands[0].regs[0] == X86R_BX && op->operands[0].regs[1] == X86R_SI)"];
"1000898" [label="(Call,op->operands[0].regs[1] == -1)"];
"1000915" [label="(ControlStructure,if (op->operands[0].regs[0] == X86R_BX && op->operands[0].regs[1] == -1))"];
"1000839" [label="(Call,op->operands[0].regs[1] == X86R_DI)"];
"1000820" [label="(Identifier,X86R_SI)"];
"1000855" [label="(ControlStructure,if (op->operands[0].regs[0] == X86R_SI && op->operands[0].regs[1] == -1))"];
"1000879" [label="(Literal,1)"];
"1000892" [label="(Identifier,op)"];
"1000782" [label="(Call,op->operands[0].regs[1])"];
"1000878" [label="(Call,-1)"];
"1000885" [label="(ControlStructure,if (op->operands[0].regs[0] == X86R_DI && op->operands[0].regs[1] == -1))"];
"1000917" [label="(Call,op->operands[0].regs[0] == X86R_BX)"];
"1000753" [label="(Call,op->operands[0].regs[1])"];
"1000882" [label="(Identifier,rm)"];
"1000948" [label="(Literal,1)"];
"1000869" [label="(Call,op->operands[0].regs[1])"];
"1000762" [label="(Identifier,X86R_SI)"];
"1000928" [label="(Call,op->operands[0].regs[1] == -1)"];
"1000908" [label="(Call,-1)"];
"1000887" [label="(Call,op->operands[0].regs[0] == X86R_DI)"];
"1000886" [label="(Call,op->operands[0].regs[0] == X86R_DI && op->operands[0].regs[1] == -1)"];
"1000916" [label="(Call,op->operands[0].regs[0] == X86R_BX && op->operands[0].regs[1] == -1)"];
"1000912" [label="(Identifier,rm)"];
"1000899" [label="(Call,op->operands[0].regs[1])"];
"1000811" [label="(Call,op->operands[0].regs[1])"];
"1000868" -> "1000856"  [label="AST: "];
"1000868" -> "1000878"  [label="CFG: "];
"1000869" -> "1000868"  [label="AST: "];
"1000878" -> "1000868"  [label="AST: "];
"1000856" -> "1000868"  [label="CFG: "];
"1000868" -> "1003216"  [label="DDG: -1"];
"1000868" -> "1003216"  [label="DDG: op->operands[0].regs[1]"];
"1000868" -> "1000856"  [label="DDG: op->operands[0].regs[1]"];
"1000868" -> "1000856"  [label="DDG: -1"];
"1000752" -> "1000868"  [label="DDG: op->operands[0].regs[1]"];
"1000781" -> "1000868"  [label="DDG: op->operands[0].regs[1]"];
"1000810" -> "1000868"  [label="DDG: op->operands[0].regs[1]"];
"1000839" -> "1000868"  [label="DDG: op->operands[0].regs[1]"];
"1000878" -> "1000868"  [label="DDG: 1"];
"1000868" -> "1000898"  [label="DDG: op->operands[0].regs[1]"];
"1000868" -> "1000928"  [label="DDG: op->operands[0].regs[1]"];
"1000752" -> "1000740"  [label="AST: "];
"1000752" -> "1000762"  [label="CFG: "];
"1000753" -> "1000752"  [label="AST: "];
"1000762" -> "1000752"  [label="AST: "];
"1000740" -> "1000752"  [label="CFG: "];
"1000752" -> "1003216"  [label="DDG: X86R_SI"];
"1000752" -> "1003216"  [label="DDG: op->operands[0].regs[1]"];
"1000752" -> "1000740"  [label="DDG: op->operands[0].regs[1]"];
"1000752" -> "1000740"  [label="DDG: X86R_SI"];
"1000752" -> "1000781"  [label="DDG: op->operands[0].regs[1]"];
"1000752" -> "1000810"  [label="DDG: op->operands[0].regs[1]"];
"1000752" -> "1000810"  [label="DDG: X86R_SI"];
"1000752" -> "1000839"  [label="DDG: op->operands[0].regs[1]"];
"1000752" -> "1000857"  [label="DDG: X86R_SI"];
"1000752" -> "1000898"  [label="DDG: op->operands[0].regs[1]"];
"1000752" -> "1000928"  [label="DDG: op->operands[0].regs[1]"];
"1000781" -> "1000769"  [label="AST: "];
"1000781" -> "1000791"  [label="CFG: "];
"1000782" -> "1000781"  [label="AST: "];
"1000791" -> "1000781"  [label="AST: "];
"1000769" -> "1000781"  [label="CFG: "];
"1000781" -> "1003216"  [label="DDG: X86R_DI"];
"1000781" -> "1003216"  [label="DDG: op->operands[0].regs[1]"];
"1000781" -> "1000769"  [label="DDG: op->operands[0].regs[1]"];
"1000781" -> "1000769"  [label="DDG: X86R_DI"];
"1000781" -> "1000810"  [label="DDG: op->operands[0].regs[1]"];
"1000781" -> "1000839"  [label="DDG: op->operands[0].regs[1]"];
"1000781" -> "1000839"  [label="DDG: X86R_DI"];
"1000781" -> "1000887"  [label="DDG: X86R_DI"];
"1000781" -> "1000898"  [label="DDG: op->operands[0].regs[1]"];
"1000781" -> "1000928"  [label="DDG: op->operands[0].regs[1]"];
"1000810" -> "1000798"  [label="AST: "];
"1000810" -> "1000820"  [label="CFG: "];
"1000811" -> "1000810"  [label="AST: "];
"1000820" -> "1000810"  [label="AST: "];
"1000798" -> "1000810"  [label="CFG: "];
"1000810" -> "1003216"  [label="DDG: X86R_SI"];
"1000810" -> "1003216"  [label="DDG: op->operands[0].regs[1]"];
"1000810" -> "1000798"  [label="DDG: op->operands[0].regs[1]"];
"1000810" -> "1000798"  [label="DDG: X86R_SI"];
"1000810" -> "1000839"  [label="DDG: op->operands[0].regs[1]"];
"1000810" -> "1000857"  [label="DDG: X86R_SI"];
"1000810" -> "1000898"  [label="DDG: op->operands[0].regs[1]"];
"1000810" -> "1000928"  [label="DDG: op->operands[0].regs[1]"];
"1000839" -> "1000827"  [label="AST: "];
"1000839" -> "1000849"  [label="CFG: "];
"1000840" -> "1000839"  [label="AST: "];
"1000849" -> "1000839"  [label="AST: "];
"1000827" -> "1000839"  [label="CFG: "];
"1000839" -> "1003216"  [label="DDG: X86R_DI"];
"1000839" -> "1003216"  [label="DDG: op->operands[0].regs[1]"];
"1000839" -> "1000827"  [label="DDG: op->operands[0].regs[1]"];
"1000839" -> "1000827"  [label="DDG: X86R_DI"];
"1000839" -> "1000887"  [label="DDG: X86R_DI"];
"1000839" -> "1000898"  [label="DDG: op->operands[0].regs[1]"];
"1000839" -> "1000928"  [label="DDG: op->operands[0].regs[1]"];
"1000878" -> "1000879"  [label="CFG: "];
"1000879" -> "1000878"  [label="AST: "];
"1000856" -> "1000855"  [label="AST: "];
"1000856" -> "1000857"  [label="CFG: "];
"1000857" -> "1000856"  [label="AST: "];
"1000882" -> "1000856"  [label="CFG: "];
"1000892" -> "1000856"  [label="CFG: "];
"1000856" -> "1003216"  [label="DDG: op->operands[0].regs[0] == X86R_SI"];
"1000856" -> "1003216"  [label="DDG: op->operands[0].regs[1] == -1"];
"1000856" -> "1003216"  [label="DDG: op->operands[0].regs[0] == X86R_SI && op->operands[0].regs[1] == -1"];
"1000857" -> "1000856"  [label="DDG: op->operands[0].regs[0]"];
"1000857" -> "1000856"  [label="DDG: X86R_SI"];
"1000856" -> "1000886"  [label="DDG: op->operands[0].regs[1] == -1"];
"1000886" -> "1000885"  [label="AST: "];
"1000886" -> "1000887"  [label="CFG: "];
"1000886" -> "1000898"  [label="CFG: "];
"1000887" -> "1000886"  [label="AST: "];
"1000898" -> "1000886"  [label="AST: "];
"1000912" -> "1000886"  [label="CFG: "];
"1000922" -> "1000886"  [label="CFG: "];
"1000886" -> "1003216"  [label="DDG: op->operands[0].regs[0] == X86R_DI && op->operands[0].regs[1] == -1"];
"1000886" -> "1003216"  [label="DDG: op->operands[0].regs[0] == X86R_DI"];
"1000886" -> "1003216"  [label="DDG: op->operands[0].regs[1] == -1"];
"1000887" -> "1000886"  [label="DDG: op->operands[0].regs[0]"];
"1000887" -> "1000886"  [label="DDG: X86R_DI"];
"1000898" -> "1000886"  [label="DDG: op->operands[0].regs[1]"];
"1000898" -> "1000886"  [label="DDG: -1"];
"1000886" -> "1000916"  [label="DDG: op->operands[0].regs[1] == -1"];
"1000916" -> "1000915"  [label="AST: "];
"1000916" -> "1000917"  [label="CFG: "];
"1000916" -> "1000928"  [label="CFG: "];
"1000917" -> "1000916"  [label="AST: "];
"1000928" -> "1000916"  [label="AST: "];
"1000942" -> "1000916"  [label="CFG: "];
"1000948" -> "1000916"  [label="CFG: "];
"1000916" -> "1003216"  [label="DDG: op->operands[0].regs[0] == X86R_BX && op->operands[0].regs[1] == -1"];
"1000916" -> "1003216"  [label="DDG: op->operands[0].regs[1] == -1"];
"1000916" -> "1003216"  [label="DDG: op->operands[0].regs[0] == X86R_BX"];
"1000917" -> "1000916"  [label="DDG: op->operands[0].regs[0]"];
"1000917" -> "1000916"  [label="DDG: X86R_BX"];
"1000928" -> "1000916"  [label="DDG: op->operands[0].regs[1]"];
"1000928" -> "1000916"  [label="DDG: -1"];
"1000898" -> "1000908"  [label="CFG: "];
"1000899" -> "1000898"  [label="AST: "];
"1000908" -> "1000898"  [label="AST: "];
"1000898" -> "1003216"  [label="DDG: op->operands[0].regs[1]"];
"1000898" -> "1003216"  [label="DDG: -1"];
"1000908" -> "1000898"  [label="DDG: 1"];
"1000898" -> "1000928"  [label="DDG: op->operands[0].regs[1]"];
"1000928" -> "1000938"  [label="CFG: "];
"1000929" -> "1000928"  [label="AST: "];
"1000938" -> "1000928"  [label="AST: "];
"1000928" -> "1003216"  [label="DDG: -1"];
"1000928" -> "1003216"  [label="DDG: op->operands[0].regs[1]"];
"1000938" -> "1000928"  [label="DDG: 1"];
}
