{"Jose F. Martinez": [0, ["Cherry: checkpointed early resource recycling in out-of-order microprocessors", ["Jose F. Martinez", "Jose Renau", "Michael C. Huang", "Milos Prvulovic", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2002.1176234", "micro", 2002]], "Jose Renau": [0, ["Cherry: checkpointed early resource recycling in out-of-order microprocessors", ["Jose F. Martinez", "Jose Renau", "Michael C. Huang", "Milos Prvulovic", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2002.1176234", "micro", 2002]], "Michael C. Huang": [0, ["Cherry: checkpointed early resource recycling in out-of-order microprocessors", ["Jose F. Martinez", "Jose Renau", "Michael C. Huang", "Milos Prvulovic", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2002.1176234", "micro", 2002]], "Milos Prvulovic": [0, ["Cherry: checkpointed early resource recycling in out-of-order microprocessors", ["Jose F. Martinez", "Jose Renau", "Michael C. Huang", "Milos Prvulovic", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2002.1176234", "micro", 2002]], "Josep Torrellas": [0, ["Cherry: checkpointed early resource recycling in out-of-order microprocessors", ["Jose F. Martinez", "Jose Renau", "Michael C. Huang", "Milos Prvulovic", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2002.1176234", "micro", 2002]], "J. Adam Butts": [0, ["Characterizing and predicting value degree of use", ["J. Adam Butts", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.2002.1176235", "micro", 2002]], "Gurindar S. Sohi": [0, ["Characterizing and predicting value degree of use", ["J. Adam Butts", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.2002.1176235", "micro", 2002], ["Master/slave speculative parallelization", ["Craig B. Zilles", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.2002.1176241", "micro", 2002], ["A quantitative framework for automated pre-execution thread selection", ["Amir Roth", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.2002.1176270", "micro", 2002]], "Edward Brekelbaum": [0, ["Hierarchical Scheduling Windows", ["Edward Brekelbaum", "Jeff Rupley", "Chris Wilkerson", "Bryan Black"], "https://doi.org/10.1109/MICRO.2002.1176236", "micro", 2002]], "Jeff Rupley": [0, ["Hierarchical Scheduling Windows", ["Edward Brekelbaum", "Jeff Rupley", "Chris Wilkerson", "Bryan Black"], "https://doi.org/10.1109/MICRO.2002.1176236", "micro", 2002]], "Chris Wilkerson": [0, ["Hierarchical Scheduling Windows", ["Edward Brekelbaum", "Jeff Rupley", "Chris Wilkerson", "Bryan Black"], "https://doi.org/10.1109/MICRO.2002.1176236", "micro", 2002]], "Bryan Black": [0, ["Hierarchical Scheduling Windows", ["Edward Brekelbaum", "Jeff Rupley", "Chris Wilkerson", "Bryan Black"], "https://doi.org/10.1109/MICRO.2002.1176236", "micro", 2002]], "Vlad Petric": [0, ["Three extensions to register integration", ["Vlad Petric", "Anne Bracy", "Amir Roth"], "https://doi.org/10.1109/MICRO.2002.1176237", "micro", 2002]], "Anne Bracy": [0, ["Three extensions to register integration", ["Vlad Petric", "Anne Bracy", "Amir Roth"], "https://doi.org/10.1109/MICRO.2002.1176237", "micro", 2002]], "Amir Roth": [0, ["Three extensions to register integration", ["Vlad Petric", "Anne Bracy", "Amir Roth"], "https://doi.org/10.1109/MICRO.2002.1176237", "micro", 2002], ["A quantitative framework for automated pre-execution thread selection", ["Amir Roth", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.2002.1176270", "micro", 2002]], "Gregory A. Muthler": [0, ["Instruction fetch deferral using static slack", ["Gregory A. Muthler", "David Crowe", "Sanjay J. Patel", "Steven Lumetta"], "https://doi.org/10.1109/MICRO.2002.1176238", "micro", 2002]], "David Crowe": [0, ["Instruction fetch deferral using static slack", ["Gregory A. Muthler", "David Crowe", "Sanjay J. Patel", "Steven Lumetta"], "https://doi.org/10.1109/MICRO.2002.1176238", "micro", 2002]], "Sanjay J. Patel": [0, ["Instruction fetch deferral using static slack", ["Gregory A. Muthler", "David Crowe", "Sanjay J. Patel", "Steven Lumetta"], "https://doi.org/10.1109/MICRO.2002.1176238", "micro", 2002]], "Steven Lumetta": [0, ["Instruction fetch deferral using static slack", ["Gregory A. Muthler", "David Crowe", "Sanjay J. Patel", "Steven Lumetta"], "https://doi.org/10.1109/MICRO.2002.1176238", "micro", 2002]], "Jamison D. Collins": [0, ["Pointer cache assisted prefetching", ["Jamison D. Collins", "Suleyman Sair", "Brad Calder", "Dean M. Tullsen"], "https://doi.org/10.1109/MICRO.2002.1176239", "micro", 2002]], "Suleyman Sair": [0, ["Pointer cache assisted prefetching", ["Jamison D. Collins", "Suleyman Sair", "Brad Calder", "Dean M. Tullsen"], "https://doi.org/10.1109/MICRO.2002.1176239", "micro", 2002]], "Brad Calder": [0, ["Pointer cache assisted prefetching", ["Jamison D. Collins", "Suleyman Sair", "Brad Calder", "Dean M. Tullsen"], "https://doi.org/10.1109/MICRO.2002.1176239", "micro", 2002]], "Dean M. Tullsen": [0, ["Pointer cache assisted prefetching", ["Jamison D. Collins", "Suleyman Sair", "Brad Calder", "Dean M. Tullsen"], "https://doi.org/10.1109/MICRO.2002.1176239", "micro", 2002], ["Compiling for instruction cache performance on a multithreaded architecture", ["Rakesh Kumar", "Dean M. Tullsen"], "https://doi.org/10.1109/MICRO.2002.1176269", "micro", 2002]], "Robert S. Chappell": [0, ["Microarchitectural support for precomputation microthreads", ["Robert S. Chappell", "Francis Tseng", "Adi Yoaz", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2002.1176240", "micro", 2002]], "Francis Tseng": [0, ["Microarchitectural support for precomputation microthreads", ["Robert S. Chappell", "Francis Tseng", "Adi Yoaz", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2002.1176240", "micro", 2002]], "Adi Yoaz": [0, ["Microarchitectural support for precomputation microthreads", ["Robert S. Chappell", "Francis Tseng", "Adi Yoaz", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2002.1176240", "micro", 2002]], "Yale N. Patt": [0, ["Microarchitectural support for precomputation microthreads", ["Robert S. Chappell", "Francis Tseng", "Adi Yoaz", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2002.1176240", "micro", 2002]], "Craig B. Zilles": [0, ["Master/slave speculative parallelization", ["Craig B. Zilles", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.2002.1176241", "micro", 2002]], "Josep Llosa": [0, ["Reduced code size modulo scheduling in the absence of hardware support", ["Josep Llosa", "Stefan M. Freudenberger"], "https://doi.org/10.1109/MICRO.2002.1176242", "micro", 2002]], "Stefan M. Freudenberger": [0, ["Reduced code size modulo scheduling in the absence of hardware support", ["Josep Llosa", "Stefan M. Freudenberger"], "https://doi.org/10.1109/MICRO.2002.1176242", "micro", 2002]], "Walter Lee": [1.2626319260966579e-11, ["Convergent scheduling", ["Walter Lee", "Diego Puppin", "Shane Swenson", "Saman P. Amarasinghe"], "https://doi.org/10.1109/MICRO.2002.1176243", "micro", 2002]], "Diego Puppin": [0, ["Convergent scheduling", ["Walter Lee", "Diego Puppin", "Shane Swenson", "Saman P. Amarasinghe"], "https://doi.org/10.1109/MICRO.2002.1176243", "micro", 2002]], "Shane Swenson": [0, ["Convergent scheduling", ["Walter Lee", "Diego Puppin", "Shane Swenson", "Saman P. Amarasinghe"], "https://doi.org/10.1109/MICRO.2002.1176243", "micro", 2002]], "Saman P. Amarasinghe": [0, ["Convergent scheduling", ["Walter Lee", "Diego Puppin", "Shane Swenson", "Saman P. Amarasinghe"], "https://doi.org/10.1109/MICRO.2002.1176243", "micro", 2002]], "Enric Gibert": [0, ["Effective instruction scheduling techniques for an interleaved cache clustered VLIW processor", ["Enric Gibert", "F. Jesus Sanchez", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2002.1176244", "micro", 2002]], "F. Jesus Sanchez": [0, ["Effective instruction scheduling techniques for an interleaved cache clustered VLIW processor", ["Enric Gibert", "F. Jesus Sanchez", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2002.1176244", "micro", 2002]], "Antonio Gonzalez": [0, ["Effective instruction scheduling techniques for an interleaved cache clustered VLIW processor", ["Enric Gibert", "F. Jesus Sanchez", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2002.1176244", "micro", 2002]], "Youfeng Wu": [1.002183125820011e-06, ["Compiler managed micro-cache bypassing for high performance EPIC processors", ["Youfeng Wu", "Ryan N. Rakvic", "Li-Ling Chen", "Chyi-Chang Miao", "George Chrysos", "Jesse Fang"], "https://doi.org/10.1109/MICRO.2002.1176245", "micro", 2002]], "Ryan N. Rakvic": [0, ["Compiler managed micro-cache bypassing for high performance EPIC processors", ["Youfeng Wu", "Ryan N. Rakvic", "Li-Ling Chen", "Chyi-Chang Miao", "George Chrysos", "Jesse Fang"], "https://doi.org/10.1109/MICRO.2002.1176245", "micro", 2002]], "Li-Ling Chen": [0, ["Compiler managed micro-cache bypassing for high performance EPIC processors", ["Youfeng Wu", "Ryan N. Rakvic", "Li-Ling Chen", "Chyi-Chang Miao", "George Chrysos", "Jesse Fang"], "https://doi.org/10.1109/MICRO.2002.1176245", "micro", 2002]], "Chyi-Chang Miao": [0, ["Compiler managed micro-cache bypassing for high performance EPIC processors", ["Youfeng Wu", "Ryan N. Rakvic", "Li-Ling Chen", "Chyi-Chang Miao", "George Chrysos", "Jesse Fang"], "https://doi.org/10.1109/MICRO.2002.1176245", "micro", 2002]], "George Chrysos": [0, ["Compiler managed micro-cache bypassing for high performance EPIC processors", ["Youfeng Wu", "Ryan N. Rakvic", "Li-Ling Chen", "Chyi-Chang Miao", "George Chrysos", "Jesse Fang"], "https://doi.org/10.1109/MICRO.2002.1176245", "micro", 2002]], "Jesse Fang": [0, ["Compiler managed micro-cache bypassing for high performance EPIC processors", ["Youfeng Wu", "Ryan N. Rakvic", "Li-Ling Chen", "Chyi-Chang Miao", "George Chrysos", "Jesse Fang"], "https://doi.org/10.1109/MICRO.2002.1176245", "micro", 2002]], "Jesus Corbal": [0, ["Three-dimensional memory vectorization for high bandwidth media memory systems", ["Jesus Corbal", "Roger Espasa", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2002.1176246", "micro", 2002]], "Roger Espasa": [0, ["Three-dimensional memory vectorization for high bandwidth media memory systems", ["Jesus Corbal", "Roger Espasa", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2002.1176246", "micro", 2002]], "Mateo Valero": [0, ["Three-dimensional memory vectorization for high bandwidth media memory systems", ["Jesus Corbal", "Roger Espasa", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2002.1176246", "micro", 2002], ["Fetching instruction streams", ["Alex Ramirez", "Oliverio J. Santana", "Josep-Lluis Larriba-Pey", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2002.1176264", "micro", 2002]], "Steven Hsu": [0, ["Dynamic addressing memory arrays with physical locality", ["Steven Hsu", "Shih-Lien Lu", "Shih-Chang Lai", "Ram Krishnamurthy", "Konrad Lai"], "https://doi.org/10.1109/MICRO.2002.1176247", "micro", 2002]], "Shih-Lien Lu": [0, ["Dynamic addressing memory arrays with physical locality", ["Steven Hsu", "Shih-Lien Lu", "Shih-Chang Lai", "Ram Krishnamurthy", "Konrad Lai"], "https://doi.org/10.1109/MICRO.2002.1176247", "micro", 2002]], "Shih-Chang Lai": [0, ["Dynamic addressing memory arrays with physical locality", ["Steven Hsu", "Shih-Lien Lu", "Shih-Chang Lai", "Ram Krishnamurthy", "Konrad Lai"], "https://doi.org/10.1109/MICRO.2002.1176247", "micro", 2002]], "Ram Krishnamurthy": [0, ["Dynamic addressing memory arrays with physical locality", ["Steven Hsu", "Shih-Lien Lu", "Shih-Chang Lai", "Ram Krishnamurthy", "Konrad Lai"], "https://doi.org/10.1109/MICRO.2002.1176247", "micro", 2002]], "Konrad Lai": [0, ["Dynamic addressing memory arrays with physical locality", ["Steven Hsu", "Shih-Lien Lu", "Shih-Chang Lai", "Ram Krishnamurthy", "Konrad Lai"], "https://doi.org/10.1109/MICRO.2002.1176247", "micro", 2002]], "Il Park": [0.0031326779862865806, ["Reducing register ports for higher speed and lower energy", ["Il Park", "Michael D. Powell", "T. N. Vijaykumar"], "https://doi.org/10.1109/MICRO.2002.1176248", "micro", 2002]], "Michael D. Powell": [0, ["Reducing register ports for higher speed and lower energy", ["Il Park", "Michael D. Powell", "T. N. Vijaykumar"], "https://doi.org/10.1109/MICRO.2002.1176248", "micro", 2002]], "T. N. Vijaykumar": [0, ["Reducing register ports for higher speed and lower energy", ["Il Park", "Michael D. Powell", "T. N. Vijaykumar"], "https://doi.org/10.1109/MICRO.2002.1176248", "micro", 2002]], "Ismail Kadayif": [0, ["Generating physical addresses directly for saving instruction TLB energy", ["Ismail Kadayif", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Gokul B. Kandiraju", "Guangyu Chen"], "https://doi.org/10.1109/MICRO.2002.1176249", "micro", 2002]], "Anand Sivasubramaniam": [0, ["Generating physical addresses directly for saving instruction TLB energy", ["Ismail Kadayif", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Gokul B. Kandiraju", "Guangyu Chen"], "https://doi.org/10.1109/MICRO.2002.1176249", "micro", 2002]], "Mahmut T. Kandemir": [0, ["Generating physical addresses directly for saving instruction TLB energy", ["Ismail Kadayif", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Gokul B. Kandiraju", "Guangyu Chen"], "https://doi.org/10.1109/MICRO.2002.1176249", "micro", 2002], ["Compiler-directed instruction cache leakage optimization", ["Wei Zhang", "Jie S. Hu", "Vijay Degalahal", "Mahmut T. Kandemir", "Narayanan Vijaykrishnan", "Mary Jane Irwin"], "https://doi.org/10.1109/MICRO.2002.1176251", "micro", 2002], ["Power protocol: reducing power dissipation on off-chip data buses", ["K. Basu", "Alok N. Choudhary", "Jayaprakash Pisharath", "Mahmut T. Kandemir"], "https://doi.org/10.1109/MICRO.2002.1176262", "micro", 2002]], "Gokul B. Kandiraju": [0, ["Generating physical addresses directly for saving instruction TLB energy", ["Ismail Kadayif", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Gokul B. Kandiraju", "Guangyu Chen"], "https://doi.org/10.1109/MICRO.2002.1176249", "micro", 2002]], "Guangyu Chen": [0, ["Generating physical addresses directly for saving instruction TLB energy", ["Ismail Kadayif", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Gokul B. Kandiraju", "Guangyu Chen"], "https://doi.org/10.1109/MICRO.2002.1176249", "micro", 2002]], "Jun Yang": [0.07243982143700123, ["Energy efficient frequent value data cache design", ["Jun Yang", "Rajiv Gupta"], "https://doi.org/10.1109/MICRO.2002.1176250", "micro", 2002]], "Rajiv Gupta": [0, ["Energy efficient frequent value data cache design", ["Jun Yang", "Rajiv Gupta"], "https://doi.org/10.1109/MICRO.2002.1176250", "micro", 2002]], "Wei Zhang": [0, ["Compiler-directed instruction cache leakage optimization", ["Wei Zhang", "Jie S. Hu", "Vijay Degalahal", "Mahmut T. Kandemir", "Narayanan Vijaykrishnan", "Mary Jane Irwin"], "https://doi.org/10.1109/MICRO.2002.1176251", "micro", 2002]], "Jie S. Hu": [0, ["Compiler-directed instruction cache leakage optimization", ["Wei Zhang", "Jie S. Hu", "Vijay Degalahal", "Mahmut T. Kandemir", "Narayanan Vijaykrishnan", "Mary Jane Irwin"], "https://doi.org/10.1109/MICRO.2002.1176251", "micro", 2002]], "Vijay Degalahal": [0, ["Compiler-directed instruction cache leakage optimization", ["Wei Zhang", "Jie S. Hu", "Vijay Degalahal", "Mahmut T. Kandemir", "Narayanan Vijaykrishnan", "Mary Jane Irwin"], "https://doi.org/10.1109/MICRO.2002.1176251", "micro", 2002]], "Narayanan Vijaykrishnan": [0, ["Compiler-directed instruction cache leakage optimization", ["Wei Zhang", "Jie S. Hu", "Vijay Degalahal", "Mahmut T. Kandemir", "Narayanan Vijaykrishnan", "Mary Jane Irwin"], "https://doi.org/10.1109/MICRO.2002.1176251", "micro", 2002]], "Mary Jane Irwin": [0, ["Compiler-directed instruction cache leakage optimization", ["Wei Zhang", "Jie S. Hu", "Vijay Degalahal", "Mahmut T. Kandemir", "Narayanan Vijaykrishnan", "Mary Jane Irwin"], "https://doi.org/10.1109/MICRO.2002.1176251", "micro", 2002]], "Nam Sung Kim": [0.9872660338878632, ["Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction", ["Nam Sung Kim", "Krisztian Flautner", "David T. Blaauw", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.2002.1176252", "micro", 2002]], "Krisztian Flautner": [0, ["Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction", ["Nam Sung Kim", "Krisztian Flautner", "David T. Blaauw", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.2002.1176252", "micro", 2002]], "David T. Blaauw": [0, ["Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction", ["Nam Sung Kim", "Krisztian Flautner", "David T. Blaauw", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.2002.1176252", "micro", 2002]], "Trevor N. Mudge": [0, ["Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction", ["Nam Sung Kim", "Krisztian Flautner", "David T. Blaauw", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.2002.1176252", "micro", 2002]], "Ronald D. Barnes": [0, ["Vacuum packing: extracting hardware-detected program phases for post-link optimization", ["Ronald D. Barnes", "Erik M. Nystrom", "Matthew C. Merten", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2002.1176253", "micro", 2002]], "Erik M. Nystrom": [0, ["Vacuum packing: extracting hardware-detected program phases for post-link optimization", ["Ronald D. Barnes", "Erik M. Nystrom", "Matthew C. Merten", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2002.1176253", "micro", 2002]], "Matthew C. Merten": [0, ["Vacuum packing: extracting hardware-detected program phases for post-link optimization", ["Ronald D. Barnes", "Erik M. Nystrom", "Matthew C. Merten", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2002.1176253", "micro", 2002]], "Wen-mei W. Hwu": [0, ["Vacuum packing: extracting hardware-detected program phases for post-link optimization", ["Ronald D. Barnes", "Erik M. Nystrom", "Matthew C. Merten", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2002.1176253", "micro", 2002]], "Changqing Fu": [0, ["A faster optimal register allocator", ["Changqing Fu", "Kent D. Wilken"], "https://doi.org/10.1109/MICRO.2002.1176254", "micro", 2002]], "Kent D. Wilken": [0, ["A faster optimal register allocator", ["Changqing Fu", "Kent D. Wilken"], "https://doi.org/10.1109/MICRO.2002.1176254", "micro", 2002]], "Giuseppe Desoli": [0, ["DELI: a new run-time control point", ["Giuseppe Desoli", "Nikolay Mateev", "Evelyn Duesterwald", "Paolo Faraboschi", "Joseph A. Fisher"], "https://doi.org/10.1109/MICRO.2002.1176255", "micro", 2002]], "Nikolay Mateev": [0, ["DELI: a new run-time control point", ["Giuseppe Desoli", "Nikolay Mateev", "Evelyn Duesterwald", "Paolo Faraboschi", "Joseph A. Fisher"], "https://doi.org/10.1109/MICRO.2002.1176255", "micro", 2002]], "Evelyn Duesterwald": [0, ["DELI: a new run-time control point", ["Giuseppe Desoli", "Nikolay Mateev", "Evelyn Duesterwald", "Paolo Faraboschi", "Joseph A. Fisher"], "https://doi.org/10.1109/MICRO.2002.1176255", "micro", 2002]], "Paolo Faraboschi": [0, ["DELI: a new run-time control point", ["Giuseppe Desoli", "Nikolay Mateev", "Evelyn Duesterwald", "Paolo Faraboschi", "Joseph A. Fisher"], "https://doi.org/10.1109/MICRO.2002.1176255", "micro", 2002]], "Joseph A. Fisher": [0, ["DELI: a new run-time control point", ["Giuseppe Desoli", "Nikolay Mateev", "Evelyn Duesterwald", "Paolo Faraboschi", "Joseph A. Fisher"], "https://doi.org/10.1109/MICRO.2002.1176255", "micro", 2002]], "Manish Vachharajani": [0, ["Microarchitectural exploration with Liberty", ["Manish Vachharajani", "Neil Vachharajani", "David A. Penry", "Jason A. Blome", "David I. August"], "https://doi.org/10.1109/MICRO.2002.1176256", "micro", 2002]], "Neil Vachharajani": [0, ["Microarchitectural exploration with Liberty", ["Manish Vachharajani", "Neil Vachharajani", "David A. Penry", "Jason A. Blome", "David I. August"], "https://doi.org/10.1109/MICRO.2002.1176256", "micro", 2002]], "David A. Penry": [0, ["Microarchitectural exploration with Liberty", ["Manish Vachharajani", "Neil Vachharajani", "David A. Penry", "Jason A. Blome", "David I. August"], "https://doi.org/10.1109/MICRO.2002.1176256", "micro", 2002]], "Jason A. Blome": [0, ["Microarchitectural exploration with Liberty", ["Manish Vachharajani", "Neil Vachharajani", "David A. Penry", "Jason A. Blome", "David I. August"], "https://doi.org/10.1109/MICRO.2002.1176256", "micro", 2002]], "David I. August": [0, ["Microarchitectural exploration with Liberty", ["Manish Vachharajani", "Neil Vachharajani", "David A. Penry", "Jason A. Blome", "David I. August"], "https://doi.org/10.1109/MICRO.2002.1176256", "micro", 2002]], "Christoforos E. Kozyrakis": [0, ["Vector vs. superscalar and VLIW architectures for embedded multimedia benchmarks", ["Christoforos E. Kozyrakis", "David A. Patterson"], "https://doi.org/10.1109/MICRO.2002.1176257", "micro", 2002]], "David A. Patterson": [0, ["Vector vs. superscalar and VLIW architectures for embedded multimedia benchmarks", ["Christoforos E. Kozyrakis", "David A. Patterson"], "https://doi.org/10.1109/MICRO.2002.1176257", "micro", 2002]], "Hangsheng Wang": [8.089983748504892e-05, ["Orion: a power-performance simulator for interconnection networks", ["Hangsheng Wang", "Xinping Zhu", "Li-Shiuan Peh", "Sharad Malik"], "https://doi.org/10.1109/MICRO.2002.1176258", "micro", 2002]], "Xinping Zhu": [0, ["Orion: a power-performance simulator for interconnection networks", ["Hangsheng Wang", "Xinping Zhu", "Li-Shiuan Peh", "Sharad Malik"], "https://doi.org/10.1109/MICRO.2002.1176258", "micro", 2002]], "Li-Shiuan Peh": [0, ["Orion: a power-performance simulator for interconnection networks", ["Hangsheng Wang", "Xinping Zhu", "Li-Shiuan Peh", "Sharad Malik"], "https://doi.org/10.1109/MICRO.2002.1176258", "micro", 2002]], "Sharad Malik": [0, ["Orion: a power-performance simulator for interconnection networks", ["Hangsheng Wang", "Xinping Zhu", "Li-Shiuan Peh", "Sharad Malik"], "https://doi.org/10.1109/MICRO.2002.1176258", "micro", 2002]], "Chris J. Thompson": [0, ["Using modern graphics architectures for general-purpose computing: a framework and analysis", ["Chris J. Thompson", "Sahngyun Hahn", "Mark Oskin"], "https://doi.org/10.1109/MICRO.2002.1176259", "micro", 2002]], "Sahngyun Hahn": [0, ["Using modern graphics architectures for general-purpose computing: a framework and analysis", ["Chris J. Thompson", "Sahngyun Hahn", "Mark Oskin"], "https://doi.org/10.1109/MICRO.2002.1176259", "micro", 2002]], "Mark Oskin": [0, ["Using modern graphics architectures for general-purpose computing: a framework and analysis", ["Chris J. Thompson", "Sahngyun Hahn", "Mark Oskin"], "https://doi.org/10.1109/MICRO.2002.1176259", "micro", 2002]], "Steve Dropsho": [0, ["Managing static leakage energy in microprocessor functional units", ["Steve Dropsho", "Volkan Kursun", "David H. Albonesi", "Sandhya Dwarkadas", "Eby G. Friedman"], "https://doi.org/10.1109/MICRO.2002.1176260", "micro", 2002], ["Dynamic frequency and voltage control for a multiple clock domain microarchitecture", ["Greg Semeraro", "David H. Albonesi", "Steve Dropsho", "Grigorios Magklis", "Sandhya Dwarkadas", "Michael L. Scott"], "https://doi.org/10.1109/MICRO.2002.1176263", "micro", 2002]], "Volkan Kursun": [0, ["Managing static leakage energy in microprocessor functional units", ["Steve Dropsho", "Volkan Kursun", "David H. Albonesi", "Sandhya Dwarkadas", "Eby G. Friedman"], "https://doi.org/10.1109/MICRO.2002.1176260", "micro", 2002]], "David H. Albonesi": [0, ["Managing static leakage energy in microprocessor functional units", ["Steve Dropsho", "Volkan Kursun", "David H. Albonesi", "Sandhya Dwarkadas", "Eby G. Friedman"], "https://doi.org/10.1109/MICRO.2002.1176260", "micro", 2002], ["Dynamic frequency and voltage control for a multiple clock domain microarchitecture", ["Greg Semeraro", "David H. Albonesi", "Steve Dropsho", "Grigorios Magklis", "Sandhya Dwarkadas", "Michael L. Scott"], "https://doi.org/10.1109/MICRO.2002.1176263", "micro", 2002]], "Sandhya Dwarkadas": [0, ["Managing static leakage energy in microprocessor functional units", ["Steve Dropsho", "Volkan Kursun", "David H. Albonesi", "Sandhya Dwarkadas", "Eby G. Friedman"], "https://doi.org/10.1109/MICRO.2002.1176260", "micro", 2002], ["Dynamic frequency and voltage control for a multiple clock domain microarchitecture", ["Greg Semeraro", "David H. Albonesi", "Steve Dropsho", "Grigorios Magklis", "Sandhya Dwarkadas", "Michael L. Scott"], "https://doi.org/10.1109/MICRO.2002.1176263", "micro", 2002]], "Eby G. Friedman": [0, ["Managing static leakage energy in microprocessor functional units", ["Steve Dropsho", "Volkan Kursun", "David H. Albonesi", "Sandhya Dwarkadas", "Eby G. Friedman"], "https://doi.org/10.1109/MICRO.2002.1176260", "micro", 2002]], "Viji Srinivasan": [0, ["Optimizing pipelines for power and performance", ["Viji Srinivasan", "David M. Brooks", "Michael Gschwind", "Pradip Bose", "Victor V. Zyuban", "Philip N. Strenski", "Philip G. Emma"], "https://doi.org/10.1109/MICRO.2002.1176261", "micro", 2002]], "David M. Brooks": [0, ["Optimizing pipelines for power and performance", ["Viji Srinivasan", "David M. Brooks", "Michael Gschwind", "Pradip Bose", "Victor V. Zyuban", "Philip N. Strenski", "Philip G. Emma"], "https://doi.org/10.1109/MICRO.2002.1176261", "micro", 2002]], "Michael Gschwind": [0, ["Optimizing pipelines for power and performance", ["Viji Srinivasan", "David M. Brooks", "Michael Gschwind", "Pradip Bose", "Victor V. Zyuban", "Philip N. Strenski", "Philip G. Emma"], "https://doi.org/10.1109/MICRO.2002.1176261", "micro", 2002]], "Pradip Bose": [0, ["Optimizing pipelines for power and performance", ["Viji Srinivasan", "David M. Brooks", "Michael Gschwind", "Pradip Bose", "Victor V. Zyuban", "Philip N. Strenski", "Philip G. Emma"], "https://doi.org/10.1109/MICRO.2002.1176261", "micro", 2002]], "Victor V. Zyuban": [0, ["Optimizing pipelines for power and performance", ["Viji Srinivasan", "David M. Brooks", "Michael Gschwind", "Pradip Bose", "Victor V. Zyuban", "Philip N. Strenski", "Philip G. Emma"], "https://doi.org/10.1109/MICRO.2002.1176261", "micro", 2002]], "Philip N. Strenski": [0, ["Optimizing pipelines for power and performance", ["Viji Srinivasan", "David M. Brooks", "Michael Gschwind", "Pradip Bose", "Victor V. Zyuban", "Philip N. Strenski", "Philip G. Emma"], "https://doi.org/10.1109/MICRO.2002.1176261", "micro", 2002]], "Philip G. Emma": [0, ["Optimizing pipelines for power and performance", ["Viji Srinivasan", "David M. Brooks", "Michael Gschwind", "Pradip Bose", "Victor V. Zyuban", "Philip N. Strenski", "Philip G. Emma"], "https://doi.org/10.1109/MICRO.2002.1176261", "micro", 2002]], "K. Basu": [0, ["Power protocol: reducing power dissipation on off-chip data buses", ["K. Basu", "Alok N. Choudhary", "Jayaprakash Pisharath", "Mahmut T. Kandemir"], "https://doi.org/10.1109/MICRO.2002.1176262", "micro", 2002]], "Alok N. Choudhary": [0, ["Power protocol: reducing power dissipation on off-chip data buses", ["K. Basu", "Alok N. Choudhary", "Jayaprakash Pisharath", "Mahmut T. Kandemir"], "https://doi.org/10.1109/MICRO.2002.1176262", "micro", 2002]], "Jayaprakash Pisharath": [0, ["Power protocol: reducing power dissipation on off-chip data buses", ["K. Basu", "Alok N. Choudhary", "Jayaprakash Pisharath", "Mahmut T. Kandemir"], "https://doi.org/10.1109/MICRO.2002.1176262", "micro", 2002]], "Greg Semeraro": [0, ["Dynamic frequency and voltage control for a multiple clock domain microarchitecture", ["Greg Semeraro", "David H. Albonesi", "Steve Dropsho", "Grigorios Magklis", "Sandhya Dwarkadas", "Michael L. Scott"], "https://doi.org/10.1109/MICRO.2002.1176263", "micro", 2002]], "Grigorios Magklis": [0, ["Dynamic frequency and voltage control for a multiple clock domain microarchitecture", ["Greg Semeraro", "David H. Albonesi", "Steve Dropsho", "Grigorios Magklis", "Sandhya Dwarkadas", "Michael L. Scott"], "https://doi.org/10.1109/MICRO.2002.1176263", "micro", 2002]], "Michael L. Scott": [0, ["Dynamic frequency and voltage control for a multiple clock domain microarchitecture", ["Greg Semeraro", "David H. Albonesi", "Steve Dropsho", "Grigorios Magklis", "Sandhya Dwarkadas", "Michael L. Scott"], "https://doi.org/10.1109/MICRO.2002.1176263", "micro", 2002]], "Alex Ramirez": [0, ["Fetching instruction streams", ["Alex Ramirez", "Oliverio J. Santana", "Josep-Lluis Larriba-Pey", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2002.1176264", "micro", 2002]], "Oliverio J. Santana": [0, ["Fetching instruction streams", ["Alex Ramirez", "Oliverio J. Santana", "Josep-Lluis Larriba-Pey", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2002.1176264", "micro", 2002]], "Josep-Lluis Larriba-Pey": [0, ["Fetching instruction streams", ["Alex Ramirez", "Oliverio J. Santana", "Josep-Lluis Larriba-Pey", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2002.1176264", "micro", 2002]], "Andre Seznec": [0, ["Register write specialization register read specialization: a path to complexity-effective wide-issue superscalar processors", ["Andre Seznec", "Eric Toullec", "Olivier Rochecouste"], "https://doi.org/10.1109/MICRO.2002.1176265", "micro", 2002]], "Eric Toullec": [0, ["Register write specialization register read specialization: a path to complexity-effective wide-issue superscalar processors", ["Andre Seznec", "Eric Toullec", "Olivier Rochecouste"], "https://doi.org/10.1109/MICRO.2002.1176265", "micro", 2002]], "Olivier Rochecouste": [0, ["Register write specialization register read specialization: a path to complexity-effective wide-issue superscalar processors", ["Andre Seznec", "Eric Toullec", "Olivier Rochecouste"], "https://doi.org/10.1109/MICRO.2002.1176265", "micro", 2002]], "Gabriel H. Loh": [0, ["Exploiting data-width locality to increase superscalar execution bandwidth", ["Gabriel H. Loh"], "https://doi.org/10.1109/MICRO.2002.1176266", "micro", 2002]], "Dirk Grunwald": [0, ["Microarchitectural denial of service: insuring microarchitectural fairness", ["Dirk Grunwald", "Soraya Ghiasi"], "https://doi.org/10.1109/MICRO.2002.1176268", "micro", 2002]], "Soraya Ghiasi": [0, ["Microarchitectural denial of service: insuring microarchitectural fairness", ["Dirk Grunwald", "Soraya Ghiasi"], "https://doi.org/10.1109/MICRO.2002.1176268", "micro", 2002]], "Rakesh Kumar": [0, ["Compiling for instruction cache performance on a multithreaded architecture", ["Rakesh Kumar", "Dean M. Tullsen"], "https://doi.org/10.1109/MICRO.2002.1176269", "micro", 2002]]}