// Seed: 1118697590
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_9 = 1;
  always @* id_7 = 1;
  assign id_2 = !(1);
  always @(posedge 1) #1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always repeat (1) id_3 = 1;
  not (id_1, id_3);
  module_0(
      id_3, id_3, id_2, id_1, id_3, id_1, id_3, id_3, id_3, id_3, id_3, id_1
  );
endmodule
