Analysis & Synthesis report for TGCo_Test
Wed Dec 05 23:52:59 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Logic Cells Representing Combinational Loops
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|BUSMUX:inst1
 14. Parameter Settings for User Entity Instance: TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|BUSMUX:inst1
 15. Parameter Settings for User Entity Instance: TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|BUSMUX:inst1
 16. Parameter Settings for User Entity Instance: TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|BUSMUX:inst1
 17. Parameter Settings for User Entity Instance: TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|BUSMUX:inst1
 18. Parameter Settings for User Entity Instance: TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|BUSMUX:inst1
 19. Parameter Settings for User Entity Instance: TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|BUSMUX:inst1
 20. Parameter Settings for User Entity Instance: TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|BUSMUX:inst1
 21. Parameter Settings for User Entity Instance: TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|BUSMUX:inst1
 22. Parameter Settings for User Entity Instance: TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|BUSMUX:inst1
 23. Parameter Settings for User Entity Instance: TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|BUSMUX:inst1
 24. Parameter Settings for User Entity Instance: TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|BUSMUX:inst1
 25. Parameter Settings for User Entity Instance: TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|BUSMUX:inst1
 26. Parameter Settings for User Entity Instance: TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|BUSMUX:inst1
 27. Parameter Settings for User Entity Instance: TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|BUSMUX:inst1
 28. Parameter Settings for User Entity Instance: TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|BUSMUX:inst1
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 05 23:52:58 2018           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; TGCo_Test                                       ;
; Top-level Entity Name              ; TGCo_Test                                       ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 326                                             ;
;     Total combinational functions  ; 310                                             ;
;     Dedicated logic registers      ; 127                                             ;
; Total registers                    ; 127                                             ;
; Total pins                         ; 54                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; TGCo_Test          ; TGCo_Test          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                                       ; Library ;
+----------------------------------+-----------------+------------------------------------------+------------------------------------------------------------------------------------+---------+
; TGCo_Test.bdf                    ; yes             ; User Block Diagram/Schematic File        ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/TGCo_Test.bdf                    ;         ;
; Priority_Encoder_TLCF.v          ; yes             ; User Verilog HDL File                    ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/Priority_Encoder_TLCF.v          ;         ;
; Priority_Encoder_4bRL.v          ; yes             ; User Verilog HDL File                    ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/Priority_Encoder_4bRL.v          ;         ;
; Select_Line_4bRL.v               ; yes             ; User Verilog HDL File                    ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/Select_Line_4bRL.v               ;         ;
; Decoder_TLCF.v                   ; yes             ; User Verilog HDL File                    ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/Decoder_TLCF.v                   ;         ;
; decoder_4bRL.v                   ; yes             ; User Verilog HDL File                    ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/decoder_4bRL.v                   ;         ;
; Priority_Encoder_TGCo.v          ; yes             ; User Verilog HDL File                    ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/Priority_Encoder_TGCo.v          ;         ;
; Decoder_TGCo.v                   ; yes             ; User Verilog HDL File                    ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/Decoder_TGCo.v                   ;         ;
; tgco.bdf                         ; yes             ; Auto-Found Block Diagram/Schematic File  ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgco.bdf                         ;         ;
; irl_machine.bdf                  ; yes             ; Auto-Found Block Diagram/Schematic File  ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/irl_machine.bdf                  ;         ;
; output_logic_irl.v               ; yes             ; Auto-Found Verilog HDL File              ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/output_logic_irl.v               ;         ;
; input_logic_irl.v                ; yes             ; Auto-Found Verilog HDL File              ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/input_logic_irl.v                ;         ;
; lr_machine.bdf                   ; yes             ; Auto-Found Block Diagram/Schematic File  ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/lr_machine.bdf                   ;         ;
; logic_lr.v                       ; yes             ; Auto-Found Verilog HDL File              ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/logic_lr.v                       ;         ;
; msm.v                            ; yes             ; Auto-Found Verilog HDL File              ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v                            ;         ;
; clock_generator.bdf              ; yes             ; Auto-Found Block Diagram/Schematic File  ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/clock_generator.bdf              ;         ;
; clock_divider_1024.bdf           ; yes             ; Auto-Found Block Diagram/Schematic File  ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/clock_divider_1024.bdf           ;         ;
; switch_debouncer.bdf             ; yes             ; Auto-Found Block Diagram/Schematic File  ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/switch_debouncer.bdf             ;         ;
; switch_combiner_tgco.v           ; yes             ; Auto-Found Verilog HDL File              ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/switch_combiner_tgco.v           ;         ;
; tgc_machine.bdf                  ; yes             ; Auto-Found Block Diagram/Schematic File  ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tgc_machine.bdf                  ;         ;
; output_logic_tgc.v               ; yes             ; Auto-Found Verilog HDL File              ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/output_logic_tgc.v               ;         ;
; input_logic_tgc.v                ; yes             ; Auto-Found Verilog HDL File              ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/input_logic_tgc.v                ;         ;
; acl_machine_mk2.bdf              ; yes             ; Auto-Found Block Diagram/Schematic File  ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/acl_machine_mk2.bdf              ;         ;
; acl_machine.bdf                  ; yes             ; Auto-Found Block Diagram/Schematic File  ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/acl_machine.bdf                  ;         ;
; output_logic_acl_mk2.v           ; yes             ; Auto-Found Verilog HDL File              ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/output_logic_acl_mk2.v           ;         ;
; input_logic_acl_mk2.v            ; yes             ; Auto-Found Verilog HDL File              ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/input_logic_acl_mk2.v            ;         ;
; mod5_counter_acl.bdf             ; yes             ; Auto-Found Block Diagram/Schematic File  ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/mod5_counter_acl.bdf             ;         ;
; output_logic_mod5_counter_acl.v  ; yes             ; Auto-Found Verilog HDL File              ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/output_logic_mod5_counter_acl.v  ;         ;
; input_logic_mod5_counter_acl.v   ; yes             ; Auto-Found Verilog HDL File              ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/input_logic_mod5_counter_acl.v   ;         ;
; lane_has_1_car_acl_machine_mk2.v ; yes             ; Auto-Found Verilog HDL File              ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/lane_has_1_car_acl_machine_mk2.v ;         ;
; tlcf.bdf                         ; yes             ; Auto-Found Block Diagram/Schematic File  ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tlcf.bdf                         ;         ;
; tlc_mk3.bdf                      ; yes             ; Auto-Found Block Diagram/Schematic File  ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/tlc_mk3.bdf                      ;         ;
; output_logic_tlc_mk3.v           ; yes             ; Auto-Found Verilog HDL File              ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/output_logic_tlc_mk3.v           ;         ;
; capacity_check_tlc_mk3.v         ; yes             ; Auto-Found Verilog HDL File              ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/capacity_check_tlc_mk3.v         ;         ;
; input_logic_tlc_mk3.v            ; yes             ; Auto-Found Verilog HDL File              ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/input_logic_tlc_mk3.v            ;         ;
; counter_control_maker_tlcf.v     ; yes             ; Auto-Found Verilog HDL File              ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/counter_control_maker_tlcf.v     ;         ;
; 4_4bit_register_file.bdf         ; yes             ; Auto-Found Block Diagram/Schematic File  ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/4_4bit_register_file.bdf         ;         ;
; mux_4to1.v                       ; yes             ; Auto-Found Verilog HDL File              ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/mux_4to1.v                       ;         ;
; 4bit_register.bdf                ; yes             ; Auto-Found Block Diagram/Schematic File  ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/4bit_register.bdf                ;         ;
; 1bit_register.bdf                ; yes             ; Auto-Found Block Diagram/Schematic File  ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/1bit_register.bdf                ;         ;
; busmux.tdf                       ; yes             ; Megafunction                             ; c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/busmux.tdf                ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                             ; c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                             ; c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.tdf               ;         ;
; aglobal180.inc                   ; yes             ; Megafunction                             ; c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/aglobal180.inc            ;         ;
; muxlut.inc                       ; yes             ; Megafunction                             ; c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/muxlut.inc                ;         ;
; bypassff.inc                     ; yes             ; Megafunction                             ; c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/bypassff.inc              ;         ;
; altshift.inc                     ; yes             ; Megafunction                             ; c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/altshift.inc              ;         ;
; db/mux_7rc.tdf                   ; yes             ; Auto-Generated Megafunction              ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/db/mux_7rc.tdf                   ;         ;
; seven_seg_decoder.v              ; yes             ; Auto-Found Verilog HDL File              ; U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/seven_seg_decoder.v              ;         ;
+----------------------------------+-----------------+------------------------------------------+------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                     ;
+---------------------------------------------+-----------------------------------+
; Resource                                    ; Usage                             ;
+---------------------------------------------+-----------------------------------+
; Estimated Total logic elements              ; 326                               ;
;                                             ;                                   ;
; Total combinational functions               ; 310                               ;
; Logic element usage by number of LUT inputs ;                                   ;
;     -- 4 input functions                    ; 160                               ;
;     -- 3 input functions                    ; 93                                ;
;     -- <=2 input functions                  ; 57                                ;
;                                             ;                                   ;
; Logic elements by mode                      ;                                   ;
;     -- normal mode                          ; 310                               ;
;     -- arithmetic mode                      ; 0                                 ;
;                                             ;                                   ;
; Total registers                             ; 127                               ;
;     -- Dedicated logic registers            ; 127                               ;
;     -- I/O registers                        ; 0                                 ;
;                                             ;                                   ;
; I/O pins                                    ; 54                                ;
;                                             ;                                   ;
; Embedded Multiplier 9-bit elements          ; 0                                 ;
;                                             ;                                   ;
; Maximum fan-out node                        ; TGCo:inst|TGC_Machine:inst6|inst3 ;
; Maximum fan-out                             ; 23                                ;
; Total fan-out                               ; 1412                              ;
; Average fan-out                             ; 2.59                              ;
+---------------------------------------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                    ; Entity Name                    ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
; |TGCo_Test                                         ; 310 (0)             ; 127 (0)                   ; 0           ; 0            ; 0       ; 0         ; 54   ; 0            ; |TGCo_Test                                                                                                             ; TGCo_Test                      ; work         ;
;    |TGCo:inst|                                     ; 275 (0)             ; 127 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst                                                                                                   ; TGCo                           ; work         ;
;       |4_4bit_Register_File:inst5|                 ; 15 (0)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|4_4bit_Register_File:inst5                                                                        ; 4_4bit_Register_File           ; work         ;
;          |4bit_Register:Register0|                 ; 0 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0                                                ; 4bit_Register                  ; work         ;
;             |1bit_Register:inst1|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1                            ; 1bit_Register                  ; work         ;
;             |1bit_Register:inst2|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2                            ; 1bit_Register                  ; work         ;
;             |1bit_Register:inst3|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3                            ; 1bit_Register                  ; work         ;
;             |1bit_Register:inst|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst                             ; 1bit_Register                  ; work         ;
;          |4bit_Register:Register1|                 ; 0 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1                                                ; 4bit_Register                  ; work         ;
;             |1bit_Register:inst1|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1                            ; 1bit_Register                  ; work         ;
;             |1bit_Register:inst2|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2                            ; 1bit_Register                  ; work         ;
;             |1bit_Register:inst3|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3                            ; 1bit_Register                  ; work         ;
;             |1bit_Register:inst|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst                             ; 1bit_Register                  ; work         ;
;          |4bit_Register:Register2|                 ; 0 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2                                                ; 4bit_Register                  ; work         ;
;             |1bit_Register:inst1|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1                            ; 1bit_Register                  ; work         ;
;             |1bit_Register:inst2|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2                            ; 1bit_Register                  ; work         ;
;             |1bit_Register:inst3|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3                            ; 1bit_Register                  ; work         ;
;             |1bit_Register:inst|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst                             ; 1bit_Register                  ; work         ;
;          |4bit_Register:Register3|                 ; 0 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3                                                ; 4bit_Register                  ; work         ;
;             |1bit_Register:inst1|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1                            ; 1bit_Register                  ; work         ;
;             |1bit_Register:inst2|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2                            ; 1bit_Register                  ; work         ;
;             |1bit_Register:inst3|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3                            ; 1bit_Register                  ; work         ;
;             |1bit_Register:inst|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst                             ; 1bit_Register                  ; work         ;
;          |Decoder_4bRL:inst|                       ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|4_4bit_Register_File:inst5|Decoder_4bRL:inst                                                      ; Decoder_4bRL                   ; work         ;
;          |Mux_4to1:inst1|                          ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|4_4bit_Register_File:inst5|Mux_4to1:inst1                                                         ; Mux_4to1                       ; work         ;
;          |Select_Line_4bRL:inst5|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|4_4bit_Register_File:inst5|Select_Line_4bRL:inst5                                                 ; Select_Line_4bRL               ; work         ;
;       |ACL_Machine_Mk2:inst16|                     ; 34 (0)              ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|ACL_Machine_Mk2:inst16                                                                            ; ACL_Machine_Mk2                ; work         ;
;          |ACL_Machine:inst1|                       ; 30 (0)              ; 5 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1                                                          ; ACL_Machine                    ; work         ;
;             |Input_Logic_ACL_Mk2:inst|             ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst                                 ; Input_Logic_ACL_Mk2            ; work         ;
;             |Mod5_Counter_ACL:inst1|               ; 3 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1                                   ; Mod5_Counter_ACL               ; work         ;
;                |Input_Logic_Mod5_Counter_ACL:inst| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|Input_Logic_Mod5_Counter_ACL:inst ; Input_Logic_Mod5_Counter_ACL   ; work         ;
;             |Output_Logic_ACL_Mk2:ints9|           ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Output_Logic_ACL_Mk2:ints9                               ; Output_Logic_ACL_Mk2           ; work         ;
;          |Lane_Has_1_Car_ACL_Machine_Mk2:inst|     ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|ACL_Machine_Mk2:inst16|Lane_Has_1_Car_ACL_Machine_Mk2:inst                                        ; Lane_Has_1_Car_ACL_Machine_Mk2 ; work         ;
;       |Decoder_TGCo:inst24|                        ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|Decoder_TGCo:inst24                                                                               ; Decoder_TGCo                   ; work         ;
;       |IRL_Machine:inst3|                          ; 5 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|IRL_Machine:inst3                                                                                 ; IRL_Machine                    ; work         ;
;          |Input_Logic_IRL:inst|                    ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|IRL_Machine:inst3|Input_Logic_IRL:inst                                                            ; Input_Logic_IRL                ; work         ;
;       |MSM:inst|                                   ; 46 (46)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|MSM:inst                                                                                          ; MSM                            ; work         ;
;       |TGC_Machine:inst6|                          ; 2 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|TGC_Machine:inst6                                                                                 ; TGC_Machine                    ; work         ;
;          |Input_Logic_TGC:inst|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|TGC_Machine:inst6|Input_Logic_TGC:inst                                                            ; Input_Logic_TGC                ; work         ;
;       |TLCF:inst22|                                ; 70 (0)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|TLCF:inst22                                                                                       ; TLCF                           ; work         ;
;          |Decoder_TLCF:inst14|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|TLCF:inst22|Decoder_TLCF:inst14                                                                   ; Decoder_TLCF                   ; work         ;
;          |Decoder_TLCF:inst15|                     ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|TLCF:inst22|Decoder_TLCF:inst15                                                                   ; Decoder_TLCF                   ; work         ;
;          |TLC_Mk3:inst29|                          ; 15 (1)              ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|TLCF:inst22|TLC_Mk3:inst29                                                                        ; TLC_Mk3                        ; work         ;
;             |Capacity_Check_TLC_Mk3:inst2|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|Capacity_Check_TLC_Mk3:inst2                                           ; Capacity_Check_TLC_Mk3         ; work         ;
;             |Input_Logic_TLC_Mk3:inst1|            ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|Input_Logic_TLC_Mk3:inst1                                              ; Input_Logic_TLC_Mk3            ; work         ;
;          |TLC_Mk3:inst30|                          ; 15 (1)              ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|TLCF:inst22|TLC_Mk3:inst30                                                                        ; TLC_Mk3                        ; work         ;
;             |Capacity_Check_TLC_Mk3:inst2|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|Capacity_Check_TLC_Mk3:inst2                                           ; Capacity_Check_TLC_Mk3         ; work         ;
;             |Input_Logic_TLC_Mk3:inst1|            ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|Input_Logic_TLC_Mk3:inst1                                              ; Input_Logic_TLC_Mk3            ; work         ;
;          |TLC_Mk3:inst31|                          ; 14 (1)              ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|TLCF:inst22|TLC_Mk3:inst31                                                                        ; TLC_Mk3                        ; work         ;
;             |Capacity_Check_TLC_Mk3:inst2|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|Capacity_Check_TLC_Mk3:inst2                                           ; Capacity_Check_TLC_Mk3         ; work         ;
;             |Input_Logic_TLC_Mk3:inst1|            ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|Input_Logic_TLC_Mk3:inst1                                              ; Input_Logic_TLC_Mk3            ; work         ;
;          |TLC_Mk3:inst9|                           ; 19 (1)              ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|TLCF:inst22|TLC_Mk3:inst9                                                                         ; TLC_Mk3                        ; work         ;
;             |Capacity_Check_TLC_Mk3:inst2|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|Capacity_Check_TLC_Mk3:inst2                                            ; Capacity_Check_TLC_Mk3         ; work         ;
;             |Input_Logic_TLC_Mk3:inst1|            ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1                                               ; Input_Logic_TLC_Mk3            ; work         ;
;       |clock_generator:inst9|                      ; 26 (6)              ; 23 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|clock_generator:inst9                                                                             ; clock_generator                ; work         ;
;          |clock_divider_1024:inst8|                ; 12 (12)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8                                                    ; clock_divider_1024             ; work         ;
;          |clock_divider_1024:inst|                 ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|clock_generator:inst9|clock_divider_1024:inst                                                     ; clock_divider_1024             ; work         ;
;       |switch_debouncer:inst10|                    ; 19 (0)              ; 14 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|switch_debouncer:inst10                                                                           ; switch_debouncer               ; work         ;
;          |clock_divider_1024:inst1|                ; 12 (12)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1                                                  ; clock_divider_1024             ; work         ;
;          |clock_divider_1024:inst|                 ; 7 (7)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst                                                   ; clock_divider_1024             ; work         ;
;       |switch_debouncer:inst11|                    ; 14 (0)              ; 12 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|switch_debouncer:inst11                                                                           ; switch_debouncer               ; work         ;
;          |clock_divider_1024:inst1|                ; 13 (13)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1                                                  ; clock_divider_1024             ; work         ;
;          |clock_divider_1024:inst|                 ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst                                                   ; clock_divider_1024             ; work         ;
;       |switch_debouncer:inst13|                    ; 14 (1)              ; 12 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|switch_debouncer:inst13                                                                           ; switch_debouncer               ; work         ;
;          |clock_divider_1024:inst1|                ; 12 (12)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1                                                  ; clock_divider_1024             ; work         ;
;          |clock_divider_1024:inst|                 ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst                                                   ; clock_divider_1024             ; work         ;
;       |switch_debouncer:inst7|                     ; 13 (0)              ; 12 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|switch_debouncer:inst7                                                                            ; switch_debouncer               ; work         ;
;          |clock_divider_1024:inst1|                ; 12 (12)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1                                                   ; clock_divider_1024             ; work         ;
;          |clock_divider_1024:inst|                 ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst                                                    ; clock_divider_1024             ; work         ;
;       |switch_debouncer:inst8|                     ; 14 (0)              ; 12 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|switch_debouncer:inst8                                                                            ; switch_debouncer               ; work         ;
;          |clock_divider_1024:inst1|                ; 13 (13)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1                                                   ; clock_divider_1024             ; work         ;
;          |clock_divider_1024:inst|                 ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst                                                    ; clock_divider_1024             ; work         ;
;    |seven_seg_decoder:inst2|                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|seven_seg_decoder:inst2                                                                                     ; seven_seg_decoder              ; work         ;
;    |seven_seg_decoder:inst3|                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|seven_seg_decoder:inst3                                                                                     ; seven_seg_decoder              ; work         ;
;    |seven_seg_decoder:inst4|                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|seven_seg_decoder:inst4                                                                                     ; seven_seg_decoder              ; work         ;
;    |seven_seg_decoder:inst5|                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|seven_seg_decoder:inst5                                                                                     ; seven_seg_decoder              ; work         ;
;    |seven_seg_decoder:inst8|                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TGCo_Test|seven_seg_decoder:inst8                                                                                     ; seven_seg_decoder              ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                              ; Latch Enable Signal                                                                     ; Free of Timing Hazards ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------------+
; TGCo:inst|MSM:inst|RF_Select[2]                                                         ; TGCo:inst|MSM:inst|Mux16                                                                ; yes                    ;
; TGCo:inst|MSM:inst|RF_Select[3]                                                         ; TGCo:inst|MSM:inst|Mux16                                                                ; yes                    ;
; TGCo:inst|MSM:inst|RF_Select[1]                                                         ; TGCo:inst|MSM:inst|Mux16                                                                ; yes                    ;
; TGCo:inst|MSM:inst|RF_Select[0]                                                         ; TGCo:inst|MSM:inst|Mux16                                                                ; yes                    ;
; TGCo:inst|MSM:inst|IRL_Clock                                                            ; TGCo:inst|MSM:inst|Mux16                                                                ; yes                    ;
; TGCo:inst|MSM:inst|ACL_Clock                                                            ; TGCo:inst|MSM:inst|Mux16                                                                ; yes                    ;
; TGCo:inst|MSM:inst|TLCF_Enable                                                          ; TGCo:inst|MSM:inst|Mux16                                                                ; yes                    ;
; TGCo:inst|MSM:inst|TLCF_Select[3]                                                       ; TGCo:inst|MSM:inst|Mux16                                                                ; yes                    ;
; TGCo:inst|MSM:inst|TLCF_Select[1]                                                       ; TGCo:inst|MSM:inst|Mux16                                                                ; yes                    ;
; TGCo:inst|MSM:inst|TLCF_Select[2]                                                       ; TGCo:inst|MSM:inst|Mux16                                                                ; yes                    ;
; TGCo:inst|MSM:inst|TLCF_Select[0]                                                       ; TGCo:inst|MSM:inst|Mux16                                                                ; yes                    ;
; TGCo:inst|MSM:inst|TLCF_Control                                                         ; TGCo:inst|MSM:inst|Mux16                                                                ; yes                    ;
; TGCo:inst|MSM:inst|TLCF_Clock                                                           ; TGCo:inst|MSM:inst|Mux16                                                                ; yes                    ;
; TGCo:inst|MSM:inst|RF_In[0]                                                             ; TGCo:inst|MSM:inst|Mux16                                                                ; yes                    ;
; TGCo:inst|MSM:inst|RF_Clock                                                             ; TGCo:inst|MSM:inst|Mux16                                                                ; yes                    ;
; TGCo:inst|MSM:inst|RF_Enable                                                            ; TGCo:inst|MSM:inst|Mux16                                                                ; yes                    ;
; TGCo:inst|MSM:inst|RF_In[1]                                                             ; TGCo:inst|MSM:inst|Mux16                                                                ; yes                    ;
; TGCo:inst|MSM:inst|RF_In[2]                                                             ; TGCo:inst|MSM:inst|Mux16                                                                ; yes                    ;
; TGCo:inst|MSM:inst|RF_In[3]                                                             ; TGCo:inst|MSM:inst|Mux16                                                                ; yes                    ;
; TGCo:inst|MSM:inst|IRL_Capacity[0]                                                      ; TGCo:inst|MSM:inst|Mux16                                                                ; yes                    ;
; TGCo:inst|MSM:inst|IRL_Capacity[1]                                                      ; TGCo:inst|MSM:inst|Mux16                                                                ; yes                    ;
; TGCo:inst|MSM:inst|IRL_Capacity[2]                                                      ; TGCo:inst|MSM:inst|Mux16                                                                ; yes                    ;
; TGCo:inst|MSM:inst|IRL_Capacity[3]                                                      ; TGCo:inst|MSM:inst|Mux16                                                                ; yes                    ;
; TGCo:inst|MSM:inst|IRL_Select                                                           ; TGCo:inst|MSM:inst|Mux16                                                                ; yes                    ;
; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; yes                    ;
; Number of user-specified and inferred latches = 25                                      ;                                                                                         ;                        ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                ;
+---------------------------------------------------------+---+
; Logic Cell Name                                         ;   ;
+---------------------------------------------------------+---+
; TGCo:inst|IRL_Machine:inst3|Input_Logic_IRL:inst|X[2]~0 ;   ;
; Number of logic cells representing combinational loops  ; 1 ;
+---------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                            ;
+-----------------------------------------------------------------+-----------------------------------------------------------------------------+
; Register name                                                   ; Reason for Removal                                                          ;
+-----------------------------------------------------------------+-----------------------------------------------------------------------------+
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst1   ; Merged with TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1 ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst1 ; Merged with TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1 ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst1  ; Merged with TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1 ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst1  ; Merged with TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1 ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst1 ; Merged with TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1 ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst2  ; Merged with TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2 ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst2 ; Merged with TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2 ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst2  ; Merged with TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2 ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst2 ; Merged with TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2 ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst2   ; Merged with TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2 ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst3 ; Merged with TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3   ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst3 ; Merged with TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3   ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst3 ; Merged with TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3   ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst3  ; Merged with TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3   ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst3  ; Merged with TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3   ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst4 ; Merged with TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4   ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst4 ; Merged with TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4   ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst4 ; Merged with TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4   ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst4  ; Merged with TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4   ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst4  ; Merged with TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4   ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst5 ; Merged with TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5   ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst5 ; Merged with TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5   ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst5 ; Merged with TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5   ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst5  ; Merged with TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5   ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst5  ; Merged with TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5   ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst6 ; Merged with TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6   ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst6 ; Merged with TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6   ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst6 ; Merged with TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6   ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst6  ; Merged with TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6   ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst6  ; Merged with TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6   ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst7 ; Merged with TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7   ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst7 ; Merged with TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7   ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst7 ; Merged with TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7   ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst7  ; Merged with TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7   ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst7  ; Merged with TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7   ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst8 ; Merged with TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8   ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst8 ; Merged with TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8   ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst8 ; Merged with TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8   ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst8  ; Merged with TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8   ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst8  ; Merged with TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8   ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst9 ; Merged with TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9   ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst9 ; Merged with TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9   ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst9 ; Merged with TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9   ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst9  ; Merged with TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9   ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst9  ; Merged with TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9   ;
; Total Number of Removed Registers = 45                          ;                                                                             ;
+-----------------------------------------------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 127   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 3     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 35    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TGCo_Test|TGCo:inst|4_4bit_Register_File:inst5|Mux_4to1:inst1|Mux3            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |TGCo_Test|TGCo:inst|MSM:inst|Mux15                                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |TGCo_Test|TGCo:inst|MSM:inst|Mux19                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |TGCo_Test|TGCo:inst|MSM:inst|Mux5                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TGCo_Test|TGCo:inst|TLCF:inst22|Priority_Encoder_TLCF:inst11|Z[0]             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |TGCo_Test|TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|Input_Logic_TLC_Mk3:inst1|X[0] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |TGCo_Test|TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|Input_Logic_TLC_Mk3:inst1|X[0] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |TGCo_Test|TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|Input_Logic_TLC_Mk3:inst1|X[0] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |TGCo_Test|TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|BUSMUX:inst1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Untyped                                                                                                           ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|BUSMUX:inst1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Untyped                                                                                                           ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|BUSMUX:inst1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Untyped                                                                                                           ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|BUSMUX:inst1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Untyped                                                                                                          ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|BUSMUX:inst1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Untyped                                                                                                           ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|BUSMUX:inst1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Untyped                                                                                                           ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|BUSMUX:inst1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Untyped                                                                                                           ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|BUSMUX:inst1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Untyped                                                                                                          ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|BUSMUX:inst1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Untyped                                                                                                           ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|BUSMUX:inst1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Untyped                                                                                                           ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|BUSMUX:inst1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Untyped                                                                                                           ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|BUSMUX:inst1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Untyped                                                                                                          ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|BUSMUX:inst1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Untyped                                                                                                           ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|BUSMUX:inst1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Untyped                                                                                                           ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|BUSMUX:inst1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Untyped                                                                                                           ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|BUSMUX:inst1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Untyped                                                                                                          ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 54                          ;
; cycloneiii_ff         ; 127                         ;
;     CLR               ; 3                           ;
;     ENA               ; 35                          ;
;     plain             ; 89                          ;
; cycloneiii_lcell_comb ; 318                         ;
;     normal            ; 318                         ;
;         1 data inputs ; 22                          ;
;         2 data inputs ; 43                          ;
;         3 data inputs ; 93                          ;
;         4 data inputs ; 160                         ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.10                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Wed Dec 05 23:52:39 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TGCo_Test -c TGCo_Test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file tgco_test.bdf
    Info (12023): Found entity 1: TGCo_Test
Warning (12019): Can't analyze file -- file Priority_Encoder_4to2_4bRL.v is missing
Warning (12019): Can't analyze file -- file Priority_Encoder_4to2_TLCF.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file priority_encoder_tlcf.v
    Info (12023): Found entity 1: Priority_Encoder_TLCF File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/Priority_Encoder_TLCF.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file priority_encoder_4brl.v
    Info (12023): Found entity 1: Priority_Encoder_4bRL File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/Priority_Encoder_4bRL.v Line: 1
Warning (12019): Can't analyze file -- file decoder_2to4_4bRL.v is missing
Warning (12019): Can't analyze file -- file Decoder_2to4_TLCF.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file select_line_4brl.v
    Info (12023): Found entity 1: Select_Line_4bRL File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/Select_Line_4bRL.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder_tlcf.v
    Info (12023): Found entity 1: Decoder_TLCF File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/Decoder_TLCF.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder_4brl.v
    Info (12023): Found entity 1: Decoder_4bRL File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/decoder_4bRL.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file priority_encoder_tgco.v
    Info (12023): Found entity 1: Priority_Encoder_TGCo File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/Priority_Encoder_TGCo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder_tgco.v
    Info (12023): Found entity 1: Decoder_TGCo File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/Decoder_TGCo.v Line: 1
Info (12127): Elaborating entity "TGCo_Test" for the top level hierarchy
Warning (12125): Using design file tgco.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: TGCo
Info (12128): Elaborating entity "TGCo" for hierarchy "TGCo:inst"
Warning (12125): Using design file irl_machine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: IRL_Machine
Info (12128): Elaborating entity "IRL_Machine" for hierarchy "TGCo:inst|IRL_Machine:inst3"
Warning (12125): Using design file output_logic_irl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Output_Logic_IRL File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/output_logic_irl.v Line: 1
Info (12128): Elaborating entity "Output_Logic_IRL" for hierarchy "TGCo:inst|IRL_Machine:inst3|Output_Logic_IRL:sadfsdaf"
Warning (12125): Using design file input_logic_irl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Input_Logic_IRL File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/input_logic_irl.v Line: 1
Info (12128): Elaborating entity "Input_Logic_IRL" for hierarchy "TGCo:inst|IRL_Machine:inst3|Input_Logic_IRL:inst"
Warning (12125): Using design file lr_machine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: LR_Machine
Info (12128): Elaborating entity "LR_Machine" for hierarchy "TGCo:inst|IRL_Machine:inst3|LR_Machine:klasdjf"
Warning (12125): Using design file logic_lr.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Logic_LR File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/logic_lr.v Line: 1
Info (12128): Elaborating entity "Logic_LR" for hierarchy "TGCo:inst|IRL_Machine:inst3|LR_Machine:klasdjf|Logic_LR:inst"
Warning (12125): Using design file msm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: MSM File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 1
Info (12128): Elaborating entity "MSM" for hierarchy "TGCo:inst|MSM:inst"
Warning (10270): Verilog HDL Case Statement warning at msm.v(16): incomplete case statement has no default case item File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 16
Warning (10240): Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable "IRL_Capacity", which holds its previous value in one or more paths through the always construct File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable "IRL_Select", which holds its previous value in one or more paths through the always construct File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable "IRL_Clock", which holds its previous value in one or more paths through the always construct File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable "TLCF_Clock", which holds its previous value in one or more paths through the always construct File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable "TLCF_Control", which holds its previous value in one or more paths through the always construct File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable "TLCF_Select", which holds its previous value in one or more paths through the always construct File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable "TLCF_Enable", which holds its previous value in one or more paths through the always construct File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable "RF_Enable", which holds its previous value in one or more paths through the always construct File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable "RF_Clock", which holds its previous value in one or more paths through the always construct File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable "RF_Select", which holds its previous value in one or more paths through the always construct File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable "RF_In", which holds its previous value in one or more paths through the always construct File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable "ACL_Clock", which holds its previous value in one or more paths through the always construct File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
Info (10041): Inferred latch for "ACL_Clock" at msm.v(13) File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
Info (10041): Inferred latch for "RF_In[0]" at msm.v(13) File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
Info (10041): Inferred latch for "RF_In[1]" at msm.v(13) File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
Info (10041): Inferred latch for "RF_In[2]" at msm.v(13) File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
Info (10041): Inferred latch for "RF_In[3]" at msm.v(13) File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
Info (10041): Inferred latch for "RF_Select[0]" at msm.v(13) File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
Info (10041): Inferred latch for "RF_Select[1]" at msm.v(13) File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
Info (10041): Inferred latch for "RF_Select[2]" at msm.v(13) File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
Info (10041): Inferred latch for "RF_Select[3]" at msm.v(13) File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
Info (10041): Inferred latch for "RF_Clock" at msm.v(13) File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
Info (10041): Inferred latch for "RF_Enable" at msm.v(13) File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
Info (10041): Inferred latch for "TLCF_Enable" at msm.v(13) File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
Info (10041): Inferred latch for "TLCF_Select[0]" at msm.v(13) File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
Info (10041): Inferred latch for "TLCF_Select[1]" at msm.v(13) File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
Info (10041): Inferred latch for "TLCF_Select[2]" at msm.v(13) File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
Info (10041): Inferred latch for "TLCF_Select[3]" at msm.v(13) File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
Info (10041): Inferred latch for "TLCF_Control" at msm.v(13) File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
Info (10041): Inferred latch for "TLCF_Clock" at msm.v(13) File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
Info (10041): Inferred latch for "IRL_Clock" at msm.v(13) File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
Info (10041): Inferred latch for "IRL_Select" at msm.v(13) File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
Info (10041): Inferred latch for "IRL_Capacity[0]" at msm.v(13) File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
Info (10041): Inferred latch for "IRL_Capacity[1]" at msm.v(13) File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
Info (10041): Inferred latch for "IRL_Capacity[2]" at msm.v(13) File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
Info (10041): Inferred latch for "IRL_Capacity[3]" at msm.v(13) File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
Warning (12125): Using design file clock_generator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: clock_generator
Info (12128): Elaborating entity "clock_generator" for hierarchy "TGCo:inst|clock_generator:inst9"
Warning (12125): Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: clock_divider_1024
Info (12128): Elaborating entity "clock_divider_1024" for hierarchy "TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8"
Warning (12125): Using design file switch_debouncer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: switch_debouncer
Info (12128): Elaborating entity "switch_debouncer" for hierarchy "TGCo:inst|switch_debouncer:inst13"
Warning (12125): Using design file switch_combiner_tgco.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: switch_combiner_TGCo File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/switch_combiner_tgco.v Line: 1
Info (12128): Elaborating entity "switch_combiner_TGCo" for hierarchy "TGCo:inst|switch_combiner_TGCo:inst12"
Warning (12125): Using design file tgc_machine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: TGC_Machine
Info (12128): Elaborating entity "TGC_Machine" for hierarchy "TGCo:inst|TGC_Machine:inst6"
Warning (12125): Using design file output_logic_tgc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Output_Logic_TGC File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/output_logic_tgc.v Line: 1
Info (12128): Elaborating entity "Output_Logic_TGC" for hierarchy "TGCo:inst|TGC_Machine:inst6|Output_Logic_TGC:inst7"
Warning (12125): Using design file input_logic_tgc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Input_Logic_TGC File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/input_logic_tgc.v Line: 1
Info (12128): Elaborating entity "Input_Logic_TGC" for hierarchy "TGCo:inst|TGC_Machine:inst6|Input_Logic_TGC:inst"
Warning (12125): Using design file acl_machine_mk2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ACL_Machine_Mk2
Info (12128): Elaborating entity "ACL_Machine_Mk2" for hierarchy "TGCo:inst|ACL_Machine_Mk2:inst16"
Warning (12125): Using design file acl_machine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ACL_Machine
Info (12128): Elaborating entity "ACL_Machine" for hierarchy "TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1"
Warning (12125): Using design file output_logic_acl_mk2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Output_Logic_ACL_Mk2 File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/output_logic_acl_mk2.v Line: 1
Info (12128): Elaborating entity "Output_Logic_ACL_Mk2" for hierarchy "TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Output_Logic_ACL_Mk2:ints9"
Warning (12125): Using design file input_logic_acl_mk2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Input_Logic_ACL_Mk2 File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/input_logic_acl_mk2.v Line: 1
Info (12128): Elaborating entity "Input_Logic_ACL_Mk2" for hierarchy "TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst"
Warning (10240): Verilog HDL Always Construct warning at input_logic_acl_mk2.v(11): inferring latch(es) for variable "Count_Clear", which holds its previous value in one or more paths through the always construct File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/input_logic_acl_mk2.v Line: 11
Info (10041): Inferred latch for "Count_Clear" at input_logic_acl_mk2.v(126) File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/input_logic_acl_mk2.v Line: 126
Warning (12125): Using design file mod5_counter_acl.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Mod5_Counter_ACL
Info (12128): Elaborating entity "Mod5_Counter_ACL" for hierarchy "TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1"
Warning (12125): Using design file output_logic_mod5_counter_acl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Output_Logic_Mod5_Counter_ACL File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/output_logic_mod5_counter_acl.v Line: 1
Info (12128): Elaborating entity "Output_Logic_Mod5_Counter_ACL" for hierarchy "TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|Output_Logic_Mod5_Counter_ACL:inst4"
Warning (12125): Using design file input_logic_mod5_counter_acl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Input_Logic_Mod5_Counter_ACL File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/input_logic_mod5_counter_acl.v Line: 1
Info (12128): Elaborating entity "Input_Logic_Mod5_Counter_ACL" for hierarchy "TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|Input_Logic_Mod5_Counter_ACL:inst"
Warning (12125): Using design file lane_has_1_car_acl_machine_mk2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Lane_Has_1_Car_ACL_Machine_Mk2 File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/lane_has_1_car_acl_machine_mk2.v Line: 1
Info (12128): Elaborating entity "Lane_Has_1_Car_ACL_Machine_Mk2" for hierarchy "TGCo:inst|ACL_Machine_Mk2:inst16|Lane_Has_1_Car_ACL_Machine_Mk2:inst"
Warning (12125): Using design file tlcf.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: TLCF
Info (12128): Elaborating entity "TLCF" for hierarchy "TGCo:inst|TLCF:inst22"
Warning (12125): Using design file tlc_mk3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: TLC_Mk3
Info (12128): Elaborating entity "TLC_Mk3" for hierarchy "TGCo:inst|TLCF:inst22|TLC_Mk3:inst31"
Warning (12125): Using design file output_logic_tlc_mk3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Output_Logic_TLC_Mk3 File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/output_logic_tlc_mk3.v Line: 1
Info (12128): Elaborating entity "Output_Logic_TLC_Mk3" for hierarchy "TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|Output_Logic_TLC_Mk3:inst"
Warning (12125): Using design file capacity_check_tlc_mk3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Capacity_Check_TLC_Mk3 File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/capacity_check_tlc_mk3.v Line: 1
Info (12128): Elaborating entity "Capacity_Check_TLC_Mk3" for hierarchy "TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|Capacity_Check_TLC_Mk3:inst2"
Warning (12125): Using design file input_logic_tlc_mk3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Input_Logic_TLC_Mk3 File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/input_logic_tlc_mk3.v Line: 1
Info (12128): Elaborating entity "Input_Logic_TLC_Mk3" for hierarchy "TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|Input_Logic_TLC_Mk3:inst1"
Info (10264): Verilog HDL Case Statement information at input_logic_tlc_mk3.v(16): all case item expressions in this case statement are onehot File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/input_logic_tlc_mk3.v Line: 16
Warning (10235): Verilog HDL Always Construct warning at input_logic_tlc_mk3.v(70): variable "acl_en" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/input_logic_tlc_mk3.v Line: 70
Info (12128): Elaborating entity "Decoder_TLCF" for hierarchy "TGCo:inst|TLCF:inst22|Decoder_TLCF:inst15"
Info (12128): Elaborating entity "Priority_Encoder_TLCF" for hierarchy "TGCo:inst|TLCF:inst22|Priority_Encoder_TLCF:inst"
Warning (12125): Using design file counter_control_maker_tlcf.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Counter_Control_Maker_TLCF File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/counter_control_maker_tlcf.v Line: 1
Info (12128): Elaborating entity "Counter_Control_Maker_TLCF" for hierarchy "TGCo:inst|TLCF:inst22|Counter_Control_Maker_TLCF:inst8"
Warning (10235): Verilog HDL Always Construct warning at counter_control_maker_tlcf.v(14): variable "acl_select" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/counter_control_maker_tlcf.v Line: 14
Warning (12125): Using design file 4_4bit_register_file.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: 4_4bit_Register_File
Info (12128): Elaborating entity "4_4bit_Register_File" for hierarchy "TGCo:inst|4_4bit_Register_File:inst5"
Warning (12125): Using design file mux_4to1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Mux_4to1 File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/mux_4to1.v Line: 1
Info (12128): Elaborating entity "Mux_4to1" for hierarchy "TGCo:inst|4_4bit_Register_File:inst5|Mux_4to1:inst1"
Info (12128): Elaborating entity "Select_Line_4bRL" for hierarchy "TGCo:inst|4_4bit_Register_File:inst5|Select_Line_4bRL:inst5"
Info (12128): Elaborating entity "Priority_Encoder_4bRL" for hierarchy "TGCo:inst|4_4bit_Register_File:inst5|Priority_Encoder_4bRL:inst3"
Warning (12125): Using design file 4bit_register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: 4bit_Register
Info (12128): Elaborating entity "4bit_Register" for hierarchy "TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3"
Warning (12125): Using design file 1bit_register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: 1bit_Register
Info (12128): Elaborating entity "1bit_Register" for hierarchy "TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|BUSMUX:inst1"
Info (12130): Elaborated megafunction instantiation "TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|BUSMUX:inst1"
Info (12133): Instantiated megafunction "TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|BUSMUX:inst1" with the following parameter:
    Info (12134): Parameter "WIDTH" = "1"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|BUSMUX:inst1|lpm_mux:$00000" File: c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12131): Elaborated megafunction instantiation "TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|BUSMUX:inst1|lpm_mux:$00000", which is child of megafunction instantiation "TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|BUSMUX:inst1" File: c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf
    Info (12023): Found entity 1: mux_7rc File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/db/mux_7rc.tdf Line: 22
Info (12128): Elaborating entity "mux_7rc" for hierarchy "TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|BUSMUX:inst1|lpm_mux:$00000|mux_7rc:auto_generated" File: c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "Decoder_4bRL" for hierarchy "TGCo:inst|4_4bit_Register_File:inst5|Decoder_4bRL:inst"
Info (12128): Elaborating entity "Decoder_TGCo" for hierarchy "TGCo:inst|Decoder_TGCo:inst24"
Info (12128): Elaborating entity "Priority_Encoder_TGCo" for hierarchy "TGCo:inst|Priority_Encoder_TGCo:inst23"
Warning (12125): Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: seven_seg_decoder File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/seven_seg_decoder.v Line: 1
Info (12128): Elaborating entity "seven_seg_decoder" for hierarchy "seven_seg_decoder:inst5"
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "TGCo:inst|MSM:inst|RF_Clock" merged with LATCH primitive "TGCo:inst|MSM:inst|IRL_Clock" File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 7
Warning (13012): Latch TGCo:inst|MSM:inst|RF_Select[2] has unsafe behavior File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TGCo:inst|TGC_Machine:inst6|inst3
Warning (13012): Latch TGCo:inst|MSM:inst|RF_Select[3] has unsafe behavior File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TGCo:inst|TGC_Machine:inst6|inst3
Warning (13012): Latch TGCo:inst|MSM:inst|RF_Select[1] has unsafe behavior File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TGCo:inst|TGC_Machine:inst6|inst3
Warning (13012): Latch TGCo:inst|MSM:inst|RF_Select[0] has unsafe behavior File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TGCo:inst|TGC_Machine:inst6|inst3
Warning (13012): Latch TGCo:inst|MSM:inst|IRL_Clock has unsafe behavior File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TGCo:inst|TGC_Machine:inst6|inst3
Warning (13012): Latch TGCo:inst|MSM:inst|ACL_Clock has unsafe behavior File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TGCo:inst|TGC_Machine:inst6|inst3
Warning (13012): Latch TGCo:inst|MSM:inst|TLCF_Enable has unsafe behavior File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TGCo:inst|TGC_Machine:inst6|inst3
Warning (13012): Latch TGCo:inst|MSM:inst|TLCF_Select[3] has unsafe behavior File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TGCo:inst|TGC_Machine:inst6|inst3
Warning (13012): Latch TGCo:inst|MSM:inst|TLCF_Select[1] has unsafe behavior File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TGCo:inst|TGC_Machine:inst6|inst3
Warning (13012): Latch TGCo:inst|MSM:inst|TLCF_Select[2] has unsafe behavior File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TGCo:inst|TGC_Machine:inst6|inst3
Warning (13012): Latch TGCo:inst|MSM:inst|TLCF_Select[0] has unsafe behavior File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TGCo:inst|TGC_Machine:inst6|inst3
Warning (13012): Latch TGCo:inst|MSM:inst|TLCF_Control has unsafe behavior File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TGCo:inst|TGC_Machine:inst6|inst3
Warning (13012): Latch TGCo:inst|MSM:inst|TLCF_Clock has unsafe behavior File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TGCo:inst|TGC_Machine:inst6|inst3
Warning (13012): Latch TGCo:inst|MSM:inst|RF_In[0] has unsafe behavior File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TGCo:inst|TGC_Machine:inst6|inst3
Warning (13012): Latch TGCo:inst|MSM:inst|RF_Enable has unsafe behavior File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TGCo:inst|TGC_Machine:inst6|inst3
Warning (13012): Latch TGCo:inst|MSM:inst|RF_In[1] has unsafe behavior File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TGCo:inst|TGC_Machine:inst6|inst3
Warning (13012): Latch TGCo:inst|MSM:inst|RF_In[2] has unsafe behavior File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TGCo:inst|TGC_Machine:inst6|inst3
Warning (13012): Latch TGCo:inst|MSM:inst|RF_In[3] has unsafe behavior File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TGCo:inst|TGC_Machine:inst6|inst3
Warning (13012): Latch TGCo:inst|MSM:inst|IRL_Capacity[0] has unsafe behavior File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TGCo:inst|TGC_Machine:inst6|inst3
Warning (13012): Latch TGCo:inst|MSM:inst|IRL_Capacity[1] has unsafe behavior File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TGCo:inst|TGC_Machine:inst6|inst3
Warning (13012): Latch TGCo:inst|MSM:inst|IRL_Capacity[2] has unsafe behavior File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TGCo:inst|TGC_Machine:inst6|inst3
Warning (13012): Latch TGCo:inst|MSM:inst|IRL_Capacity[3] has unsafe behavior File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TGCo:inst|TGC_Machine:inst6|inst3
Warning (13012): Latch TGCo:inst|MSM:inst|IRL_Select has unsafe behavior File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/msm.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TGCo:inst|TGC_Machine:inst6|inst3
Warning (13012): Latch TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear has unsafe behavior File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/input_logic_acl_mk2.v Line: 5
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 397 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 47 output pins
    Info (21061): Implemented 343 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 102 warnings
    Info: Peak virtual memory: 668 megabytes
    Info: Processing ended: Wed Dec 05 23:52:59 2018
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:22


