
*** Running vivado
    with args -log control_sub_nf_riffa_dma_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source control_sub_nf_riffa_dma_1_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source control_sub_nf_riffa_dma_1_0.tcl -notrace
Command: synth_design -top control_sub_nf_riffa_dma_1_0 -part xc7vx690tffg1761-3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21479 
WARNING: [Synth 8-2507] parameter declaration becomes local in small_fifo with formal parameter declaration list [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/7838/hdl/small_fifo.v:67]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/functions.vh:58]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/functions.vh:74]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/ultrascale.vh:361]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/ultrascale.vh:376]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tlp.vh:228]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tlp.vh:248]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:01:33 . Memory (MB): peak = 1170.637 ; gain = 242.191 ; free physical = 1338 ; free virtual = 9854
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'control_sub_nf_riffa_dma_1_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/synth/control_sub_nf_riffa_dma_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'nf_riffa_dma' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/sume/nf_riffa_dma.v:50]
	Parameter C_NUM_CHNL bound to: 2 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_PAYLOAD_BYTES bound to: 128 - type: integer 
	Parameter C_LOG_NUM_TAGS bound to: 6 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 128 - type: integer 
	Parameter C_PREAM_VALUE bound to: 51966 - type: integer 
	Parameter C_M_AXI_LITE_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_LITE_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_BASEADDR bound to: 0 - type: integer 
	Parameter axis_chnl_num_lp bound to: 0 - type: integer 
	Parameter axi_lite_chnl_num_lp bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'riffa_wrapper_sume' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/sume/riffa_wrapper_sume.v:56]
	Parameter C_NUM_CHNL bound to: 2 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_PAYLOAD_BYTES bound to: 128 - type: integer 
	Parameter C_LOG_NUM_TAGS bound to: 6 - type: integer 
	Parameter C_FPGA_NAME bound to: REGT - type: string 
	Parameter C_MAX_READ_REQ_BYTES bound to: 256 - type: integer 
	Parameter C_VENDOR bound to: ULTRASCALE - type: string 
	Parameter C_KEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'engine_layer' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/engine_layer.v:45]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_LOG_NUM_TAGS bound to: 6 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 32 - type: integer 
	Parameter C_VENDOR bound to: ULTRASCALE - type: string 
INFO: [Synth 8-638] synthesizing module 'rx_engine_ultrascale' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/rx_engine_ultrascale.v:48]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_RX_PIPELINE_DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rxc_engine_ultrascale' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/rxc_engine_ultrascale.v:47]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_RX_PIPELINE_DEPTH bound to: 3 - type: integer 
	Parameter C_RX_META_STAGES bound to: 0 - type: integer 
	Parameter C_RX_DATA_STAGES bound to: 1 - type: integer 
	Parameter C_RX_BE_W bound to: 8 - type: integer 
	Parameter C_RX_INPUT_STAGES bound to: 0 - type: integer 
	Parameter C_RX_OUTPUT_STAGES bound to: 2 - type: integer 
	Parameter C_RX_COMPUTATION_STAGES bound to: 1 - type: integer 
	Parameter C_TOTAL_STAGES bound to: 3 - type: integer 
	Parameter C_RX_METADW0_CYCLE bound to: 0 - type: integer 
	Parameter C_RX_METADW1_CYCLE bound to: 0 - type: integer 
	Parameter C_RX_METADW2_CYCLE bound to: 0 - type: integer 
	Parameter C_RX_PAYLOAD_CYCLE bound to: 0 - type: integer 
	Parameter C_RX_BE_CYCLE bound to: 0 - type: integer 
	Parameter C_RX_METADW0_INDEX bound to: 0 - type: integer 
	Parameter C_RX_METADW1_INDEX bound to: 32 - type: integer 
	Parameter C_RX_METADW2_INDEX bound to: 64 - type: integer 
	Parameter C_RX_BE_INDEX bound to: 0 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'register' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/register.v:43]
	Parameter C_WIDTH bound to: 4 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register' (1#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/register.v:43]
INFO: [Synth 8-638] synthesizing module 'pipeline' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline' (2#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline' (3#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'register__parameterized0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/register.v:43]
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_VALUE bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized0' (3#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/register.v:43]
INFO: [Synth 8-638] synthesizing module 'register__parameterized1' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/register.v:43]
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized1' (3#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/register.v:43]
INFO: [Synth 8-638] synthesizing module 'register__parameterized2' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/register.v:43]
	Parameter C_WIDTH bound to: 33 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized2' (3#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/register.v:43]
INFO: [Synth 8-638] synthesizing module 'register__parameterized3' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/register.v:43]
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized3' (3#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/register.v:43]
INFO: [Synth 8-638] synthesizing module 'shiftreg' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/shiftreg.v:49]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftreg' (4#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/shiftreg.v:49]
INFO: [Synth 8-638] synthesizing module 'shiftreg__parameterized0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/shiftreg.v:49]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_WIDTH bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'shiftreg__parameterized0' (4#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/shiftreg.v:49]
INFO: [Synth 8-638] synthesizing module 'shiftreg__parameterized1' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/shiftreg.v:49]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_WIDTH bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'shiftreg__parameterized1' (4#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/shiftreg.v:49]
INFO: [Synth 8-638] synthesizing module 'shiftreg__parameterized2' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/shiftreg.v:49]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_WIDTH bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'shiftreg__parameterized2' (4#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/shiftreg.v:49]
INFO: [Synth 8-638] synthesizing module 'offset_to_mask' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/offset_to_mask.v:36]
	Parameter C_MASK_SWAP bound to: 0 - type: integer 
	Parameter C_MASK_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'offset_to_mask' (5#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/offset_to_mask.v:36]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 105 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 105 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized0' (5#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized0' (5#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
INFO: [Synth 8-256] done synthesizing module 'rxc_engine_ultrascale' (6#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/rxc_engine_ultrascale.v:47]
INFO: [Synth 8-638] synthesizing module 'rxr_engine_ultrascale' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/rxr_engine_ultrascale.v:47]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_RX_PIPELINE_DEPTH bound to: 3 - type: integer 
	Parameter C_RX_BE_W bound to: 8 - type: integer 
	Parameter C_RX_INPUT_STAGES bound to: 0 - type: integer 
	Parameter C_RX_OUTPUT_STAGES bound to: 2 - type: integer 
	Parameter C_RX_COMPUTATION_STAGES bound to: 1 - type: integer 
	Parameter C_TOTAL_STAGES bound to: 3 - type: integer 
	Parameter C_RX_ADDRDW0_CYCLE bound to: 0 - type: integer 
	Parameter C_RX_ADDRDW1_CYCLE bound to: 0 - type: integer 
	Parameter C_RX_METADW0_CYCLE bound to: 0 - type: integer 
	Parameter C_RX_METADW1_CYCLE bound to: 0 - type: integer 
	Parameter C_RX_PAYLOAD_CYCLE bound to: 1 - type: integer 
	Parameter C_RX_BE_CYCLE bound to: 0 - type: integer 
	Parameter C_RX_ADDRDW0_INDEX bound to: 0 - type: integer 
	Parameter C_RX_ADDRDW1_INDEX bound to: 32 - type: integer 
	Parameter C_RX_METADW0_INDEX bound to: 64 - type: integer 
	Parameter C_RX_METADW1_INDEX bound to: 96 - type: integer 
	Parameter C_RX_BE_INDEX bound to: 0 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'register__parameterized4' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/register.v:43]
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized4' (6#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/register.v:43]
INFO: [Synth 8-638] synthesizing module 'register__parameterized5' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/register.v:43]
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized5' (6#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/register.v:43]
INFO: [Synth 8-638] synthesizing module 'register__parameterized6' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/register.v:43]
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized6' (6#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/register.v:43]
INFO: [Synth 8-638] synthesizing module 'register__parameterized7' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/register.v:43]
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized7' (6#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/register.v:43]
INFO: [Synth 8-638] synthesizing module 'register__parameterized8' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/register.v:43]
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized8' (6#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/register.v:43]
INFO: [Synth 8-638] synthesizing module 'shiftreg__parameterized3' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/shiftreg.v:49]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_WIDTH bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'shiftreg__parameterized3' (6#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/shiftreg.v:49]
INFO: [Synth 8-638] synthesizing module 'shiftreg__parameterized4' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/shiftreg.v:49]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_WIDTH bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'shiftreg__parameterized4' (6#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/shiftreg.v:49]
INFO: [Synth 8-638] synthesizing module 'shiftreg__parameterized5' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/shiftreg.v:49]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_WIDTH bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'shiftreg__parameterized5' (6#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/shiftreg.v:49]
INFO: [Synth 8-638] synthesizing module 'shiftreg__parameterized6' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/shiftreg.v:49]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftreg__parameterized6' (6#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/shiftreg.v:49]
INFO: [Synth 8-638] synthesizing module 'register__parameterized9' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/register.v:43]
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_VALUE bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized9' (6#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/register.v:43]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized1' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 153 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized1' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 153 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized1' (6#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized1' (6#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
INFO: [Synth 8-256] done synthesizing module 'rxr_engine_ultrascale' (7#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/rxr_engine_ultrascale.v:47]
INFO: [Synth 8-256] done synthesizing module 'rx_engine_ultrascale' (8#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/rx_engine_ultrascale.v:48]
INFO: [Synth 8-638] synthesizing module 'tx_engine_ultrascale' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_engine_ultrascale.v:50]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 32 - type: integer 
	Parameter C_DEPTH_PACKETS bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'txr_engine_ultrascale' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/txr_engine_ultrascale.v:51]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_DEPTH_PACKETS bound to: 10 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 32 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_HDR_DWORDS bound to: 4 - type: integer 
	Parameter C_MAX_ALIGN_DWORDS bound to: 0 - type: integer 
	Parameter C_MAX_NONPAY_DWORDS bound to: 5 - type: integer 
	Parameter C_MAX_PACKET_DWORDS bound to: 37 - type: integer 
	Parameter C_PIPELINE_FORMATTER_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_FORMATTER_OUTPUT bound to: 1 - type: integer 
	Parameter C_FORMATTER_DELAY bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'txr_formatter_ultrascale' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/txr_engine_ultrascale.v:254]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_NONPAY_DWORDS bound to: 5 - type: integer 
	Parameter C_MAX_PACKET_DWORDS bound to: 37 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized2' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 127 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized2' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 127 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized2' (8#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized2' (8#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized3' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized3' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized3' (8#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized3' (8#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
INFO: [Synth 8-256] done synthesizing module 'txr_formatter_ultrascale' (9#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/txr_engine_ultrascale.v:254]
INFO: [Synth 8-638] synthesizing module 'tx_engine' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_engine.v:49]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_DEPTH_PACKETS bound to: 10 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_FORMATTER_DELAY bound to: 2 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 32 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_PIPELINE_HDR_FIFO_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_HDR_FIFO_OUTPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_HDR_INPUT bound to: 1 - type: integer 
	Parameter C_ACTUAL_HDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_USE_COMPUTE_REG bound to: 1 - type: integer 
	Parameter C_USE_READY_REG bound to: 1 - type: integer 
	Parameter C_USE_FWFT_HDR_FIFO bound to: 1 - type: integer 
	Parameter C_DATA_FIFO_DEPTH bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tx_data_pipeline' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_data_pipeline.v:55]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_MAX_PAYLOAD bound to: 1024 - type: integer 
	Parameter C_DEPTH_PACKETS bound to: 13 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
INFO: [Synth 8-638] synthesizing module 'tx_data_shift' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_data_shift.v:73]
	Parameter C_PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_ROTATE_BITS bound to: 2 - type: integer 
	Parameter C_NUM_MUXES bound to: 4 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 4 - type: integer 
	Parameter C_MASK_WIDTH bound to: 4 - type: integer 
	Parameter C_AGGREGATE_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rotate' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/rotate.v:44]
	Parameter C_DIRECTION bound to: LEFT - type: string 
	Parameter C_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rotate' (10#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/rotate.v:44]
INFO: [Synth 8-638] synthesizing module 'one_hot_mux' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/one_hot_mux.v:44]
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 4 - type: integer 
	Parameter C_AGGREGATE_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'one_hot_mux' (11#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/one_hot_mux.v:44]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized4' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 134 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized4' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 134 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized4' (11#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized4' (11#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized5' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 137 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized5' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 137 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized5' (11#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized5' (11#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'rotate__parameterized0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/rotate.v:44]
	Parameter C_DIRECTION bound to: RIGHT - type: string 
	Parameter C_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rotate__parameterized0' (11#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/rotate.v:44]
INFO: [Synth 8-638] synthesizing module 'offset_flag_to_one_hot' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/offset_flag_to_one_hot.v:45]
	Parameter C_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'offset_flag_to_one_hot' (12#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/offset_flag_to_one_hot.v:45]
INFO: [Synth 8-638] synthesizing module 'rotate__parameterized1' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/rotate.v:44]
	Parameter C_DIRECTION bound to: RIGHT - type: string 
	Parameter C_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rotate__parameterized1' (12#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/rotate.v:44]
INFO: [Synth 8-256] done synthesizing module 'tx_data_shift' (13#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_data_shift.v:73]
INFO: [Synth 8-638] synthesizing module 'tx_data_fifo' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_data_fifo.v:63]
	Parameter C_DEPTH_PACKETS bound to: 13 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_MAX_PAYLOAD bound to: 1024 - type: integer 
	Parameter C_FIFO_OUTPUT_DEPTH bound to: 1 - type: integer 
	Parameter C_INPUT_DEPTH bound to: 1 - type: integer 
	Parameter C_OUTPUT_DEPTH bound to: 1 - type: integer 
	Parameter C_MAXPACKET_LINES bound to: 64 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 832 - type: integer 
	Parameter C_FIFO_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_REGISTER_WIDTH bound to: 34 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 34 - type: integer 
	Parameter C_NUM_FIFOS bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized6' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized6' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized6' (13#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized6' (13#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/fifo.v:45]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_DEPTH bound to: 832 - type: integer 
	Parameter C_DELAY bound to: 0 - type: integer 
	Parameter C_POW2_DEPTH bound to: 1024 - type: integer 
	Parameter C_DEPTH_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'scsdpram' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/scsdpram.v:50]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'scsdpram' (14#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/scsdpram.v:50]
INFO: [Synth 8-638] synthesizing module 'shiftreg__parameterized7' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/shiftreg.v:49]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'shiftreg__parameterized7' (14#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/shiftreg.v:49]
INFO: [Synth 8-256] done synthesizing module 'fifo' (15#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/fifo.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized7' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized7' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized7' (15#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized7' (15#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized8' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized8' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized8' (15#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized8' (15#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized9' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized9' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized9' (15#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized9' (15#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized10' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized10' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized10' (15#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized10' (15#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized11' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized11' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized11' (15#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized11' (15#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized12' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized12' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized12' (15#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized12' (15#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized13' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized13' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized13' (15#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized13' (15#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
WARNING: [Synth 8-3848] Net RD_TX_DATA_PACKET_VALID in module/entity tx_data_fifo does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_data_fifo.v:91]
INFO: [Synth 8-256] done synthesizing module 'tx_data_fifo' (16#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_data_fifo.v:63]
WARNING: [Synth 8-350] instance 'txdf_inst' of module 'tx_data_fifo' requires 14 connections, but only 13 given [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_data_pipeline.v:138]
INFO: [Synth 8-256] done synthesizing module 'tx_data_pipeline' (17#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_data_pipeline.v:55]
INFO: [Synth 8-638] synthesizing module 'tx_hdr_fifo' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_hdr_fifo.v:56]
	Parameter C_DEPTH_PACKETS bound to: 4 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_WIDTH bound to: 158 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized14' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized14' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized14' (17#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized14' (17#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/fifo.v:45]
	Parameter C_WIDTH bound to: 158 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DELAY bound to: 0 - type: integer 
	Parameter C_POW2_DEPTH bound to: 4 - type: integer 
	Parameter C_DEPTH_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'scsdpram__parameterized0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/scsdpram.v:50]
	Parameter C_WIDTH bound to: 158 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'scsdpram__parameterized0' (17#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/scsdpram.v:50]
INFO: [Synth 8-638] synthesizing module 'shiftreg__parameterized8' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/shiftreg.v:49]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'shiftreg__parameterized8' (17#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/shiftreg.v:49]
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized0' (17#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/fifo.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized15' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized15' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized15' (17#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized15' (17#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
INFO: [Synth 8-256] done synthesizing module 'tx_hdr_fifo' (18#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_hdr_fifo.v:56]
INFO: [Synth 8-638] synthesizing module 'tx_alignment_pipeline' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:87]
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_DATA_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_HDR_INPUT bound to: 1 - type: integer 
	Parameter C_USE_COMPUTE_REG bound to: 1 - type: integer 
	Parameter C_USE_READY_REG bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter C_AGGREGATE_WIDTH bound to: 256 - type: integer 
	Parameter C_MASK_WIDTH bound to: 4 - type: integer 
	Parameter C_NUM_MUXES bound to: 4 - type: integer 
	Parameter C_MUX_INPUTS bound to: 4 - type: integer 
	Parameter C_CLOG_MUX_INPUTS bound to: 2 - type: integer 
	Parameter C_MAX_SCHEDULE bound to: 3 - type: integer 
	Parameter C_CLOG_MAX_SCHEDULE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized16' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 33 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized16' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized16' (18#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized16' (18#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized17' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 33 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized17' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized17' (18#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized17' (18#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized18' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 33 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized18' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized18' (18#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized18' (18#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized19' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 33 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized19' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized19' (18#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized19' (18#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/mux.v:45]
	Parameter C_NUM_INPUTS bound to: 4 - type: integer 
	Parameter C_CLOG_NUM_INPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_TYPE bound to: SELECT - type: string 
INFO: [Synth 8-638] synthesizing module 'mux_select' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/mux.v:90]
	Parameter C_NUM_INPUTS bound to: 4 - type: integer 
	Parameter C_CLOG_NUM_INPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_select' (19#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/mux.v:90]
INFO: [Synth 8-256] done synthesizing module 'mux' (20#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/mux.v:45]
WARNING: [Synth 8-689] width (32) of port connection 'OFFSET' does not match port width (2) of module 'offset_to_mask' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:284]
INFO: [Synth 8-638] synthesizing module 'rotate__parameterized2' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/rotate.v:44]
	Parameter C_DIRECTION bound to: RIGHT - type: string 
	Parameter C_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rotate__parameterized2' (20#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/rotate.v:44]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized20' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized20' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized20' (20#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized20' (20#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized21' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 174 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized21' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 174 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized21' (20#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized21' (20#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized22' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized22' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized22' (20#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized22' (20#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized23' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 15 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized23' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized23' (20#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized23' (20#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'counter' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/counter.v:47]
	Parameter C_MAX_VALUE bound to: 2 - type: integer 
	Parameter C_SAT_VALUE bound to: 2 - type: integer 
	Parameter C_RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (21#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/counter.v:47]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/counter.v:47]
	Parameter C_MAX_VALUE bound to: 32768 - type: integer 
	Parameter C_SAT_VALUE bound to: 65536 - type: integer 
	Parameter C_RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized0' (21#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/counter.v:47]
WARNING: [Synth 8-689] width (15) of port connection 'VALUE' does not match port width (16) of module 'counter__parameterized0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:414]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized24' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 132 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized24' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 132 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized24' (21#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized24' (21#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
WARNING: [Synth 8-3848] Net wSchedule[0][31] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][30] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][29] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][28] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][27] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][26] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][25] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][24] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][23] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][19] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][15] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][11] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][10] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][9] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][8] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][7] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][6] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][5] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][4] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][3] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][2] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][1] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[0][0] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][31] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][30] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][29] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][28] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][27] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][26] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][25] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][24] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][23] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][19] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][15] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][11] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][10] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][9] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][8] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][7] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][6] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][5] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][4] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][3] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][2] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][1] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[1][0] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][31] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][30] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][29] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][28] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][27] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][26] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][25] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][24] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][23] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][19] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][15] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][11] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][10] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][9] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][8] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][7] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][6] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][5] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][4] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][3] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][2] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][1] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[2][0] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][31] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][30] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][29] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][28] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][27] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][26] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][25] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][24] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][23] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][19] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][15] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][11] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][10] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][9] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][8] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][7] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][6] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][5] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][4] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][3] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][2] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][1] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
WARNING: [Synth 8-3848] Net wSchedule[3][0] in module/entity tx_alignment_pipeline does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:164]
INFO: [Synth 8-256] done synthesizing module 'tx_alignment_pipeline' (22#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_alignment_pipeline.v:87]
INFO: [Synth 8-256] done synthesizing module 'tx_engine' (23#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_engine.v:49]
INFO: [Synth 8-638] synthesizing module 'txr_translation_layer' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/txr_engine_ultrascale.v:385]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_INPUT_STAGES bound to: 1 - type: integer 
	Parameter C_OUTPUT_STAGES bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized25' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 134 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized25' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 134 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized25' (23#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized25' (23#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized26' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 133 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized26' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 133 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized26' (23#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized26' (23#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized27' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 193 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized27' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 193 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized27' (23#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized27' (23#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
INFO: [Synth 8-256] done synthesizing module 'txr_translation_layer' (24#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/txr_engine_ultrascale.v:385]
INFO: [Synth 8-256] done synthesizing module 'txr_engine_ultrascale' (25#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/txr_engine_ultrascale.v:51]
INFO: [Synth 8-638] synthesizing module 'txc_engine_ultrascale' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/txc_engine_ultrascale.v:51]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_DEPTH_PACKETS bound to: 10 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 32 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_HDR_DWORDS bound to: 4 - type: integer 
	Parameter C_MAX_ALIGN_DWORDS bound to: 0 - type: integer 
	Parameter C_MAX_NONPAY_DWORDS bound to: 4 - type: integer 
	Parameter C_PIPELINE_FORMATTER_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_FORMATTER_OUTPUT bound to: 1 - type: integer 
	Parameter C_FORMATTER_DELAY bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'txc_formatter_ultrascale' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/txc_engine_ultrascale.v:251]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized28' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 131 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized28' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 131 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized28' (25#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized28' (25#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized29' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized29' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized29' (25#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized29' (25#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
INFO: [Synth 8-256] done synthesizing module 'txc_formatter_ultrascale' (26#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/txc_engine_ultrascale.v:251]
INFO: [Synth 8-638] synthesizing module 'txc_translation_layer' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/txc_engine_ultrascale.v:375]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_INPUT_STAGES bound to: 1 - type: integer 
	Parameter C_OUTPUT_STAGES bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized30' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 134 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized30' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 134 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized30' (26#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized30' (26#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized31' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 133 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized31' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 133 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized31' (26#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized31' (26#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
INFO: [Synth 8-256] done synthesizing module 'txc_translation_layer' (27#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/txc_engine_ultrascale.v:375]
INFO: [Synth 8-256] done synthesizing module 'txc_engine_ultrascale' (28#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/txc_engine_ultrascale.v:51]
INFO: [Synth 8-256] done synthesizing module 'tx_engine_ultrascale' (29#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_engine_ultrascale.v:50]
INFO: [Synth 8-256] done synthesizing module 'engine_layer' (30#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/engine_layer.v:45]
INFO: [Synth 8-638] synthesizing module 'riffa' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/riffa.v:38]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_NUM_CHNL bound to: 2 - type: integer 
	Parameter C_MAX_READ_REQ_BYTES bound to: 256 - type: integer 
	Parameter C_TAG_WIDTH bound to: 6 - type: integer 
	Parameter C_VENDOR bound to: ULTRASCALE - type: string 
	Parameter C_FPGA_NAME bound to: REGT - type: string 
	Parameter C_DEPTH_PACKETS bound to: 10 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 1 - type: integer 
	Parameter C_NUM_CHNL_WIDTH bound to: 1 - type: integer 
	Parameter C_PCI_DATA_WORD_WIDTH bound to: 3 - type: integer 
	Parameter C_NUM_VECTORS bound to: 2 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'channel' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/channel.v:36]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 1 - type: integer 
	Parameter C_DATA_WORD_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'channel_128' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/channel_128.v:45]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 1 - type: integer 
	Parameter C_RX_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_TX_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_SG_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_DATA_WORD_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rx_port_128' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/rx_port_128.v:45]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAIN_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_SG_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 1 - type: integer 
	Parameter C_DATA_WORD_WIDTH bound to: 3 - type: integer 
	Parameter C_MAIN_FIFO_DEPTH_WIDTH bound to: 11 - type: integer 
	Parameter C_SG_FIFO_DEPTH_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_packer_128' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/fifo_packer_128.v:47]
INFO: [Synth 8-256] done synthesizing module 'fifo_packer_128' (31#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/fifo_packer_128.v:47]
INFO: [Synth 8-638] synthesizing module 'async_fifo_fwft' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/async_fifo_fwft.v:48]
	Parameter C_WIDTH bound to: 128 - type: integer 
	Parameter C_DEPTH bound to: 1024 - type: integer 
	Parameter C_REAL_DEPTH bound to: 1024 - type: integer 
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
	Parameter C_DEPTH_P1_BITS bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'async_fifo' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/async_fifo.v:51]
	Parameter C_WIDTH bound to: 128 - type: integer 
	Parameter C_DEPTH bound to: 1024 - type: integer 
	Parameter C_REAL_DEPTH bound to: 1024 - type: integer 
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
	Parameter C_DEPTH_P1_BITS bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ram_2clk_1w_1r' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/ram_2clk_1w_1r.v:48]
	Parameter C_RAM_WIDTH bound to: 128 - type: integer 
	Parameter C_RAM_DEPTH bound to: 1024 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ram_2clk_1w_1r' (32#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/ram_2clk_1w_1r.v:48]
INFO: [Synth 8-638] synthesizing module 'async_cmp' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/async_fifo.v:138]
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'async_cmp' (33#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/async_fifo.v:138]
INFO: [Synth 8-638] synthesizing module 'rd_ptr_empty' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/async_fifo.v:191]
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_ptr_empty' (34#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/async_fifo.v:191]
INFO: [Synth 8-638] synthesizing module 'wr_ptr_full' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/async_fifo.v:251]
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_ptr_full' (35#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/async_fifo.v:251]
INFO: [Synth 8-256] done synthesizing module 'async_fifo' (36#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/async_fifo.v:51]
INFO: [Synth 8-256] done synthesizing module 'async_fifo_fwft' (37#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/async_fifo_fwft.v:48]
INFO: [Synth 8-638] synthesizing module 'sync_fifo' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/sync_fifo.v:48]
	Parameter C_WIDTH bound to: 128 - type: integer 
	Parameter C_DEPTH bound to: 1024 - type: integer 
	Parameter C_PROVIDE_COUNT bound to: 1 - type: integer 
	Parameter C_REAL_DEPTH bound to: 1024 - type: integer 
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
	Parameter C_DEPTH_P1_BITS bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ram_1clk_1w_1r' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/ram_1clk_1w_1r.v:48]
	Parameter C_RAM_WIDTH bound to: 128 - type: integer 
	Parameter C_RAM_DEPTH bound to: 1024 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ram_1clk_1w_1r' (38#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo' (39#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/sync_fifo.v:48]
INFO: [Synth 8-638] synthesizing module 'sg_list_requester' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/sg_list_requester.v:57]
	Parameter C_FIFO_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_WIDTH bound to: 11 - type: integer 
	Parameter C_WORDS_PER_ELEM bound to: 4 - type: integer 
	Parameter C_MAX_ELEMS bound to: 200 - type: integer 
	Parameter C_MAX_ENTRIES bound to: 800 - type: integer 
	Parameter C_FIFO_COUNT_THRESH bound to: 224 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/sg_list_requester.v:102]
INFO: [Synth 8-256] done synthesizing module 'sg_list_requester' (40#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/sg_list_requester.v:57]
INFO: [Synth 8-638] synthesizing module 'rx_port_requester_mux' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/rx_port_requester_mux.v:52]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/rx_port_requester_mux.v:84]
INFO: [Synth 8-256] done synthesizing module 'rx_port_requester_mux' (41#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/rx_port_requester_mux.v:52]
INFO: [Synth 8-638] synthesizing module 'sg_list_reader_128' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/sg_list_reader_128.v:50]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/sg_list_reader_128.v:70]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/sg_list_reader_128.v:74]
WARNING: [Synth 8-3936] Found unconnected internal register 'rData_reg' and it is trimmed from '128' to '96' bits. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/sg_list_reader_128.v:93]
WARNING: [Synth 8-3936] Found unconnected internal register '_rData_reg' and it is trimmed from '128' to '96' bits. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/sg_list_reader_128.v:105]
INFO: [Synth 8-256] done synthesizing module 'sg_list_reader_128' (42#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/sg_list_reader_128.v:50]
INFO: [Synth 8-638] synthesizing module 'rx_port_reader' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/rx_port_reader.v:62]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 1 - type: integer 
	Parameter C_DATA_WORD_WIDTH bound to: 3 - type: integer 
	Parameter C_FIFO_WORDS bound to: 4096 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/rx_port_reader.v:122]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/rx_port_reader.v:133]
INFO: [Synth 8-256] done synthesizing module 'rx_port_reader' (43#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/rx_port_reader.v:62]
INFO: [Synth 8-638] synthesizing module 'rx_port_channel_gate' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/rx_port_channel_gate.v:46]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cross_domain_signal' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/cross_domain_signal.v:47]
INFO: [Synth 8-638] synthesizing module 'syncff' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/syncff.v:45]
INFO: [Synth 8-638] synthesizing module 'ff' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/ff.v:44]
INFO: [Synth 8-256] done synthesizing module 'ff' (44#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/ff.v:44]
INFO: [Synth 8-256] done synthesizing module 'syncff' (45#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/syncff.v:45]
INFO: [Synth 8-256] done synthesizing module 'cross_domain_signal' (46#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/cross_domain_signal.v:47]
INFO: [Synth 8-256] done synthesizing module 'rx_port_channel_gate' (47#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/rx_port_channel_gate.v:46]
INFO: [Synth 8-256] done synthesizing module 'rx_port_128' (48#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/rx_port_128.v:45]
INFO: [Synth 8-638] synthesizing module 'tx_port_128' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_port_128.v:46]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_FIFO_DEPTH_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tx_port_channel_gate_128' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_port_channel_gate_128.v:53]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 8 - type: integer 
	Parameter C_FIFO_DATA_WIDTH bound to: 129 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_port_channel_gate_128.v:80]
INFO: [Synth 8-638] synthesizing module 'async_fifo__parameterized0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/async_fifo.v:51]
	Parameter C_WIDTH bound to: 129 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_REAL_DEPTH bound to: 8 - type: integer 
	Parameter C_DEPTH_BITS bound to: 3 - type: integer 
	Parameter C_DEPTH_P1_BITS bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ram_2clk_1w_1r__parameterized0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/ram_2clk_1w_1r.v:48]
	Parameter C_RAM_WIDTH bound to: 129 - type: integer 
	Parameter C_RAM_DEPTH bound to: 8 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ram_2clk_1w_1r__parameterized0' (48#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/ram_2clk_1w_1r.v:48]
INFO: [Synth 8-638] synthesizing module 'async_cmp__parameterized0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/async_fifo.v:138]
	Parameter C_DEPTH_BITS bound to: 3 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'async_cmp__parameterized0' (48#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/async_fifo.v:138]
INFO: [Synth 8-638] synthesizing module 'rd_ptr_empty__parameterized0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/async_fifo.v:191]
	Parameter C_DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_ptr_empty__parameterized0' (48#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/async_fifo.v:191]
INFO: [Synth 8-638] synthesizing module 'wr_ptr_full__parameterized0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/async_fifo.v:251]
	Parameter C_DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_ptr_full__parameterized0' (48#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/async_fifo.v:251]
INFO: [Synth 8-256] done synthesizing module 'async_fifo__parameterized0' (48#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/async_fifo.v:51]
INFO: [Synth 8-256] done synthesizing module 'tx_port_channel_gate_128' (49#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_port_channel_gate_128.v:53]
INFO: [Synth 8-638] synthesizing module 'tx_port_monitor_128' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_port_monitor_128.v:52]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_FIFO_DEPTH_THRESH bound to: 508 - type: integer 
	Parameter C_FIFO_DEPTH_WIDTH bound to: 10 - type: integer 
	Parameter C_VALID_HIST bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_port_monitor_128.v:87]
INFO: [Synth 8-256] done synthesizing module 'tx_port_monitor_128' (50#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_port_monitor_128.v:52]
INFO: [Synth 8-638] synthesizing module 'tx_port_buffer_128' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_port_buffer_128.v:48]
	Parameter C_FIFO_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_FIFO_DEPTH_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_EN_HIST bound to: 2 - type: integer 
	Parameter C_FIFO_RD_EN_HIST bound to: 2 - type: integer 
	Parameter C_CONSUME_HIST bound to: 3 - type: integer 
	Parameter C_COUNT_HIST bound to: 3 - type: integer 
	Parameter C_LEN_LAST_HIST bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sync_fifo__parameterized0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/sync_fifo.v:48]
	Parameter C_WIDTH bound to: 128 - type: integer 
	Parameter C_DEPTH bound to: 512 - type: integer 
	Parameter C_PROVIDE_COUNT bound to: 1 - type: integer 
	Parameter C_REAL_DEPTH bound to: 512 - type: integer 
	Parameter C_DEPTH_BITS bound to: 9 - type: integer 
	Parameter C_DEPTH_P1_BITS bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ram_1clk_1w_1r__parameterized0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/ram_1clk_1w_1r.v:48]
	Parameter C_RAM_WIDTH bound to: 128 - type: integer 
	Parameter C_RAM_DEPTH bound to: 512 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ram_1clk_1w_1r__parameterized0' (50#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo__parameterized0' (50#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/sync_fifo.v:48]
INFO: [Synth 8-256] done synthesizing module 'tx_port_buffer_128' (51#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_port_buffer_128.v:48]
INFO: [Synth 8-638] synthesizing module 'tx_port_writer' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_port_writer.v:64]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_port_writer.v:106]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_port_writer.v:117]
INFO: [Synth 8-256] done synthesizing module 'tx_port_writer' (52#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_port_writer.v:64]
INFO: [Synth 8-256] done synthesizing module 'tx_port_128' (53#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_port_128.v:46]
INFO: [Synth 8-256] done synthesizing module 'channel_128' (54#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/channel_128.v:45]
INFO: [Synth 8-256] done synthesizing module 'channel' (55#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/channel.v:36]
INFO: [Synth 8-638] synthesizing module 'reorder_queue' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/reorder_queue.v:62]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_NUM_CHNL bound to: 2 - type: integer 
	Parameter C_MAX_READ_REQ_BYTES bound to: 256 - type: integer 
	Parameter C_TAG_WIDTH bound to: 6 - type: integer 
	Parameter C_PCI_DATA_WORD bound to: 4 - type: integer 
	Parameter C_PCI_DATA_COUNT_WIDTH bound to: 3 - type: integer 
	Parameter C_NUM_TAGS bound to: 64 - type: integer 
	Parameter C_DW_PER_TAG bound to: 64 - type: integer 
	Parameter C_TAG_DW_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_DATA_ADDR_STRIDE_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ram_1clk_1w_1r__parameterized1' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/ram_1clk_1w_1r.v:48]
	Parameter C_RAM_WIDTH bound to: 32 - type: integer 
	Parameter C_RAM_DEPTH bound to: 1024 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ram_1clk_1w_1r__parameterized1' (55#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-638] synthesizing module 'ram_1clk_1w_1r__parameterized2' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/ram_1clk_1w_1r.v:48]
	Parameter C_RAM_WIDTH bound to: 32 - type: integer 
	Parameter C_RAM_DEPTH bound to: 1024 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ram_1clk_1w_1r__parameterized2' (55#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-638] synthesizing module 'ram_1clk_1w_1r__parameterized3' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/ram_1clk_1w_1r.v:48]
	Parameter C_RAM_WIDTH bound to: 32 - type: integer 
	Parameter C_RAM_DEPTH bound to: 1024 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ram_1clk_1w_1r__parameterized3' (55#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-638] synthesizing module 'ram_1clk_1w_1r__parameterized4' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/ram_1clk_1w_1r.v:48]
	Parameter C_RAM_WIDTH bound to: 32 - type: integer 
	Parameter C_RAM_DEPTH bound to: 1024 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ram_1clk_1w_1r__parameterized4' (55#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-638] synthesizing module 'ram_1clk_1w_1r__parameterized5' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/ram_1clk_1w_1r.v:48]
	Parameter C_RAM_WIDTH bound to: 11 - type: integer 
	Parameter C_RAM_DEPTH bound to: 64 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ram_1clk_1w_1r__parameterized5' (55#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-638] synthesizing module 'ram_1clk_1w_1r__parameterized6' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/ram_1clk_1w_1r.v:48]
	Parameter C_RAM_WIDTH bound to: 6 - type: integer 
	Parameter C_RAM_DEPTH bound to: 64 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ram_1clk_1w_1r__parameterized6' (55#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-638] synthesizing module 'reorder_queue_input' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/reorder_queue_input.v:44]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_TAG_WIDTH bound to: 6 - type: integer 
	Parameter C_TAG_DW_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_DATA_ADDR_STRIDE_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_PCI_DATA_WORD bound to: 4 - type: integer 
	Parameter C_PCI_DATA_WORD_WIDTH bound to: 2 - type: integer 
	Parameter C_PCI_DATA_COUNT_WIDTH bound to: 3 - type: integer 
	Parameter C_NUM_TAGS bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ram_1clk_1w_1r__parameterized7' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/ram_1clk_1w_1r.v:48]
	Parameter C_RAM_WIDTH bound to: 7 - type: integer 
	Parameter C_RAM_DEPTH bound to: 64 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ram_1clk_1w_1r__parameterized7' (55#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-638] synthesizing module 'ram_1clk_1w_1r__parameterized8' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/ram_1clk_1w_1r.v:48]
	Parameter C_RAM_WIDTH bound to: 16 - type: integer 
	Parameter C_RAM_DEPTH bound to: 64 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ram_1clk_1w_1r__parameterized8' (55#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-256] done synthesizing module 'reorder_queue_input' (56#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/reorder_queue_input.v:44]
INFO: [Synth 8-638] synthesizing module 'reorder_queue_output' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/reorder_queue_output.v:58]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_NUM_CHNL bound to: 2 - type: integer 
	Parameter C_TAG_WIDTH bound to: 6 - type: integer 
	Parameter C_TAG_DW_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_DATA_ADDR_STRIDE_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_PCI_DATA_WORD bound to: 4 - type: integer 
	Parameter C_PCI_DATA_WORD_WIDTH bound to: 2 - type: integer 
	Parameter C_PCI_DATA_COUNT_WIDTH bound to: 3 - type: integer 
	Parameter C_NUM_TAGS bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reorder_queue_output' (57#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/reorder_queue_output.v:58]
INFO: [Synth 8-256] done synthesizing module 'reorder_queue' (58#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/reorder_queue.v:62]
INFO: [Synth 8-638] synthesizing module 'registers' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/registers.v:37]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_NUM_CHNL bound to: 2 - type: integer 
	Parameter C_MAX_READ_REQ_BYTES bound to: 256 - type: integer 
	Parameter C_VENDOR bound to: ULTRASCALE - type: string 
	Parameter C_NUM_VECTORS bound to: 2 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_FPGA_NAME bound to: REGT - type: string 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_ADDR_RANGE bound to: 256 - type: integer 
	Parameter C_ARRAY_LENGTH bound to: 64 - type: integer 
	Parameter C_NAME_WIDTH bound to: 32 - type: integer 
	Parameter C_FIELDS_WIDTH bound to: 4 - type: integer 
	Parameter C_OUTPUT_STAGES bound to: 1 - type: integer 
	Parameter C_INPUT_STAGES bound to: 1 - type: integer 
	Parameter C_TXC_REGISTER_WIDTH bound to: 205 - type: integer 
	Parameter C_RXR_REGISTER_WIDTH bound to: 249 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized32' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 249 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized32' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 249 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized32' (58#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized32' (58#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'demux' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/demux.v:44]
	Parameter C_OUTPUTS bound to: 16 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'demux' (59#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'demux__parameterized0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/demux.v:44]
	Parameter C_OUTPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'demux__parameterized0' (59#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'demux__parameterized1' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/demux.v:44]
	Parameter C_OUTPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'demux__parameterized1' (59#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'demux__parameterized2' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/demux.v:44]
	Parameter C_OUTPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'demux__parameterized2' (59#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'demux__parameterized3' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/demux.v:44]
	Parameter C_OUTPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'demux__parameterized3' (59#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'demux__parameterized4' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/demux.v:44]
	Parameter C_OUTPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'demux__parameterized4' (59#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'demux__parameterized5' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/demux.v:44]
	Parameter C_OUTPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'demux__parameterized5' (59#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'demux__parameterized6' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/demux.v:44]
	Parameter C_OUTPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'demux__parameterized6' (59#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'demux__parameterized7' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/demux.v:44]
	Parameter C_OUTPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'demux__parameterized7' (59#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'demux__parameterized8' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/demux.v:44]
	Parameter C_OUTPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'demux__parameterized8' (59#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'demux__parameterized9' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/demux.v:44]
	Parameter C_OUTPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'demux__parameterized9' (59#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'demux__parameterized10' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/demux.v:44]
	Parameter C_OUTPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'demux__parameterized10' (59#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'demux__parameterized11' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/demux.v:44]
	Parameter C_OUTPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'demux__parameterized11' (59#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized33' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 60 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized33' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 60 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized33' (59#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized33' (59#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized34' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 205 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized34' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 205 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized34' (59#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized34' (59#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:45]
WARNING: [Synth 8-3848] Net __wRdMemory[31] in module/entity registers does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/registers.v:162]
WARNING: [Synth 8-3848] Net __wRdMemory[28] in module/entity registers does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/registers.v:162]
WARNING: [Synth 8-3848] Net __wRdMemory[27] in module/entity registers does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/registers.v:162]
WARNING: [Synth 8-3848] Net __wRdMemory[26] in module/entity registers does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/registers.v:162]
WARNING: [Synth 8-3848] Net __wRdMemory[23] in module/entity registers does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/registers.v:162]
WARNING: [Synth 8-3848] Net __wRdMemory[22] in module/entity registers does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/registers.v:162]
WARNING: [Synth 8-3848] Net __wRdMemory[21] in module/entity registers does not have driver. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/registers.v:162]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'registers' (60#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/registers.v:37]
INFO: [Synth 8-638] synthesizing module 'recv_credit_flow_ctrl' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/recv_credit_flow_ctrl.v:48]
INFO: [Synth 8-256] done synthesizing module 'recv_credit_flow_ctrl' (61#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/recv_credit_flow_ctrl.v:48]
INFO: [Synth 8-638] synthesizing module 'interrupt' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/interrupt.v:49]
	Parameter C_NUM_CHNL bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'interrupt_controller' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/interrupt_controller.v:62]
INFO: [Synth 8-256] done synthesizing module 'interrupt_controller' (62#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/interrupt_controller.v:62]
INFO: [Synth 8-256] done synthesizing module 'interrupt' (63#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/interrupt.v:49]
INFO: [Synth 8-638] synthesizing module 'tx_multiplexer' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_multiplexer.v:44]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_NUM_CHNL bound to: 2 - type: integer 
	Parameter C_TAG_WIDTH bound to: 6 - type: integer 
	Parameter C_VENDOR bound to: ULTRASCALE - type: string 
	Parameter C_DEPTH_PACKETS bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tx_multiplexer_128' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_multiplexer_128.v:52]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_NUM_CHNL bound to: 2 - type: integer 
	Parameter C_TAG_WIDTH bound to: 6 - type: integer 
	Parameter C_VENDOR bound to: ULTRASCALE - type: string 
	Parameter C_DATA_DELAY bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_multiplexer_128.v:156]
INFO: [Synth 8-638] synthesizing module 'tx_engine_selector' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_engine_selector.v:47]
	Parameter C_NUM_CHNL bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tx_engine_selector' (64#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_engine_selector.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'rChnl_reg' and it is trimmed from '24' to '20' bits. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_multiplexer_128.v:367]
WARNING: [Synth 8-3936] Found unconnected internal register '_rChnl_reg' and it is trimmed from '24' to '20' bits. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_multiplexer_128.v:383]
WARNING: [Synth 8-3936] Found unconnected internal register 'rLen_reg' and it is trimmed from '60' to '54' bits. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_multiplexer_128.v:374]
WARNING: [Synth 8-3936] Found unconnected internal register '_rLen_reg' and it is trimmed from '60' to '54' bits. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_multiplexer_128.v:387]
INFO: [Synth 8-256] done synthesizing module 'tx_multiplexer_128' (65#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_multiplexer_128.v:52]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized1' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/fifo.v:45]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 30 - type: integer 
	Parameter C_DELAY bound to: 0 - type: integer 
	Parameter C_POW2_DEPTH bound to: 32 - type: integer 
	Parameter C_DEPTH_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'scsdpram__parameterized1' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/scsdpram.v:50]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'scsdpram__parameterized1' (65#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/scsdpram.v:50]
INFO: [Synth 8-638] synthesizing module 'shiftreg__parameterized9' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/shiftreg.v:49]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'shiftreg__parameterized9' (65#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/shiftreg.v:49]
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized1' (65#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/fifo.v:45]
INFO: [Synth 8-256] done synthesizing module 'tx_multiplexer' (66#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_multiplexer.v:44]
INFO: [Synth 8-256] done synthesizing module 'riffa' (67#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/riffa.v:38]
INFO: [Synth 8-256] done synthesizing module 'riffa_wrapper_sume' (68#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/sume/riffa_wrapper_sume.v:56]
INFO: [Synth 8-638] synthesizing module 'axis_sume_attachment_top' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/sume/axis_sume_attachment_top.v:45]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 128 - type: integer 
	Parameter C_PREAM_VALUE bound to: 51966 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH_INTERNAL bound to: 128 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_DATA_WIDTH_INTERNAL bound to: 128 - type: integer 
	Parameter C_S_AXIS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tx_riffa_axi' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/sume/tx_riffa_axi.v:34]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_PREAM_VALUE bound to: 51966 - type: integer 
	Parameter max_dws_trans_lp bound to: 4 - type: integer 
	Parameter fsm_width_lp bound to: 3 - type: integer 
	Parameter DELAY bound to: 3'b000 
	Parameter WAIT_RIFFA_ACTIVE bound to: 3'b001 
	Parameter GENERATE_RIFFA_ACK bound to: 3'b010 
	Parameter METADATA_DETECTED bound to: 3'b011 
	Parameter AXI_TRANSACTION bound to: 3'b100 
	Parameter TRANSACTION_ERROR bound to: 3'b101 
WARNING: [Synth 8-324] index 16 out of range [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/sume/tx_riffa_axi.v:75]
WARNING: [Synth 8-324] index 17 out of range [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/sume/tx_riffa_axi.v:75]
WARNING: [Synth 8-324] index 18 out of range [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/sume/tx_riffa_axi.v:75]
WARNING: [Synth 8-324] index 19 out of range [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/sume/tx_riffa_axi.v:75]
WARNING: [Synth 8-324] index 20 out of range [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/sume/tx_riffa_axi.v:75]
WARNING: [Synth 8-324] index 21 out of range [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/sume/tx_riffa_axi.v:75]
WARNING: [Synth 8-324] index 22 out of range [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/sume/tx_riffa_axi.v:75]
WARNING: [Synth 8-324] index 23 out of range [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/sume/tx_riffa_axi.v:75]
WARNING: [Synth 8-324] index 24 out of range [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/sume/tx_riffa_axi.v:75]
WARNING: [Synth 8-324] index 25 out of range [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/sume/tx_riffa_axi.v:75]
WARNING: [Synth 8-324] index 26 out of range [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/sume/tx_riffa_axi.v:75]
WARNING: [Synth 8-324] index 27 out of range [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/sume/tx_riffa_axi.v:75]
WARNING: [Synth 8-324] index 28 out of range [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/sume/tx_riffa_axi.v:75]
WARNING: [Synth 8-324] index 29 out of range [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/sume/tx_riffa_axi.v:75]
WARNING: [Synth 8-324] index 30 out of range [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/sume/tx_riffa_axi.v:75]
INFO: [Synth 8-256] done synthesizing module 'tx_riffa_axi' (69#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/sume/tx_riffa_axi.v:34]
INFO: [Synth 8-638] synthesizing module 'rx_axi_riffa' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/sume/rx_axi_riffa.v:34]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_RIFFA_OFFSET bound to: 31'b0000000000000000000000000000000 
	Parameter C_PREAM_VALUE bound to: 51966 - type: integer 
	Parameter MAX_PKT_SIZE bound to: 2000 - type: integer 
	Parameter IN_FIFO_DEPTH_BIT bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/7838/hdl/fallthrough_small_fifo.v:46]
	Parameter WIDTH bound to: 257 - type: integer 
	Parameter MAX_DEPTH_BITS bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESHOLD bound to: 1023 - type: integer 
INFO: [Synth 8-638] synthesizing module 'small_fifo' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/7838/hdl/small_fifo.v:44]
	Parameter WIDTH bound to: 257 - type: integer 
	Parameter MAX_DEPTH_BITS bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESHOLD bound to: 1023 - type: integer 
	Parameter MAX_DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'small_fifo' (70#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/7838/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo' (71#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/7838/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo__parameterized0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/7838/hdl/fallthrough_small_fifo.v:46]
	Parameter WIDTH bound to: 129 - type: integer 
	Parameter MAX_DEPTH_BITS bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESHOLD bound to: 127 - type: integer 
INFO: [Synth 8-638] synthesizing module 'small_fifo__parameterized0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/7838/hdl/small_fifo.v:44]
	Parameter WIDTH bound to: 129 - type: integer 
	Parameter MAX_DEPTH_BITS bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESHOLD bound to: 127 - type: integer 
	Parameter MAX_DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'small_fifo__parameterized0' (71#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/7838/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo__parameterized0' (71#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/7838/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/sume/rx_axi_riffa.v:152]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/sume/rx_axi_riffa.v:193]
INFO: [Synth 8-256] done synthesizing module 'rx_axi_riffa' (72#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/sume/rx_axi_riffa.v:34]
INFO: [Synth 8-256] done synthesizing module 'axis_sume_attachment_top' (73#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/sume/axis_sume_attachment_top.v:45]
INFO: [Synth 8-638] synthesizing module 'riffa_axi_lite' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/sume/riffa_axi_lite.sv:46]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_LITE_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_LITE_STRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/sume/riffa_axi_lite.sv:190]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/sume/riffa_axi_lite.sv:266]
INFO: [Synth 8-638] synthesizing module 'axis_fifo_2clk_32d_4u' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/synth/axis_fifo_2clk_32d_4u.vhd:75]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 18 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 18 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 4kx4 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1022 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1021 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 12 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 11 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 12 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 12 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 11 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 12 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 36 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 16 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 4 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 15 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1021 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1021 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 13 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_1_3' declared at '/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/564d/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:38271' bound to instance 'U0' of component 'fifo_generator_v13_1_3' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/synth/axis_fifo_2clk_32d_4u.vhd:545]
INFO: [Synth 8-256] done synthesizing module 'axis_fifo_2clk_32d_4u' (93#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/synth/axis_fifo_2clk_32d_4u.vhd:75]
WARNING: [Synth 8-689] width (34) of port connection 'm_axis_tdata' does not match port width (32) of module 'axis_fifo_2clk_32d_4u' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/sume/riffa_axi_lite.sv:335]
WARNING: [Synth 8-689] width (34) of port connection 'm_axis_tdata' does not match port width (32) of module 'axis_fifo_2clk_32d_4u' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/sume/riffa_axi_lite.sv:365]
INFO: [Synth 8-256] done synthesizing module 'riffa_axi_lite' (94#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/sume/riffa_axi_lite.sv:46]
INFO: [Synth 8-638] synthesizing module 'nf_riffa_dma_cpu_regs' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/sume/nf_riffa_dma_cpu_regs.v:42]
	Parameter C_BASE_ADDRESS bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/sume/nf_riffa_dma_cpu_regs.v:333]
INFO: [Synth 8-256] done synthesizing module 'nf_riffa_dma_cpu_regs' (95#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/sume/nf_riffa_dma_cpu_regs.v:42]
INFO: [Synth 8-256] done synthesizing module 'nf_riffa_dma' (96#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/sume/nf_riffa_dma.v:50]
INFO: [Synth 8-256] done synthesizing module 'control_sub_nf_riffa_dma_1_0' (97#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/synth/control_sub_nf_riffa_dma_1_0.v:56]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port SAFETY_CKT_WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[3]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[2]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[1]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[0]
WARNING: [Synth 8-3331] design wr_bin_cntr has unconnected port SRST
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port SRST_FULL_FF
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_BUSY
WARNING: [Synth 8-3331] design wr_logic has unconnected port EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port RAM_RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port ALMOST_EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[0]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[0]
WARNING: [Synth 8-3331] design rd_fwft has unconnected port SRST
WARNING: [Synth 8-3331] design rd_fwft has unconnected port SAFETY_CKT_RD_RST
WARNING: [Synth 8-3331] design rd_fwft has unconnected port RAM_ALMOST_EMPTY
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port SAFETY_CKT_RD_RST
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[3]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[2]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[1]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[0]
WARNING: [Synth 8-3331] design rd_bin_cntr has unconnected port SRST
WARNING: [Synth 8-3331] design rd_logic has unconnected port RD_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design rd_logic has unconnected port RD_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design rd_logic has unconnected port RD_RST_BUSY
WARNING: [Synth 8-3331] design rd_logic has unconnected port RAM_WR_EN
WARNING: [Synth 8-3331] design rd_logic has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design rd_logic has unconnected port ALMOST_FULL_FB
WARNING: [Synth 8-3331] design rd_logic has unconnected port FULL
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[3]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[2]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[1]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[0]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[3]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[2]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[1]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[0]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_NEGATE[0]
WARNING: [Synth 8-3331] design dmem has unconnected port SRST
WARNING: [Synth 8-3331] design memory has unconnected port FAB_REGOUT_EN
WARNING: [Synth 8-3331] design memory has unconnected port SFT_RST
WARNING: [Synth 8-3331] design memory has unconnected port SRST
WARNING: [Synth 8-3331] design memory has unconnected port SAFETY_CKT_RD_RST
WARNING: [Synth 8-3331] design memory has unconnected port SLEEP
WARNING: [Synth 8-3331] design memory has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design memory has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design output_blk has unconnected port ALMOST_FULL_I
WARNING: [Synth 8-3331] design output_blk has unconnected port PROG_FULL_I
WARNING: [Synth 8-3331] design output_blk has unconnected port ALMOST_EMPTY_I
WARNING: [Synth 8-3331] design output_blk has unconnected port PROG_EMPTY_I
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_ACK_I
WARNING: [Synth 8-3331] design output_blk has unconnected port VALID_I
WARNING: [Synth 8-3331] design output_blk has unconnected port OVERFLOW_I
WARNING: [Synth 8-3331] design output_blk has unconnected port UNDERFLOW_I
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[4]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[3]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[2]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[1]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[0]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[4]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[3]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[2]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[1]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[0]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[4]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[3]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[2]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[1]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[0]
WARNING: [Synth 8-3331] design output_blk has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design output_blk has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design input_blk has unconnected port CLK
WARNING: [Synth 8-3331] design input_blk has unconnected port INT_CLK
WARNING: [Synth 8-3331] design input_blk has unconnected port PROG_EMPTY_THRESH[3]
WARNING: [Synth 8-3331] design input_blk has unconnected port PROG_EMPTY_THRESH[2]
WARNING: [Synth 8-3331] design input_blk has unconnected port PROG_EMPTY_THRESH[1]
WARNING: [Synth 8-3331] design input_blk has unconnected port PROG_EMPTY_THRESH[0]
WARNING: [Synth 8-3331] design input_blk has unconnected port PROG_EMPTY_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design input_blk has unconnected port PROG_EMPTY_THRESH_ASSERT[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:01:42 . Memory (MB): peak = 1337.930 ; gain = 409.484 ; free physical = 1168 ; free virtual = 9687
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin nf_riffa_dma_cpu_regs_inst:cpu_resetn_soft to constant 0 [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/sume/nf_riffa_dma.v:546]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:01:43 . Memory (MB): peak = 1337.930 ; gain = 409.484 ; free physical = 1167 ; free virtual = 9686
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1761-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u.xdc] for cell 'inst/riffa_axi_lite_attachment/aw_fifo/U0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u.xdc] for cell 'inst/riffa_axi_lite_attachment/aw_fifo/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u.xdc] for cell 'inst/riffa_axi_lite_attachment/w_fifo/U0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u.xdc] for cell 'inst/riffa_axi_lite_attachment/w_fifo/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u.xdc] for cell 'inst/riffa_axi_lite_attachment/ar_fifo/U0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u.xdc] for cell 'inst/riffa_axi_lite_attachment/ar_fifo/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u.xdc] for cell 'inst/riffa_axi_lite_attachment/r_fifo/U0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u.xdc] for cell 'inst/riffa_axi_lite_attachment/r_fifo/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u.xdc] for cell 'inst/riffa_axi_lite_attachment/tag_fifo/U0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u.xdc] for cell 'inst/riffa_axi_lite_attachment/tag_fifo/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_nf_riffa_dma_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_nf_riffa_dma_1_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_nf_riffa_dma_1_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/control_sub_nf_riffa_dma_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/control_sub_nf_riffa_dma_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc] for cell 'inst/riffa_axi_lite_attachment/aw_fifo/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports user_clk]'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:52]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:52]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports m_axi_lite_aclk]'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:53]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:53]
can't read "wr_clk_period": no such variable
can't read "skew_value": no such variable
can't read "skew_value": no such variable
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc] for cell 'inst/riffa_axi_lite_attachment/aw_fifo/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc] for cell 'inst/riffa_axi_lite_attachment/w_fifo/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports user_clk]'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:52]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:52]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports m_axi_lite_aclk]'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:53]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:53]
can't read "wr_clk_period": no such variable
can't read "skew_value": no such variable
can't read "skew_value": no such variable
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc] for cell 'inst/riffa_axi_lite_attachment/w_fifo/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc] for cell 'inst/riffa_axi_lite_attachment/ar_fifo/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports user_clk]'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:52]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:52]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports m_axi_lite_aclk]'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:53]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:53]
can't read "wr_clk_period": no such variable
can't read "skew_value": no such variable
can't read "skew_value": no such variable
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc] for cell 'inst/riffa_axi_lite_attachment/ar_fifo/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc] for cell 'inst/riffa_axi_lite_attachment/r_fifo/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports m_axi_lite_aclk]'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:52]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:52]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports user_clk]'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:53]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:53]
can't read "wr_clk_period": no such variable
can't read "skew_value": no such variable
can't read "skew_value": no such variable
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc] for cell 'inst/riffa_axi_lite_attachment/r_fifo/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc] for cell 'inst/riffa_axi_lite_attachment/tag_fifo/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports user_clk]'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:52]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:52]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports user_clk]'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:53]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:53]
can't read "wr_clk_period": no such variable
can't read "skew_value": no such variable
can't read "skew_value": no such variable
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc] for cell 'inst/riffa_axi_lite_attachment/tag_fifo/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/control_sub_nf_riffa_dma_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/control_sub_nf_riffa_dma_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1759.887 ; gain = 12.004 ; free physical = 736 ; free virtual = 9271
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:57 ; elapsed = 00:02:57 . Memory (MB): peak = 1759.887 ; gain = 831.441 ; free physical = 734 ; free virtual = 9269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:57 ; elapsed = 00:02:57 . Memory (MB): peak = 1759.887 ; gain = 831.441 ; free physical = 734 ; free virtual = 9269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/riffa_axi_lite_attachment/ar_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/riffa_axi_lite_attachment/ar_fifo/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/riffa_axi_lite_attachment/aw_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/riffa_axi_lite_attachment/aw_fifo/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/riffa_axi_lite_attachment/r_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/riffa_axi_lite_attachment/r_fifo/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/riffa_axi_lite_attachment/tag_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/riffa_axi_lite_attachment/tag_fifo/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/riffa_axi_lite_attachment/w_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/riffa_axi_lite_attachment/w_fifo/U0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:02:58 . Memory (MB): peak = 1759.887 ; gain = 831.441 ; free physical = 734 ; free virtual = 9269
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_data_fifo.v:155]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/reorder_queue_input.v:213]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/reorder_queue_input.v:203]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/recv_credit_flow_ctrl.v:98]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/recv_credit_flow_ctrl.v:98]
INFO: [Synth 8-802] inferred FSM for state register 'rState_reg' in module 'interrupt_controller'
INFO: [Synth 8-5544] ROM "rStateNext0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rStateNext0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rStateNext0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rStateNext0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rStateNext0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "rState0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'rCapChnl_reg' and it is trimmed from '6' to '4' bits. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_multiplexer_128.v:227]
INFO: [Synth 8-5546] ROM "TXR_META_LDWBE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "_rRdAck" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_rWrAck" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_rIsWr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_rCapChnl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rState_reg' in module 'sg_list_requester'
INFO: [Synth 8-5546] ROM "_rDelay" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rMainState_reg' in module 'rx_port_reader'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rRxState_reg' in module 'rx_port_reader'
INFO: [Synth 8-5546] ROM "_rCopyBufWords" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_rUseInit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rState_reg' in module 'tx_port_monitor_128'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rMainState_reg' in module 'tx_port_writer'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rTxState_reg' in module 'tx_port_writer'
INFO: [Synth 8-5546] ROM "_rOffLast" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_rStarted" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_rTxErrd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_rCopyBufWords" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_rUseInit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_reg' in module 'tx_riffa_axi'
INFO: [Synth 8-5544] ROM "words_sent" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_state_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_state_next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/7838/hdl/small_fifo.v:97]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/7838/hdl/small_fifo.v:97]
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'riffa_axi_lite'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'riffa_axi_lite'
INFO: [Synth 8-5545] ROM "CHNL_RX_DATA_REN" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ar_s_tvalid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "aw_s_tvalid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "CHNL_TX" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CHNL_TX_DATA_VALID" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
                 iSTATE4 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rState_reg' using encoding 'sequential' in module 'interrupt_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   DELAY |                              000 |                              000
       WAIT_RIFFA_ACTIVE |                              001 |                              001
      GENERATE_RIFFA_ACK |                              010 |                              010
       METADATA_DETECTED |                              011 |                              011
         AXI_TRANSACTION |                              100 |                              100
       TRANSACTION_ERROR |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_reg' using encoding 'sequential' in module 'tx_riffa_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              S_RX_RESET |                               00 | 00000000000000000000000000000000
       S_RX_WAIT_FOR_REQ |                               01 | 00000000000000000000000000000001
       S_RX_STORE_RD_REQ |                               10 | 00000000000000000000000000000010
       S_RX_STORE_WR_REQ |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'riffa_axi_lite'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              S_TX_RESET |                               00 | 00000000000000000000000000000000
      S_TX_WAIT_FOR_DATA |                               01 | 00000000000000000000000000000001
           S_TX_SEND_HDR |                               10 | 00000000000000000000000000000010
          S_TX_SEND_DATA |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'riffa_axi_lite'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:03 ; elapsed = 00:03:04 . Memory (MB): peak = 1759.887 ; gain = 831.441 ; free physical = 736 ; free virtual = 9271
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |channel                 |           2|     33575|
|2     |riffa__GC0              |           1|     16307|
|3     |riffa_wrapper_sume__GC0 |           1|     13217|
|4     |nf_riffa_dma__GC0       |           1|      9499|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 12    
	   2 Input     32 Bit       Adders := 15    
	   2 Input     31 Bit       Adders := 6     
	   2 Input     30 Bit       Adders := 3     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 24    
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 8     
	   4 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 35    
	   3 Input     11 Bit       Adders := 4     
	   4 Input     11 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 29    
	   3 Input     10 Bit       Adders := 4     
	   5 Input     10 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 26    
	   4 Input      3 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 22    
	   5 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   4 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 15    
+---XORs : 
	   2 Input     10 Bit         XORs := 8     
	   2 Input      6 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 118   
+---XORs : 
	                4 Bit    Wide XORs := 10    
	                3 Bit    Wide XORs := 10    
	                2 Bit    Wide XORs := 10    
+---Registers : 
	              640 Bit    Registers := 1     
	              257 Bit    Registers := 3     
	              249 Bit    Registers := 1     
	              224 Bit    Registers := 8     
	              205 Bit    Registers := 1     
	              193 Bit    Registers := 1     
	              174 Bit    Registers := 2     
	              158 Bit    Registers := 12    
	              153 Bit    Registers := 2     
	              134 Bit    Registers := 4     
	              133 Bit    Registers := 1     
	              132 Bit    Registers := 2     
	              131 Bit    Registers := 1     
	              129 Bit    Registers := 7     
	              128 Bit    Registers := 38    
	              127 Bit    Registers := 1     
	              105 Bit    Registers := 2     
	              102 Bit    Registers := 1     
	               96 Bit    Registers := 4     
	               64 Bit    Registers := 27    
	               62 Bit    Registers := 4     
	               60 Bit    Registers := 1     
	               54 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 11    
	               34 Bit    Registers := 24    
	               33 Bit    Registers := 9     
	               32 Bit    Registers := 104   
	               31 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 76    
	               10 Bit    Registers := 59    
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 18    
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 23    
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 108   
	                3 Bit    Registers := 83    
	                2 Bit    Registers := 38    
	                1 Bit    Registers := 614   
+---RAMs : 
	             257K Bit         RAMs := 1     
	             128K Bit         RAMs := 6     
	              64K Bit         RAMs := 2     
	              34K Bit         RAMs := 8     
	              32K Bit         RAMs := 4     
	              16K Bit         RAMs := 1     
	               1K Bit         RAMs := 2     
	             1024 Bit         RAMs := 1     
	              704 Bit         RAMs := 1     
	              632 Bit         RAMs := 2     
	              448 Bit         RAMs := 1     
	              384 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    257 Bit        Muxes := 1     
	   2 Input    224 Bit        Muxes := 8     
	   4 Input    129 Bit        Muxes := 2     
	   2 Input    129 Bit        Muxes := 4     
	   2 Input    128 Bit        Muxes := 7     
	   4 Input    128 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 10    
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 33    
	   4 Input     32 Bit        Muxes := 10    
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 48    
	   2 Input     16 Bit        Muxes := 22    
	  19 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 12    
	   2 Input     10 Bit        Muxes := 25    
	   4 Input     10 Bit        Muxes := 3     
	   9 Input      8 Bit        Muxes := 10    
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 15    
	   8 Input      8 Bit        Muxes := 10    
	   2 Input      7 Bit        Muxes := 13    
	   4 Input      7 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 20    
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 15    
	   4 Input      3 Bit        Muxes := 2     
	  14 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 47    
	   4 Input      2 Bit        Muxes := 10    
	   7 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 144   
	   9 Input      1 Bit        Muxes := 46    
	   4 Input      1 Bit        Muxes := 62    
	   7 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fifo_packer_128__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      3 Bit       Adders := 1     
+---Registers : 
	              224 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    224 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module fifo_packer_128__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      3 Bit       Adders := 1     
+---Registers : 
	              224 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    224 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module fifo_packer_128 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      3 Bit       Adders := 1     
+---Registers : 
	              224 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    224 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ram_2clk_1w_1r 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module async_cmp 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 4     
Module rd_ptr_empty 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module wr_ptr_full 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module async_fifo_fwft 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ram_1clk_1w_1r__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module sync_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module ram_1clk_1w_1r 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module sync_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module sg_list_requester__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module sg_list_requester 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module rx_port_requester_mux 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 4     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 12    
Module sg_list_reader_128 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module rx_port_reader 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     17 Bit       Adders := 3     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 1     
	   4 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 12    
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 5     
Module ff__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rx_port_channel_gate 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module rx_port_128 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ram_2clk_1w_1r__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module async_cmp__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 4     
Module rd_ptr_empty__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
+---XORs : 
	   2 Input      3 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module wr_ptr_full__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
+---XORs : 
	   2 Input      3 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tx_port_channel_gate_128 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input    129 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 9     
Module tx_port_monitor_128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ram_1clk_1w_1r__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module sync_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module tx_port_buffer_128 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	              224 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    224 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sg_list_reader_128__1 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module tx_port_writer 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   5 Input     10 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 7     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 4     
Module tx_port_128 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ram_1clk_1w_1r__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---RAMs : 
	              704 Bit         RAMs := 1     
Module ram_1clk_1w_1r__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module ram_1clk_1w_1r__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	              448 Bit         RAMs := 1     
Module ram_1clk_1w_1r__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module reorder_queue_input 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 12    
	   4 Input      3 Bit       Adders := 1     
+---Registers : 
	              640 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 5     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module reorder_queue_output 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	              102 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 7     
Module ram_1clk_1w_1r__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ram_1clk_1w_1r__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ram_1clk_1w_1r__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ram_1clk_1w_1r__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module reorder_queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module reg_pipeline__parameterized32 
Detailed RTL Component Info : 
+---Registers : 
	              249 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	              205 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module registers 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module recv_credit_flow_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module interrupt_controller 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module interrupt 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tx_engine_selector__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module tx_engine_selector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module tx_multiplexer_128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               62 Bit    Registers := 4     
	               54 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 8     
Module scsdpram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module tx_multiplexer 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module riffa 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module register 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module reg_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module register__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module register__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module register__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module register__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module shiftreg 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
Module shiftreg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftreg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftreg__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module offset_to_mask 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module reg_pipeline__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              105 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module rxc_engine_ultrascale 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module register__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module reg_pipeline__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module register__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module register__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module register__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module register__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module register__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module shiftreg__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
Module shiftreg__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftreg__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftreg__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftreg__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module register__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module offset_to_mask__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module reg_pipeline__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module rxr_engine_ultrascale 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_pipeline__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              127 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module txr_formatter_ultrascale 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module reg_pipeline__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	              134 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module offset_to_mask__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module tx_data_shift 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module reg_pipeline__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	              34K Bit         RAMs := 1     
Module fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram__2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	              34K Bit         RAMs := 1     
Module fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram__3 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	              34K Bit         RAMs := 1     
Module fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	              34K Bit         RAMs := 1     
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module tx_data_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_pipeline__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
+---RAMs : 
	              632 Bit         RAMs := 1     
Module fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module offset_to_mask__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module offset_to_mask__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module reg_pipeline__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	              174 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module reg_pipeline__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	              132 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mux_select__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux_select__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux_select__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux_select 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module tx_alignment_pipeline 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module reg_pipeline__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	              134 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module offset_to_mask__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module reg_pipeline__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	              193 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	              131 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module txc_formatter_ultrascale 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module reg_pipeline__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	              134 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module offset_to_mask__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module tx_data_shift__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module reg_pipeline__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram__7 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	              34K Bit         RAMs := 1     
Module fifo__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram__6 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	              34K Bit         RAMs := 1     
Module fifo__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram__5 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	              34K Bit         RAMs := 1     
Module fifo__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram__4 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	              34K Bit         RAMs := 1     
Module fifo__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module tx_data_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_pipeline__parameterized14__1 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
+---RAMs : 
	              632 Bit         RAMs := 1     
Module fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized15__1 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module offset_to_mask__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module offset_to_mask__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module reg_pipeline__parameterized20__1 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized21__1 
Detailed RTL Component Info : 
+---Registers : 
	              174 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized22__1 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized23__1 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module counter__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module reg_pipeline__parameterized24__1 
Detailed RTL Component Info : 
+---Registers : 
	              132 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized16__1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized17__1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized18__1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized19__1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mux_select__7 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux_select__6 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux_select__5 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux_select__4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module tx_alignment_pipeline__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module reg_pipeline__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	              134 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module offset_to_mask__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module reg_pipeline__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	              133 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module tx_engine_ultrascale 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module tx_riffa_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	  19 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 6     
Module small_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	              257 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
+---RAMs : 
	             257K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fallthrough_small_fifo 
Detailed RTL Component Info : 
+---Registers : 
	              257 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    257 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module small_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	              129 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fallthrough_small_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    129 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module rx_axi_riffa 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input    129 Bit        Muxes := 3     
	   2 Input    128 Bit        Muxes := 4     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 5     
Module synchronizer_ff__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module synchronizer_ff__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module clk_x_pntrs 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---XORs : 
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                4 Bit    Registers := 4     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_ff__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reset_blk_ramfifo__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
Module dmem__8 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module memory__8 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module clk_x_pntrs__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---XORs : 
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                4 Bit    Registers := 4     
Module rd_bin_cntr__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_ff__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reset_blk_ramfifo__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
Module dmem__7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module memory__7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module clk_x_pntrs__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---XORs : 
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                4 Bit    Registers := 4     
Module rd_bin_cntr__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_ff__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reset_blk_ramfifo__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
Module dmem__6 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module memory__6 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module clk_x_pntrs__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---XORs : 
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                4 Bit    Registers := 4     
Module rd_bin_cntr__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_ff__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reset_blk_ramfifo__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
Module dmem__5 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module memory__5 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module clk_x_pntrs__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---XORs : 
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                4 Bit    Registers := 4     
Module rd_bin_cntr__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module riffa_axi_lite 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module nf_riffa_dma_cpu_regs 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module nf_riffa_dma 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 26    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'rDataInEn_reg[2:0]' into 'rDataInEn_reg[2:0]' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/fifo_packer_128.v:82]
INFO: [Synth 8-4471] merging register 'rDataInEn_reg[2:0]' into 'rDataInEn_reg[2:0]' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/fifo_packer_128.v:82]
INFO: [Synth 8-4471] merging register 'rDataInEn_reg[2:0]' into 'rDataInEn_reg[2:0]' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/fifo_packer_128.v:82]
INFO: [Synth 8-5546] ROM "_rDelay" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_rDelay" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_rUseInit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_rCopyBufWords" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'rCountHist_reg' and it is trimmed from '9' to '8' bits. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_port_buffer_128.v:140]
INFO: [Synth 8-5546] ROM "_rStarted" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_rUseInit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_rCopyBufWords" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_rOffLast" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_rTxErrd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'rShift_reg[5:0]' into 'rShift_reg[5:0]' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/reorder_queue_output.v:155]
INFO: [Synth 8-4471] merging register 'rTxEngRdReqAck_reg' into 'rExtTagReq_reg' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_multiplexer_128.v:186]
WARNING: [Synth 8-3936] Found unconnected internal register 'rLen_reg' and it is trimmed from '54' to '52' bits. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/tx_multiplexer_128.v:374]
INFO: [Synth 8-5546] ROM "TXR_META_LDWBE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "intr/rState0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/output_pipeline/pipeline_inst/gen_stages[2].rData_reg[2]' and it is trimmed from '153' to '152' bits. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:263]
WARNING: [Synth 8-3936] Found unconnected internal register 'engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/output_pipeline/pipeline_inst/gen_stages[1].rData_reg[1]' and it is trimmed from '153' to '152' bits. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:263]
WARNING: [Synth 8-3936] Found unconnected internal register 'engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/output_pipeline/pipeline_inst/gen_stages[2].rData_reg[2]' and it is trimmed from '105' to '97' bits. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:263]
WARNING: [Synth 8-3936] Found unconnected internal register 'engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/output_pipeline/pipeline_inst/gen_stages[1].rData_reg[1]' and it is trimmed from '105' to '97' bits. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ipshared/3963/hdl/riffa/pipeline.v:263]
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port pcie_cq_np_req driven by constant 1
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_fc_sel[2] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_fc_sel[1] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_fc_sel[0] driven by constant 1
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_int[3] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_int[2] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_int[1] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_int[0] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_pending[1] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_pending[0] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_select[3] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_select[2] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_select[1] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_select[0] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_int[31] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_int[30] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_int[29] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_int[28] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_int[27] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_int[26] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_int[25] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_int[24] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_int[23] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_int[22] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_int[21] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_int[20] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_int[19] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_int[18] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_int[17] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_int[16] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_int[15] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_int[14] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_int[13] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_int[12] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_int[11] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_int[10] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_int[9] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_int[8] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_int[7] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_int[6] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_int[5] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_int[4] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_int[3] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_int[2] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_int[1] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[63] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[62] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[61] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[60] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[59] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[58] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[57] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[56] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[55] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[54] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[53] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[52] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[51] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[50] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[49] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[48] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[47] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[46] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[45] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[44] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[43] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[42] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[41] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[40] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[39] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[38] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[37] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[36] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[35] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[34] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[33] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[32] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[31] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[30] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[29] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[28] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[27] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[26] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[25] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[24] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[23] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[22] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[21] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[20] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[19] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[18] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[17] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[16] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[15] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[14] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[13] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[12] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[11] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[10] driven by constant 0
INFO: [Synth 8-3917] design control_sub_nf_riffa_dma_1_0 has port cfg_interrupt_msi_pending_status[9] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM rRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM rRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM rRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM rRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM rRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM rRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM rRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM rRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/fifo/queue_reg to conserve power
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/rxPort /\gate/rConsumed_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/i_0/\channel/txPort/monitor/rWordsRecvdAdv_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/writer/rMaxPayload_reg[0] )
INFO: [Synth 8-3886] merging instance 'channel:/channel/rxPort/reader/rMaxPayload_reg[0]' (FD) to 'channel:/channel/rxPort/reader/rMaxPayload_reg[4]'
INFO: [Synth 8-3886] merging instance 'channel:/channel/rxPort/sgTxReq/rMaxPayload_reg[0]' (FD) to 'channel:/channel/rxPort/sgTxReq/rMaxPayload_reg[1]'
INFO: [Synth 8-3886] merging instance 'channel:/channel/rxPort/sgRxReq/rMaxPayload_reg[0]' (FD) to 'channel:/channel/rxPort/sgRxReq/rMaxPayload_reg[1]'
INFO: [Synth 8-3886] merging instance 'channel:/channel/rxPort/reader/rMaxPayload_reg[1]' (FD) to 'channel:/channel/rxPort/reader/rMaxPayload_reg[4]'
INFO: [Synth 8-3886] merging instance 'channel:/channel/rxPort/sgTxReq/rMaxPayload_reg[1]' (FD) to 'channel:/channel/rxPort/sgTxReq/rMaxPayload_reg[2]'
INFO: [Synth 8-3886] merging instance 'channel:/channel/rxPort/sgRxReq/rMaxPayload_reg[1]' (FD) to 'channel:/channel/rxPort/sgRxReq/rMaxPayload_reg[2]'
INFO: [Synth 8-3886] merging instance 'channel:/channel/rxPort/reader/rMaxPayload_reg[2]' (FD) to 'channel:/channel/rxPort/reader/rMaxPayload_reg[4]'
INFO: [Synth 8-3886] merging instance 'channel:/channel/rxPort/sgTxReq/rMaxPayload_reg[2]' (FD) to 'channel:/channel/rxPort/sgTxReq/rMaxPayload_reg[3]'
INFO: [Synth 8-3886] merging instance 'channel:/channel/rxPort/sgRxReq/rMaxPayload_reg[2]' (FD) to 'channel:/channel/rxPort/sgRxReq/rMaxPayload_reg[3]'
INFO: [Synth 8-3886] merging instance 'channel:/channel/rxPort/reader/rMaxPayload_reg[3]' (FD) to 'channel:/channel/rxPort/reader/rMaxPayload_reg[4]'
INFO: [Synth 8-3886] merging instance 'channel:/channel/rxPort/sgTxReq/rMaxPayload_reg[3]' (FD) to 'channel:/channel/rxPort/sgTxReq/rMaxPayload_reg[4]'
INFO: [Synth 8-3886] merging instance 'channel:/channel/rxPort/sgRxReq/rMaxPayload_reg[3]' (FD) to 'channel:/channel/rxPort/sgRxReq/rMaxPayload_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/rxPort /reader/\rMaxPayload_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/rxPort /sgTxReq/\rMaxPayload_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/rxPort /sgRxReq/\rMaxPayload_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/i_1/\channel/txPort/monitor/rWordsRecvd_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/writer/rMaxPayload_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/writer/rMaxPayload_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/writer/rMaxPayload_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/writer/rMaxPayload_reg[4] )
INFO: [Synth 8-3886] merging instance 'channel:/channel/txPort/writer/rSgErr_reg' (FDR) to 'channel:/channel/txPort/monitor/rTxErr_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/rxPort /\gate/rConsumedStable_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/rxPort /\gate/rConsumedSample_reg[0] )
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[127]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[126]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[125]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[124]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[123]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[122]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[121]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[120]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[119]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[118]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[117]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[116]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[115]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[114]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[113]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[112]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[111]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[110]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[109]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[108]) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[127]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[126]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[125]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[124]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[123]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[122]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[121]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[120]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[119]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[118]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[117]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[116]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[115]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[114]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[113]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[112]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[111]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[110]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[109]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (rPackedData_reg[108]) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (provide_count.rCount_reg[4]) is unused and will be removed from module sync_fifo__1.
WARNING: [Synth 8-3332] Sequential element (provide_count.rCount_reg[3]) is unused and will be removed from module sync_fifo__1.
WARNING: [Synth 8-3332] Sequential element (provide_count.rCount_reg[2]) is unused and will be removed from module sync_fifo__1.
WARNING: [Synth 8-3332] Sequential element (provide_count.rCount_reg[1]) is unused and will be removed from module sync_fifo__1.
WARNING: [Synth 8-3332] Sequential element (provide_count.rCount_reg[0]) is unused and will be removed from module sync_fifo__1.
WARNING: [Synth 8-3332] Sequential element (provide_count.rCount_reg[4]) is unused and will be removed from module sync_fifo.
WARNING: [Synth 8-3332] Sequential element (provide_count.rCount_reg[3]) is unused and will be removed from module sync_fifo.
WARNING: [Synth 8-3332] Sequential element (provide_count.rCount_reg[2]) is unused and will be removed from module sync_fifo.
WARNING: [Synth 8-3332] Sequential element (provide_count.rCount_reg[1]) is unused and will be removed from module sync_fifo.
WARNING: [Synth 8-3332] Sequential element (provide_count.rCount_reg[0]) is unused and will be removed from module sync_fifo.
WARNING: [Synth 8-3332] Sequential element (rMaxPayload_reg[4]) is unused and will be removed from module sg_list_requester__1.
WARNING: [Synth 8-3332] Sequential element (rMaxPayload_reg[4]) is unused and will be removed from module sg_list_requester.
WARNING: [Synth 8-3332] Sequential element (rMaxPayload_reg[4]) is unused and will be removed from module rx_port_reader.
WARNING: [Synth 8-3332] Sequential element (gate/rConsumed_reg[0]) is unused and will be removed from module rx_port_128.
WARNING: [Synth 8-3332] Sequential element (gate/rConsumedStable_reg[0]) is unused and will be removed from module rx_port_128.
WARNING: [Synth 8-3332] Sequential element (gate/rConsumedSample_reg[0]) is unused and will be removed from module rx_port_128.
WARNING: [Synth 8-3332] Sequential element (channel/txPort/monitor/rWordsRecvdAdv_reg[0]) is unused and will be removed from module channel.
WARNING: [Synth 8-3332] Sequential element (channel/txPort/monitor/rWordsRecvd_reg[0]) is unused and will be removed from module channel.
WARNING: [Synth 8-3332] Sequential element (provide_count.rCount_reg[1]) is unused and will be removed from module sync_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (provide_count.rCount_reg[0]) is unused and will be removed from module sync_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (channel/txPort/buffer/rCountHist_reg[5]) is unused and will be removed from module channel.
WARNING: [Synth 8-3332] Sequential element (channel/txPort/buffer/rCountHist_reg[2]) is unused and will be removed from module channel.
WARNING: [Synth 8-3332] Sequential element (channel/txPort/writer/rMaxPayload_reg[4]) is unused and will be removed from module channel.
WARNING: [Synth 8-3332] Sequential element (channel/txPort/writer/rMaxPayload_reg[3]) is unused and will be removed from module channel.
WARNING: [Synth 8-3332] Sequential element (channel/txPort/writer/rMaxPayload_reg[2]) is unused and will be removed from module channel.
WARNING: [Synth 8-3332] Sequential element (channel/txPort/writer/rMaxPayload_reg[1]) is unused and will be removed from module channel.
WARNING: [Synth 8-3332] Sequential element (channel/txPort/writer/rMaxPayload_reg[0]) is unused and will be removed from module channel.
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reorderQueue/data_input/rPrevCount_reg[5]' (FD) to 'riffa_insti_0/reorderQueue/data_input/rWords_reg[5]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reorderQueue/data_input/rPrevCount_reg[4]' (FD) to 'riffa_insti_0/reorderQueue/data_input/rWords_reg[4]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reorderQueue/data_input/rPrevCount_reg[3]' (FD) to 'riffa_insti_0/reorderQueue/data_input/rWords_reg[3]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reorderQueue/data_input/rPrevCount_reg[6]' (FD) to 'riffa_insti_0/reorderQueue/data_input/rWords_reg[6]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reorderQueue/data_input/rPrevCount_reg[2]' (FD) to 'riffa_insti_0/reorderQueue/data_input/rWords_reg[2]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reorderQueue/data_input/rPrevCount_reg[1]' (FD) to 'riffa_insti_0/reorderQueue/data_input/rWords_reg[1]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reorderQueue/data_input/rPrevCount_reg[0]' (FD) to 'riffa_insti_0/reorderQueue/data_input/rWords_reg[0]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/rc_fc/rMaxRecv_reg[4]' (FD) to 'riffa_insti_0/rc_fc/rMaxRecv_reg[5]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/rc_fc/rMaxRecv_reg[5]' (FD) to 'riffa_insti_0/rc_fc/rMaxRecv_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/\rc_fc/rMaxRecv_reg[6] )
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/rc_fc/rCplDAmt_reg[0]' (FD) to 'riffa_insti_0/rc_fc/rCplDAmt_reg[2]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/rc_fc/rCplDAmt_reg[1]' (FD) to 'riffa_insti_0/rc_fc/rCplDAmt_reg[2]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/rc_fc/rCplDAmt_reg[2]' (FD) to 'riffa_insti_0/rc_fc/rMaxRecv_reg[6]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reorderQueue/data_input/rShiftUp_reg[5]' (FD) to 'riffa_insti_0/reorderQueue/data_input/rShiftDown_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/reorderQueue/data_input/\rShiftUp_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/reorderQueue/data_input/\rShiftUp_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/reorderQueue/data_input/\rShiftUp_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/reorderQueue/data_input/\rShiftUp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/reorderQueue/data_input/\rShiftUp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/reorderQueue/data_input/\rShiftDown_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/reorderQueue/data_input/\rShiftDown_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/reorderQueue/data_input/\rShiftDown_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/reorderQueue/data_input/\rShiftDown_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/reorderQueue/data_input/\rShiftDown_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/reorderQueue/data_input/\rBaseAddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/reorderQueue/data_input/\rBaseAddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/reorderQueue/data_input/\rBaseAddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/reorderQueue/data_input/\rBaseAddr_reg[3] )
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][0]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][31]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][32]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][33]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][76]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][34]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][35]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][36]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][37]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][38]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][39]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][40]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][41]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][42]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][43]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][76]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][44]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][45]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][46]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][47]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][48]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][49]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][50]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][51]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][52]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][53]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][76]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][54]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][76]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][55]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][63]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][64]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][65]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][66]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][70]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][76]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][71]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][76]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][72]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][76]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][73]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][76]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][67]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][68]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][69]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][76]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][74]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][75]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffa_insti_0/\reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][76] )
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][109]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][110]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][111]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][112]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][113]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][114]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][115]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][116]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][117]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][118]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][119]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][120]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][121]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][122]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][123]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][124]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][125]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][126]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][127]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][128]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][129]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][130]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][131]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][132]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][133]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][134]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][135]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][136]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][137]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][139]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][140]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][141]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][142]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][143]' (FDE) to 'riffa_insti_0/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/\reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_0/\rc_fc/rMaxRecv_reg[6] )
WARNING: [Synth 8-3332] Sequential element (rBaseAddr_reg[3]) is unused and will be removed from module reorder_queue_input.
WARNING: [Synth 8-3332] Sequential element (rBaseAddr_reg[2]) is unused and will be removed from module reorder_queue_input.
WARNING: [Synth 8-3332] Sequential element (rBaseAddr_reg[1]) is unused and will be removed from module reorder_queue_input.
WARNING: [Synth 8-3332] Sequential element (rBaseAddr_reg[0]) is unused and will be removed from module reorder_queue_input.
WARNING: [Synth 8-3332] Sequential element (rShiftDown_reg[4]) is unused and will be removed from module reorder_queue_input.
WARNING: [Synth 8-3332] Sequential element (rShiftDown_reg[3]) is unused and will be removed from module reorder_queue_input.
WARNING: [Synth 8-3332] Sequential element (rShiftDown_reg[2]) is unused and will be removed from module reorder_queue_input.
WARNING: [Synth 8-3332] Sequential element (rShiftDown_reg[1]) is unused and will be removed from module reorder_queue_input.
WARNING: [Synth 8-3332] Sequential element (rShiftDown_reg[0]) is unused and will be removed from module reorder_queue_input.
WARNING: [Synth 8-3332] Sequential element (rShiftUp_reg[4]) is unused and will be removed from module reorder_queue_input.
WARNING: [Synth 8-3332] Sequential element (rShiftUp_reg[3]) is unused and will be removed from module reorder_queue_input.
WARNING: [Synth 8-3332] Sequential element (rShiftUp_reg[2]) is unused and will be removed from module reorder_queue_input.
WARNING: [Synth 8-3332] Sequential element (rShiftUp_reg[1]) is unused and will be removed from module reorder_queue_input.
WARNING: [Synth 8-3332] Sequential element (rShiftUp_reg[0]) is unused and will be removed from module reorder_queue_input.
WARNING: [Synth 8-3332] Sequential element (rDEOut_reg[95]) is unused and will be removed from module reorder_queue_output.
WARNING: [Synth 8-3332] Sequential element (rDEOut_reg[94]) is unused and will be removed from module reorder_queue_output.
WARNING: [Synth 8-3332] Sequential element (rDEOut_reg[93]) is unused and will be removed from module reorder_queue_output.
WARNING: [Synth 8-3332] Sequential element (rDEOut_reg[92]) is unused and will be removed from module reorder_queue_output.
WARNING: [Synth 8-3332] Sequential element (rDEOut_reg[91]) is unused and will be removed from module reorder_queue_output.
WARNING: [Synth 8-3332] Sequential element (rDEOut_reg[90]) is unused and will be removed from module reorder_queue_output.
WARNING: [Synth 8-3332] Sequential element (rDEOut_reg[89]) is unused and will be removed from module reorder_queue_output.
WARNING: [Synth 8-3332] Sequential element (rDEOut_reg[88]) is unused and will be removed from module reorder_queue_output.
WARNING: [Synth 8-3332] Sequential element (rDEOut_reg[87]) is unused and will be removed from module reorder_queue_output.
WARNING: [Synth 8-3332] Sequential element (rDEOut_reg[86]) is unused and will be removed from module reorder_queue_output.
WARNING: [Synth 8-3332] Sequential element (rDEOut_reg[85]) is unused and will be removed from module reorder_queue_output.
WARNING: [Synth 8-3332] Sequential element (rDEOut_reg[84]) is unused and will be removed from module reorder_queue_output.
WARNING: [Synth 8-3332] Sequential element (rDEOut_reg[83]) is unused and will be removed from module reorder_queue_output.
WARNING: [Synth 8-3332] Sequential element (rDEOut_reg[82]) is unused and will be removed from module reorder_queue_output.
WARNING: [Synth 8-3332] Sequential element (rDEOut_reg[81]) is unused and will be removed from module reorder_queue_output.
WARNING: [Synth 8-3332] Sequential element (rDEOut_reg[80]) is unused and will be removed from module reorder_queue_output.
WARNING: [Synth 8-3332] Sequential element (rDEOut_reg[79]) is unused and will be removed from module reorder_queue_output.
WARNING: [Synth 8-3332] Sequential element (rDEOut_reg[78]) is unused and will be removed from module reorder_queue_output.
WARNING: [Synth 8-3332] Sequential element (rDEOut_reg[77]) is unused and will be removed from module reorder_queue_output.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][130] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_formatter_inst/output_inst/pipeline_inst/gen_stages[1].rData_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_formatter_inst/output_inst/pipeline_inst/gen_stages[1].rData_reg[1][28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_formatter_inst/output_inst/pipeline_inst/gen_stages[1].rData_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_formatter_inst/output_inst/pipeline_inst/gen_stages[1].rData_reg[1][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst /\tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst /\tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst /\tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst /\tx_alignment_inst/compute_reg/pipeline_inst/gen_stages[1].rData_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst /\tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst /\tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst /\tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst /\tx_alignment_inst/compute_reg/pipeline_inst/gen_stages[1].rData_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_1/\engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/output_pipeline/pipeline_inst/gen_stages[1].rData_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_1/\engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/output_pipeline/pipeline_inst/gen_stages[1].rData_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_1/\engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/output_pipeline/pipeline_inst/gen_stages[1].rData_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_trans_inst/output_inst/pipeline_inst/gen_stages[1].rData_reg[1][59] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_trans_inst/output_inst/pipeline_inst/gen_stages[1].rData_reg[1][60] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_trans_inst/output_inst/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst /\txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst /\txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst /\txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_1/\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst /\txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_1/\engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/output_pipeline/pipeline_inst/gen_stages[2].rData_reg[2][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_1/\engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/output_pipeline/pipeline_inst/gen_stages[2].rData_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_1/\engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/output_pipeline/pipeline_inst/gen_stages[2].rData_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\riffa_axis_attachment/axis_to_riffa_conv/axis_current_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (insti_2/\version_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\id_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\pcieerror_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\version_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (insti_2/\id_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\pcieerror_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\version_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\id_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\pcieerror_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\pcieconfig_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\pciephy_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\version_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (insti_2/\id_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\pciephy_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\pcierq_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\version_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (insti_2/\id_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\pcieerror_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\pciephy_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\pcierq_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\version_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (insti_2/\id_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\pcieinterrupt2_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\pcieinterrupt_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\pciemisc_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\pcieerror_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\pciephy_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\pcierq_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\version_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (insti_2/\id_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\pcieinterrupt2_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\pcieinterrupt_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\pciemisc_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\pcieerror_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\pcieconfig_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\pciephy_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\pcierq_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\version_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (insti_2/\id_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\pciephy_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\pcierq_reg_reg[8] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:03 ; elapsed = 00:04:05 . Memory (MB): peak = 1759.891 ; gain = 831.445 ; free physical = 731 ; free virtual = 9267
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram_2clk_1w_1r | rRAM_reg    | 1 K x 128              | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|ram_1clk_1w_1r | rRAM_reg    | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|ram_1clk_1w_1r | rRAM_reg    | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|ram_2clk_1w_1r | rRAM_reg    | 8 x 129                | W |   | 8 x 129(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|ram_1clk_1w_1r | rRAM_reg    | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|ram_2clk_1w_1r | rRAM_reg    | 1 K x 128              | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|ram_1clk_1w_1r | rRAM_reg    | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|ram_1clk_1w_1r | rRAM_reg    | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|ram_2clk_1w_1r | rRAM_reg    | 8 x 129                | W |   | 8 x 129(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|ram_1clk_1w_1r | rRAM_reg    | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|ram_1clk_1w_1r | rRAM_reg    | 64 x 16(READ_FIRST)    | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_1clk_1w_1r | rRAM_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_1clk_1w_1r | rRAM_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_1clk_1w_1r | rRAM_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_1clk_1w_1r | rRAM_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|scsdpram       | rMemory_reg | 1 K x 34(READ_FIRST)   | W |   | 1 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|scsdpram       | rMemory_reg | 1 K x 34(READ_FIRST)   | W |   | 1 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|scsdpram       | rMemory_reg | 1 K x 34(READ_FIRST)   | W |   | 1 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|scsdpram       | rMemory_reg | 1 K x 34(READ_FIRST)   | W |   | 1 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|scsdpram       | rMemory_reg | 1 K x 34(READ_FIRST)   | W |   | 1 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|scsdpram       | rMemory_reg | 1 K x 34(READ_FIRST)   | W |   | 1 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|scsdpram       | rMemory_reg | 1 K x 34(READ_FIRST)   | W |   | 1 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|scsdpram       | rMemory_reg | 1 K x 34(READ_FIRST)   | W |   | 1 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|small_fifo     | queue_reg   | 1 K x 257(READ_FIRST)  | W |   | 1 K x 257(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 
|small_fifo     | queue_reg   | 128 x 129(READ_FIRST)  | W |   | 128 x 129(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
+---------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------+------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                  | RTL Object                                                                               | Inference      | Size (Depth x Width) | Primitives     | 
+-----------------------------+------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|ram_1clk_1w_1r               | rRAM_reg                                                                                 | Implied        | 64 x 11              | RAM64M x 4     | 
|ram_1clk_1w_1r               | rRAM_reg                                                                                 | Implied        | 64 x 6               | RAM64M x 2     | 
|ram_1clk_1w_1r               | rRAM_reg                                                                                 | Implied        | 64 x 7               | RAM64M x 3     | 
|control_sub_nf_riffa_dma_1_0 | tx_mux_inst/req_ack_fifo/mem/rMemory_reg                                                 | Implied        | 32 x 2               | RAM32X1D x 2   | 
|tx_engine                    | txhf_inst/fifo_inst/mem/rMemory_reg                                                      | Implied        | 4 x 158              | RAM32M x 27    | 
|tx_engine                    | txhf_inst/fifo_inst/mem/rMemory_reg                                                      | Implied        | 4 x 158              | RAM32M x 27    | 
|fifo_generator_v13_1_3       | inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 36              | RAM32M x 6     | 
|fifo_generator_v13_1_3       | inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 36              | RAM32M x 6     | 
|fifo_generator_v13_1_3       | inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 36              | RAM32M x 6     | 
|fifo_generator_v13_1_3       | inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 36              | RAM32M x 6     | 
|fifo_generator_v13_1_3       | inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 36              | RAM32M x 6     | 
+-----------------------------+------------------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |channel                 |           1|     17910|
|2     |riffa__GC0              |           1|      9821|
|3     |riffa_wrapper_sume__GC0 |           1|      7441|
|4     |nf_riffa_dma__GC0       |           1|      6651|
|5     |channel__1              |           1|     17006|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:13 ; elapsed = 00:04:15 . Memory (MB): peak = 1807.883 ; gain = 879.438 ; free physical = 684 ; free virtual = 9219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:17 ; elapsed = 00:04:19 . Memory (MB): peak = 1822.891 ; gain = 894.445 ; free physical = 668 ; free virtual = 9204
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |channel                 |           1|     17910|
|2     |riffa__GC0              |           1|      9821|
|3     |riffa_wrapper_sume__GC0 |           1|      7441|
|4     |nf_riffa_dma__GC0       |           1|      6651|
|5     |channel__1              |           1|     17006|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifo/mem/rRAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifo/mem/rRAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifo/mem/rRAM_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifo/mem/rRAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifo/mem/rRAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifo/mem/rRAM_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/rRAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/mem/rRAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/mem/rRAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxFifo/mem/rRAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxFifo/mem/rRAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxFifo/mem/rRAM_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxFifo/mem/rRAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxFifo/mem/rRAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxFifo/mem/rRAM_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/rRAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa/riffa_inst/channels[1].channel/channel/txPort/buffer/fifo/mem/rRAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa/riffa_inst/channels[1].channel/channel/txPort/buffer/fifo/mem/rRAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa/riffa_inst/reorderQueue/data_input/posRam/rRAM_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa/riffa_inst/reorderQueue/rams[0].ram/rRAM_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa/riffa_inst/reorderQueue/rams[1].ram/rRAM_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa/riffa_inst/reorderQueue/rams[2].ram/rRAM_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa/riffa_inst/reorderQueue/rams[3].ram/rRAM_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/fifo/queue_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/fifo/queue_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/fifo/queue_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/fifo/queue_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/fifo/queue_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/fifo/queue_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/fifo/queue_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/fifo/queue_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa_axis_attachment/axis_to_riffa_conv/axis_riffa_fifo/fifo/queue_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/riffa_axis_attachment/axis_to_riffa_conv/axis_riffa_fifo/fifo/queue_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:35 ; elapsed = 00:04:38 . Memory (MB): peak = 1886.766 ; gain = 958.320 ; free physical = 604 ; free virtual = 9140
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:38 ; elapsed = 00:04:40 . Memory (MB): peak = 1886.770 ; gain = 958.324 ; free physical = 604 ; free virtual = 9140
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:38 ; elapsed = 00:04:40 . Memory (MB): peak = 1886.770 ; gain = 958.324 ; free physical = 604 ; free virtual = 9140
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:43 ; elapsed = 00:04:45 . Memory (MB): peak = 1886.770 ; gain = 958.324 ; free physical = 604 ; free virtual = 9140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:43 ; elapsed = 00:04:45 . Memory (MB): peak = 1886.770 ; gain = 958.324 ; free physical = 604 ; free virtual = 9140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:45 ; elapsed = 00:04:47 . Memory (MB): peak = 1886.770 ; gain = 958.324 ; free physical = 604 ; free virtual = 9140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:45 ; elapsed = 00:04:47 . Memory (MB): peak = 1886.770 ; gain = 958.324 ; free physical = 604 ; free virtual = 9140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                  | RTL Name                                                                                                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|control_sub_nf_riffa_dma_1_0 | inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/rValsProp_reg[3]                                                   | 4      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|control_sub_nf_riffa_dma_1_0 | inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rValsProp_reg[2]                                                    | 3      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|control_sub_nf_riffa_dma_1_0 | inst/riffa/riffa_inst/reorderQueue/data_input/rErr_reg[4]                                                                           | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|control_sub_nf_riffa_dma_1_0 | inst/riffa/riffa_inst/reorderQueue/data_input/rDone_reg[4]                                                                          | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|control_sub_nf_riffa_dma_1_0 | inst/riffa/riffa_inst/reorderQueue/data_input/rDE_reg[10]                                                                           | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|control_sub_nf_riffa_dma_1_0 | inst/riffa/riffa_inst/reorderQueue/data_input/rData_reg[639]                                                                        | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|control_sub_nf_riffa_dma_1_0 | inst/riffa/riffa_inst/reorderQueue/data_input/rData_reg[607]                                                                        | 5      | 96    | NO           | NO                 | YES               | 96     | 0       | 
|control_sub_nf_riffa_dma_1_0 | inst/riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/rValid_reg[5]                                                                     | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|control_sub_nf_riffa_dma_1_0 | inst/riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/rChnl_reg[16]                                                                     | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|control_sub_nf_riffa_dma_1_0 | inst/riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/rStart_reg[5]                                                                     | 6      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|control_sub_nf_riffa_dma_1_0 | inst/riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/rDone_reg[5]                                                                      | 6      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|control_sub_nf_riffa_dma_1_0 | inst/riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/rLen_reg[51]                                                                      | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|control_sub_nf_riffa_dma_1_0 | inst/riffa/riffa_inst/reg_inst/rxr_input_register/pipeline_inst/gen_stages[1].rData_reg[1][49]                                      | 3      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|control_sub_nf_riffa_dma_1_0 | inst/riffa/riffa_inst/reg_inst/rxr_input_register/pipeline_inst/gen_stages[1].rData_reg[1][29]                                      | 3      | 30    | NO           | NO                 | NO                | 30     | 0       | 
|control_sub_nf_riffa_dma_1_0 | inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rTxnData_reg[7]                                                     | 6      | 27    | NO           | YES                | YES               | 27     | 0       | 
|control_sub_nf_riffa_dma_1_0 | inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rTxnData_reg[6]                                                     | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|control_sub_nf_riffa_dma_1_0 | inst/riffa/engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/data_shiftreg_inst/gen_sr_registers[2].rDataShift_reg[2][69] | 3      | 28    | NO           | NO                 | YES               | 28     | 0       | 
+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   750|
|2     |LUT1       |  1354|
|3     |LUT2       |  1765|
|4     |LUT3       |  3503|
|5     |LUT4       |  1999|
|6     |LUT5       |  1685|
|7     |LUT6       |  3487|
|8     |MUXF7      |    70|
|9     |MUXF8      |    16|
|10    |RAM32M     |    67|
|11    |RAM32X1D   |     2|
|12    |RAM64M     |     9|
|13    |RAMB18E1   |     2|
|14    |RAMB36E1   |     7|
|15    |RAMB36E1_1 |    31|
|16    |RAMB36E1_2 |     4|
|17    |RAMB36E1_3 |     6|
|18    |SRL16E     |   254|
|19    |FDCE       |   452|
|20    |FDPE       |   143|
|21    |FDRE       | 16143|
|22    |FDSE       |   110|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------------------+---------------------------------------+------+
|      |Instance                                                                     |Module                                 |Cells |
+------+-----------------------------------------------------------------------------+---------------------------------------+------+
|1     |top                                                                          |                                       | 31859|
|2     |  inst                                                                       |nf_riffa_dma                           | 31859|
|3     |    nf_riffa_dma_cpu_regs_inst                                               |nf_riffa_dma_cpu_regs                  |   493|
|4     |    riffa                                                                    |riffa_wrapper_sume                     | 27495|
|5     |      engine_layer_inst                                                      |engine_layer                           |  5254|
|6     |        rx_engine_ultrascale_inst                                            |rx_engine_ultrascale                   |   706|
|7     |          rxc_engine_inst                                                    |rxc_engine_ultrascale                  |   611|
|8     |            data_shiftreg_inst                                               |shiftreg_223                           |   420|
|9     |            dw_enable                                                        |register                               |     4|
|10    |            dw_pipeline                                                      |pipeline                               |     9|
|11    |              pipeline_inst                                                  |reg_pipeline                           |     9|
|12    |            eop_shiftreg_inst                                                |shiftreg__parameterized1               |     2|
|13    |            meta_DW1_register                                                |register__parameterized2               |    17|
|14    |            meta_DW2_register                                                |register__parameterized1               |     6|
|15    |            metadata_DW0_register                                            |register__parameterized3               |    10|
|16    |            output_pipeline                                                  |pipeline__parameterized0               |   138|
|17    |              pipeline_inst                                                  |reg_pipeline__parameterized0           |   138|
|18    |            start_flag_register                                              |register__parameterized0               |     2|
|19    |          rxr_engine_inst                                                    |rxr_engine_ultrascale                  |    95|
|20    |            addr_DW0_register                                                |register__parameterized7               |     5|
|21    |            data_shiftreg_inst                                               |shiftreg                               |    27|
|22    |            eop_shiftreg_inst                                                |shiftreg__parameterized4               |     1|
|23    |            meta_DW1_register                                                |register__parameterized4               |    14|
|24    |            metadata_DW0_register                                            |register__parameterized5               |    36|
|25    |            output_pipeline                                                  |pipeline__parameterized1               |     9|
|26    |              pipeline_inst                                                  |reg_pipeline__parameterized1           |     9|
|27    |            sop_shiftreg_inst                                                |shiftreg__parameterized3               |     2|
|28    |        tx_engine_ultrascale_inst                                            |tx_engine_ultrascale                   |  4548|
|29    |          txc_engine_inst                                                    |txc_engine_ultrascale                  |  1860|
|30    |            txc_engine_inst                                                  |tx_engine_170                          |  1498|
|31    |              tx_alignment_inst                                              |tx_alignment_pipeline_171              |   788|
|32    |                rot_inst                                                     |rotate__parameterized2_211             |     4|
|33    |                compute_reg                                                  |pipeline__parameterized21_202          |   107|
|34    |                  pipeline_inst                                              |reg_pipeline__parameterized21_222      |   107|
|35    |                \gen_data_input_regs[0].data_register_                       |pipeline__parameterized16_203          |    34|
|36    |                  pipeline_inst                                              |reg_pipeline__parameterized16_221      |    34|
|37    |                \gen_data_input_regs[1].data_register_                       |pipeline__parameterized17_204          |    33|
|38    |                  pipeline_inst                                              |reg_pipeline__parameterized17_220      |    33|
|39    |                \gen_data_input_regs[2].data_register_                       |pipeline__parameterized18_205          |    33|
|40    |                  pipeline_inst                                              |reg_pipeline__parameterized18_219      |    33|
|41    |                \gen_data_input_regs[3].data_register_                       |pipeline__parameterized19_206          |    33|
|42    |                  pipeline_inst                                              |reg_pipeline__parameterized19_218      |    33|
|43    |                hdr_input_reg                                                |pipeline__parameterized20_207          |    83|
|44    |                  pipeline_inst                                              |reg_pipeline__parameterized20_217      |    83|
|45    |                output_register_inst                                         |pipeline__parameterized24_208          |   132|
|46    |                  pipeline_inst                                              |reg_pipeline__parameterized24_216      |   132|
|47    |                pktctr_inst                                                  |counter__parameterized0_209            |    88|
|48    |                ready_reg                                                    |pipeline__parameterized22_210          |    74|
|49    |                  pipeline_inst                                              |reg_pipeline__parameterized22_215      |    74|
|50    |                satctr_inst                                                  |counter_212                            |     4|
|51    |                select_reg                                                   |pipeline__parameterized23_213          |    25|
|52    |                  pipeline_inst                                              |reg_pipeline__parameterized23_214      |    25|
|53    |              tx_data_pipeline_inst                                          |tx_data_pipeline_172                   |   467|
|54    |                tx_shift_inst                                                |tx_data_shift_180                      |    33|
|55    |                  input_register                                             |pipeline__parameterized4_200           |    33|
|56    |                    pipeline_inst                                            |reg_pipeline__parameterized4_201       |    33|
|57    |                txdf_inst                                                    |tx_data_fifo_181                       |   434|
|58    |                  \gen_regs_fifos[0].fifo_inst_                              |fifo_182                               |   101|
|59    |                    mem                                                      |scsdpram_199                           |     7|
|60    |                  \gen_regs_fifos[0].fifo_pipeline_inst_                     |pipeline__parameterized7_183           |    33|
|61    |                    pipeline_inst                                            |reg_pipeline__parameterized7_198       |    33|
|62    |                  \gen_regs_fifos[0].input_pipeline_inst_                    |pipeline__parameterized6_184           |    39|
|63    |                    pipeline_inst                                            |reg_pipeline__parameterized6_197       |    39|
|64    |                  \gen_regs_fifos[1].fifo_inst_                              |fifo_185                               |    51|
|65    |                    mem                                                      |scsdpram_196                           |     7|
|66    |                  \gen_regs_fifos[1].fifo_pipeline_inst_                     |pipeline__parameterized9_186           |    33|
|67    |                    pipeline_inst                                            |reg_pipeline__parameterized9_195       |    33|
|68    |                  \gen_regs_fifos[2].fifo_inst_                              |fifo_187                               |    51|
|69    |                    mem                                                      |scsdpram_194                           |     7|
|70    |                  \gen_regs_fifos[2].fifo_pipeline_inst_                     |pipeline__parameterized11_188          |    33|
|71    |                    pipeline_inst                                            |reg_pipeline__parameterized11_193      |    33|
|72    |                  \gen_regs_fifos[3].fifo_inst_                              |fifo_189                               |    51|
|73    |                    mem                                                      |scsdpram_192                           |     7|
|74    |                  \gen_regs_fifos[3].fifo_pipeline_inst_                     |pipeline__parameterized13_190          |    33|
|75    |                    pipeline_inst                                            |reg_pipeline__parameterized13_191      |    33|
|76    |              txhf_inst                                                      |tx_hdr_fifo_173                        |   243|
|77    |                fifo_inst                                                    |fifo__parameterized0_174               |   126|
|78    |                  mem                                                        |scsdpram__parameterized0_179           |    93|
|79    |                input_pipeline_inst                                          |pipeline__parameterized14_175          |    38|
|80    |                  pipeline_inst                                              |reg_pipeline__parameterized14_178      |    38|
|81    |                output_pipeline_inst                                         |pipeline__parameterized15_176          |    79|
|82    |                  pipeline_inst                                              |reg_pipeline__parameterized15_177      |    79|
|83    |            txc_formatter_inst                                               |txc_formatter_ultrascale               |    74|
|84    |              input_inst                                                     |pipeline__parameterized28              |    37|
|85    |                pipeline_inst                                                |reg_pipeline__parameterized28          |    37|
|86    |              output_inst                                                    |pipeline__parameterized29              |    37|
|87    |                pipeline_inst                                                |reg_pipeline__parameterized29          |    37|
|88    |            txc_trans_inst                                                   |txc_translation_layer                  |   282|
|89    |              input_inst                                                     |pipeline__parameterized30              |   136|
|90    |                pipeline_inst                                                |reg_pipeline__parameterized30          |   136|
|91    |              output_inst                                                    |pipeline__parameterized31              |   146|
|92    |                pipeline_inst                                                |reg_pipeline__parameterized31          |   146|
|93    |          txr_engine_inst                                                    |txr_engine_ultrascale                  |  2686|
|94    |            txr_engine_inst                                                  |tx_engine                              |  2203|
|95    |              tx_alignment_inst                                              |tx_alignment_pipeline                  |   942|
|96    |                rot_inst                                                     |rotate__parameterized2                 |     4|
|97    |                compute_reg                                                  |pipeline__parameterized21              |   152|
|98    |                  pipeline_inst                                              |reg_pipeline__parameterized21          |   152|
|99    |                \gen_data_input_regs[0].data_register_                       |pipeline__parameterized16              |    33|
|100   |                  pipeline_inst                                              |reg_pipeline__parameterized16          |    33|
|101   |                \gen_data_input_regs[1].data_register_                       |pipeline__parameterized17              |    34|
|102   |                  pipeline_inst                                              |reg_pipeline__parameterized17          |    34|
|103   |                \gen_data_input_regs[2].data_register_                       |pipeline__parameterized18              |    36|
|104   |                  pipeline_inst                                              |reg_pipeline__parameterized18          |    36|
|105   |                \gen_data_input_regs[3].data_register_                       |pipeline__parameterized19              |    33|
|106   |                  pipeline_inst                                              |reg_pipeline__parameterized19          |    33|
|107   |                hdr_input_reg                                                |pipeline__parameterized20              |   136|
|108   |                  pipeline_inst                                              |reg_pipeline__parameterized20          |   136|
|109   |                output_register_inst                                         |pipeline__parameterized24              |   132|
|110   |                  pipeline_inst                                              |reg_pipeline__parameterized24          |   132|
|111   |                pktctr_inst                                                  |counter__parameterized0                |    91|
|112   |                ready_reg                                                    |pipeline__parameterized22              |   121|
|113   |                  pipeline_inst                                              |reg_pipeline__parameterized22          |   121|
|114   |                satctr_inst                                                  |counter                                |     6|
|115   |                select_reg                                                   |pipeline__parameterized23              |    26|
|116   |                  pipeline_inst                                              |reg_pipeline__parameterized23          |    26|
|117   |              tx_data_pipeline_inst                                          |tx_data_pipeline                       |   830|
|118   |                tx_shift_inst                                                |tx_data_shift                          |   140|
|119   |                  input_register                                             |pipeline__parameterized4               |   140|
|120   |                    pipeline_inst                                            |reg_pipeline__parameterized4           |   140|
|121   |                txdf_inst                                                    |tx_data_fifo                           |   690|
|122   |                  \gen_regs_fifos[0].fifo_inst_                              |fifo                                   |   100|
|123   |                    mem                                                      |scsdpram_169                           |     7|
|124   |                  \gen_regs_fifos[0].fifo_pipeline_inst_                     |pipeline__parameterized7               |    33|
|125   |                    pipeline_inst                                            |reg_pipeline__parameterized7           |    33|
|126   |                  \gen_regs_fifos[0].input_pipeline_inst_                    |pipeline__parameterized6               |    37|
|127   |                    pipeline_inst                                            |reg_pipeline__parameterized6           |    37|
|128   |                  \gen_regs_fifos[1].fifo_inst_                              |fifo_164                               |    99|
|129   |                    mem                                                      |scsdpram_168                           |     7|
|130   |                  \gen_regs_fifos[1].fifo_pipeline_inst_                     |pipeline__parameterized9               |    33|
|131   |                    pipeline_inst                                            |reg_pipeline__parameterized9           |    33|
|132   |                  \gen_regs_fifos[1].input_pipeline_inst_                    |pipeline__parameterized8               |    37|
|133   |                    pipeline_inst                                            |reg_pipeline__parameterized8           |    37|
|134   |                  \gen_regs_fifos[2].fifo_inst_                              |fifo_165                               |   100|
|135   |                    mem                                                      |scsdpram_167                           |     7|
|136   |                  \gen_regs_fifos[2].fifo_pipeline_inst_                     |pipeline__parameterized11              |    33|
|137   |                    pipeline_inst                                            |reg_pipeline__parameterized11          |    33|
|138   |                  \gen_regs_fifos[2].input_pipeline_inst_                    |pipeline__parameterized10              |    41|
|139   |                    pipeline_inst                                            |reg_pipeline__parameterized10          |    41|
|140   |                  \gen_regs_fifos[3].fifo_inst_                              |fifo_166                               |   100|
|141   |                    mem                                                      |scsdpram                               |     7|
|142   |                  \gen_regs_fifos[3].fifo_pipeline_inst_                     |pipeline__parameterized13              |    33|
|143   |                    pipeline_inst                                            |reg_pipeline__parameterized13          |    33|
|144   |                  \gen_regs_fifos[3].input_pipeline_inst_                    |pipeline__parameterized12              |    36|
|145   |                    pipeline_inst                                            |reg_pipeline__parameterized12          |    36|
|146   |              txhf_inst                                                      |tx_hdr_fifo                            |   431|
|147   |                fifo_inst                                                    |fifo__parameterized0                   |   194|
|148   |                  mem                                                        |scsdpram__parameterized0               |   158|
|149   |                input_pipeline_inst                                          |pipeline__parameterized14              |   104|
|150   |                  pipeline_inst                                              |reg_pipeline__parameterized14          |   104|
|151   |                output_pipeline_inst                                         |pipeline__parameterized15              |   133|
|152   |                  pipeline_inst                                              |reg_pipeline__parameterized15          |   133|
|153   |            txr_formatter_inst                                               |txr_formatter_ultrascale               |   196|
|154   |              input_inst                                                     |pipeline__parameterized2               |    93|
|155   |                pipeline_inst                                                |reg_pipeline__parameterized2           |    93|
|156   |              output_inst                                                    |pipeline__parameterized3               |   103|
|157   |                pipeline_inst                                                |reg_pipeline__parameterized3           |   103|
|158   |            txr_trans_inst                                                   |txr_translation_layer                  |   282|
|159   |              input_inst                                                     |pipeline__parameterized25              |   136|
|160   |                pipeline_inst                                                |reg_pipeline__parameterized25          |   136|
|161   |              output_inst                                                    |pipeline__parameterized27              |   146|
|162   |                pipeline_inst                                                |reg_pipeline__parameterized27          |   146|
|163   |      riffa_inst                                                             |riffa                                  | 22241|
|164   |        \channels[0].channel                                                 |channel                                |  9260|
|165   |          channel                                                            |channel_128_113                        |  8820|
|166   |            rxPort                                                           |rx_port_128_114                        |  5889|
|167   |              gate                                                           |rx_port_channel_gate_128               |   150|
|168   |                countSync                                                    |cross_domain_signal_147                |     6|
|169   |                  sigAtoB                                                    |syncff_158                             |     2|
|170   |                    metaFF                                                   |ff_162                                 |     1|
|171   |                    syncFF                                                   |ff_163                                 |     1|
|172   |                  sigBtoA                                                    |syncff_159                             |     4|
|173   |                    metaFF                                                   |ff_160                                 |     3|
|174   |                    syncFF                                                   |ff_161                                 |     1|
|175   |                rxAckSig                                                     |syncff_148                             |     2|
|176   |                  metaFF                                                     |ff_156                                 |     1|
|177   |                  syncFF                                                     |ff_157                                 |     1|
|178   |                rxSig                                                        |cross_domain_signal_149                |     5|
|179   |                  sigAtoB                                                    |syncff_150                             |     3|
|180   |                    metaFF                                                   |ff_154                                 |     2|
|181   |                    syncFF                                                   |ff_155                                 |     1|
|182   |                  sigBtoA                                                    |syncff_151                             |     2|
|183   |                    metaFF                                                   |ff_152                                 |     1|
|184   |                    syncFF                                                   |ff_153                                 |     1|
|185   |              mainFifo                                                       |async_fifo_fwft_129                    |   608|
|186   |                fifo                                                         |async_fifo_142                         |   324|
|187   |                  asyncCompare                                               |async_cmp_143                          |     6|
|188   |                  mem                                                        |ram_2clk_1w_1r_144                     |   132|
|189   |                  rdPtrEmpty                                                 |rd_ptr_empty_145                       |    88|
|190   |                  wrPtrFull                                                  |wr_ptr_full_146                        |    98|
|191   |              mainFifoPacker                                                 |fifo_packer_128_130                    |   855|
|192   |              reader                                                         |rx_port_reader_131                     |  1306|
|193   |              requesterMux                                                   |rx_port_requester_mux_132              |   109|
|194   |              sgListReader                                                   |sg_list_reader_128_133                 |   229|
|195   |              sgRxFifo                                                       |sync_fifo_134                          |   109|
|196   |                mem                                                          |ram_1clk_1w_1r_141                     |     3|
|197   |              sgRxFifoPacker                                                 |fifo_packer_128_135                    |   678|
|198   |              sgRxReq                                                        |sg_list_requester_136                  |   472|
|199   |              sgTxFifo                                                       |sync_fifo_137                          |   109|
|200   |                mem                                                          |ram_1clk_1w_1r_140                     |     3|
|201   |              sgTxFifoPacker                                                 |fifo_packer_128_138                    |   678|
|202   |              sgTxReq                                                        |sg_list_requester_139                  |   544|
|203   |            txPort                                                           |tx_port_128_115                        |  2920|
|204   |              buffer                                                         |tx_port_buffer_128_116                 |  1132|
|205   |                fifo                                                         |sync_fifo__parameterized0_126          |   103|
|206   |                  mem                                                        |ram_1clk_1w_1r__parameterized0_127     |     2|
|207   |              gate                                                           |tx_port_channel_gate_128_117           |   222|
|208   |                fifo                                                         |async_fifo__parameterized0_121         |    65|
|209   |                  asyncCompare                                               |async_cmp__parameterized0_122          |     5|
|210   |                  mem                                                        |ram_2clk_1w_1r__parameterized0_123     |     2|
|211   |                  rdPtrEmpty                                                 |rd_ptr_empty__parameterized0_124       |    24|
|212   |                  wrPtrFull                                                  |wr_ptr_full__parameterized0_125        |    34|
|213   |              monitor                                                        |tx_port_monitor_128_118                |   339|
|214   |              sgListReader                                                   |sg_list_reader_128_119                 |   241|
|215   |              writer                                                         |tx_port_writer_120                     |   980|
|216   |        \channels[1].channel                                                 |channel_91                             |  8937|
|217   |          channel                                                            |channel_128                            |  8523|
|218   |            rxPort                                                           |rx_port_128                            |  5541|
|219   |              gate                                                           |rx_port_channel_gate                   |   149|
|220   |                countSync                                                    |cross_domain_signal                    |     6|
|221   |                  sigAtoB                                                    |syncff_107                             |     2|
|222   |                    metaFF                                                   |ff_111                                 |     1|
|223   |                    syncFF                                                   |ff_112                                 |     1|
|224   |                  sigBtoA                                                    |syncff_108                             |     4|
|225   |                    metaFF                                                   |ff_109                                 |     3|
|226   |                    syncFF                                                   |ff_110                                 |     1|
|227   |                rxAckSig                                                     |syncff                                 |     2|
|228   |                  metaFF                                                     |ff_105                                 |     1|
|229   |                  syncFF                                                     |ff_106                                 |     1|
|230   |                rxSig                                                        |cross_domain_signal_99                 |     5|
|231   |                  sigAtoB                                                    |syncff_100                             |     3|
|232   |                    metaFF                                                   |ff_103                                 |     2|
|233   |                    syncFF                                                   |ff_104                                 |     1|
|234   |                  sigBtoA                                                    |syncff_101                             |     2|
|235   |                    metaFF                                                   |ff                                     |     1|
|236   |                    syncFF                                                   |ff_102                                 |     1|
|237   |              mainFifo                                                       |async_fifo_fwft                        |   504|
|238   |                fifo                                                         |async_fifo                             |   296|
|239   |                  asyncCompare                                               |async_cmp                              |     6|
|240   |                  mem                                                        |ram_2clk_1w_1r                         |   104|
|241   |                  rdPtrEmpty                                                 |rd_ptr_empty                           |    88|
|242   |                  wrPtrFull                                                  |wr_ptr_full                            |    98|
|243   |              mainFifoPacker                                                 |fifo_packer_128                        |   680|
|244   |              reader                                                         |rx_port_reader                         |  1166|
|245   |              requesterMux                                                   |rx_port_requester_mux                  |   181|
|246   |              sgListReader                                                   |sg_list_reader_128_93                  |   229|
|247   |              sgRxFifo                                                       |sync_fifo                              |   109|
|248   |                mem                                                          |ram_1clk_1w_1r_98                      |     3|
|249   |              sgRxFifoPacker                                                 |fifo_packer_128_94                     |   678|
|250   |              sgRxReq                                                        |sg_list_requester                      |   472|
|251   |              sgTxFifo                                                       |sync_fifo_95                           |   109|
|252   |                mem                                                          |ram_1clk_1w_1r                         |     3|
|253   |              sgTxFifoPacker                                                 |fifo_packer_128_96                     |   678|
|254   |              sgTxReq                                                        |sg_list_requester_97                   |   544|
|255   |            txPort                                                           |tx_port_128                            |  2971|
|256   |              buffer                                                         |tx_port_buffer_128                     |  1132|
|257   |                fifo                                                         |sync_fifo__parameterized0              |   103|
|258   |                  mem                                                        |ram_1clk_1w_1r__parameterized0         |     2|
|259   |              gate                                                           |tx_port_channel_gate_128               |   150|
|260   |                fifo                                                         |async_fifo__parameterized0             |    68|
|261   |                  asyncCompare                                               |async_cmp__parameterized0              |     5|
|262   |                  mem                                                        |ram_2clk_1w_1r__parameterized0         |     2|
|263   |                  rdPtrEmpty                                                 |rd_ptr_empty__parameterized0           |    24|
|264   |                  wrPtrFull                                                  |wr_ptr_full__parameterized0            |    37|
|265   |              monitor                                                        |tx_port_monitor_128                    |   339|
|266   |              sgListReader                                                   |sg_list_reader_128                     |   241|
|267   |              writer                                                         |tx_port_writer                         |  1103|
|268   |        intr                                                                 |interrupt                              |    27|
|269   |          intrCtlr                                                           |interrupt_controller                   |    13|
|270   |        rc_fc                                                                |recv_credit_flow_ctrl                  |   102|
|271   |        reg_inst                                                             |registers                              |   256|
|272   |          chnl_output_register                                               |pipeline__parameterized33              |    59|
|273   |            pipeline_inst                                                    |reg_pipeline__parameterized33          |    59|
|274   |          rxr_input_register                                                 |pipeline__parameterized32              |   123|
|275   |            pipeline_inst                                                    |reg_pipeline__parameterized32          |   123|
|276   |          txc_output_register                                                |pipeline__parameterized34              |    74|
|277   |            pipeline_inst                                                    |reg_pipeline__parameterized34          |    74|
|278   |        reorderQueue                                                         |reorder_queue                          |  2810|
|279   |          data_input                                                         |reorder_queue_input                    |  1794|
|280   |            countRam                                                         |ram_1clk_1w_1r__parameterized7         |    26|
|281   |            posRam                                                           |ram_1clk_1w_1r__parameterized8         |    69|
|282   |          data_output                                                        |reorder_queue_output                   |   653|
|283   |          mapRam                                                             |ram_1clk_1w_1r__parameterized6         |     8|
|284   |          pktRam                                                             |ram_1clk_1w_1r__parameterized5         |    20|
|285   |          \rams[0].ram                                                       |ram_1clk_1w_1r__parameterized1         |     1|
|286   |          \rams[1].ram                                                       |ram_1clk_1w_1r__parameterized2         |     1|
|287   |          \rams[2].ram                                                       |ram_1clk_1w_1r__parameterized3         |     1|
|288   |          \rams[3].ram                                                       |ram_1clk_1w_1r__parameterized4         |     1|
|289   |        tx_mux_inst                                                          |tx_multiplexer                         |   842|
|290   |          req_ack_fifo                                                       |fifo__parameterized1                   |    60|
|291   |            mem                                                              |scsdpram__parameterized1               |    13|
|292   |          tx_mux_128_inst                                                    |tx_multiplexer_128                     |   764|
|293   |            selRd                                                            |tx_engine_selector                     |    16|
|294   |            selWr                                                            |tx_engine_selector_92                  |    17|
|295   |    riffa_axi_lite_attachment                                                |riffa_axi_lite                         |  1211|
|296   |      aw_fifo                                                                |axis_fifo_2clk_32d_4u__xdcDup__2       |   205|
|297   |        U0                                                                   |fifo_generator_v13_1_3                 |   205|
|298   |          inst_fifo_gen                                                      |fifo_generator_v13_1_3_synth_69        |   205|
|299   |            \gaxis_fifo.gaxisf.axisf                                         |fifo_generator_top_70                  |   205|
|300   |              \grf.rf                                                        |fifo_generator_ramfifo_71              |   205|
|301   |                \gntv_or_sync_fifo.gcx.clkx                                  |clk_x_pntrs_72                         |    44|
|302   |                  \gnxpm_cdc.gsync_stage[1].rd_stg_inst                      |synchronizer_ff__parameterized0_87     |     4|
|303   |                  \gnxpm_cdc.gsync_stage[1].wr_stg_inst                      |synchronizer_ff__parameterized1_88     |     4|
|304   |                  \gnxpm_cdc.gsync_stage[2].rd_stg_inst                      |synchronizer_ff__parameterized2_89     |     5|
|305   |                  \gnxpm_cdc.gsync_stage[2].wr_stg_inst                      |synchronizer_ff__parameterized3_90     |     5|
|306   |                \gntv_or_sync_fifo.gl0.rd                                    |rd_logic_73                            |    37|
|307   |                  \gr1.gr1_int.rfwft                                         |rd_fwft_84                             |    17|
|308   |                  \gras.rsts                                                 |rd_status_flags_as_85                  |     2|
|309   |                  rpntr                                                      |rd_bin_cntr_86                         |    18|
|310   |                \gntv_or_sync_fifo.gl0.wr                                    |wr_logic_74                            |    21|
|311   |                  \gwas.wsts                                                 |wr_status_flags_as_82                  |     5|
|312   |                  wpntr                                                      |wr_bin_cntr_83                         |    16|
|313   |                \gntv_or_sync_fifo.mem                                       |memory_75                              |    78|
|314   |                  \gdm.dm_gen.dm                                             |dmem_81                                |    42|
|315   |                rstblk                                                       |reset_blk_ramfifo_76                   |    24|
|316   |                  \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |synchronizer_ff_77                     |     2|
|317   |                  \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |synchronizer_ff_78                     |     2|
|318   |                  \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |synchronizer_ff_79                     |     2|
|319   |                  \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |synchronizer_ff_80                     |     2|
|320   |      w_fifo                                                                 |axis_fifo_2clk_32d_4u                  |   205|
|321   |        U0                                                                   |fifo_generator_v13_1_3__8              |   205|
|322   |          inst_fifo_gen                                                      |fifo_generator_v13_1_3_synth_47        |   205|
|323   |            \gaxis_fifo.gaxisf.axisf                                         |fifo_generator_top_48                  |   205|
|324   |              \grf.rf                                                        |fifo_generator_ramfifo_49              |   205|
|325   |                \gntv_or_sync_fifo.gcx.clkx                                  |clk_x_pntrs_50                         |    44|
|326   |                  \gnxpm_cdc.gsync_stage[1].rd_stg_inst                      |synchronizer_ff__parameterized0_65     |     4|
|327   |                  \gnxpm_cdc.gsync_stage[1].wr_stg_inst                      |synchronizer_ff__parameterized1_66     |     4|
|328   |                  \gnxpm_cdc.gsync_stage[2].rd_stg_inst                      |synchronizer_ff__parameterized2_67     |     5|
|329   |                  \gnxpm_cdc.gsync_stage[2].wr_stg_inst                      |synchronizer_ff__parameterized3_68     |     5|
|330   |                \gntv_or_sync_fifo.gl0.rd                                    |rd_logic_51                            |    37|
|331   |                  \gr1.gr1_int.rfwft                                         |rd_fwft_62                             |    17|
|332   |                  \gras.rsts                                                 |rd_status_flags_as_63                  |     2|
|333   |                  rpntr                                                      |rd_bin_cntr_64                         |    18|
|334   |                \gntv_or_sync_fifo.gl0.wr                                    |wr_logic_52                            |    21|
|335   |                  \gwas.wsts                                                 |wr_status_flags_as_60                  |     5|
|336   |                  wpntr                                                      |wr_bin_cntr_61                         |    16|
|337   |                \gntv_or_sync_fifo.mem                                       |memory_53                              |    78|
|338   |                  \gdm.dm_gen.dm                                             |dmem_59                                |    42|
|339   |                rstblk                                                       |reset_blk_ramfifo_54                   |    24|
|340   |                  \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |synchronizer_ff_55                     |     2|
|341   |                  \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |synchronizer_ff_56                     |     2|
|342   |                  \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |synchronizer_ff_57                     |     2|
|343   |                  \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |synchronizer_ff_58                     |     2|
|344   |      ar_fifo                                                                |axis_fifo_2clk_32d_4u__xdcDup__1       |   205|
|345   |        U0                                                                   |fifo_generator_v13_1_3__7              |   205|
|346   |          inst_fifo_gen                                                      |fifo_generator_v13_1_3_synth_25        |   205|
|347   |            \gaxis_fifo.gaxisf.axisf                                         |fifo_generator_top_26                  |   205|
|348   |              \grf.rf                                                        |fifo_generator_ramfifo_27              |   205|
|349   |                \gntv_or_sync_fifo.gcx.clkx                                  |clk_x_pntrs_28                         |    44|
|350   |                  \gnxpm_cdc.gsync_stage[1].rd_stg_inst                      |synchronizer_ff__parameterized0_43     |     4|
|351   |                  \gnxpm_cdc.gsync_stage[1].wr_stg_inst                      |synchronizer_ff__parameterized1_44     |     4|
|352   |                  \gnxpm_cdc.gsync_stage[2].rd_stg_inst                      |synchronizer_ff__parameterized2_45     |     5|
|353   |                  \gnxpm_cdc.gsync_stage[2].wr_stg_inst                      |synchronizer_ff__parameterized3_46     |     5|
|354   |                \gntv_or_sync_fifo.gl0.rd                                    |rd_logic_29                            |    37|
|355   |                  \gr1.gr1_int.rfwft                                         |rd_fwft_40                             |    17|
|356   |                  \gras.rsts                                                 |rd_status_flags_as_41                  |     2|
|357   |                  rpntr                                                      |rd_bin_cntr_42                         |    18|
|358   |                \gntv_or_sync_fifo.gl0.wr                                    |wr_logic_30                            |    21|
|359   |                  \gwas.wsts                                                 |wr_status_flags_as_38                  |     5|
|360   |                  wpntr                                                      |wr_bin_cntr_39                         |    16|
|361   |                \gntv_or_sync_fifo.mem                                       |memory_31                              |    78|
|362   |                  \gdm.dm_gen.dm                                             |dmem_37                                |    42|
|363   |                rstblk                                                       |reset_blk_ramfifo_32                   |    24|
|364   |                  \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |synchronizer_ff_33                     |     2|
|365   |                  \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |synchronizer_ff_34                     |     2|
|366   |                  \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |synchronizer_ff_35                     |     2|
|367   |                  \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |synchronizer_ff_36                     |     2|
|368   |      r_fifo                                                                 |axis_fifo_2clk_32d_4u__xdcDup__3       |   205|
|369   |        U0                                                                   |fifo_generator_v13_1_3__6              |   205|
|370   |          inst_fifo_gen                                                      |fifo_generator_v13_1_3_synth_3         |   205|
|371   |            \gaxis_fifo.gaxisf.axisf                                         |fifo_generator_top_4                   |   205|
|372   |              \grf.rf                                                        |fifo_generator_ramfifo_5               |   205|
|373   |                \gntv_or_sync_fifo.gcx.clkx                                  |clk_x_pntrs_6                          |    44|
|374   |                  \gnxpm_cdc.gsync_stage[1].rd_stg_inst                      |synchronizer_ff__parameterized0_21     |     4|
|375   |                  \gnxpm_cdc.gsync_stage[1].wr_stg_inst                      |synchronizer_ff__parameterized1_22     |     4|
|376   |                  \gnxpm_cdc.gsync_stage[2].rd_stg_inst                      |synchronizer_ff__parameterized2_23     |     5|
|377   |                  \gnxpm_cdc.gsync_stage[2].wr_stg_inst                      |synchronizer_ff__parameterized3_24     |     5|
|378   |                \gntv_or_sync_fifo.gl0.rd                                    |rd_logic_7                             |    37|
|379   |                  \gr1.gr1_int.rfwft                                         |rd_fwft_18                             |    17|
|380   |                  \gras.rsts                                                 |rd_status_flags_as_19                  |     2|
|381   |                  rpntr                                                      |rd_bin_cntr_20                         |    18|
|382   |                \gntv_or_sync_fifo.gl0.wr                                    |wr_logic_8                             |    21|
|383   |                  \gwas.wsts                                                 |wr_status_flags_as_16                  |     5|
|384   |                  wpntr                                                      |wr_bin_cntr_17                         |    16|
|385   |                \gntv_or_sync_fifo.mem                                       |memory_9                               |    78|
|386   |                  \gdm.dm_gen.dm                                             |dmem_15                                |    42|
|387   |                rstblk                                                       |reset_blk_ramfifo_10                   |    24|
|388   |                  \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |synchronizer_ff_11                     |     2|
|389   |                  \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |synchronizer_ff_12                     |     2|
|390   |                  \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |synchronizer_ff_13                     |     2|
|391   |                  \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |synchronizer_ff_14                     |     2|
|392   |      tag_fifo                                                               |axis_fifo_2clk_32d_4u__xdcDup__4       |   205|
|393   |        U0                                                                   |fifo_generator_v13_1_3__5              |   205|
|394   |          inst_fifo_gen                                                      |fifo_generator_v13_1_3_synth           |   205|
|395   |            \gaxis_fifo.gaxisf.axisf                                         |fifo_generator_top                     |   205|
|396   |              \grf.rf                                                        |fifo_generator_ramfifo                 |   205|
|397   |                \gntv_or_sync_fifo.gcx.clkx                                  |clk_x_pntrs                            |    44|
|398   |                  \gnxpm_cdc.gsync_stage[1].rd_stg_inst                      |synchronizer_ff__parameterized0        |     4|
|399   |                  \gnxpm_cdc.gsync_stage[1].wr_stg_inst                      |synchronizer_ff__parameterized1        |     4|
|400   |                  \gnxpm_cdc.gsync_stage[2].rd_stg_inst                      |synchronizer_ff__parameterized2        |     5|
|401   |                  \gnxpm_cdc.gsync_stage[2].wr_stg_inst                      |synchronizer_ff__parameterized3        |     5|
|402   |                \gntv_or_sync_fifo.gl0.rd                                    |rd_logic                               |    37|
|403   |                  \gr1.gr1_int.rfwft                                         |rd_fwft                                |    17|
|404   |                  \gras.rsts                                                 |rd_status_flags_as                     |     2|
|405   |                  rpntr                                                      |rd_bin_cntr                            |    18|
|406   |                \gntv_or_sync_fifo.gl0.wr                                    |wr_logic                               |    21|
|407   |                  \gwas.wsts                                                 |wr_status_flags_as                     |     5|
|408   |                  wpntr                                                      |wr_bin_cntr                            |    16|
|409   |                \gntv_or_sync_fifo.mem                                       |memory                                 |    78|
|410   |                  \gdm.dm_gen.dm                                             |dmem                                   |    42|
|411   |                rstblk                                                       |reset_blk_ramfifo                      |    24|
|412   |                  \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |synchronizer_ff                        |     2|
|413   |                  \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |synchronizer_ff_0                      |     2|
|414   |                  \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |synchronizer_ff_1                      |     2|
|415   |                  \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |synchronizer_ff_2                      |     2|
|416   |    riffa_axis_attachment                                                    |axis_sume_attachment_top               |  1981|
|417   |      axis_to_riffa_conv                                                     |rx_axi_riffa                           |  1382|
|418   |        axis_riffa_fifo                                                      |fallthrough_small_fifo__parameterized0 |   549|
|419   |          fifo                                                               |small_fifo__parameterized0             |   236|
|420   |        rx_riffa_fifo                                                        |fallthrough_small_fifo                 |   809|
|421   |          fifo                                                               |small_fifo                             |   382|
|422   |      riffa_to_axis_conv                                                     |tx_riffa_axi                           |   594|
+------+-----------------------------------------------------------------------------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:45 ; elapsed = 00:04:47 . Memory (MB): peak = 1886.770 ; gain = 958.324 ; free physical = 604 ; free virtual = 9140
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 926 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:09 ; elapsed = 00:02:11 . Memory (MB): peak = 1886.770 ; gain = 378.395 ; free physical = 604 ; free virtual = 9140
Synthesis Optimization Complete : Time (s): cpu = 00:02:45 ; elapsed = 00:04:48 . Memory (MB): peak = 1886.773 ; gain = 958.328 ; free physical = 606 ; free virtual = 9142
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 878 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u.xdc] for cell 'inst/riffa_axi_lite_attachment/ar_fifo/U0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u.xdc] for cell 'inst/riffa_axi_lite_attachment/ar_fifo/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u.xdc] for cell 'inst/riffa_axi_lite_attachment/aw_fifo/U0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u.xdc] for cell 'inst/riffa_axi_lite_attachment/aw_fifo/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u.xdc] for cell 'inst/riffa_axi_lite_attachment/r_fifo/U0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u.xdc] for cell 'inst/riffa_axi_lite_attachment/r_fifo/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u.xdc] for cell 'inst/riffa_axi_lite_attachment/tag_fifo/U0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u.xdc] for cell 'inst/riffa_axi_lite_attachment/tag_fifo/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u.xdc] for cell 'inst/riffa_axi_lite_attachment/w_fifo/U0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u.xdc] for cell 'inst/riffa_axi_lite_attachment/w_fifo/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc] for cell 'inst/riffa_axi_lite_attachment/ar_fifo/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:52]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports user_clk]'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:52]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:52]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2404.715 ; gain = 517.941 ; free physical = 154 ; free virtual = 8689
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports m_axi_lite_aclk]'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:53]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:53]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
can't read "wr_clk_period": no such variable
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
can't read "skew_value": no such variable
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
can't read "skew_value": no such variable
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc] for cell 'inst/riffa_axi_lite_attachment/ar_fifo/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc] for cell 'inst/riffa_axi_lite_attachment/aw_fifo/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports user_clk]'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:52]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:52]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports m_axi_lite_aclk]'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:53]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:53]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
can't read "wr_clk_period": no such variable
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
can't read "skew_value": no such variable
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
can't read "skew_value": no such variable
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc] for cell 'inst/riffa_axi_lite_attachment/aw_fifo/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc] for cell 'inst/riffa_axi_lite_attachment/r_fifo/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports m_axi_lite_aclk]'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:52]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:52]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports user_clk]'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:53]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:53]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
can't read "wr_clk_period": no such variable
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
can't read "skew_value": no such variable
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
can't read "skew_value": no such variable
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc] for cell 'inst/riffa_axi_lite_attachment/r_fifo/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc] for cell 'inst/riffa_axi_lite_attachment/tag_fifo/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports user_clk]'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:52]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:52]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports user_clk]'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:53]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:53]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
can't read "wr_clk_period": no such variable
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
can't read "skew_value": no such variable
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
can't read "skew_value": no such variable
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc] for cell 'inst/riffa_axi_lite_attachment/tag_fifo/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc] for cell 'inst/riffa_axi_lite_attachment/w_fifo/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports user_clk]'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:52]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:52]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports m_axi_lite_aclk]'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:53]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:53]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
can't read "wr_clk_period": no such variable
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
can't read "skew_value": no such variable
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
can't read "skew_value": no such variable
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/ip/control_sub_nf_riffa_dma_1_0/ip_proj/nf_riffa_dma.srcs/sources_1/ip/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u/axis_fifo_2clk_32d_4u_clocks.xdc] for cell 'inst/riffa_axi_lite_attachment/w_fifo/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 78 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 67 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
900 Infos, 361 Warnings, 20 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:04 ; elapsed = 00:05:05 . Memory (MB): peak = 2404.715 ; gain = 1362.766 ; free physical = 152 ; free virtual = 8687
INFO: [Common 17-1381] The checkpoint '/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_nf_riffa_dma_1_0_synth_1/control_sub_nf_riffa_dma_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2410.727 ; gain = 6.012 ; free physical = 147 ; free virtual = 8687
INFO: [Coretcl 2-1174] Renamed 421 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/control_sub_nf_riffa_dma_1_0_synth_1/control_sub_nf_riffa_dma_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2410.727 ; gain = 0.000 ; free physical = 209 ; free virtual = 8595
report_utilization: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2410.727 ; gain = 0.000 ; free physical = 209 ; free virtual = 8594
INFO: [Common 17-206] Exiting Vivado at Sat Jul 28 21:40:04 2018...
