
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinxs/Vitis/2019.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinxs/Vitis/2019.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'snn' on host 'snn-HP-280-Pro-G8-Microtower-PC' (Linux_x86_64 version 5.15.0-91-generic) on Sun Jan 28 09:57:23 +07 2024
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/snn/cu_cai_2001/CNN_VAE/test_upsampling'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/home/snn/cu_cai_2001/CNN_VAE/test_upsampling/line_buffer_code_C'.
INFO: [HLS 200-10] Adding design file 'model.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/snn/cu_cai_2001/CNN_VAE/test_upsampling/line_buffer_code_C/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.66ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../test.cpp in debug mode
   Compiling ../../../../model.cpp in debug mode
   Generating csim.exe
 2.48285 2.48285 0.0717746 0.929124 0.929124 1.29494 0.727711 1.74694
    2.48285 2.48285 0.0717746 0.929124 0.929124 1.29494 0.727711 1.74694
    2.48285 2.48285 0.0717746 0.929124 0.929124 1.29494 0.727711 1.74694
    2.48285 2.48285 0.0717746 0.929124 0.929124 1.29494 0.727711 1.74694
    2.48285 2.48285 0.0717746 0.929124 0.929124 1.29494 0.727711 1.74694
    2.48285 2.48285 0.0717746 0.929124 0.929124 1.29494 0.727711 1.74694
    2.48285 2.48285 0.0717746 0.929124 0.929124 1.29494 0.727711 1.74694
    2.48285 2.48285 0.0717746 0.929124 0.929124 1.29494 0.727711 1.74694
    2.48285 2.48285 0.0717746 0.929124 0.929124 1.29494 0.727711 1.74694
    2.48285 2.48285 0.0717746 0.929124 0.929124 1.29494 0.727711 1.74694
    2.48285 2.48285 0.0717746 0.929124 0.929124 1.29494 0.727711 1.74694
    2.48285 2.48285 0.0717746 0.929124 0.929124 1.29494 0.727711 1.74694
    2.48285 2.48285 0.0717746 0.929124 0.929124 1.29494 0.727711 1.74694
    2.48285 2.48285 0.0717746 0.929124 0.929124 1.29494 0.727711 1.74694
    2.48285 2.48285 0.0717746 0.929124 0.929124 1.29494 0.727711 1.74694
    2.48285 2.48285 0.0717746 0.929124 0.929124 1.29494 0.727711 1.74694
    2.48285 2.48285 0.0717746 0.929124 0.929124 1.29494 0.727711 1.74694
    2.48285 2.48285 0.0717746 0.929124 0.929124 1.29494 0.727711 1.74694
    2.48285 2.48285 0.0717746 0.929124 0.929124 1.29494 0.727711 1.74694
    2.48285 2.48285 0.0717746 0.929124 0.929124 1.29494 0.727711 1.74694
    2.48285 2.48285 0.0717746 0.929124 0.929124 1.29494 0.727711 1.74694
    2.48285 2.48285 0.0717746 0.929124 0.929124 1.29494 0.727711 1.74694
    2.48285 2.48285 0.0717746 0.929124 0.929124 1.29494 0.727711 1.74694
    2.48285 2.48285 0.0717746 0.929124 0.929124 1.29494 0.727711 1.74694
    2.48285 2.48285 0.0717746 0.929124 0.929124 1.29494 0.727711 1.74694
    2.48285 2.48285 0.0717746 0.929124 0.929124 1.29494 0.727711 1.74694
    2.48285 2.48285 0.0717746 0.929124 0.929124 1.29494 0.727711 1.74694
    2.48285 2.48285 0.0717746 0.929124 0.929124 1.29494 0.727711 1.74694
    2.48285 2.48285 0.0717746 0.929124 0.929124 1.29494 0.727711 1.74694
    2.48285 2.48285 0.0717746 0.929124 0.929124 1.29494 0.727711 1.74694
    2.48285 2.48285 0.0717746 0.929124 0.929124 1.29494 0.727711 1.74694
    2.48285 2.48285 0.0717746 0.929124 0.929124 1.29494 0.727711 1.74694
    2.48285 2.48285 0.0717746 0.929124 0.929124 1.29494 0.727711 1.74694
    6.92266e-310 2.36872e-315 3.70113e-317 6.95292e-310 6.95272e-310 6.95292e-310 6.92266e-310 6.95292e-310
    7.21355e-315 6.92266e-310 2.96439e-323 2.96439e-323 2.00544e-314 0 6.92266e-310 6.92266e-310
    6.92266e-310 2.3809e-320 6.92266e-310 6.92266e-310 4.94066e-324 6.92266e-310 2.3809e-320 6.92266e-310
    6.92266e-310 6.95292e-310 6.95292e-310 6.92266e-310 6.92266e-310 6.92266e-310 2.59039e-320 6.92266e-310
    6.92266e-310 3.58628e-315 2.07268e-317 6.92266e-310 6.92266e-310 6.92266e-310 4.26873e-321 6.92266e-310
    6.92266e-310 6.95292e-310 6.95292e-310 2.96439e-323 6.92266e-310 0 6.92266e-310 6.92266e-310
    2.07293e-317 3.58628e-315 5.60356e-317 6.95292e-310 6.95272e-310 6.95292e-310 2.07268e-317 6.95292e-310
    4.94066e-324 6.92266e-310 2.96439e-323 2.96439e-323 2.00544e-314 0 6.92266e-310 3.58628e-315
    6.92266e-310 6.95292e-310 2.07293e-317 6.95292e-310 6.95292e-310 6.92266e-310 9.88131e-324 6.92266e-310
    4.94066e-324 0 4.94066e-324 6.92266e-310 5.40592e-316 6.92266e-310 6.92266e-310 6.92266e-310
    0 6.92266e-310 6.92266e-310 6.92259e-310 3.21e-316 6.92266e-310 6.92266e-310 6.92266e-310
    6.92266e-310 6.92266e-310 6.95292e-310 6.92266e-310 6.92266e-310 6.95292e-310 2.96439e-323 3.11071e-317
    6.95292e-310 4.94066e-324 6.95292e-310 6.95292e-310 3.11042e-317 6.92266e-310 4.94066e-324 0
    6.92266e-310 6.92266e-310 6.95292e-310 6.92266e-310 6.92266e-310 6.95292e-310 3.11074e-317 3.1317e-317
    6.92266e-310 6.92266e-310 6.92266e-310 0 0 0 0 1.39065e-309
    -nan -nan 4.27256e+180 2.24671e-317 0 8.25667e-317 3.22526e-319 0
    2.0547e-81 2.0547e-81 1.28577e+272 1.30887e-306 6.92266e-310 2.96439e-323 0 0
    -nan -nan 4.27256e+180 2.24671e-317 0 8.25667e-317 3.22526e-319 0
    2.0547e-81 2.0547e-81 1.28577e+272 1.30887e-306 6.92266e-310 2.96439e-323 0 0
    1.94101e-80 1.22893e+213 0 0 0 0 0 0
    0 0 0 0 0 0 0 0
    0 0 0 0 9.88131e-324 -6.91692e-323 0 0
    0 0 0 0 9.88131e-324 -6.91692e-323 0 0
    0 0 0 0 1.2732e-313 6.92266e-310 6.92266e-310 6.92266e-310
    6.92266e-310 6.92266e-310 6.92266e-310 6.92266e-310 6.92266e-310 6.92266e-310 6.92266e-310 6.92266e-310
    6.92266e-310 6.92266e-310 6.92266e-310 6.92266e-310 0 6.92266e-310 6.92266e-310 6.92266e-310
    6.92266e-310 6.95292e-310 6.92266e-310 2.96439e-323 3.39519e-313 6.92266e-310 6.92266e-310 6.92266e-310
    6.92266e-310 6.92266e-310 6.92266e-310 6.92266e-310 6.92266e-310 6.92266e-310 6.92266e-310 6.92266e-310
    6.92266e-310 6.92266e-310 6.92266e-310 6.92266e-310 6.92266e-310 6.92266e-310 6.92266e-310 6.92266e-310
    3.1317e-317 3.11074e-317 6.95292e-310 9.88131e-324 6.95292e-310 2.07365e-317 3.16202e-321 2.12203e-314
    6.95292e-310 2.07366e-317 1.4822e-323 2.07394e-317 6.92266e-310 2.0739e-317 0 2.0733e-317
   INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'model.cpp' ... 
WARNING: [HLS 207-4088] using directive refers to implicitly-defined namespace 'std': ./CNN.h:5:17
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'void upsampling<double, double, 8, 4, 4, 8, 8, 2, 2>(int, int, double*, double*)' into 'CNN(int, int, int, double*, double*)' (model.cpp:8:1)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 936.875 ; gain = 525.918 ; free physical = 2400 ; free virtual = 28999
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 936.875 ; gain = 525.918 ; free physical = 2400 ; free virtual = 28999
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 936.875 ; gain = 525.918 ; free physical = 2399 ; free virtual = 28999
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 936.875 ; gain = 525.918 ; free physical = 2399 ; free virtual = 28999
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1.1' (./CNN.h:23) in function 'CNN' automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 936.875 ; gain = 525.918 ; free physical = 2370 ; free virtual = 28980
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (./CNN.h:22:9) in function 'CNN' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (./CNN.h:21:5) in function 'CNN' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 936.875 ; gain = 525.918 ; free physical = 2377 ; free virtual = 28987
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CNN' ...
WARNING: [SYN 201-107] Renaming port name 'CNN/image' to 'CNN/image_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.32 seconds; current allocated memory: 125.346 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 125.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/width' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/hight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/image_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/output_upsampling1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'CNN/padding' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'CNN_add_31ns_31ns_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_add_4ns_4ns_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 125.907 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 936.875 ; gain = 525.918 ; free physical = 2369 ; free virtual = 28980
INFO: [VHDL 208-304] Generating VHDL RTL for CNN with prefix CNN_.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN with prefix CNN_.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 1164.14 MHz
INFO: [HLS 200-112] Total elapsed time: 5.77 seconds; peak allocated memory: 125.907 MB.
INFO: [Common 17-206] Exiting vitis_hls at Sun Jan 28 09:57:28 2024...
