---
calibre_verifs: true
releasePhyvMacro: 
    - dwc_lpddr5xmphy_vddqclamp_x3_ew
    - dwc_lpddr5xmphy_vddqclamp_x2_ew
    - dwc_lpddr5xmphy_vddqclamp_acx2_ew
    - dwc_lpddr5xmphy_vaaclamp_x2_ew
    - dwc_lpddr5xmphy_decapvdd_rpt
    - dwc_lpddr5xmphy_decapvaa_tile
    - dwc_lpddr5xmphy_tcoil
releaseShimMacro: 
releasePmMailDist: 
    sg-ckt-d900-leads@synopsys.com,ddr_di@synopsys.com,sg-ddr-ckt-release@synopsys.com,vthareja,oscroft,aparik,echeung,guttman
supply_pins_override: 
    dwc_lpddr5xmphy_techrevision: M4
    dwc_lpddr5xmphy_lcdl: M6
cdl_prune_cells: cvcp* cvpp* vflag*
supply_pins: M8
releaseUtilityMacro: 
releaseIgnoreMacro: 
    - dwc_ddrphy_rxac_ew
    - dwc_ddrphy_rxdq_ew
    - dwc_ddrphy_rxdqs_ew
    - dwc_ddrphy_txfe_ew
    - dwc_ddrphy_txfedqs_ew
    - dwc_ddrphy_txbe_ew
    - dwc_ddrphy_bdl
    - dwc_ddrphy_dqsenreplica_ew
releaseMailDist: 
    sg-ckt-d900-leads@synopsys.com,ddr_di@synopsys.com,sg-ddr-ckt-release@synopsys.com,vthareja,oscroft,aparik,echeung,guttman
metal_stack: 15M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_5Y_vhvhv_2Yy2Z
metal_stack_ip: 8M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_2Y_vh
layers: M0 M1 M2 M3 M4 M5 M6 M7 M8 OVERLAP
release_gds_cdl: icv
layout_tag: D900 Preliminary Release
reference_date_time: 21 days ago
rel: 1.00a_pre2
utility_name: dwc_ddrphy_utility_cells
vcrel: 0.50a
p4_release_root: products/lpddr5x_mphy/project/d900-lpddr5xm-tsmc5ff12
process: tsmc5ff-12

