{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09785,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09939,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00215008,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00168776,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000658691,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00168776,
	"finish__design__instance__count__class:buffer": 23,
	"finish__design__instance__area__class:buffer": 42.028,
	"finish__design__instance__count__class:clock_buffer": 10,
	"finish__design__instance__area__class:clock_buffer": 12.768,
	"finish__design__instance__count__class:timing_repair_buffer": 128,
	"finish__design__instance__area__class:timing_repair_buffer": 102.144,
	"finish__design__instance__count__class:clock_inverter": 5,
	"finish__design__instance__area__class:clock_inverter": 3.458,
	"finish__design__instance__count__class:sequential_cell": 64,
	"finish__design__instance__area__class:sequential_cell": 289.408,
	"finish__design__instance__count__class:multi_input_combinational_cell": 192,
	"finish__design__instance__area__class:multi_input_combinational_cell": 306.432,
	"finish__design__instance__count": 422,
	"finish__design__instance__area": 756.238,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.438391,
	"finish__clock__skew__setup": 0.0023347,
	"finish__clock__skew__hold": 0.0023347,
	"finish__timing__drv__max_slew_limit": 0.884228,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.915585,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000646349,
	"finish__power__switching__total": 0.000228675,
	"finish__power__leakage__total": 1.58167e-05,
	"finish__power__total": 0.000890841,
	"finish__design__io": 134,
	"finish__design__die__area": 4681.98,
	"finish__design__core__area": 4350.7,
	"finish__design__instance__count": 516,
	"finish__design__instance__area": 781.242,
	"finish__design__instance__count__stdcell": 516,
	"finish__design__instance__area__stdcell": 781.242,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.179567,
	"finish__design__instance__utilization__stdcell": 0.179567,
	"finish__design__rows": 47,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 47,
	"finish__design__sites": 16356,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 16356,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}