INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/Bicubic_0723/Bicubic_0723.srcs/sources_1/ip/fifo_24x2048/sim/fifo_24x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_24x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/Bicubic_0723/Bicubic_0723.srcs/sources_1/ip/fifo_24x8192/sim/fifo_24x8192.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_24x8192
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/Bicubic_0723/Bicubic_0723.srcs/sources_1/ip/fifo_8x4096/sim/fifo_8x4096.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_8x4096
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/Bicubic_0723/Bicubic_0723.srcs/sources_1/new/Bic_A2W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bic_A2W
WARNING: [VRFC 10-3380] identifier 'h_cnt' is used before its declaration [D:/VivadoProject/Bicubic_0723/Bicubic_0723.srcs/sources_1/new/Bic_A2W.v:65]
WARNING: [VRFC 10-3380] identifier 'lock' is used before its declaration [D:/VivadoProject/Bicubic_0723/Bicubic_0723.srcs/sources_1/new/Bic_A2W.v:79]
WARNING: [VRFC 10-3380] identifier 'lock' is used before its declaration [D:/VivadoProject/Bicubic_0723/Bicubic_0723.srcs/sources_1/new/Bic_A2W.v:104]
WARNING: [VRFC 10-3380] identifier 'valid_r' is used before its declaration [D:/VivadoProject/Bicubic_0723/Bicubic_0723.srcs/sources_1/new/Bic_A2W.v:162]
WARNING: [VRFC 10-3380] identifier 'wr_en' is used before its declaration [D:/VivadoProject/Bicubic_0723/Bicubic_0723.srcs/sources_1/new/Bic_A2W.v:180]
WARNING: [VRFC 10-3380] identifier 'valid' is used before its declaration [D:/VivadoProject/Bicubic_0723/Bicubic_0723.srcs/sources_1/new/Bic_A2W.v:181]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/Bicubic_0723/Bicubic_0723.srcs/sim_1/new/Bic_B2A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bic_B2A
WARNING: [VRFC 10-3380] identifier 'tlast_t' is used before its declaration [D:/VivadoProject/Bicubic_0723/Bicubic_0723.srcs/sim_1/new/Bic_B2A.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/Bicubic_0723/Bicubic_0723.srcs/sources_1/new/Bic_CAL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bic_CAL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/Bicubic_0723/Bicubic_0723.srcs/sources_1/new/Bic_SW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bic_SW
WARNING: [VRFC 10-3380] identifier 'OutData_t' is used before its declaration [D:/VivadoProject/Bicubic_0723/Bicubic_0723.srcs/sources_1/new/Bic_SW.v:22]
WARNING: [VRFC 10-3380] identifier 'dout_r' is used before its declaration [D:/VivadoProject/Bicubic_0723/Bicubic_0723.srcs/sources_1/new/Bic_SW.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/Bicubic_0723/Bicubic_0723.srcs/sources_1/new/Bic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bic_top
INFO: [VRFC 10-2458] undeclared symbol fifo_in_tvalid, assumed default net type wire [D:/VivadoProject/Bicubic_0723/Bicubic_0723.srcs/sources_1/new/Bic_top.v:43]
INFO: [VRFC 10-2458] undeclared symbol fifo_in_tready, assumed default net type wire [D:/VivadoProject/Bicubic_0723/Bicubic_0723.srcs/sources_1/new/Bic_top.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/Bicubic_0723/Bicubic_0723.srcs/sources_1/new/Bic_w2s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bic_w2s
WARNING: [VRFC 10-3380] identifier 'w_cnt' is used before its declaration [D:/VivadoProject/Bicubic_0723/Bicubic_0723.srcs/sources_1/new/Bic_w2s.v:57]
WARNING: [VRFC 10-3380] identifier 'w_cnt' is used before its declaration [D:/VivadoProject/Bicubic_0723/Bicubic_0723.srcs/sources_1/new/Bic_w2s.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/Bicubic_0723/Bicubic_0723.srcs/sources_1/new/Bicubic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bicubic
INFO: [VRFC 10-2458] undeclared symbol bvalid, assumed default net type wire [D:/VivadoProject/Bicubic_0723/Bicubic_0723.srcs/sources_1/new/Bicubic.v:475]
WARNING: [VRFC 10-3380] identifier 'h_cnt' is used before its declaration [D:/VivadoProject/Bicubic_0723/Bicubic_0723.srcs/sources_1/new/Bicubic.v:43]
WARNING: [VRFC 10-3380] identifier 'w_cnt' is used before its declaration [D:/VivadoProject/Bicubic_0723/Bicubic_0723.srcs/sources_1/new/Bicubic.v:54]
WARNING: [VRFC 10-3380] identifier 'win_cnt' is used before its declaration [D:/VivadoProject/Bicubic_0723/Bicubic_0723.srcs/sources_1/new/Bicubic.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/Bicubic_0723/Bicubic_0723.srcs/sim_1/imports/new/Bicubic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bicubic_tb
