// This file is auto-generated with declare_and_assign_clocks_rtl.py

/////////////////////////////////////////
// Clocks declaration and assignments  //
/////////////////////////////////////////
assign main_clk = clk_20;
logic BRAM_clk;
assign BRAM_clk = clk_20;
logic DM_mem_clk;
assign DM_mem_clk = clk_20;
logic PBUS_clk;
assign PBUS_clk = clk_10;
logic PLIC_clk;
assign PLIC_clk = clk_20;
