
fdcan_NormalMode_H7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007428  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000128  080076c8  080076c8  000086c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080077f0  080077f0  000087f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080077f8  080077f8  000087f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080077fc  080077fc  000087fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000060  24000000  08007800  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000410  24000060  08007860  00009060  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000470  08007860  00009470  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00009060  2**0
                  CONTENTS, READONLY
 10 .debug_info   00013d69  00000000  00000000  0000908e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002146  00000000  00000000  0001cdf7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000da8  00000000  00000000  0001ef40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000a94  00000000  00000000  0001fce8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00037589  00000000  00000000  0002077c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00010f42  00000000  00000000  00057d05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0016349e  00000000  00000000  00068c47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001cc0e5  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003f3c  00000000  00000000  001cc128  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000068  00000000  00000000  001d0064  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000060 	.word	0x24000060
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080076b0 	.word	0x080076b0

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000064 	.word	0x24000064
 80002dc:	080076b0 	.word	0x080076b0

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <HAL_FDCAN_RxFifo1Callback>:

int indx = 0;

// FDCAN2 Callback
void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b09c      	sub	sp, #112	@ 0x70
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
 80006c4:	6039      	str	r1, [r7, #0]
  if((RxFifo1ITs & FDCAN_IT_RX_FIFO1_NEW_MESSAGE) != RESET)
 80006c6:	683b      	ldr	r3, [r7, #0]
 80006c8:	f003 0310 	and.w	r3, r3, #16
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d03c      	beq.n	800074a <HAL_FDCAN_RxFifo1Callback+0x8e>
  {
    /* Retreive Rx messages from RX FIFO0 */
    if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO1, &RxHeader2, RxData2) != HAL_OK)
 80006d0:	4b20      	ldr	r3, [pc, #128]	@ (8000754 <HAL_FDCAN_RxFifo1Callback+0x98>)
 80006d2:	4a21      	ldr	r2, [pc, #132]	@ (8000758 <HAL_FDCAN_RxFifo1Callback+0x9c>)
 80006d4:	2141      	movs	r1, #65	@ 0x41
 80006d6:	6878      	ldr	r0, [r7, #4]
 80006d8:	f001 fae2 	bl	8001ca0 <HAL_FDCAN_GetRxMessage>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d001      	beq.n	80006e6 <HAL_FDCAN_RxFifo1Callback+0x2a>
    {
    /* Reception Error */
    Error_Handler();
 80006e2:	f000 fb69 	bl	8000db8 <Error_Handler>
    }

    if (HAL_FDCAN_ActivateNotification(hfdcan, FDCAN_IT_RX_FIFO1_NEW_MESSAGE, 0) != HAL_OK)
 80006e6:	2200      	movs	r2, #0
 80006e8:	2110      	movs	r1, #16
 80006ea:	6878      	ldr	r0, [r7, #4]
 80006ec:	f001 fc44 	bl	8001f78 <HAL_FDCAN_ActivateNotification>
 80006f0:	4603      	mov	r3, r0
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d001      	beq.n	80006fa <HAL_FDCAN_RxFifo1Callback+0x3e>
    {
      /* Notification Error */
      Error_Handler();
 80006f6:	f000 fb5f 	bl	8000db8 <Error_Handler>
    }

	  sprintf ((char *)TxData2, "FDCAN2TX %d", indx++);
 80006fa:	4b18      	ldr	r3, [pc, #96]	@ (800075c <HAL_FDCAN_RxFifo1Callback+0xa0>)
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	1c5a      	adds	r2, r3, #1
 8000700:	4916      	ldr	r1, [pc, #88]	@ (800075c <HAL_FDCAN_RxFifo1Callback+0xa0>)
 8000702:	600a      	str	r2, [r1, #0]
 8000704:	461a      	mov	r2, r3
 8000706:	4916      	ldr	r1, [pc, #88]	@ (8000760 <HAL_FDCAN_RxFifo1Callback+0xa4>)
 8000708:	4816      	ldr	r0, [pc, #88]	@ (8000764 <HAL_FDCAN_RxFifo1Callback+0xa8>)
 800070a:	f006 fb31 	bl	8006d70 <siprintf>

	  char uartBuf[100];
	  sprintf(uartBuf, "Received from FDCAN1: %.*s\r\n", 12, RxData2);
 800070e:	f107 000c 	add.w	r0, r7, #12
 8000712:	4b10      	ldr	r3, [pc, #64]	@ (8000754 <HAL_FDCAN_RxFifo1Callback+0x98>)
 8000714:	220c      	movs	r2, #12
 8000716:	4914      	ldr	r1, [pc, #80]	@ (8000768 <HAL_FDCAN_RxFifo1Callback+0xac>)
 8000718:	f006 fb2a 	bl	8006d70 <siprintf>

	  HAL_UART_Transmit(&huart3, (uint8_t*)uartBuf, strlen(uartBuf), 100);
 800071c:	f107 030c 	add.w	r3, r7, #12
 8000720:	4618      	mov	r0, r3
 8000722:	f7ff fddd 	bl	80002e0 <strlen>
 8000726:	4603      	mov	r3, r0
 8000728:	b29a      	uxth	r2, r3
 800072a:	f107 010c 	add.w	r1, r7, #12
 800072e:	2364      	movs	r3, #100	@ 0x64
 8000730:	480e      	ldr	r0, [pc, #56]	@ (800076c <HAL_FDCAN_RxFifo1Callback+0xb0>)
 8000732:	f005 fa03 	bl	8005b3c <HAL_UART_Transmit>

	  if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &TxHeader2, TxData2)!= HAL_OK)
 8000736:	4a0b      	ldr	r2, [pc, #44]	@ (8000764 <HAL_FDCAN_RxFifo1Callback+0xa8>)
 8000738:	490d      	ldr	r1, [pc, #52]	@ (8000770 <HAL_FDCAN_RxFifo1Callback+0xb4>)
 800073a:	480e      	ldr	r0, [pc, #56]	@ (8000774 <HAL_FDCAN_RxFifo1Callback+0xb8>)
 800073c:	f001 fa55 	bl	8001bea <HAL_FDCAN_AddMessageToTxFifoQ>
 8000740:	4603      	mov	r3, r0
 8000742:	2b00      	cmp	r3, #0
 8000744:	d001      	beq.n	800074a <HAL_FDCAN_RxFifo1Callback+0x8e>
	  {
		  Error_Handler();
 8000746:	f000 fb37 	bl	8000db8 <Error_Handler>




  }
}
 800074a:	bf00      	nop
 800074c:	3770      	adds	r7, #112	@ 0x70
 800074e:	46bd      	mov	sp, r7
 8000750:	bd80      	pop	{r7, pc}
 8000752:	bf00      	nop
 8000754:	2400030c 	.word	0x2400030c
 8000758:	240002d8 	.word	0x240002d8
 800075c:	24000318 	.word	0x24000318
 8000760:	080076c8 	.word	0x080076c8
 8000764:	24000300 	.word	0x24000300
 8000768:	080076d4 	.word	0x080076d4
 800076c:	240001bc 	.word	0x240001bc
 8000770:	240002b4 	.word	0x240002b4
 8000774:	2400011c 	.word	0x2400011c

08000778 <HAL_FDCAN_RxFifo0Callback>:

// FDCAN1 Callback
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b09c      	sub	sp, #112	@ 0x70
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
 8000780:	6039      	str	r1, [r7, #0]
  if((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET)
 8000782:	683b      	ldr	r3, [r7, #0]
 8000784:	f003 0301 	and.w	r3, r3, #1
 8000788:	2b00      	cmp	r3, #0
 800078a:	d028      	beq.n	80007de <HAL_FDCAN_RxFifo0Callback+0x66>
  {
    /* Retreive Rx messages from RX FIFO0 */
    if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader1, RxData1) != HAL_OK)
 800078c:	4b16      	ldr	r3, [pc, #88]	@ (80007e8 <HAL_FDCAN_RxFifo0Callback+0x70>)
 800078e:	4a17      	ldr	r2, [pc, #92]	@ (80007ec <HAL_FDCAN_RxFifo0Callback+0x74>)
 8000790:	2140      	movs	r1, #64	@ 0x40
 8000792:	6878      	ldr	r0, [r7, #4]
 8000794:	f001 fa84 	bl	8001ca0 <HAL_FDCAN_GetRxMessage>
 8000798:	4603      	mov	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	d001      	beq.n	80007a2 <HAL_FDCAN_RxFifo0Callback+0x2a>
    {
    /* Reception Error */
    Error_Handler();
 800079e:	f000 fb0b 	bl	8000db8 <Error_Handler>
    }

    char uartBuf[100];
    sprintf(uartBuf, "Received from FDCAN2: %.*s\r\n", 12, RxData1);
 80007a2:	f107 000c 	add.w	r0, r7, #12
 80007a6:	4b10      	ldr	r3, [pc, #64]	@ (80007e8 <HAL_FDCAN_RxFifo0Callback+0x70>)
 80007a8:	220c      	movs	r2, #12
 80007aa:	4911      	ldr	r1, [pc, #68]	@ (80007f0 <HAL_FDCAN_RxFifo0Callback+0x78>)
 80007ac:	f006 fae0 	bl	8006d70 <siprintf>

    HAL_UART_Transmit(&huart3, (uint8_t*)uartBuf, strlen(uartBuf), 100);
 80007b0:	f107 030c 	add.w	r3, r7, #12
 80007b4:	4618      	mov	r0, r3
 80007b6:	f7ff fd93 	bl	80002e0 <strlen>
 80007ba:	4603      	mov	r3, r0
 80007bc:	b29a      	uxth	r2, r3
 80007be:	f107 010c 	add.w	r1, r7, #12
 80007c2:	2364      	movs	r3, #100	@ 0x64
 80007c4:	480b      	ldr	r0, [pc, #44]	@ (80007f4 <HAL_FDCAN_RxFifo0Callback+0x7c>)
 80007c6:	f005 f9b9 	bl	8005b3c <HAL_UART_Transmit>


    if (HAL_FDCAN_ActivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 80007ca:	2200      	movs	r2, #0
 80007cc:	2101      	movs	r1, #1
 80007ce:	6878      	ldr	r0, [r7, #4]
 80007d0:	f001 fbd2 	bl	8001f78 <HAL_FDCAN_ActivateNotification>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d001      	beq.n	80007de <HAL_FDCAN_RxFifo0Callback+0x66>
    {
      /* Notification Error */
      Error_Handler();
 80007da:	f000 faed 	bl	8000db8 <Error_Handler>
    }


  }
}
 80007de:	bf00      	nop
 80007e0:	3770      	adds	r7, #112	@ 0x70
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	bf00      	nop
 80007e8:	240002a8 	.word	0x240002a8
 80007ec:	24000274 	.word	0x24000274
 80007f0:	080076f4 	.word	0x080076f4
 80007f4:	240001bc 	.word	0x240001bc

080007f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007fc:	f000 fda4 	bl	8001348 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000800:	f000 f896 	bl	8000930 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000804:	f000 fa5e 	bl	8000cc4 <MX_GPIO_Init>
  MX_FDCAN1_Init();
 8000808:	f000 f910 	bl	8000a2c <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 800080c:	f000 f98e 	bl	8000b2c <MX_FDCAN2_Init>
  MX_USART3_UART_Init();
 8000810:	f000 fa0c 	bl	8000c2c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  /*uart test*/
  HAL_UART_Transmit(&huart3, (uint8_t*)"Hello\r\n", 7, 100);
 8000814:	2364      	movs	r3, #100	@ 0x64
 8000816:	2207      	movs	r2, #7
 8000818:	493c      	ldr	r1, [pc, #240]	@ (800090c <main+0x114>)
 800081a:	483d      	ldr	r0, [pc, #244]	@ (8000910 <main+0x118>)
 800081c:	f005 f98e 	bl	8005b3c <HAL_UART_Transmit>

  // STart FDCAN1
  if(HAL_FDCAN_Start(&hfdcan1)!= HAL_OK)
 8000820:	483c      	ldr	r0, [pc, #240]	@ (8000914 <main+0x11c>)
 8000822:	f001 f9b7 	bl	8001b94 <HAL_FDCAN_Start>
 8000826:	4603      	mov	r3, r0
 8000828:	2b00      	cmp	r3, #0
 800082a:	d001      	beq.n	8000830 <main+0x38>
  {
   Error_Handler();
 800082c:	f000 fac4 	bl	8000db8 <Error_Handler>
  }

  // STart FDCAN2
  if(HAL_FDCAN_Start(&hfdcan2)!= HAL_OK)
 8000830:	4839      	ldr	r0, [pc, #228]	@ (8000918 <main+0x120>)
 8000832:	f001 f9af 	bl	8001b94 <HAL_FDCAN_Start>
 8000836:	4603      	mov	r3, r0
 8000838:	2b00      	cmp	r3, #0
 800083a:	d001      	beq.n	8000840 <main+0x48>
  {
   Error_Handler();
 800083c:	f000 fabc 	bl	8000db8 <Error_Handler>
  }

  // Activate the notification for new data in FIFO0 for FDCAN1
  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 8000840:	2200      	movs	r2, #0
 8000842:	2101      	movs	r1, #1
 8000844:	4833      	ldr	r0, [pc, #204]	@ (8000914 <main+0x11c>)
 8000846:	f001 fb97 	bl	8001f78 <HAL_FDCAN_ActivateNotification>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <main+0x5c>
  {
    /* Notification Error */
    Error_Handler();
 8000850:	f000 fab2 	bl	8000db8 <Error_Handler>
  }


  // Activate the notification for new data in FIFO1 for FDCAN2
  if (HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO1_NEW_MESSAGE, 0) != HAL_OK)
 8000854:	2200      	movs	r2, #0
 8000856:	2110      	movs	r1, #16
 8000858:	482f      	ldr	r0, [pc, #188]	@ (8000918 <main+0x120>)
 800085a:	f001 fb8d 	bl	8001f78 <HAL_FDCAN_ActivateNotification>
 800085e:	4603      	mov	r3, r0
 8000860:	2b00      	cmp	r3, #0
 8000862:	d001      	beq.n	8000868 <main+0x70>
  {
    /* Notification Error */
    Error_Handler();
 8000864:	f000 faa8 	bl	8000db8 <Error_Handler>
  }

  // Configure TX Header for FDCAN1
  TxHeader1.Identifier = 0x11;
 8000868:	4b2c      	ldr	r3, [pc, #176]	@ (800091c <main+0x124>)
 800086a:	2211      	movs	r2, #17
 800086c:	601a      	str	r2, [r3, #0]
  TxHeader1.IdType = FDCAN_STANDARD_ID;
 800086e:	4b2b      	ldr	r3, [pc, #172]	@ (800091c <main+0x124>)
 8000870:	2200      	movs	r2, #0
 8000872:	605a      	str	r2, [r3, #4]
  TxHeader1.TxFrameType = FDCAN_DATA_FRAME;
 8000874:	4b29      	ldr	r3, [pc, #164]	@ (800091c <main+0x124>)
 8000876:	2200      	movs	r2, #0
 8000878:	609a      	str	r2, [r3, #8]
  TxHeader1.DataLength = FDCAN_DLC_BYTES_12;
 800087a:	4b28      	ldr	r3, [pc, #160]	@ (800091c <main+0x124>)
 800087c:	2209      	movs	r2, #9
 800087e:	60da      	str	r2, [r3, #12]
  TxHeader1.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000880:	4b26      	ldr	r3, [pc, #152]	@ (800091c <main+0x124>)
 8000882:	2200      	movs	r2, #0
 8000884:	611a      	str	r2, [r3, #16]
  TxHeader1.BitRateSwitch = FDCAN_BRS_OFF;
 8000886:	4b25      	ldr	r3, [pc, #148]	@ (800091c <main+0x124>)
 8000888:	2200      	movs	r2, #0
 800088a:	615a      	str	r2, [r3, #20]
  TxHeader1.FDFormat = FDCAN_FD_CAN;
 800088c:	4b23      	ldr	r3, [pc, #140]	@ (800091c <main+0x124>)
 800088e:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000892:	619a      	str	r2, [r3, #24]
  TxHeader1.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8000894:	4b21      	ldr	r3, [pc, #132]	@ (800091c <main+0x124>)
 8000896:	2200      	movs	r2, #0
 8000898:	61da      	str	r2, [r3, #28]
  TxHeader1.MessageMarker = 0;
 800089a:	4b20      	ldr	r3, [pc, #128]	@ (800091c <main+0x124>)
 800089c:	2200      	movs	r2, #0
 800089e:	621a      	str	r2, [r3, #32]


  // Configure TX Header for FDCAN2
  TxHeader2.Identifier = 0x22;
 80008a0:	4b1f      	ldr	r3, [pc, #124]	@ (8000920 <main+0x128>)
 80008a2:	2222      	movs	r2, #34	@ 0x22
 80008a4:	601a      	str	r2, [r3, #0]
  TxHeader2.IdType = FDCAN_STANDARD_ID;
 80008a6:	4b1e      	ldr	r3, [pc, #120]	@ (8000920 <main+0x128>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	605a      	str	r2, [r3, #4]
  TxHeader2.TxFrameType = FDCAN_DATA_FRAME;
 80008ac:	4b1c      	ldr	r3, [pc, #112]	@ (8000920 <main+0x128>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	609a      	str	r2, [r3, #8]
  TxHeader2.DataLength = FDCAN_DLC_BYTES_12;
 80008b2:	4b1b      	ldr	r3, [pc, #108]	@ (8000920 <main+0x128>)
 80008b4:	2209      	movs	r2, #9
 80008b6:	60da      	str	r2, [r3, #12]
  TxHeader2.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 80008b8:	4b19      	ldr	r3, [pc, #100]	@ (8000920 <main+0x128>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	611a      	str	r2, [r3, #16]
  TxHeader2.BitRateSwitch = FDCAN_BRS_OFF;
 80008be:	4b18      	ldr	r3, [pc, #96]	@ (8000920 <main+0x128>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	615a      	str	r2, [r3, #20]
  TxHeader2.FDFormat = FDCAN_FD_CAN;
 80008c4:	4b16      	ldr	r3, [pc, #88]	@ (8000920 <main+0x128>)
 80008c6:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80008ca:	619a      	str	r2, [r3, #24]
  TxHeader2.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 80008cc:	4b14      	ldr	r3, [pc, #80]	@ (8000920 <main+0x128>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	61da      	str	r2, [r3, #28]
  TxHeader2.MessageMarker = 0;
 80008d2:	4b13      	ldr	r3, [pc, #76]	@ (8000920 <main+0x128>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	621a      	str	r2, [r3, #32]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  sprintf ((char *)TxData1, "FDCAN1TX %d", indx++);
 80008d8:	4b12      	ldr	r3, [pc, #72]	@ (8000924 <main+0x12c>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	1c5a      	adds	r2, r3, #1
 80008de:	4911      	ldr	r1, [pc, #68]	@ (8000924 <main+0x12c>)
 80008e0:	600a      	str	r2, [r1, #0]
 80008e2:	461a      	mov	r2, r3
 80008e4:	4910      	ldr	r1, [pc, #64]	@ (8000928 <main+0x130>)
 80008e6:	4811      	ldr	r0, [pc, #68]	@ (800092c <main+0x134>)
 80008e8:	f006 fa42 	bl	8006d70 <siprintf>

	  if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader1, TxData1)!= HAL_OK)
 80008ec:	4a0f      	ldr	r2, [pc, #60]	@ (800092c <main+0x134>)
 80008ee:	490b      	ldr	r1, [pc, #44]	@ (800091c <main+0x124>)
 80008f0:	4808      	ldr	r0, [pc, #32]	@ (8000914 <main+0x11c>)
 80008f2:	f001 f97a 	bl	8001bea <HAL_FDCAN_AddMessageToTxFifoQ>
 80008f6:	4603      	mov	r3, r0
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d001      	beq.n	8000900 <main+0x108>
	  {
	   Error_Handler();
 80008fc:	f000 fa5c 	bl	8000db8 <Error_Handler>
	  }
	  HAL_Delay (1000);
 8000900:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000904:	f000 fdb2 	bl	800146c <HAL_Delay>
	  sprintf ((char *)TxData1, "FDCAN1TX %d", indx++);
 8000908:	e7e6      	b.n	80008d8 <main+0xe0>
 800090a:	bf00      	nop
 800090c:	08007714 	.word	0x08007714
 8000910:	240001bc 	.word	0x240001bc
 8000914:	2400007c 	.word	0x2400007c
 8000918:	2400011c 	.word	0x2400011c
 800091c:	24000250 	.word	0x24000250
 8000920:	240002b4 	.word	0x240002b4
 8000924:	24000318 	.word	0x24000318
 8000928:	0800771c 	.word	0x0800771c
 800092c:	2400029c 	.word	0x2400029c

08000930 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b09c      	sub	sp, #112	@ 0x70
 8000934:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000936:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800093a:	224c      	movs	r2, #76	@ 0x4c
 800093c:	2100      	movs	r1, #0
 800093e:	4618      	mov	r0, r3
 8000940:	f006 fa38 	bl	8006db4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000944:	1d3b      	adds	r3, r7, #4
 8000946:	2220      	movs	r2, #32
 8000948:	2100      	movs	r1, #0
 800094a:	4618      	mov	r0, r3
 800094c:	f006 fa32 	bl	8006db4 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000950:	2002      	movs	r0, #2
 8000952:	f002 fa57 	bl	8002e04 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000956:	2300      	movs	r3, #0
 8000958:	603b      	str	r3, [r7, #0]
 800095a:	4b32      	ldr	r3, [pc, #200]	@ (8000a24 <SystemClock_Config+0xf4>)
 800095c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800095e:	4a31      	ldr	r2, [pc, #196]	@ (8000a24 <SystemClock_Config+0xf4>)
 8000960:	f023 0301 	bic.w	r3, r3, #1
 8000964:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000966:	4b2f      	ldr	r3, [pc, #188]	@ (8000a24 <SystemClock_Config+0xf4>)
 8000968:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800096a:	f003 0301 	and.w	r3, r3, #1
 800096e:	603b      	str	r3, [r7, #0]
 8000970:	4b2d      	ldr	r3, [pc, #180]	@ (8000a28 <SystemClock_Config+0xf8>)
 8000972:	699b      	ldr	r3, [r3, #24]
 8000974:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000978:	4a2b      	ldr	r2, [pc, #172]	@ (8000a28 <SystemClock_Config+0xf8>)
 800097a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800097e:	6193      	str	r3, [r2, #24]
 8000980:	4b29      	ldr	r3, [pc, #164]	@ (8000a28 <SystemClock_Config+0xf8>)
 8000982:	699b      	ldr	r3, [r3, #24]
 8000984:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000988:	603b      	str	r3, [r7, #0]
 800098a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800098c:	bf00      	nop
 800098e:	4b26      	ldr	r3, [pc, #152]	@ (8000a28 <SystemClock_Config+0xf8>)
 8000990:	699b      	ldr	r3, [r3, #24]
 8000992:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000996:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800099a:	d1f8      	bne.n	800098e <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800099c:	2302      	movs	r3, #2
 800099e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80009a0:	2301      	movs	r3, #1
 80009a2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009a4:	2340      	movs	r3, #64	@ 0x40
 80009a6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009a8:	2302      	movs	r3, #2
 80009aa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80009ac:	2300      	movs	r3, #0
 80009ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80009b0:	2304      	movs	r3, #4
 80009b2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 9;
 80009b4:	2309      	movs	r3, #9
 80009b6:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80009b8:	2302      	movs	r3, #2
 80009ba:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80009bc:	2303      	movs	r3, #3
 80009be:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80009c0:	2302      	movs	r3, #2
 80009c2:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80009c4:	230c      	movs	r3, #12
 80009c6:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 80009c8:	2302      	movs	r3, #2
 80009ca:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 80009cc:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80009d0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009d6:	4618      	mov	r0, r3
 80009d8:	f002 fa4e 	bl	8002e78 <HAL_RCC_OscConfig>
 80009dc:	4603      	mov	r3, r0
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d001      	beq.n	80009e6 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80009e2:	f000 f9e9 	bl	8000db8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009e6:	233f      	movs	r3, #63	@ 0x3f
 80009e8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80009ea:	2300      	movs	r3, #0
 80009ec:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80009ee:	2300      	movs	r3, #0
 80009f0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80009f2:	2300      	movs	r3, #0
 80009f4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80009f6:	2300      	movs	r3, #0
 80009f8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80009fa:	2340      	movs	r3, #64	@ 0x40
 80009fc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80009fe:	2300      	movs	r3, #0
 8000a00:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000a02:	2300      	movs	r3, #0
 8000a04:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000a06:	1d3b      	adds	r3, r7, #4
 8000a08:	2101      	movs	r1, #1
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	f002 fe8e 	bl	800372c <HAL_RCC_ClockConfig>
 8000a10:	4603      	mov	r3, r0
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d001      	beq.n	8000a1a <SystemClock_Config+0xea>
  {
    Error_Handler();
 8000a16:	f000 f9cf 	bl	8000db8 <Error_Handler>
  }
}
 8000a1a:	bf00      	nop
 8000a1c:	3770      	adds	r7, #112	@ 0x70
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	58000400 	.word	0x58000400
 8000a28:	58024800 	.word	0x58024800

08000a2c <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b088      	sub	sp, #32
 8000a30:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000a32:	4b3c      	ldr	r3, [pc, #240]	@ (8000b24 <MX_FDCAN1_Init+0xf8>)
 8000a34:	4a3c      	ldr	r2, [pc, #240]	@ (8000b28 <MX_FDCAN1_Init+0xfc>)
 8000a36:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_NO_BRS;
 8000a38:	4b3a      	ldr	r3, [pc, #232]	@ (8000b24 <MX_FDCAN1_Init+0xf8>)
 8000a3a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000a3e:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000a40:	4b38      	ldr	r3, [pc, #224]	@ (8000b24 <MX_FDCAN1_Init+0xf8>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8000a46:	4b37      	ldr	r3, [pc, #220]	@ (8000b24 <MX_FDCAN1_Init+0xf8>)
 8000a48:	2201      	movs	r2, #1
 8000a4a:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000a4c:	4b35      	ldr	r3, [pc, #212]	@ (8000b24 <MX_FDCAN1_Init+0xf8>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000a52:	4b34      	ldr	r3, [pc, #208]	@ (8000b24 <MX_FDCAN1_Init+0xf8>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 8000a58:	4b32      	ldr	r3, [pc, #200]	@ (8000b24 <MX_FDCAN1_Init+0xf8>)
 8000a5a:	2201      	movs	r2, #1
 8000a5c:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 13;
 8000a5e:	4b31      	ldr	r3, [pc, #196]	@ (8000b24 <MX_FDCAN1_Init+0xf8>)
 8000a60:	220d      	movs	r2, #13
 8000a62:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 86;
 8000a64:	4b2f      	ldr	r3, [pc, #188]	@ (8000b24 <MX_FDCAN1_Init+0xf8>)
 8000a66:	2256      	movs	r2, #86	@ 0x56
 8000a68:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 13;
 8000a6a:	4b2e      	ldr	r3, [pc, #184]	@ (8000b24 <MX_FDCAN1_Init+0xf8>)
 8000a6c:	220d      	movs	r2, #13
 8000a6e:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 25;
 8000a70:	4b2c      	ldr	r3, [pc, #176]	@ (8000b24 <MX_FDCAN1_Init+0xf8>)
 8000a72:	2219      	movs	r2, #25
 8000a74:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000a76:	4b2b      	ldr	r3, [pc, #172]	@ (8000b24 <MX_FDCAN1_Init+0xf8>)
 8000a78:	2201      	movs	r2, #1
 8000a7a:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 2;
 8000a7c:	4b29      	ldr	r3, [pc, #164]	@ (8000b24 <MX_FDCAN1_Init+0xf8>)
 8000a7e:	2202      	movs	r2, #2
 8000a80:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000a82:	4b28      	ldr	r3, [pc, #160]	@ (8000b24 <MX_FDCAN1_Init+0xf8>)
 8000a84:	2201      	movs	r2, #1
 8000a86:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000a88:	4b26      	ldr	r3, [pc, #152]	@ (8000b24 <MX_FDCAN1_Init+0xf8>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 8000a8e:	4b25      	ldr	r3, [pc, #148]	@ (8000b24 <MX_FDCAN1_Init+0xf8>)
 8000a90:	2201      	movs	r2, #1
 8000a92:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000a94:	4b23      	ldr	r3, [pc, #140]	@ (8000b24 <MX_FDCAN1_Init+0xf8>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 1;
 8000a9a:	4b22      	ldr	r3, [pc, #136]	@ (8000b24 <MX_FDCAN1_Init+0xf8>)
 8000a9c:	2201      	movs	r2, #1
 8000a9e:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_12;
 8000aa0:	4b20      	ldr	r3, [pc, #128]	@ (8000b24 <MX_FDCAN1_Init+0xf8>)
 8000aa2:	2205      	movs	r2, #5
 8000aa4:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000aa6:	4b1f      	ldr	r3, [pc, #124]	@ (8000b24 <MX_FDCAN1_Init+0xf8>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000aac:	4b1d      	ldr	r3, [pc, #116]	@ (8000b24 <MX_FDCAN1_Init+0xf8>)
 8000aae:	2204      	movs	r2, #4
 8000ab0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000ab2:	4b1c      	ldr	r3, [pc, #112]	@ (8000b24 <MX_FDCAN1_Init+0xf8>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000ab8:	4b1a      	ldr	r3, [pc, #104]	@ (8000b24 <MX_FDCAN1_Init+0xf8>)
 8000aba:	2204      	movs	r2, #4
 8000abc:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000abe:	4b19      	ldr	r3, [pc, #100]	@ (8000b24 <MX_FDCAN1_Init+0xf8>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000ac4:	4b17      	ldr	r3, [pc, #92]	@ (8000b24 <MX_FDCAN1_Init+0xf8>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 1;
 8000aca:	4b16      	ldr	r3, [pc, #88]	@ (8000b24 <MX_FDCAN1_Init+0xf8>)
 8000acc:	2201      	movs	r2, #1
 8000ace:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000ad0:	4b14      	ldr	r3, [pc, #80]	@ (8000b24 <MX_FDCAN1_Init+0xf8>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_12;
 8000ad6:	4b13      	ldr	r3, [pc, #76]	@ (8000b24 <MX_FDCAN1_Init+0xf8>)
 8000ad8:	2205      	movs	r2, #5
 8000ada:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000adc:	4811      	ldr	r0, [pc, #68]	@ (8000b24 <MX_FDCAN1_Init+0xf8>)
 8000ade:	f000 fe05 	bl	80016ec <HAL_FDCAN_Init>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d001      	beq.n	8000aec <MX_FDCAN1_Init+0xc0>
  {
    Error_Handler();
 8000ae8:	f000 f966 	bl	8000db8 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
  FDCAN_FilterTypeDef sFilterConfig;

  sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8000aec:	2300      	movs	r3, #0
 8000aee:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIndex = 0;
 8000af0:	2300      	movs	r3, #0
 8000af2:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8000af4:	2302      	movs	r3, #2
 8000af6:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000af8:	2301      	movs	r3, #1
 8000afa:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterID1 = 0x22;
 8000afc:	2322      	movs	r3, #34	@ 0x22
 8000afe:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterID2 = 0x22;
 8000b00:	2322      	movs	r3, #34	@ 0x22
 8000b02:	617b      	str	r3, [r7, #20]
  sFilterConfig.RxBufferIndex = 0;
 8000b04:	2300      	movs	r3, #0
 8000b06:	61bb      	str	r3, [r7, #24]
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 8000b08:	463b      	mov	r3, r7
 8000b0a:	4619      	mov	r1, r3
 8000b0c:	4805      	ldr	r0, [pc, #20]	@ (8000b24 <MX_FDCAN1_Init+0xf8>)
 8000b0e:	f000 ffcb 	bl	8001aa8 <HAL_FDCAN_ConfigFilter>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d001      	beq.n	8000b1c <MX_FDCAN1_Init+0xf0>
  {
    /* Filter configuration Error */
    Error_Handler();
 8000b18:	f000 f94e 	bl	8000db8 <Error_Handler>
  }

  /* USER CODE END FDCAN1_Init 2 */

}
 8000b1c:	bf00      	nop
 8000b1e:	3720      	adds	r7, #32
 8000b20:	46bd      	mov	sp, r7
 8000b22:	bd80      	pop	{r7, pc}
 8000b24:	2400007c 	.word	0x2400007c
 8000b28:	4000a000 	.word	0x4000a000

08000b2c <MX_FDCAN2_Init>:
  * @brief FDCAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN2_Init(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b088      	sub	sp, #32
 8000b30:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8000b32:	4b3c      	ldr	r3, [pc, #240]	@ (8000c24 <MX_FDCAN2_Init+0xf8>)
 8000b34:	4a3c      	ldr	r2, [pc, #240]	@ (8000c28 <MX_FDCAN2_Init+0xfc>)
 8000b36:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_FD_NO_BRS;
 8000b38:	4b3a      	ldr	r3, [pc, #232]	@ (8000c24 <MX_FDCAN2_Init+0xf8>)
 8000b3a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000b3e:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8000b40:	4b38      	ldr	r3, [pc, #224]	@ (8000c24 <MX_FDCAN2_Init+0xf8>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = ENABLE;
 8000b46:	4b37      	ldr	r3, [pc, #220]	@ (8000c24 <MX_FDCAN2_Init+0xf8>)
 8000b48:	2201      	movs	r2, #1
 8000b4a:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8000b4c:	4b35      	ldr	r3, [pc, #212]	@ (8000c24 <MX_FDCAN2_Init+0xf8>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8000b52:	4b34      	ldr	r3, [pc, #208]	@ (8000c24 <MX_FDCAN2_Init+0xf8>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 1;
 8000b58:	4b32      	ldr	r3, [pc, #200]	@ (8000c24 <MX_FDCAN2_Init+0xf8>)
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 13;
 8000b5e:	4b31      	ldr	r3, [pc, #196]	@ (8000c24 <MX_FDCAN2_Init+0xf8>)
 8000b60:	220d      	movs	r2, #13
 8000b62:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 86;
 8000b64:	4b2f      	ldr	r3, [pc, #188]	@ (8000c24 <MX_FDCAN2_Init+0xf8>)
 8000b66:	2256      	movs	r2, #86	@ 0x56
 8000b68:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 13;
 8000b6a:	4b2e      	ldr	r3, [pc, #184]	@ (8000c24 <MX_FDCAN2_Init+0xf8>)
 8000b6c:	220d      	movs	r2, #13
 8000b6e:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 25;
 8000b70:	4b2c      	ldr	r3, [pc, #176]	@ (8000c24 <MX_FDCAN2_Init+0xf8>)
 8000b72:	2219      	movs	r2, #25
 8000b74:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 8000b76:	4b2b      	ldr	r3, [pc, #172]	@ (8000c24 <MX_FDCAN2_Init+0xf8>)
 8000b78:	2201      	movs	r2, #1
 8000b7a:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 2;
 8000b7c:	4b29      	ldr	r3, [pc, #164]	@ (8000c24 <MX_FDCAN2_Init+0xf8>)
 8000b7e:	2202      	movs	r2, #2
 8000b80:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 8000b82:	4b28      	ldr	r3, [pc, #160]	@ (8000c24 <MX_FDCAN2_Init+0xf8>)
 8000b84:	2201      	movs	r2, #1
 8000b86:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 11;
 8000b88:	4b26      	ldr	r3, [pc, #152]	@ (8000c24 <MX_FDCAN2_Init+0xf8>)
 8000b8a:	220b      	movs	r2, #11
 8000b8c:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 1;
 8000b8e:	4b25      	ldr	r3, [pc, #148]	@ (8000c24 <MX_FDCAN2_Init+0xf8>)
 8000b90:	2201      	movs	r2, #1
 8000b92:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 0;
 8000b94:	4b23      	ldr	r3, [pc, #140]	@ (8000c24 <MX_FDCAN2_Init+0xf8>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 0;
 8000b9a:	4b22      	ldr	r3, [pc, #136]	@ (8000c24 <MX_FDCAN2_Init+0xf8>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000ba0:	4b20      	ldr	r3, [pc, #128]	@ (8000c24 <MX_FDCAN2_Init+0xf8>)
 8000ba2:	2204      	movs	r2, #4
 8000ba4:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 1;
 8000ba6:	4b1f      	ldr	r3, [pc, #124]	@ (8000c24 <MX_FDCAN2_Init+0xf8>)
 8000ba8:	2201      	movs	r2, #1
 8000baa:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_12;
 8000bac:	4b1d      	ldr	r3, [pc, #116]	@ (8000c24 <MX_FDCAN2_Init+0xf8>)
 8000bae:	2205      	movs	r2, #5
 8000bb0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 0;
 8000bb2:	4b1c      	ldr	r3, [pc, #112]	@ (8000c24 <MX_FDCAN2_Init+0xf8>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000bb8:	4b1a      	ldr	r3, [pc, #104]	@ (8000c24 <MX_FDCAN2_Init+0xf8>)
 8000bba:	2204      	movs	r2, #4
 8000bbc:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 0;
 8000bbe:	4b19      	ldr	r3, [pc, #100]	@ (8000c24 <MX_FDCAN2_Init+0xf8>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 0;
 8000bc4:	4b17      	ldr	r3, [pc, #92]	@ (8000c24 <MX_FDCAN2_Init+0xf8>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 1;
 8000bca:	4b16      	ldr	r3, [pc, #88]	@ (8000c24 <MX_FDCAN2_Init+0xf8>)
 8000bcc:	2201      	movs	r2, #1
 8000bce:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000bd0:	4b14      	ldr	r3, [pc, #80]	@ (8000c24 <MX_FDCAN2_Init+0xf8>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_12;
 8000bd6:	4b13      	ldr	r3, [pc, #76]	@ (8000c24 <MX_FDCAN2_Init+0xf8>)
 8000bd8:	2205      	movs	r2, #5
 8000bda:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8000bdc:	4811      	ldr	r0, [pc, #68]	@ (8000c24 <MX_FDCAN2_Init+0xf8>)
 8000bde:	f000 fd85 	bl	80016ec <HAL_FDCAN_Init>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d001      	beq.n	8000bec <MX_FDCAN2_Init+0xc0>
  {
    Error_Handler();
 8000be8:	f000 f8e6 	bl	8000db8 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */
  FDCAN_FilterTypeDef sFilterConfig;

  sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8000bec:	2300      	movs	r3, #0
 8000bee:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIndex = 0;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8000bf4:	2302      	movs	r3, #2
 8000bf6:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO1;
 8000bf8:	2302      	movs	r3, #2
 8000bfa:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterID1 = 0x11;
 8000bfc:	2311      	movs	r3, #17
 8000bfe:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterID2 = 0x11;
 8000c00:	2311      	movs	r3, #17
 8000c02:	617b      	str	r3, [r7, #20]
  sFilterConfig.RxBufferIndex = 0;
 8000c04:	2300      	movs	r3, #0
 8000c06:	61bb      	str	r3, [r7, #24]
  if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig) != HAL_OK)
 8000c08:	463b      	mov	r3, r7
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	4805      	ldr	r0, [pc, #20]	@ (8000c24 <MX_FDCAN2_Init+0xf8>)
 8000c0e:	f000 ff4b 	bl	8001aa8 <HAL_FDCAN_ConfigFilter>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d001      	beq.n	8000c1c <MX_FDCAN2_Init+0xf0>
  {
    /* Filter configuration Error */
    Error_Handler();
 8000c18:	f000 f8ce 	bl	8000db8 <Error_Handler>
  }


  /* USER CODE END FDCAN2_Init 2 */

}
 8000c1c:	bf00      	nop
 8000c1e:	3720      	adds	r7, #32
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	2400011c 	.word	0x2400011c
 8000c28:	4000a400 	.word	0x4000a400

08000c2c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000c30:	4b22      	ldr	r3, [pc, #136]	@ (8000cbc <MX_USART3_UART_Init+0x90>)
 8000c32:	4a23      	ldr	r2, [pc, #140]	@ (8000cc0 <MX_USART3_UART_Init+0x94>)
 8000c34:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000c36:	4b21      	ldr	r3, [pc, #132]	@ (8000cbc <MX_USART3_UART_Init+0x90>)
 8000c38:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c3c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000c3e:	4b1f      	ldr	r3, [pc, #124]	@ (8000cbc <MX_USART3_UART_Init+0x90>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000c44:	4b1d      	ldr	r3, [pc, #116]	@ (8000cbc <MX_USART3_UART_Init+0x90>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000c4a:	4b1c      	ldr	r3, [pc, #112]	@ (8000cbc <MX_USART3_UART_Init+0x90>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000c50:	4b1a      	ldr	r3, [pc, #104]	@ (8000cbc <MX_USART3_UART_Init+0x90>)
 8000c52:	220c      	movs	r2, #12
 8000c54:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c56:	4b19      	ldr	r3, [pc, #100]	@ (8000cbc <MX_USART3_UART_Init+0x90>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c5c:	4b17      	ldr	r3, [pc, #92]	@ (8000cbc <MX_USART3_UART_Init+0x90>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c62:	4b16      	ldr	r3, [pc, #88]	@ (8000cbc <MX_USART3_UART_Init+0x90>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000c68:	4b14      	ldr	r3, [pc, #80]	@ (8000cbc <MX_USART3_UART_Init+0x90>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c6e:	4b13      	ldr	r3, [pc, #76]	@ (8000cbc <MX_USART3_UART_Init+0x90>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000c74:	4811      	ldr	r0, [pc, #68]	@ (8000cbc <MX_USART3_UART_Init+0x90>)
 8000c76:	f004 ff11 	bl	8005a9c <HAL_UART_Init>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d001      	beq.n	8000c84 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000c80:	f000 f89a 	bl	8000db8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c84:	2100      	movs	r1, #0
 8000c86:	480d      	ldr	r0, [pc, #52]	@ (8000cbc <MX_USART3_UART_Init+0x90>)
 8000c88:	f005 ffa7 	bl	8006bda <HAL_UARTEx_SetTxFifoThreshold>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d001      	beq.n	8000c96 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000c92:	f000 f891 	bl	8000db8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c96:	2100      	movs	r1, #0
 8000c98:	4808      	ldr	r0, [pc, #32]	@ (8000cbc <MX_USART3_UART_Init+0x90>)
 8000c9a:	f005 ffdc 	bl	8006c56 <HAL_UARTEx_SetRxFifoThreshold>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d001      	beq.n	8000ca8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000ca4:	f000 f888 	bl	8000db8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000ca8:	4804      	ldr	r0, [pc, #16]	@ (8000cbc <MX_USART3_UART_Init+0x90>)
 8000caa:	f005 ff5d 	bl	8006b68 <HAL_UARTEx_DisableFifoMode>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d001      	beq.n	8000cb8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000cb4:	f000 f880 	bl	8000db8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000cb8:	bf00      	nop
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	240001bc 	.word	0x240001bc
 8000cc0:	40004800 	.word	0x40004800

08000cc4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b08a      	sub	sp, #40	@ 0x28
 8000cc8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cca:	f107 0314 	add.w	r3, r7, #20
 8000cce:	2200      	movs	r2, #0
 8000cd0:	601a      	str	r2, [r3, #0]
 8000cd2:	605a      	str	r2, [r3, #4]
 8000cd4:	609a      	str	r2, [r3, #8]
 8000cd6:	60da      	str	r2, [r3, #12]
 8000cd8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cda:	4b34      	ldr	r3, [pc, #208]	@ (8000dac <MX_GPIO_Init+0xe8>)
 8000cdc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ce0:	4a32      	ldr	r2, [pc, #200]	@ (8000dac <MX_GPIO_Init+0xe8>)
 8000ce2:	f043 0302 	orr.w	r3, r3, #2
 8000ce6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cea:	4b30      	ldr	r3, [pc, #192]	@ (8000dac <MX_GPIO_Init+0xe8>)
 8000cec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cf0:	f003 0302 	and.w	r3, r3, #2
 8000cf4:	613b      	str	r3, [r7, #16]
 8000cf6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000cf8:	4b2c      	ldr	r3, [pc, #176]	@ (8000dac <MX_GPIO_Init+0xe8>)
 8000cfa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cfe:	4a2b      	ldr	r2, [pc, #172]	@ (8000dac <MX_GPIO_Init+0xe8>)
 8000d00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d04:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d08:	4b28      	ldr	r3, [pc, #160]	@ (8000dac <MX_GPIO_Init+0xe8>)
 8000d0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d12:	60fb      	str	r3, [r7, #12]
 8000d14:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000d16:	4b25      	ldr	r3, [pc, #148]	@ (8000dac <MX_GPIO_Init+0xe8>)
 8000d18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d1c:	4a23      	ldr	r2, [pc, #140]	@ (8000dac <MX_GPIO_Init+0xe8>)
 8000d1e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d22:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d26:	4b21      	ldr	r3, [pc, #132]	@ (8000dac <MX_GPIO_Init+0xe8>)
 8000d28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d30:	60bb      	str	r3, [r7, #8]
 8000d32:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8000d34:	4b1d      	ldr	r3, [pc, #116]	@ (8000dac <MX_GPIO_Init+0xe8>)
 8000d36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d3a:	4a1c      	ldr	r2, [pc, #112]	@ (8000dac <MX_GPIO_Init+0xe8>)
 8000d3c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d40:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d44:	4b19      	ldr	r3, [pc, #100]	@ (8000dac <MX_GPIO_Init+0xe8>)
 8000d46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d4a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000d4e:	607b      	str	r3, [r7, #4]
 8000d50:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Red_Led_GPIO_Port, Red_Led_Pin, GPIO_PIN_RESET);
 8000d52:	2200      	movs	r2, #0
 8000d54:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d58:	4815      	ldr	r0, [pc, #84]	@ (8000db0 <MX_GPIO_Init+0xec>)
 8000d5a:	f002 f839 	bl	8002dd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Green_Led_GPIO_Port, Green_Led_Pin, GPIO_PIN_RESET);
 8000d5e:	2200      	movs	r2, #0
 8000d60:	2104      	movs	r1, #4
 8000d62:	4814      	ldr	r0, [pc, #80]	@ (8000db4 <MX_GPIO_Init+0xf0>)
 8000d64:	f002 f834 	bl	8002dd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Red_Led_Pin */
  GPIO_InitStruct.Pin = Red_Led_Pin;
 8000d68:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d6e:	2301      	movs	r3, #1
 8000d70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d72:	2300      	movs	r3, #0
 8000d74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d76:	2300      	movs	r3, #0
 8000d78:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Red_Led_GPIO_Port, &GPIO_InitStruct);
 8000d7a:	f107 0314 	add.w	r3, r7, #20
 8000d7e:	4619      	mov	r1, r3
 8000d80:	480b      	ldr	r0, [pc, #44]	@ (8000db0 <MX_GPIO_Init+0xec>)
 8000d82:	f001 fe75 	bl	8002a70 <HAL_GPIO_Init>

  /*Configure GPIO pin : Green_Led_Pin */
  GPIO_InitStruct.Pin = Green_Led_Pin;
 8000d86:	2304      	movs	r3, #4
 8000d88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d92:	2300      	movs	r3, #0
 8000d94:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Green_Led_GPIO_Port, &GPIO_InitStruct);
 8000d96:	f107 0314 	add.w	r3, r7, #20
 8000d9a:	4619      	mov	r1, r3
 8000d9c:	4805      	ldr	r0, [pc, #20]	@ (8000db4 <MX_GPIO_Init+0xf0>)
 8000d9e:	f001 fe67 	bl	8002a70 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000da2:	bf00      	nop
 8000da4:	3728      	adds	r7, #40	@ 0x28
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	58024400 	.word	0x58024400
 8000db0:	58022000 	.word	0x58022000
 8000db4:	58022400 	.word	0x58022400

08000db8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000db8:	b480      	push	{r7}
 8000dba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dbc:	b672      	cpsid	i
}
 8000dbe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000dc0:	bf00      	nop
 8000dc2:	e7fd      	b.n	8000dc0 <Error_Handler+0x8>

08000dc4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b083      	sub	sp, #12
 8000dc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dca:	4b0a      	ldr	r3, [pc, #40]	@ (8000df4 <HAL_MspInit+0x30>)
 8000dcc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000dd0:	4a08      	ldr	r2, [pc, #32]	@ (8000df4 <HAL_MspInit+0x30>)
 8000dd2:	f043 0302 	orr.w	r3, r3, #2
 8000dd6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000dda:	4b06      	ldr	r3, [pc, #24]	@ (8000df4 <HAL_MspInit+0x30>)
 8000ddc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000de0:	f003 0302 	and.w	r3, r3, #2
 8000de4:	607b      	str	r3, [r7, #4]
 8000de6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000de8:	bf00      	nop
 8000dea:	370c      	adds	r7, #12
 8000dec:	46bd      	mov	sp, r7
 8000dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df2:	4770      	bx	lr
 8000df4:	58024400 	.word	0x58024400

08000df8 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b0bc      	sub	sp, #240	@ 0xf0
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e00:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000e04:	2200      	movs	r2, #0
 8000e06:	601a      	str	r2, [r3, #0]
 8000e08:	605a      	str	r2, [r3, #4]
 8000e0a:	609a      	str	r2, [r3, #8]
 8000e0c:	60da      	str	r2, [r3, #12]
 8000e0e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e10:	f107 0318 	add.w	r3, r7, #24
 8000e14:	22c0      	movs	r2, #192	@ 0xc0
 8000e16:	2100      	movs	r1, #0
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f005 ffcb 	bl	8006db4 <memset>
  if(hfdcan->Instance==FDCAN1)
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	4a5f      	ldr	r2, [pc, #380]	@ (8000fa0 <HAL_FDCAN_MspInit+0x1a8>)
 8000e24:	4293      	cmp	r3, r2
 8000e26:	d159      	bne.n	8000edc <HAL_FDCAN_MspInit+0xe4>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000e28:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000e2c:	f04f 0300 	mov.w	r3, #0
 8000e30:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000e34:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e38:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e3c:	f107 0318 	add.w	r3, r7, #24
 8000e40:	4618      	mov	r0, r3
 8000e42:	f002 ffff 	bl	8003e44 <HAL_RCCEx_PeriphCLKConfig>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d001      	beq.n	8000e50 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8000e4c:	f7ff ffb4 	bl	8000db8 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8000e50:	4b54      	ldr	r3, [pc, #336]	@ (8000fa4 <HAL_FDCAN_MspInit+0x1ac>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	3301      	adds	r3, #1
 8000e56:	4a53      	ldr	r2, [pc, #332]	@ (8000fa4 <HAL_FDCAN_MspInit+0x1ac>)
 8000e58:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8000e5a:	4b52      	ldr	r3, [pc, #328]	@ (8000fa4 <HAL_FDCAN_MspInit+0x1ac>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	2b01      	cmp	r3, #1
 8000e60:	d10e      	bne.n	8000e80 <HAL_FDCAN_MspInit+0x88>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8000e62:	4b51      	ldr	r3, [pc, #324]	@ (8000fa8 <HAL_FDCAN_MspInit+0x1b0>)
 8000e64:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000e68:	4a4f      	ldr	r2, [pc, #316]	@ (8000fa8 <HAL_FDCAN_MspInit+0x1b0>)
 8000e6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e6e:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000e72:	4b4d      	ldr	r3, [pc, #308]	@ (8000fa8 <HAL_FDCAN_MspInit+0x1b0>)
 8000e74:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000e78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e7c:	617b      	str	r3, [r7, #20]
 8000e7e:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e80:	4b49      	ldr	r3, [pc, #292]	@ (8000fa8 <HAL_FDCAN_MspInit+0x1b0>)
 8000e82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e86:	4a48      	ldr	r2, [pc, #288]	@ (8000fa8 <HAL_FDCAN_MspInit+0x1b0>)
 8000e88:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e8c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e90:	4b45      	ldr	r3, [pc, #276]	@ (8000fa8 <HAL_FDCAN_MspInit+0x1b0>)
 8000e92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e9a:	613b      	str	r3, [r7, #16]
 8000e9c:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PH14     ------> FDCAN1_RX
    PH13     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_13;
 8000e9e:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000ea2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ea6:	2302      	movs	r3, #2
 8000ea8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eac:	2300      	movs	r3, #0
 8000eae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000eb8:	2309      	movs	r3, #9
 8000eba:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000ebe:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000ec2:	4619      	mov	r1, r3
 8000ec4:	4839      	ldr	r0, [pc, #228]	@ (8000fac <HAL_FDCAN_MspInit+0x1b4>)
 8000ec6:	f001 fdd3 	bl	8002a70 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8000eca:	2200      	movs	r2, #0
 8000ecc:	2100      	movs	r1, #0
 8000ece:	2013      	movs	r0, #19
 8000ed0:	f000 fbd7 	bl	8001682 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000ed4:	2013      	movs	r0, #19
 8000ed6:	f000 fbee 	bl	80016b6 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN FDCAN2_MspInit 1 */

    /* USER CODE END FDCAN2_MspInit 1 */
  }

}
 8000eda:	e05d      	b.n	8000f98 <HAL_FDCAN_MspInit+0x1a0>
  else if(hfdcan->Instance==FDCAN2)
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4a33      	ldr	r2, [pc, #204]	@ (8000fb0 <HAL_FDCAN_MspInit+0x1b8>)
 8000ee2:	4293      	cmp	r3, r2
 8000ee4:	d158      	bne.n	8000f98 <HAL_FDCAN_MspInit+0x1a0>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000ee6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000eea:	f04f 0300 	mov.w	r3, #0
 8000eee:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000ef2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ef6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000efa:	f107 0318 	add.w	r3, r7, #24
 8000efe:	4618      	mov	r0, r3
 8000f00:	f002 ffa0 	bl	8003e44 <HAL_RCCEx_PeriphCLKConfig>
 8000f04:	4603      	mov	r3, r0
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d001      	beq.n	8000f0e <HAL_FDCAN_MspInit+0x116>
      Error_Handler();
 8000f0a:	f7ff ff55 	bl	8000db8 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8000f0e:	4b25      	ldr	r3, [pc, #148]	@ (8000fa4 <HAL_FDCAN_MspInit+0x1ac>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	3301      	adds	r3, #1
 8000f14:	4a23      	ldr	r2, [pc, #140]	@ (8000fa4 <HAL_FDCAN_MspInit+0x1ac>)
 8000f16:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8000f18:	4b22      	ldr	r3, [pc, #136]	@ (8000fa4 <HAL_FDCAN_MspInit+0x1ac>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	2b01      	cmp	r3, #1
 8000f1e:	d10e      	bne.n	8000f3e <HAL_FDCAN_MspInit+0x146>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8000f20:	4b21      	ldr	r3, [pc, #132]	@ (8000fa8 <HAL_FDCAN_MspInit+0x1b0>)
 8000f22:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000f26:	4a20      	ldr	r2, [pc, #128]	@ (8000fa8 <HAL_FDCAN_MspInit+0x1b0>)
 8000f28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f2c:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000f30:	4b1d      	ldr	r3, [pc, #116]	@ (8000fa8 <HAL_FDCAN_MspInit+0x1b0>)
 8000f32:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000f36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f3a:	60fb      	str	r3, [r7, #12]
 8000f3c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f3e:	4b1a      	ldr	r3, [pc, #104]	@ (8000fa8 <HAL_FDCAN_MspInit+0x1b0>)
 8000f40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f44:	4a18      	ldr	r2, [pc, #96]	@ (8000fa8 <HAL_FDCAN_MspInit+0x1b0>)
 8000f46:	f043 0302 	orr.w	r3, r3, #2
 8000f4a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f4e:	4b16      	ldr	r3, [pc, #88]	@ (8000fa8 <HAL_FDCAN_MspInit+0x1b0>)
 8000f50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f54:	f003 0302 	and.w	r3, r3, #2
 8000f58:	60bb      	str	r3, [r7, #8]
 8000f5a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_13;
 8000f5c:	f242 0320 	movw	r3, #8224	@ 0x2020
 8000f60:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f64:	2302      	movs	r3, #2
 8000f66:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f70:	2300      	movs	r3, #0
 8000f72:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8000f76:	2309      	movs	r3, #9
 8000f78:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f7c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000f80:	4619      	mov	r1, r3
 8000f82:	480c      	ldr	r0, [pc, #48]	@ (8000fb4 <HAL_FDCAN_MspInit+0x1bc>)
 8000f84:	f001 fd74 	bl	8002a70 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 0, 0);
 8000f88:	2200      	movs	r2, #0
 8000f8a:	2100      	movs	r1, #0
 8000f8c:	2014      	movs	r0, #20
 8000f8e:	f000 fb78 	bl	8001682 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 8000f92:	2014      	movs	r0, #20
 8000f94:	f000 fb8f 	bl	80016b6 <HAL_NVIC_EnableIRQ>
}
 8000f98:	bf00      	nop
 8000f9a:	37f0      	adds	r7, #240	@ 0xf0
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	4000a000 	.word	0x4000a000
 8000fa4:	2400031c 	.word	0x2400031c
 8000fa8:	58024400 	.word	0x58024400
 8000fac:	58021c00 	.word	0x58021c00
 8000fb0:	4000a400 	.word	0x4000a400
 8000fb4:	58020400 	.word	0x58020400

08000fb8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b0ba      	sub	sp, #232	@ 0xe8
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	601a      	str	r2, [r3, #0]
 8000fc8:	605a      	str	r2, [r3, #4]
 8000fca:	609a      	str	r2, [r3, #8]
 8000fcc:	60da      	str	r2, [r3, #12]
 8000fce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000fd0:	f107 0310 	add.w	r3, r7, #16
 8000fd4:	22c0      	movs	r2, #192	@ 0xc0
 8000fd6:	2100      	movs	r1, #0
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f005 feeb 	bl	8006db4 <memset>
  if(huart->Instance==USART3)
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	4a27      	ldr	r2, [pc, #156]	@ (8001080 <HAL_UART_MspInit+0xc8>)
 8000fe4:	4293      	cmp	r3, r2
 8000fe6:	d146      	bne.n	8001076 <HAL_UART_MspInit+0xbe>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000fe8:	f04f 0202 	mov.w	r2, #2
 8000fec:	f04f 0300 	mov.w	r3, #0
 8000ff0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ffa:	f107 0310 	add.w	r3, r7, #16
 8000ffe:	4618      	mov	r0, r3
 8001000:	f002 ff20 	bl	8003e44 <HAL_RCCEx_PeriphCLKConfig>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d001      	beq.n	800100e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800100a:	f7ff fed5 	bl	8000db8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800100e:	4b1d      	ldr	r3, [pc, #116]	@ (8001084 <HAL_UART_MspInit+0xcc>)
 8001010:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001014:	4a1b      	ldr	r2, [pc, #108]	@ (8001084 <HAL_UART_MspInit+0xcc>)
 8001016:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800101a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800101e:	4b19      	ldr	r3, [pc, #100]	@ (8001084 <HAL_UART_MspInit+0xcc>)
 8001020:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001024:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001028:	60fb      	str	r3, [r7, #12]
 800102a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800102c:	4b15      	ldr	r3, [pc, #84]	@ (8001084 <HAL_UART_MspInit+0xcc>)
 800102e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001032:	4a14      	ldr	r2, [pc, #80]	@ (8001084 <HAL_UART_MspInit+0xcc>)
 8001034:	f043 0302 	orr.w	r3, r3, #2
 8001038:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800103c:	4b11      	ldr	r3, [pc, #68]	@ (8001084 <HAL_UART_MspInit+0xcc>)
 800103e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001042:	f003 0302 	and.w	r3, r3, #2
 8001046:	60bb      	str	r3, [r7, #8]
 8001048:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800104a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800104e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001052:	2302      	movs	r3, #2
 8001054:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001058:	2300      	movs	r3, #0
 800105a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800105e:	2300      	movs	r3, #0
 8001060:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001064:	2307      	movs	r3, #7
 8001066:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800106a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800106e:	4619      	mov	r1, r3
 8001070:	4805      	ldr	r0, [pc, #20]	@ (8001088 <HAL_UART_MspInit+0xd0>)
 8001072:	f001 fcfd 	bl	8002a70 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8001076:	bf00      	nop
 8001078:	37e8      	adds	r7, #232	@ 0xe8
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	40004800 	.word	0x40004800
 8001084:	58024400 	.word	0x58024400
 8001088:	58020400 	.word	0x58020400

0800108c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800108c:	b480      	push	{r7}
 800108e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001090:	bf00      	nop
 8001092:	e7fd      	b.n	8001090 <NMI_Handler+0x4>

08001094 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001098:	bf00      	nop
 800109a:	e7fd      	b.n	8001098 <HardFault_Handler+0x4>

0800109c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010a0:	bf00      	nop
 80010a2:	e7fd      	b.n	80010a0 <MemManage_Handler+0x4>

080010a4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010a8:	bf00      	nop
 80010aa:	e7fd      	b.n	80010a8 <BusFault_Handler+0x4>

080010ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010b0:	bf00      	nop
 80010b2:	e7fd      	b.n	80010b0 <UsageFault_Handler+0x4>

080010b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010b8:	bf00      	nop
 80010ba:	46bd      	mov	sp, r7
 80010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c0:	4770      	bx	lr

080010c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010c2:	b480      	push	{r7}
 80010c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010c6:	bf00      	nop
 80010c8:	46bd      	mov	sp, r7
 80010ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ce:	4770      	bx	lr

080010d0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010d4:	bf00      	nop
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr

080010de <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010de:	b580      	push	{r7, lr}
 80010e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010e2:	f000 f9a3 	bl	800142c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010e6:	bf00      	nop
 80010e8:	bd80      	pop	{r7, pc}
	...

080010ec <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 80010f0:	4802      	ldr	r0, [pc, #8]	@ (80010fc <FDCAN1_IT0_IRQHandler+0x10>)
 80010f2:	f000 ffbb 	bl	800206c <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 80010f6:	bf00      	nop
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	2400007c 	.word	0x2400007c

08001100 <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8001104:	4802      	ldr	r0, [pc, #8]	@ (8001110 <FDCAN2_IT0_IRQHandler+0x10>)
 8001106:	f000 ffb1 	bl	800206c <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 800110a:	bf00      	nop
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	2400011c 	.word	0x2400011c

08001114 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b086      	sub	sp, #24
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800111c:	4a14      	ldr	r2, [pc, #80]	@ (8001170 <_sbrk+0x5c>)
 800111e:	4b15      	ldr	r3, [pc, #84]	@ (8001174 <_sbrk+0x60>)
 8001120:	1ad3      	subs	r3, r2, r3
 8001122:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001124:	697b      	ldr	r3, [r7, #20]
 8001126:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001128:	4b13      	ldr	r3, [pc, #76]	@ (8001178 <_sbrk+0x64>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d102      	bne.n	8001136 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001130:	4b11      	ldr	r3, [pc, #68]	@ (8001178 <_sbrk+0x64>)
 8001132:	4a12      	ldr	r2, [pc, #72]	@ (800117c <_sbrk+0x68>)
 8001134:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001136:	4b10      	ldr	r3, [pc, #64]	@ (8001178 <_sbrk+0x64>)
 8001138:	681a      	ldr	r2, [r3, #0]
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	4413      	add	r3, r2
 800113e:	693a      	ldr	r2, [r7, #16]
 8001140:	429a      	cmp	r2, r3
 8001142:	d207      	bcs.n	8001154 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001144:	f005 fe3e 	bl	8006dc4 <__errno>
 8001148:	4603      	mov	r3, r0
 800114a:	220c      	movs	r2, #12
 800114c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800114e:	f04f 33ff 	mov.w	r3, #4294967295
 8001152:	e009      	b.n	8001168 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001154:	4b08      	ldr	r3, [pc, #32]	@ (8001178 <_sbrk+0x64>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800115a:	4b07      	ldr	r3, [pc, #28]	@ (8001178 <_sbrk+0x64>)
 800115c:	681a      	ldr	r2, [r3, #0]
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	4413      	add	r3, r2
 8001162:	4a05      	ldr	r2, [pc, #20]	@ (8001178 <_sbrk+0x64>)
 8001164:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001166:	68fb      	ldr	r3, [r7, #12]
}
 8001168:	4618      	mov	r0, r3
 800116a:	3718      	adds	r7, #24
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}
 8001170:	24080000 	.word	0x24080000
 8001174:	00000400 	.word	0x00000400
 8001178:	24000320 	.word	0x24000320
 800117c:	24000470 	.word	0x24000470

08001180 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001184:	4b43      	ldr	r3, [pc, #268]	@ (8001294 <SystemInit+0x114>)
 8001186:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800118a:	4a42      	ldr	r2, [pc, #264]	@ (8001294 <SystemInit+0x114>)
 800118c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001190:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001194:	4b40      	ldr	r3, [pc, #256]	@ (8001298 <SystemInit+0x118>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f003 030f 	and.w	r3, r3, #15
 800119c:	2b06      	cmp	r3, #6
 800119e:	d807      	bhi.n	80011b0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80011a0:	4b3d      	ldr	r3, [pc, #244]	@ (8001298 <SystemInit+0x118>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	f023 030f 	bic.w	r3, r3, #15
 80011a8:	4a3b      	ldr	r2, [pc, #236]	@ (8001298 <SystemInit+0x118>)
 80011aa:	f043 0307 	orr.w	r3, r3, #7
 80011ae:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80011b0:	4b3a      	ldr	r3, [pc, #232]	@ (800129c <SystemInit+0x11c>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4a39      	ldr	r2, [pc, #228]	@ (800129c <SystemInit+0x11c>)
 80011b6:	f043 0301 	orr.w	r3, r3, #1
 80011ba:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80011bc:	4b37      	ldr	r3, [pc, #220]	@ (800129c <SystemInit+0x11c>)
 80011be:	2200      	movs	r2, #0
 80011c0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80011c2:	4b36      	ldr	r3, [pc, #216]	@ (800129c <SystemInit+0x11c>)
 80011c4:	681a      	ldr	r2, [r3, #0]
 80011c6:	4935      	ldr	r1, [pc, #212]	@ (800129c <SystemInit+0x11c>)
 80011c8:	4b35      	ldr	r3, [pc, #212]	@ (80012a0 <SystemInit+0x120>)
 80011ca:	4013      	ands	r3, r2
 80011cc:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80011ce:	4b32      	ldr	r3, [pc, #200]	@ (8001298 <SystemInit+0x118>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f003 0308 	and.w	r3, r3, #8
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d007      	beq.n	80011ea <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80011da:	4b2f      	ldr	r3, [pc, #188]	@ (8001298 <SystemInit+0x118>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f023 030f 	bic.w	r3, r3, #15
 80011e2:	4a2d      	ldr	r2, [pc, #180]	@ (8001298 <SystemInit+0x118>)
 80011e4:	f043 0307 	orr.w	r3, r3, #7
 80011e8:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80011ea:	4b2c      	ldr	r3, [pc, #176]	@ (800129c <SystemInit+0x11c>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80011f0:	4b2a      	ldr	r3, [pc, #168]	@ (800129c <SystemInit+0x11c>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80011f6:	4b29      	ldr	r3, [pc, #164]	@ (800129c <SystemInit+0x11c>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80011fc:	4b27      	ldr	r3, [pc, #156]	@ (800129c <SystemInit+0x11c>)
 80011fe:	4a29      	ldr	r2, [pc, #164]	@ (80012a4 <SystemInit+0x124>)
 8001200:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001202:	4b26      	ldr	r3, [pc, #152]	@ (800129c <SystemInit+0x11c>)
 8001204:	4a28      	ldr	r2, [pc, #160]	@ (80012a8 <SystemInit+0x128>)
 8001206:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001208:	4b24      	ldr	r3, [pc, #144]	@ (800129c <SystemInit+0x11c>)
 800120a:	4a28      	ldr	r2, [pc, #160]	@ (80012ac <SystemInit+0x12c>)
 800120c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800120e:	4b23      	ldr	r3, [pc, #140]	@ (800129c <SystemInit+0x11c>)
 8001210:	2200      	movs	r2, #0
 8001212:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001214:	4b21      	ldr	r3, [pc, #132]	@ (800129c <SystemInit+0x11c>)
 8001216:	4a25      	ldr	r2, [pc, #148]	@ (80012ac <SystemInit+0x12c>)
 8001218:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800121a:	4b20      	ldr	r3, [pc, #128]	@ (800129c <SystemInit+0x11c>)
 800121c:	2200      	movs	r2, #0
 800121e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001220:	4b1e      	ldr	r3, [pc, #120]	@ (800129c <SystemInit+0x11c>)
 8001222:	4a22      	ldr	r2, [pc, #136]	@ (80012ac <SystemInit+0x12c>)
 8001224:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001226:	4b1d      	ldr	r3, [pc, #116]	@ (800129c <SystemInit+0x11c>)
 8001228:	2200      	movs	r2, #0
 800122a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800122c:	4b1b      	ldr	r3, [pc, #108]	@ (800129c <SystemInit+0x11c>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a1a      	ldr	r2, [pc, #104]	@ (800129c <SystemInit+0x11c>)
 8001232:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001236:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001238:	4b18      	ldr	r3, [pc, #96]	@ (800129c <SystemInit+0x11c>)
 800123a:	2200      	movs	r2, #0
 800123c:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800123e:	4b1c      	ldr	r3, [pc, #112]	@ (80012b0 <SystemInit+0x130>)
 8001240:	681a      	ldr	r2, [r3, #0]
 8001242:	4b1c      	ldr	r3, [pc, #112]	@ (80012b4 <SystemInit+0x134>)
 8001244:	4013      	ands	r3, r2
 8001246:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800124a:	d202      	bcs.n	8001252 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800124c:	4b1a      	ldr	r3, [pc, #104]	@ (80012b8 <SystemInit+0x138>)
 800124e:	2201      	movs	r2, #1
 8001250:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001252:	4b12      	ldr	r3, [pc, #72]	@ (800129c <SystemInit+0x11c>)
 8001254:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001258:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800125c:	2b00      	cmp	r3, #0
 800125e:	d113      	bne.n	8001288 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001260:	4b0e      	ldr	r3, [pc, #56]	@ (800129c <SystemInit+0x11c>)
 8001262:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001266:	4a0d      	ldr	r2, [pc, #52]	@ (800129c <SystemInit+0x11c>)
 8001268:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800126c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001270:	4b12      	ldr	r3, [pc, #72]	@ (80012bc <SystemInit+0x13c>)
 8001272:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001276:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001278:	4b08      	ldr	r3, [pc, #32]	@ (800129c <SystemInit+0x11c>)
 800127a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800127e:	4a07      	ldr	r2, [pc, #28]	@ (800129c <SystemInit+0x11c>)
 8001280:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001284:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001288:	bf00      	nop
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr
 8001292:	bf00      	nop
 8001294:	e000ed00 	.word	0xe000ed00
 8001298:	52002000 	.word	0x52002000
 800129c:	58024400 	.word	0x58024400
 80012a0:	eaf6ed7f 	.word	0xeaf6ed7f
 80012a4:	02020200 	.word	0x02020200
 80012a8:	01ff0000 	.word	0x01ff0000
 80012ac:	01010280 	.word	0x01010280
 80012b0:	5c001000 	.word	0x5c001000
 80012b4:	ffff0000 	.word	0xffff0000
 80012b8:	51008108 	.word	0x51008108
 80012bc:	52004000 	.word	0x52004000

080012c0 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80012c4:	4b09      	ldr	r3, [pc, #36]	@ (80012ec <ExitRun0Mode+0x2c>)
 80012c6:	68db      	ldr	r3, [r3, #12]
 80012c8:	4a08      	ldr	r2, [pc, #32]	@ (80012ec <ExitRun0Mode+0x2c>)
 80012ca:	f043 0302 	orr.w	r3, r3, #2
 80012ce:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80012d0:	bf00      	nop
 80012d2:	4b06      	ldr	r3, [pc, #24]	@ (80012ec <ExitRun0Mode+0x2c>)
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d0f9      	beq.n	80012d2 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80012de:	bf00      	nop
 80012e0:	bf00      	nop
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr
 80012ea:	bf00      	nop
 80012ec:	58024800 	.word	0x58024800

080012f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80012f0:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800132c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80012f4:	f7ff ffe4 	bl	80012c0 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80012f8:	f7ff ff42 	bl	8001180 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012fc:	480c      	ldr	r0, [pc, #48]	@ (8001330 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80012fe:	490d      	ldr	r1, [pc, #52]	@ (8001334 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001300:	4a0d      	ldr	r2, [pc, #52]	@ (8001338 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001302:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001304:	e002      	b.n	800130c <LoopCopyDataInit>

08001306 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001306:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001308:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800130a:	3304      	adds	r3, #4

0800130c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800130c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800130e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001310:	d3f9      	bcc.n	8001306 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001312:	4a0a      	ldr	r2, [pc, #40]	@ (800133c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001314:	4c0a      	ldr	r4, [pc, #40]	@ (8001340 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001316:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001318:	e001      	b.n	800131e <LoopFillZerobss>

0800131a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800131a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800131c:	3204      	adds	r2, #4

0800131e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800131e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001320:	d3fb      	bcc.n	800131a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001322:	f005 fd55 	bl	8006dd0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001326:	f7ff fa67 	bl	80007f8 <main>
  bx  lr
 800132a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800132c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001330:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001334:	24000060 	.word	0x24000060
  ldr r2, =_sidata
 8001338:	08007800 	.word	0x08007800
  ldr r2, =_sbss
 800133c:	24000060 	.word	0x24000060
  ldr r4, =_ebss
 8001340:	24000470 	.word	0x24000470

08001344 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001344:	e7fe      	b.n	8001344 <ADC3_IRQHandler>
	...

08001348 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800134e:	2003      	movs	r0, #3
 8001350:	f000 f98c 	bl	800166c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001354:	f002 fba0 	bl	8003a98 <HAL_RCC_GetSysClockFreq>
 8001358:	4602      	mov	r2, r0
 800135a:	4b15      	ldr	r3, [pc, #84]	@ (80013b0 <HAL_Init+0x68>)
 800135c:	699b      	ldr	r3, [r3, #24]
 800135e:	0a1b      	lsrs	r3, r3, #8
 8001360:	f003 030f 	and.w	r3, r3, #15
 8001364:	4913      	ldr	r1, [pc, #76]	@ (80013b4 <HAL_Init+0x6c>)
 8001366:	5ccb      	ldrb	r3, [r1, r3]
 8001368:	f003 031f 	and.w	r3, r3, #31
 800136c:	fa22 f303 	lsr.w	r3, r2, r3
 8001370:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001372:	4b0f      	ldr	r3, [pc, #60]	@ (80013b0 <HAL_Init+0x68>)
 8001374:	699b      	ldr	r3, [r3, #24]
 8001376:	f003 030f 	and.w	r3, r3, #15
 800137a:	4a0e      	ldr	r2, [pc, #56]	@ (80013b4 <HAL_Init+0x6c>)
 800137c:	5cd3      	ldrb	r3, [r2, r3]
 800137e:	f003 031f 	and.w	r3, r3, #31
 8001382:	687a      	ldr	r2, [r7, #4]
 8001384:	fa22 f303 	lsr.w	r3, r2, r3
 8001388:	4a0b      	ldr	r2, [pc, #44]	@ (80013b8 <HAL_Init+0x70>)
 800138a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800138c:	4a0b      	ldr	r2, [pc, #44]	@ (80013bc <HAL_Init+0x74>)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001392:	2000      	movs	r0, #0
 8001394:	f000 f814 	bl	80013c0 <HAL_InitTick>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800139e:	2301      	movs	r3, #1
 80013a0:	e002      	b.n	80013a8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80013a2:	f7ff fd0f 	bl	8000dc4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013a6:	2300      	movs	r3, #0
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	3708      	adds	r7, #8
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	58024400 	.word	0x58024400
 80013b4:	08007774 	.word	0x08007774
 80013b8:	24000004 	.word	0x24000004
 80013bc:	24000000 	.word	0x24000000

080013c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80013c8:	4b15      	ldr	r3, [pc, #84]	@ (8001420 <HAL_InitTick+0x60>)
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d101      	bne.n	80013d4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80013d0:	2301      	movs	r3, #1
 80013d2:	e021      	b.n	8001418 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80013d4:	4b13      	ldr	r3, [pc, #76]	@ (8001424 <HAL_InitTick+0x64>)
 80013d6:	681a      	ldr	r2, [r3, #0]
 80013d8:	4b11      	ldr	r3, [pc, #68]	@ (8001420 <HAL_InitTick+0x60>)
 80013da:	781b      	ldrb	r3, [r3, #0]
 80013dc:	4619      	mov	r1, r3
 80013de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80013e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80013ea:	4618      	mov	r0, r3
 80013ec:	f000 f971 	bl	80016d2 <HAL_SYSTICK_Config>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d001      	beq.n	80013fa <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80013f6:	2301      	movs	r3, #1
 80013f8:	e00e      	b.n	8001418 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	2b0f      	cmp	r3, #15
 80013fe:	d80a      	bhi.n	8001416 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001400:	2200      	movs	r2, #0
 8001402:	6879      	ldr	r1, [r7, #4]
 8001404:	f04f 30ff 	mov.w	r0, #4294967295
 8001408:	f000 f93b 	bl	8001682 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800140c:	4a06      	ldr	r2, [pc, #24]	@ (8001428 <HAL_InitTick+0x68>)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001412:	2300      	movs	r3, #0
 8001414:	e000      	b.n	8001418 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001416:	2301      	movs	r3, #1
}
 8001418:	4618      	mov	r0, r3
 800141a:	3708      	adds	r7, #8
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}
 8001420:	2400000c 	.word	0x2400000c
 8001424:	24000000 	.word	0x24000000
 8001428:	24000008 	.word	0x24000008

0800142c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001430:	4b06      	ldr	r3, [pc, #24]	@ (800144c <HAL_IncTick+0x20>)
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	461a      	mov	r2, r3
 8001436:	4b06      	ldr	r3, [pc, #24]	@ (8001450 <HAL_IncTick+0x24>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	4413      	add	r3, r2
 800143c:	4a04      	ldr	r2, [pc, #16]	@ (8001450 <HAL_IncTick+0x24>)
 800143e:	6013      	str	r3, [r2, #0]
}
 8001440:	bf00      	nop
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr
 800144a:	bf00      	nop
 800144c:	2400000c 	.word	0x2400000c
 8001450:	24000324 	.word	0x24000324

08001454 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0
  return uwTick;
 8001458:	4b03      	ldr	r3, [pc, #12]	@ (8001468 <HAL_GetTick+0x14>)
 800145a:	681b      	ldr	r3, [r3, #0]
}
 800145c:	4618      	mov	r0, r3
 800145e:	46bd      	mov	sp, r7
 8001460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001464:	4770      	bx	lr
 8001466:	bf00      	nop
 8001468:	24000324 	.word	0x24000324

0800146c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b084      	sub	sp, #16
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001474:	f7ff ffee 	bl	8001454 <HAL_GetTick>
 8001478:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001484:	d005      	beq.n	8001492 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001486:	4b0a      	ldr	r3, [pc, #40]	@ (80014b0 <HAL_Delay+0x44>)
 8001488:	781b      	ldrb	r3, [r3, #0]
 800148a:	461a      	mov	r2, r3
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	4413      	add	r3, r2
 8001490:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001492:	bf00      	nop
 8001494:	f7ff ffde 	bl	8001454 <HAL_GetTick>
 8001498:	4602      	mov	r2, r0
 800149a:	68bb      	ldr	r3, [r7, #8]
 800149c:	1ad3      	subs	r3, r2, r3
 800149e:	68fa      	ldr	r2, [r7, #12]
 80014a0:	429a      	cmp	r2, r3
 80014a2:	d8f7      	bhi.n	8001494 <HAL_Delay+0x28>
  {
  }
}
 80014a4:	bf00      	nop
 80014a6:	bf00      	nop
 80014a8:	3710      	adds	r7, #16
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	2400000c 	.word	0x2400000c

080014b4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80014b8:	4b03      	ldr	r3, [pc, #12]	@ (80014c8 <HAL_GetREVID+0x14>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	0c1b      	lsrs	r3, r3, #16
}
 80014be:	4618      	mov	r0, r3
 80014c0:	46bd      	mov	sp, r7
 80014c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c6:	4770      	bx	lr
 80014c8:	5c001000 	.word	0x5c001000

080014cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014cc:	b480      	push	{r7}
 80014ce:	b085      	sub	sp, #20
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	f003 0307 	and.w	r3, r3, #7
 80014da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014dc:	4b0b      	ldr	r3, [pc, #44]	@ (800150c <__NVIC_SetPriorityGrouping+0x40>)
 80014de:	68db      	ldr	r3, [r3, #12]
 80014e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014e2:	68ba      	ldr	r2, [r7, #8]
 80014e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80014e8:	4013      	ands	r3, r2
 80014ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014f0:	68bb      	ldr	r3, [r7, #8]
 80014f2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80014f4:	4b06      	ldr	r3, [pc, #24]	@ (8001510 <__NVIC_SetPriorityGrouping+0x44>)
 80014f6:	4313      	orrs	r3, r2
 80014f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014fa:	4a04      	ldr	r2, [pc, #16]	@ (800150c <__NVIC_SetPriorityGrouping+0x40>)
 80014fc:	68bb      	ldr	r3, [r7, #8]
 80014fe:	60d3      	str	r3, [r2, #12]
}
 8001500:	bf00      	nop
 8001502:	3714      	adds	r7, #20
 8001504:	46bd      	mov	sp, r7
 8001506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150a:	4770      	bx	lr
 800150c:	e000ed00 	.word	0xe000ed00
 8001510:	05fa0000 	.word	0x05fa0000

08001514 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001518:	4b04      	ldr	r3, [pc, #16]	@ (800152c <__NVIC_GetPriorityGrouping+0x18>)
 800151a:	68db      	ldr	r3, [r3, #12]
 800151c:	0a1b      	lsrs	r3, r3, #8
 800151e:	f003 0307 	and.w	r3, r3, #7
}
 8001522:	4618      	mov	r0, r3
 8001524:	46bd      	mov	sp, r7
 8001526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152a:	4770      	bx	lr
 800152c:	e000ed00 	.word	0xe000ed00

08001530 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001530:	b480      	push	{r7}
 8001532:	b083      	sub	sp, #12
 8001534:	af00      	add	r7, sp, #0
 8001536:	4603      	mov	r3, r0
 8001538:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800153a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800153e:	2b00      	cmp	r3, #0
 8001540:	db0b      	blt.n	800155a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001542:	88fb      	ldrh	r3, [r7, #6]
 8001544:	f003 021f 	and.w	r2, r3, #31
 8001548:	4907      	ldr	r1, [pc, #28]	@ (8001568 <__NVIC_EnableIRQ+0x38>)
 800154a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800154e:	095b      	lsrs	r3, r3, #5
 8001550:	2001      	movs	r0, #1
 8001552:	fa00 f202 	lsl.w	r2, r0, r2
 8001556:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800155a:	bf00      	nop
 800155c:	370c      	adds	r7, #12
 800155e:	46bd      	mov	sp, r7
 8001560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001564:	4770      	bx	lr
 8001566:	bf00      	nop
 8001568:	e000e100 	.word	0xe000e100

0800156c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800156c:	b480      	push	{r7}
 800156e:	b083      	sub	sp, #12
 8001570:	af00      	add	r7, sp, #0
 8001572:	4603      	mov	r3, r0
 8001574:	6039      	str	r1, [r7, #0]
 8001576:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001578:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800157c:	2b00      	cmp	r3, #0
 800157e:	db0a      	blt.n	8001596 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	b2da      	uxtb	r2, r3
 8001584:	490c      	ldr	r1, [pc, #48]	@ (80015b8 <__NVIC_SetPriority+0x4c>)
 8001586:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800158a:	0112      	lsls	r2, r2, #4
 800158c:	b2d2      	uxtb	r2, r2
 800158e:	440b      	add	r3, r1
 8001590:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001594:	e00a      	b.n	80015ac <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	b2da      	uxtb	r2, r3
 800159a:	4908      	ldr	r1, [pc, #32]	@ (80015bc <__NVIC_SetPriority+0x50>)
 800159c:	88fb      	ldrh	r3, [r7, #6]
 800159e:	f003 030f 	and.w	r3, r3, #15
 80015a2:	3b04      	subs	r3, #4
 80015a4:	0112      	lsls	r2, r2, #4
 80015a6:	b2d2      	uxtb	r2, r2
 80015a8:	440b      	add	r3, r1
 80015aa:	761a      	strb	r2, [r3, #24]
}
 80015ac:	bf00      	nop
 80015ae:	370c      	adds	r7, #12
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr
 80015b8:	e000e100 	.word	0xe000e100
 80015bc:	e000ed00 	.word	0xe000ed00

080015c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b089      	sub	sp, #36	@ 0x24
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	60f8      	str	r0, [r7, #12]
 80015c8:	60b9      	str	r1, [r7, #8]
 80015ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	f003 0307 	and.w	r3, r3, #7
 80015d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015d4:	69fb      	ldr	r3, [r7, #28]
 80015d6:	f1c3 0307 	rsb	r3, r3, #7
 80015da:	2b04      	cmp	r3, #4
 80015dc:	bf28      	it	cs
 80015de:	2304      	movcs	r3, #4
 80015e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015e2:	69fb      	ldr	r3, [r7, #28]
 80015e4:	3304      	adds	r3, #4
 80015e6:	2b06      	cmp	r3, #6
 80015e8:	d902      	bls.n	80015f0 <NVIC_EncodePriority+0x30>
 80015ea:	69fb      	ldr	r3, [r7, #28]
 80015ec:	3b03      	subs	r3, #3
 80015ee:	e000      	b.n	80015f2 <NVIC_EncodePriority+0x32>
 80015f0:	2300      	movs	r3, #0
 80015f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015f4:	f04f 32ff 	mov.w	r2, #4294967295
 80015f8:	69bb      	ldr	r3, [r7, #24]
 80015fa:	fa02 f303 	lsl.w	r3, r2, r3
 80015fe:	43da      	mvns	r2, r3
 8001600:	68bb      	ldr	r3, [r7, #8]
 8001602:	401a      	ands	r2, r3
 8001604:	697b      	ldr	r3, [r7, #20]
 8001606:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001608:	f04f 31ff 	mov.w	r1, #4294967295
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	fa01 f303 	lsl.w	r3, r1, r3
 8001612:	43d9      	mvns	r1, r3
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001618:	4313      	orrs	r3, r2
         );
}
 800161a:	4618      	mov	r0, r3
 800161c:	3724      	adds	r7, #36	@ 0x24
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr
	...

08001628 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	3b01      	subs	r3, #1
 8001634:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001638:	d301      	bcc.n	800163e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800163a:	2301      	movs	r3, #1
 800163c:	e00f      	b.n	800165e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800163e:	4a0a      	ldr	r2, [pc, #40]	@ (8001668 <SysTick_Config+0x40>)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	3b01      	subs	r3, #1
 8001644:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001646:	210f      	movs	r1, #15
 8001648:	f04f 30ff 	mov.w	r0, #4294967295
 800164c:	f7ff ff8e 	bl	800156c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001650:	4b05      	ldr	r3, [pc, #20]	@ (8001668 <SysTick_Config+0x40>)
 8001652:	2200      	movs	r2, #0
 8001654:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001656:	4b04      	ldr	r3, [pc, #16]	@ (8001668 <SysTick_Config+0x40>)
 8001658:	2207      	movs	r2, #7
 800165a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800165c:	2300      	movs	r3, #0
}
 800165e:	4618      	mov	r0, r3
 8001660:	3708      	adds	r7, #8
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	e000e010 	.word	0xe000e010

0800166c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001674:	6878      	ldr	r0, [r7, #4]
 8001676:	f7ff ff29 	bl	80014cc <__NVIC_SetPriorityGrouping>
}
 800167a:	bf00      	nop
 800167c:	3708      	adds	r7, #8
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}

08001682 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001682:	b580      	push	{r7, lr}
 8001684:	b086      	sub	sp, #24
 8001686:	af00      	add	r7, sp, #0
 8001688:	4603      	mov	r3, r0
 800168a:	60b9      	str	r1, [r7, #8]
 800168c:	607a      	str	r2, [r7, #4]
 800168e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001690:	f7ff ff40 	bl	8001514 <__NVIC_GetPriorityGrouping>
 8001694:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001696:	687a      	ldr	r2, [r7, #4]
 8001698:	68b9      	ldr	r1, [r7, #8]
 800169a:	6978      	ldr	r0, [r7, #20]
 800169c:	f7ff ff90 	bl	80015c0 <NVIC_EncodePriority>
 80016a0:	4602      	mov	r2, r0
 80016a2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80016a6:	4611      	mov	r1, r2
 80016a8:	4618      	mov	r0, r3
 80016aa:	f7ff ff5f 	bl	800156c <__NVIC_SetPriority>
}
 80016ae:	bf00      	nop
 80016b0:	3718      	adds	r7, #24
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}

080016b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016b6:	b580      	push	{r7, lr}
 80016b8:	b082      	sub	sp, #8
 80016ba:	af00      	add	r7, sp, #0
 80016bc:	4603      	mov	r3, r0
 80016be:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016c0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016c4:	4618      	mov	r0, r3
 80016c6:	f7ff ff33 	bl	8001530 <__NVIC_EnableIRQ>
}
 80016ca:	bf00      	nop
 80016cc:	3708      	adds	r7, #8
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}

080016d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016d2:	b580      	push	{r7, lr}
 80016d4:	b082      	sub	sp, #8
 80016d6:	af00      	add	r7, sp, #0
 80016d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016da:	6878      	ldr	r0, [r7, #4]
 80016dc:	f7ff ffa4 	bl	8001628 <SysTick_Config>
 80016e0:	4603      	mov	r3, r0
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	3708      	adds	r7, #8
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
	...

080016ec <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b098      	sub	sp, #96	@ 0x60
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 80016f4:	4a84      	ldr	r2, [pc, #528]	@ (8001908 <HAL_FDCAN_Init+0x21c>)
 80016f6:	f107 030c 	add.w	r3, r7, #12
 80016fa:	4611      	mov	r1, r2
 80016fc:	224c      	movs	r2, #76	@ 0x4c
 80016fe:	4618      	mov	r0, r3
 8001700:	f005 fb8c 	bl	8006e1c <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d101      	bne.n	800170e <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 800170a:	2301      	movs	r3, #1
 800170c:	e1c6      	b.n	8001a9c <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4a7e      	ldr	r2, [pc, #504]	@ (800190c <HAL_FDCAN_Init+0x220>)
 8001714:	4293      	cmp	r3, r2
 8001716:	d106      	bne.n	8001726 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001720:	461a      	mov	r2, r3
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800172c:	b2db      	uxtb	r3, r3
 800172e:	2b00      	cmp	r3, #0
 8001730:	d106      	bne.n	8001740 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	2200      	movs	r2, #0
 8001736:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800173a:	6878      	ldr	r0, [r7, #4]
 800173c:	f7ff fb5c 	bl	8000df8 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	699a      	ldr	r2, [r3, #24]
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f022 0210 	bic.w	r2, r2, #16
 800174e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001750:	f7ff fe80 	bl	8001454 <HAL_GetTick>
 8001754:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001756:	e014      	b.n	8001782 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001758:	f7ff fe7c 	bl	8001454 <HAL_GetTick>
 800175c:	4602      	mov	r2, r0
 800175e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001760:	1ad3      	subs	r3, r2, r3
 8001762:	2b0a      	cmp	r3, #10
 8001764:	d90d      	bls.n	8001782 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800176c:	f043 0201 	orr.w	r2, r3, #1
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	2203      	movs	r2, #3
 800177a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800177e:	2301      	movs	r3, #1
 8001780:	e18c      	b.n	8001a9c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	699b      	ldr	r3, [r3, #24]
 8001788:	f003 0308 	and.w	r3, r3, #8
 800178c:	2b08      	cmp	r3, #8
 800178e:	d0e3      	beq.n	8001758 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	699a      	ldr	r2, [r3, #24]
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f042 0201 	orr.w	r2, r2, #1
 800179e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80017a0:	f7ff fe58 	bl	8001454 <HAL_GetTick>
 80017a4:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80017a6:	e014      	b.n	80017d2 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80017a8:	f7ff fe54 	bl	8001454 <HAL_GetTick>
 80017ac:	4602      	mov	r2, r0
 80017ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80017b0:	1ad3      	subs	r3, r2, r3
 80017b2:	2b0a      	cmp	r3, #10
 80017b4:	d90d      	bls.n	80017d2 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80017bc:	f043 0201 	orr.w	r2, r3, #1
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	2203      	movs	r2, #3
 80017ca:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 80017ce:	2301      	movs	r3, #1
 80017d0:	e164      	b.n	8001a9c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	699b      	ldr	r3, [r3, #24]
 80017d8:	f003 0301 	and.w	r3, r3, #1
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d0e3      	beq.n	80017a8 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	699a      	ldr	r2, [r3, #24]
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f042 0202 	orr.w	r2, r2, #2
 80017ee:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	7c1b      	ldrb	r3, [r3, #16]
 80017f4:	2b01      	cmp	r3, #1
 80017f6:	d108      	bne.n	800180a <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	699a      	ldr	r2, [r3, #24]
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001806:	619a      	str	r2, [r3, #24]
 8001808:	e007      	b.n	800181a <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	699a      	ldr	r2, [r3, #24]
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001818:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	7c5b      	ldrb	r3, [r3, #17]
 800181e:	2b01      	cmp	r3, #1
 8001820:	d108      	bne.n	8001834 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	699a      	ldr	r2, [r3, #24]
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001830:	619a      	str	r2, [r3, #24]
 8001832:	e007      	b.n	8001844 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	699a      	ldr	r2, [r3, #24]
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001842:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	7c9b      	ldrb	r3, [r3, #18]
 8001848:	2b01      	cmp	r3, #1
 800184a:	d108      	bne.n	800185e <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	699a      	ldr	r2, [r3, #24]
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800185a:	619a      	str	r2, [r3, #24]
 800185c:	e007      	b.n	800186e <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	699a      	ldr	r2, [r3, #24]
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800186c:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	699b      	ldr	r3, [r3, #24]
 8001874:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	689a      	ldr	r2, [r3, #8]
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	430a      	orrs	r2, r1
 8001882:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	699a      	ldr	r2, [r3, #24]
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8001892:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	691a      	ldr	r2, [r3, #16]
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f022 0210 	bic.w	r2, r2, #16
 80018a2:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	68db      	ldr	r3, [r3, #12]
 80018a8:	2b01      	cmp	r3, #1
 80018aa:	d108      	bne.n	80018be <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	699a      	ldr	r2, [r3, #24]
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f042 0204 	orr.w	r2, r2, #4
 80018ba:	619a      	str	r2, [r3, #24]
 80018bc:	e030      	b.n	8001920 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	68db      	ldr	r3, [r3, #12]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d02c      	beq.n	8001920 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	68db      	ldr	r3, [r3, #12]
 80018ca:	2b02      	cmp	r3, #2
 80018cc:	d020      	beq.n	8001910 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	699a      	ldr	r2, [r3, #24]
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80018dc:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	691a      	ldr	r2, [r3, #16]
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f042 0210 	orr.w	r2, r2, #16
 80018ec:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	68db      	ldr	r3, [r3, #12]
 80018f2:	2b03      	cmp	r3, #3
 80018f4:	d114      	bne.n	8001920 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	699a      	ldr	r2, [r3, #24]
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f042 0220 	orr.w	r2, r2, #32
 8001904:	619a      	str	r2, [r3, #24]
 8001906:	e00b      	b.n	8001920 <HAL_FDCAN_Init+0x234>
 8001908:	08007728 	.word	0x08007728
 800190c:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	699a      	ldr	r2, [r3, #24]
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f042 0220 	orr.w	r2, r2, #32
 800191e:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	699b      	ldr	r3, [r3, #24]
 8001924:	3b01      	subs	r3, #1
 8001926:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	69db      	ldr	r3, [r3, #28]
 800192c:	3b01      	subs	r3, #1
 800192e:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001930:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6a1b      	ldr	r3, [r3, #32]
 8001936:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001938:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	695b      	ldr	r3, [r3, #20]
 8001940:	3b01      	subs	r3, #1
 8001942:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001948:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800194a:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	689b      	ldr	r3, [r3, #8]
 8001950:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001954:	d115      	bne.n	8001982 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800195a:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001960:	3b01      	subs	r3, #1
 8001962:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001964:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800196a:	3b01      	subs	r3, #1
 800196c:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800196e:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001976:	3b01      	subs	r3, #1
 8001978:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800197e:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001980:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001986:	2b00      	cmp	r3, #0
 8001988:	d00a      	beq.n	80019a0 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	430a      	orrs	r2, r1
 800199c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019a8:	4413      	add	r3, r2
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d011      	beq.n	80019d2 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80019b6:	f023 0107 	bic.w	r1, r3, #7
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80019be:	009b      	lsls	r3, r3, #2
 80019c0:	3360      	adds	r3, #96	@ 0x60
 80019c2:	443b      	add	r3, r7
 80019c4:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	430a      	orrs	r2, r1
 80019ce:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d011      	beq.n	80019fe <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80019e2:	f023 0107 	bic.w	r1, r3, #7
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019ea:	009b      	lsls	r3, r3, #2
 80019ec:	3360      	adds	r3, #96	@ 0x60
 80019ee:	443b      	add	r3, r7
 80019f0:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	430a      	orrs	r2, r1
 80019fa:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d012      	beq.n	8001a2c <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8001a0e:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a16:	009b      	lsls	r3, r3, #2
 8001a18:	3360      	adds	r3, #96	@ 0x60
 8001a1a:	443b      	add	r3, r7
 8001a1c:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8001a20:	011a      	lsls	r2, r3, #4
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	430a      	orrs	r2, r1
 8001a28:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d012      	beq.n	8001a5a <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8001a3c:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a44:	009b      	lsls	r3, r3, #2
 8001a46:	3360      	adds	r3, #96	@ 0x60
 8001a48:	443b      	add	r3, r7
 8001a4a:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8001a4e:	021a      	lsls	r2, r3, #8
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	430a      	orrs	r2, r1
 8001a56:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4a11      	ldr	r2, [pc, #68]	@ (8001aa4 <HAL_FDCAN_Init+0x3b8>)
 8001a60:	4293      	cmp	r3, r2
 8001a62:	d107      	bne.n	8001a74 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	689a      	ldr	r2, [r3, #8]
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	f022 0203 	bic.w	r2, r2, #3
 8001a72:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2200      	movs	r2, #0
 8001a78:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2200      	movs	r2, #0
 8001a80:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2201      	movs	r2, #1
 8001a88:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8001a8c:	6878      	ldr	r0, [r7, #4]
 8001a8e:	f000 fdeb 	bl	8002668 <FDCAN_CalcultateRamBlockAddresses>
 8001a92:	4603      	mov	r3, r0
 8001a94:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8001a98:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	3760      	adds	r7, #96	@ 0x60
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	4000a000 	.word	0x4000a000

08001aa8 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	b087      	sub	sp, #28
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
 8001ab0:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8001ab8:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8001aba:	7bfb      	ldrb	r3, [r7, #15]
 8001abc:	2b01      	cmp	r3, #1
 8001abe:	d002      	beq.n	8001ac6 <HAL_FDCAN_ConfigFilter+0x1e>
 8001ac0:	7bfb      	ldrb	r3, [r7, #15]
 8001ac2:	2b02      	cmp	r3, #2
 8001ac4:	d157      	bne.n	8001b76 <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d12b      	bne.n	8001b26 <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	68db      	ldr	r3, [r3, #12]
 8001ad2:	2b07      	cmp	r3, #7
 8001ad4:	d10d      	bne.n	8001af2 <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	691b      	ldr	r3, [r3, #16]
 8001ada:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	69db      	ldr	r3, [r3, #28]
 8001ae0:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 8001ae2:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8001ae8:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8001aea:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 8001aee:	617b      	str	r3, [r7, #20]
 8001af0:	e00e      	b.n	8001b10 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	689b      	ldr	r3, [r3, #8]
 8001af6:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	68db      	ldr	r3, [r3, #12]
 8001afc:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8001afe:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	691b      	ldr	r3, [r3, #16]
 8001b04:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8001b06:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	009b      	lsls	r3, r3, #2
 8001b1a:	4413      	add	r3, r2
 8001b1c:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8001b1e:	68bb      	ldr	r3, [r7, #8]
 8001b20:	697a      	ldr	r2, [r7, #20]
 8001b22:	601a      	str	r2, [r3, #0]
 8001b24:	e025      	b.n	8001b72 <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	68db      	ldr	r3, [r3, #12]
 8001b2a:	075a      	lsls	r2, r3, #29
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	691b      	ldr	r3, [r3, #16]
 8001b30:	4313      	orrs	r3, r2
 8001b32:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	68db      	ldr	r3, [r3, #12]
 8001b38:	2b07      	cmp	r3, #7
 8001b3a:	d103      	bne.n	8001b44 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	699b      	ldr	r3, [r3, #24]
 8001b40:	613b      	str	r3, [r7, #16]
 8001b42:	e006      	b.n	8001b52 <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	689b      	ldr	r3, [r3, #8]
 8001b48:	079a      	lsls	r2, r3, #30
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	695b      	ldr	r3, [r3, #20]
 8001b4e:	4313      	orrs	r3, r2
 8001b50:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	00db      	lsls	r3, r3, #3
 8001b5c:	4413      	add	r3, r2
 8001b5e:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8001b60:	68bb      	ldr	r3, [r7, #8]
 8001b62:	697a      	ldr	r2, [r7, #20]
 8001b64:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8001b66:	68bb      	ldr	r3, [r7, #8]
 8001b68:	3304      	adds	r3, #4
 8001b6a:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8001b6c:	68bb      	ldr	r3, [r7, #8]
 8001b6e:	693a      	ldr	r2, [r7, #16]
 8001b70:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8001b72:	2300      	movs	r3, #0
 8001b74:	e008      	b.n	8001b88 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001b7c:	f043 0202 	orr.w	r2, r3, #2
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8001b86:	2301      	movs	r3, #1
  }
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	371c      	adds	r7, #28
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b92:	4770      	bx	lr

08001b94 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b083      	sub	sp, #12
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	2b01      	cmp	r3, #1
 8001ba6:	d111      	bne.n	8001bcc <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2202      	movs	r2, #2
 8001bac:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	699a      	ldr	r2, [r3, #24]
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f022 0201 	bic.w	r2, r2, #1
 8001bbe:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	e008      	b.n	8001bde <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001bd2:	f043 0204 	orr.w	r2, r3, #4
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8001bdc:	2301      	movs	r3, #1
  }
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	370c      	adds	r7, #12
 8001be2:	46bd      	mov	sp, r7
 8001be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be8:	4770      	bx	lr

08001bea <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8001bea:	b580      	push	{r7, lr}
 8001bec:	b086      	sub	sp, #24
 8001bee:	af00      	add	r7, sp, #0
 8001bf0:	60f8      	str	r0, [r7, #12]
 8001bf2:	60b9      	str	r1, [r7, #8]
 8001bf4:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8001bfc:	b2db      	uxtb	r3, r3
 8001bfe:	2b02      	cmp	r3, #2
 8001c00:	d141      	bne.n	8001c86 <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001c0a:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d109      	bne.n	8001c26 <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001c18:	f043 0220 	orr.w	r2, r3, #32
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8001c22:	2301      	movs	r3, #1
 8001c24:	e038      	b.n	8001c98 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8001c2e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d009      	beq.n	8001c4a <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001c3c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8001c46:	2301      	movs	r3, #1
 8001c48:	e026      	b.n	8001c98 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8001c52:	0c1b      	lsrs	r3, r3, #16
 8001c54:	f003 031f 	and.w	r3, r3, #31
 8001c58:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	687a      	ldr	r2, [r7, #4]
 8001c5e:	68b9      	ldr	r1, [r7, #8]
 8001c60:	68f8      	ldr	r0, [r7, #12]
 8001c62:	f000 fe87 	bl	8002974 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	2101      	movs	r1, #1
 8001c6c:	697a      	ldr	r2, [r7, #20]
 8001c6e:	fa01 f202 	lsl.w	r2, r1, r2
 8001c72:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8001c76:	2201      	movs	r2, #1
 8001c78:	697b      	ldr	r3, [r7, #20]
 8001c7a:	409a      	lsls	r2, r3
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 8001c82:	2300      	movs	r3, #0
 8001c84:	e008      	b.n	8001c98 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001c8c:	f043 0208 	orr.w	r2, r3, #8
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
  }
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	3718      	adds	r7, #24
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}

08001ca0 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b08b      	sub	sp, #44	@ 0x2c
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	60f8      	str	r0, [r7, #12]
 8001ca8:	60b9      	str	r1, [r7, #8]
 8001caa:	607a      	str	r2, [r7, #4]
 8001cac:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8001cb8:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 8001cba:	7efb      	ldrb	r3, [r7, #27]
 8001cbc:	2b02      	cmp	r3, #2
 8001cbe:	f040 8149 	bne.w	8001f54 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8001cc2:	68bb      	ldr	r3, [r7, #8]
 8001cc4:	2b40      	cmp	r3, #64	@ 0x40
 8001cc6:	d14c      	bne.n	8001d62 <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8001cd0:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d109      	bne.n	8001cec <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001cde:	f043 0220 	orr.w	r2, r3, #32
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	e13c      	b.n	8001f66 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001cf4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d109      	bne.n	8001d10 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001d02:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	e12a      	b.n	8001f66 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001d18:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001d1c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d20:	d10a      	bne.n	8001d38 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8001d2a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001d2e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001d32:	d101      	bne.n	8001d38 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8001d34:	2301      	movs	r3, #1
 8001d36:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001d40:	0a1b      	lsrs	r3, r3, #8
 8001d42:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001d46:	69fa      	ldr	r2, [r7, #28]
 8001d48:	4413      	add	r3, r2
 8001d4a:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d54:	69f9      	ldr	r1, [r7, #28]
 8001d56:	fb01 f303 	mul.w	r3, r1, r3
 8001d5a:	009b      	lsls	r3, r3, #2
 8001d5c:	4413      	add	r3, r2
 8001d5e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d60:	e068      	b.n	8001e34 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8001d62:	68bb      	ldr	r3, [r7, #8]
 8001d64:	2b41      	cmp	r3, #65	@ 0x41
 8001d66:	d14c      	bne.n	8001e02 <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8001d70:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d109      	bne.n	8001d8c <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001d7e:	f043 0220 	orr.w	r2, r3, #32
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8001d88:	2301      	movs	r3, #1
 8001d8a:	e0ec      	b.n	8001f66 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8001d94:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d109      	bne.n	8001db0 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001da2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8001dac:	2301      	movs	r3, #1
 8001dae:	e0da      	b.n	8001f66 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8001db8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001dbc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001dc0:	d10a      	bne.n	8001dd8 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8001dca:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001dce:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001dd2:	d101      	bne.n	8001dd8 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8001de0:	0a1b      	lsrs	r3, r3, #8
 8001de2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001de6:	69fa      	ldr	r2, [r7, #28]
 8001de8:	4413      	add	r3, r2
 8001dea:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001df4:	69f9      	ldr	r1, [r7, #28]
 8001df6:	fb01 f303 	mul.w	r3, r1, r3
 8001dfa:	009b      	lsls	r3, r3, #2
 8001dfc:	4413      	add	r3, r2
 8001dfe:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e00:	e018      	b.n	8001e34 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e06:	68ba      	ldr	r2, [r7, #8]
 8001e08:	429a      	cmp	r2, r3
 8001e0a:	d309      	bcc.n	8001e20 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001e12:	f043 0220 	orr.w	r2, r3, #32
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	e0a2      	b.n	8001f66 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e28:	68b9      	ldr	r1, [r7, #8]
 8001e2a:	fb01 f303 	mul.w	r3, r1, r3
 8001e2e:	009b      	lsls	r3, r3, #2
 8001e30:	4413      	add	r3, r2
 8001e32:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8001e34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d107      	bne.n	8001e58 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8001e48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	0c9b      	lsrs	r3, r3, #18
 8001e4e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	601a      	str	r2, [r3, #0]
 8001e56:	e005      	b.n	8001e64 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8001e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8001e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8001e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8001e7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e7e:	3304      	adds	r3, #4
 8001e80:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8001e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	b29a      	uxth	r2, r3
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8001e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	0c1b      	lsrs	r3, r3, #16
 8001e92:	f003 020f 	and.w	r2, r3, #15
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8001e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8001ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8001eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	0e1b      	lsrs	r3, r3, #24
 8001eb8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8001ec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	0fda      	lsrs	r2, r3, #31
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8001eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ecc:	3304      	adds	r3, #4
 8001ece:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8001ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ed2:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	623b      	str	r3, [r7, #32]
 8001ed8:	e00a      	b.n	8001ef0 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8001eda:	697a      	ldr	r2, [r7, #20]
 8001edc:	6a3b      	ldr	r3, [r7, #32]
 8001ede:	441a      	add	r2, r3
 8001ee0:	6839      	ldr	r1, [r7, #0]
 8001ee2:	6a3b      	ldr	r3, [r7, #32]
 8001ee4:	440b      	add	r3, r1
 8001ee6:	7812      	ldrb	r2, [r2, #0]
 8001ee8:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8001eea:	6a3b      	ldr	r3, [r7, #32]
 8001eec:	3301      	adds	r3, #1
 8001eee:	623b      	str	r3, [r7, #32]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	68db      	ldr	r3, [r3, #12]
 8001ef4:	4a1f      	ldr	r2, [pc, #124]	@ (8001f74 <HAL_FDCAN_GetRxMessage+0x2d4>)
 8001ef6:	5cd3      	ldrb	r3, [r2, r3]
 8001ef8:	461a      	mov	r2, r3
 8001efa:	6a3b      	ldr	r3, [r7, #32]
 8001efc:	4293      	cmp	r3, r2
 8001efe:	d3ec      	bcc.n	8001eda <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	2b40      	cmp	r3, #64	@ 0x40
 8001f04:	d105      	bne.n	8001f12 <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	69fa      	ldr	r2, [r7, #28]
 8001f0c:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 8001f10:	e01e      	b.n	8001f50 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8001f12:	68bb      	ldr	r3, [r7, #8]
 8001f14:	2b41      	cmp	r3, #65	@ 0x41
 8001f16:	d105      	bne.n	8001f24 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	69fa      	ldr	r2, [r7, #28]
 8001f1e:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 8001f22:	e015      	b.n	8001f50 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 8001f24:	68bb      	ldr	r3, [r7, #8]
 8001f26:	2b1f      	cmp	r3, #31
 8001f28:	d808      	bhi.n	8001f3c <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	2101      	movs	r1, #1
 8001f30:	68ba      	ldr	r2, [r7, #8]
 8001f32:	fa01 f202 	lsl.w	r2, r1, r2
 8001f36:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8001f3a:	e009      	b.n	8001f50 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 8001f3c:	68bb      	ldr	r3, [r7, #8]
 8001f3e:	f003 021f 	and.w	r2, r3, #31
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	2101      	movs	r1, #1
 8001f48:	fa01 f202 	lsl.w	r2, r1, r2
 8001f4c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 8001f50:	2300      	movs	r3, #0
 8001f52:	e008      	b.n	8001f66 <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001f5a:	f043 0208 	orr.w	r2, r3, #8
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8001f64:	2301      	movs	r3, #1
  }
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	372c      	adds	r7, #44	@ 0x2c
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr
 8001f72:	bf00      	nop
 8001f74:	08007784 	.word	0x08007784

08001f78 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b087      	sub	sp, #28
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	60f8      	str	r0, [r7, #12]
 8001f80:	60b9      	str	r1, [r7, #8]
 8001f82:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8001f8a:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8001f8c:	7dfb      	ldrb	r3, [r7, #23]
 8001f8e:	2b01      	cmp	r3, #1
 8001f90:	d002      	beq.n	8001f98 <HAL_FDCAN_ActivateNotification+0x20>
 8001f92:	7dfb      	ldrb	r3, [r7, #23]
 8001f94:	2b02      	cmp	r3, #2
 8001f96:	d155      	bne.n	8002044 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001f9e:	68bb      	ldr	r3, [r7, #8]
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d108      	bne.n	8001fb8 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f042 0201 	orr.w	r2, r2, #1
 8001fb4:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001fb6:	e014      	b.n	8001fe2 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001fbe:	68bb      	ldr	r3, [r7, #8]
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	68ba      	ldr	r2, [r7, #8]
 8001fc4:	429a      	cmp	r2, r3
 8001fc6:	d108      	bne.n	8001fda <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f042 0202 	orr.w	r2, r2, #2
 8001fd6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001fd8:	e003      	b.n	8001fe2 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	2203      	movs	r2, #3
 8001fe0:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8001fe2:	68bb      	ldr	r3, [r7, #8]
 8001fe4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d009      	beq.n	8002000 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	687a      	ldr	r2, [r7, #4]
 8001ffa:	430a      	orrs	r2, r1
 8001ffc:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8002000:	68bb      	ldr	r3, [r7, #8]
 8002002:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002006:	2b00      	cmp	r3, #0
 8002008:	d009      	beq.n	800201e <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	687a      	ldr	r2, [r7, #4]
 8002018:	430a      	orrs	r2, r1
 800201a:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002024:	68ba      	ldr	r2, [r7, #8]
 8002026:	4b0f      	ldr	r3, [pc, #60]	@ (8002064 <HAL_FDCAN_ActivateNotification+0xec>)
 8002028:	4013      	ands	r3, r2
 800202a:	68fa      	ldr	r2, [r7, #12]
 800202c:	6812      	ldr	r2, [r2, #0]
 800202e:	430b      	orrs	r3, r1
 8002030:	6553      	str	r3, [r2, #84]	@ 0x54
 8002032:	4b0d      	ldr	r3, [pc, #52]	@ (8002068 <HAL_FDCAN_ActivateNotification+0xf0>)
 8002034:	695a      	ldr	r2, [r3, #20]
 8002036:	68bb      	ldr	r3, [r7, #8]
 8002038:	0f9b      	lsrs	r3, r3, #30
 800203a:	490b      	ldr	r1, [pc, #44]	@ (8002068 <HAL_FDCAN_ActivateNotification+0xf0>)
 800203c:	4313      	orrs	r3, r2
 800203e:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 8002040:	2300      	movs	r3, #0
 8002042:	e008      	b.n	8002056 <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800204a:	f043 0202 	orr.w	r2, r3, #2
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8002054:	2301      	movs	r3, #1
  }
}
 8002056:	4618      	mov	r0, r3
 8002058:	371c      	adds	r7, #28
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr
 8002062:	bf00      	nop
 8002064:	3fcfffff 	.word	0x3fcfffff
 8002068:	4000a800 	.word	0x4000a800

0800206c <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b096      	sub	sp, #88	@ 0x58
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 8002074:	4b9a      	ldr	r3, [pc, #616]	@ (80022e0 <HAL_FDCAN_IRQHandler+0x274>)
 8002076:	691b      	ldr	r3, [r3, #16]
 8002078:	079b      	lsls	r3, r3, #30
 800207a:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 800207c:	4b98      	ldr	r3, [pc, #608]	@ (80022e0 <HAL_FDCAN_IRQHandler+0x274>)
 800207e:	695b      	ldr	r3, [r3, #20]
 8002080:	079b      	lsls	r3, r3, #30
 8002082:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002084:	4013      	ands	r3, r2
 8002086:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800208e:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8002092:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800209a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800209c:	4013      	ands	r3, r2
 800209e:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80020a6:	f003 030f 	and.w	r3, r3, #15
 80020aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020b2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80020b4:	4013      	ands	r3, r2
 80020b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80020be:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80020c2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80020cc:	4013      	ands	r3, r2
 80020ce:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80020d6:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 80020da:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80020e4:	4013      	ands	r3, r2
 80020e6:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80020ee:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 80020f2:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020fa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80020fc:	4013      	ands	r3, r2
 80020fe:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002106:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800210e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8002110:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002112:	0a1b      	lsrs	r3, r3, #8
 8002114:	f003 0301 	and.w	r3, r3, #1
 8002118:	2b00      	cmp	r3, #0
 800211a:	d010      	beq.n	800213e <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 800211c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800211e:	0a1b      	lsrs	r3, r3, #8
 8002120:	f003 0301 	and.w	r3, r3, #1
 8002124:	2b00      	cmp	r3, #0
 8002126:	d00a      	beq.n	800213e <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002130:	651a      	str	r2, [r3, #80]	@ 0x50
 8002132:	4b6b      	ldr	r3, [pc, #428]	@ (80022e0 <HAL_FDCAN_IRQHandler+0x274>)
 8002134:	2200      	movs	r2, #0
 8002136:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8002138:	6878      	ldr	r0, [r7, #4]
 800213a:	f000 fa49 	bl	80025d0 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 800213e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002140:	0a9b      	lsrs	r3, r3, #10
 8002142:	f003 0301 	and.w	r3, r3, #1
 8002146:	2b00      	cmp	r3, #0
 8002148:	d01d      	beq.n	8002186 <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 800214a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800214c:	0a9b      	lsrs	r3, r3, #10
 800214e:	f003 0301 	and.w	r3, r3, #1
 8002152:	2b00      	cmp	r3, #0
 8002154:	d017      	beq.n	8002186 <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800215e:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002168:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800216a:	4013      	ands	r3, r2
 800216c:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002176:	651a      	str	r2, [r3, #80]	@ 0x50
 8002178:	4b59      	ldr	r3, [pc, #356]	@ (80022e0 <HAL_FDCAN_IRQHandler+0x274>)
 800217a:	2200      	movs	r2, #0
 800217c:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800217e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8002180:	6878      	ldr	r0, [r7, #4]
 8002182:	f000 f9fc 	bl	800257e <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 8002186:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002188:	2b00      	cmp	r3, #0
 800218a:	d00d      	beq.n	80021a8 <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681a      	ldr	r2, [r3, #0]
 8002190:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002192:	4b54      	ldr	r3, [pc, #336]	@ (80022e4 <HAL_FDCAN_IRQHandler+0x278>)
 8002194:	400b      	ands	r3, r1
 8002196:	6513      	str	r3, [r2, #80]	@ 0x50
 8002198:	4a51      	ldr	r2, [pc, #324]	@ (80022e0 <HAL_FDCAN_IRQHandler+0x274>)
 800219a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800219c:	0f9b      	lsrs	r3, r3, #30
 800219e:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 80021a0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80021a2:	6878      	ldr	r0, [r7, #4]
 80021a4:	f000 f9c0 	bl	8002528 <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 80021a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d00d      	beq.n	80021ca <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681a      	ldr	r2, [r3, #0]
 80021b2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80021b4:	4b4b      	ldr	r3, [pc, #300]	@ (80022e4 <HAL_FDCAN_IRQHandler+0x278>)
 80021b6:	400b      	ands	r3, r1
 80021b8:	6513      	str	r3, [r2, #80]	@ 0x50
 80021ba:	4a49      	ldr	r2, [pc, #292]	@ (80022e0 <HAL_FDCAN_IRQHandler+0x274>)
 80021bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80021be:	0f9b      	lsrs	r3, r3, #30
 80021c0:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 80021c2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80021c4:	6878      	ldr	r0, [r7, #4]
 80021c6:	f000 f9ba 	bl	800253e <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 80021ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d00d      	beq.n	80021ec <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681a      	ldr	r2, [r3, #0]
 80021d4:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80021d6:	4b43      	ldr	r3, [pc, #268]	@ (80022e4 <HAL_FDCAN_IRQHandler+0x278>)
 80021d8:	400b      	ands	r3, r1
 80021da:	6513      	str	r3, [r2, #80]	@ 0x50
 80021dc:	4a40      	ldr	r2, [pc, #256]	@ (80022e0 <HAL_FDCAN_IRQHandler+0x274>)
 80021de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80021e0:	0f9b      	lsrs	r3, r3, #30
 80021e2:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 80021e4:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80021e6:	6878      	ldr	r0, [r7, #4]
 80021e8:	f7fe fac6 	bl	8000778 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 80021ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d00d      	beq.n	800220e <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80021f8:	4b3a      	ldr	r3, [pc, #232]	@ (80022e4 <HAL_FDCAN_IRQHandler+0x278>)
 80021fa:	400b      	ands	r3, r1
 80021fc:	6513      	str	r3, [r2, #80]	@ 0x50
 80021fe:	4a38      	ldr	r2, [pc, #224]	@ (80022e0 <HAL_FDCAN_IRQHandler+0x274>)
 8002200:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002202:	0f9b      	lsrs	r3, r3, #30
 8002204:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8002206:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8002208:	6878      	ldr	r0, [r7, #4]
 800220a:	f7fe fa57 	bl	80006bc <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 800220e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002210:	0adb      	lsrs	r3, r3, #11
 8002212:	f003 0301 	and.w	r3, r3, #1
 8002216:	2b00      	cmp	r3, #0
 8002218:	d010      	beq.n	800223c <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 800221a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800221c:	0adb      	lsrs	r3, r3, #11
 800221e:	f003 0301 	and.w	r3, r3, #1
 8002222:	2b00      	cmp	r3, #0
 8002224:	d00a      	beq.n	800223c <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800222e:	651a      	str	r2, [r3, #80]	@ 0x50
 8002230:	4b2b      	ldr	r3, [pc, #172]	@ (80022e0 <HAL_FDCAN_IRQHandler+0x274>)
 8002232:	2200      	movs	r2, #0
 8002234:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8002236:	6878      	ldr	r0, [r7, #4]
 8002238:	f000 f98c 	bl	8002554 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 800223c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800223e:	0a5b      	lsrs	r3, r3, #9
 8002240:	f003 0301 	and.w	r3, r3, #1
 8002244:	2b00      	cmp	r3, #0
 8002246:	d01d      	beq.n	8002284 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8002248:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800224a:	0a5b      	lsrs	r3, r3, #9
 800224c:	f003 0301 	and.w	r3, r3, #1
 8002250:	2b00      	cmp	r3, #0
 8002252:	d017      	beq.n	8002284 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800225c:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002266:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002268:	4013      	ands	r3, r2
 800226a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002274:	651a      	str	r2, [r3, #80]	@ 0x50
 8002276:	4b1a      	ldr	r3, [pc, #104]	@ (80022e0 <HAL_FDCAN_IRQHandler+0x274>)
 8002278:	2200      	movs	r2, #0
 800227a:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 800227c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f000 f972 	bl	8002568 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 8002284:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002286:	0cdb      	lsrs	r3, r3, #19
 8002288:	f003 0301 	and.w	r3, r3, #1
 800228c:	2b00      	cmp	r3, #0
 800228e:	d010      	beq.n	80022b2 <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 8002290:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002292:	0cdb      	lsrs	r3, r3, #19
 8002294:	f003 0301 	and.w	r3, r3, #1
 8002298:	2b00      	cmp	r3, #0
 800229a:	d00a      	beq.n	80022b2 <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80022a4:	651a      	str	r2, [r3, #80]	@ 0x50
 80022a6:	4b0e      	ldr	r3, [pc, #56]	@ (80022e0 <HAL_FDCAN_IRQHandler+0x274>)
 80022a8:	2200      	movs	r2, #0
 80022aa:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 80022ac:	6878      	ldr	r0, [r7, #4]
 80022ae:	f000 f971 	bl	8002594 <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 80022b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80022b4:	0c1b      	lsrs	r3, r3, #16
 80022b6:	f003 0301 	and.w	r3, r3, #1
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d016      	beq.n	80022ec <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 80022be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80022c0:	0c1b      	lsrs	r3, r3, #16
 80022c2:	f003 0301 	and.w	r3, r3, #1
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d010      	beq.n	80022ec <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80022d2:	651a      	str	r2, [r3, #80]	@ 0x50
 80022d4:	4b02      	ldr	r3, [pc, #8]	@ (80022e0 <HAL_FDCAN_IRQHandler+0x274>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 80022da:	6878      	ldr	r0, [r7, #4]
 80022dc:	e004      	b.n	80022e8 <HAL_FDCAN_IRQHandler+0x27c>
 80022de:	bf00      	nop
 80022e0:	4000a800 	.word	0x4000a800
 80022e4:	3fcfffff 	.word	0x3fcfffff
 80022e8:	f000 f95e 	bl	80025a8 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 80022ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80022ee:	0c9b      	lsrs	r3, r3, #18
 80022f0:	f003 0301 	and.w	r3, r3, #1
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d010      	beq.n	800231a <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 80022f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80022fa:	0c9b      	lsrs	r3, r3, #18
 80022fc:	f003 0301 	and.w	r3, r3, #1
 8002300:	2b00      	cmp	r3, #0
 8002302:	d00a      	beq.n	800231a <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800230c:	651a      	str	r2, [r3, #80]	@ 0x50
 800230e:	4b83      	ldr	r3, [pc, #524]	@ (800251c <HAL_FDCAN_IRQHandler+0x4b0>)
 8002310:	2200      	movs	r2, #0
 8002312:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8002314:	6878      	ldr	r0, [r7, #4]
 8002316:	f000 f951 	bl	80025bc <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 800231a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800231c:	0c5b      	lsrs	r3, r3, #17
 800231e:	f003 0301 	and.w	r3, r3, #1
 8002322:	2b00      	cmp	r3, #0
 8002324:	d015      	beq.n	8002352 <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8002326:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002328:	0c5b      	lsrs	r3, r3, #17
 800232a:	f003 0301 	and.w	r3, r3, #1
 800232e:	2b00      	cmp	r3, #0
 8002330:	d00f      	beq.n	8002352 <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800233a:	651a      	str	r2, [r3, #80]	@ 0x50
 800233c:	4b77      	ldr	r3, [pc, #476]	@ (800251c <HAL_FDCAN_IRQHandler+0x4b0>)
 800233e:	2200      	movs	r2, #0
 8002340:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002348:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8002352:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002354:	2b00      	cmp	r3, #0
 8002356:	d00d      	beq.n	8002374 <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800235e:	4b70      	ldr	r3, [pc, #448]	@ (8002520 <HAL_FDCAN_IRQHandler+0x4b4>)
 8002360:	400b      	ands	r3, r1
 8002362:	6513      	str	r3, [r2, #80]	@ 0x50
 8002364:	4a6d      	ldr	r2, [pc, #436]	@ (800251c <HAL_FDCAN_IRQHandler+0x4b0>)
 8002366:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002368:	0f9b      	lsrs	r3, r3, #30
 800236a:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 800236c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800236e:	6878      	ldr	r0, [r7, #4]
 8002370:	f000 f942 	bl	80025f8 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8002374:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002376:	2b00      	cmp	r3, #0
 8002378:	d011      	beq.n	800239e <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681a      	ldr	r2, [r3, #0]
 800237e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8002380:	4b67      	ldr	r3, [pc, #412]	@ (8002520 <HAL_FDCAN_IRQHandler+0x4b4>)
 8002382:	400b      	ands	r3, r1
 8002384:	6513      	str	r3, [r2, #80]	@ 0x50
 8002386:	4a65      	ldr	r2, [pc, #404]	@ (800251c <HAL_FDCAN_IRQHandler+0x4b0>)
 8002388:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800238a:	0f9b      	lsrs	r3, r3, #30
 800238c:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8002394:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002396:	431a      	orrs	r2, r3
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4a60      	ldr	r2, [pc, #384]	@ (8002524 <HAL_FDCAN_IRQHandler+0x4b8>)
 80023a4:	4293      	cmp	r3, r2
 80023a6:	f040 80ac 	bne.w	8002502 <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	689b      	ldr	r3, [r3, #8]
 80023b0:	f003 0303 	and.w	r3, r3, #3
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	f000 80a4 	beq.w	8002502 <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	6a1b      	ldr	r3, [r3, #32]
 80023c0:	f003 030f 	and.w	r3, r3, #15
 80023c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80023ce:	4013      	ands	r3, r2
 80023d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	6a1b      	ldr	r3, [r3, #32]
 80023d8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80023dc:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80023e6:	4013      	ands	r3, r2
 80023e8:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	6a1b      	ldr	r3, [r3, #32]
 80023f0:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80023f4:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023fe:	4013      	ands	r3, r2
 8002400:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	6a1b      	ldr	r3, [r3, #32]
 8002408:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 800240c:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002414:	6a3a      	ldr	r2, [r7, #32]
 8002416:	4013      	ands	r3, r2
 8002418:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	6a1b      	ldr	r3, [r3, #32]
 8002420:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 8002424:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800242c:	69fa      	ldr	r2, [r7, #28]
 800242e:	4013      	ands	r3, r2
 8002430:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002438:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	6a1b      	ldr	r3, [r3, #32]
 8002440:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 8002442:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002444:	2b00      	cmp	r3, #0
 8002446:	d007      	beq.n	8002458 <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800244e:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8002450:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002452:	6878      	ldr	r0, [r7, #4]
 8002454:	f000 f8db 	bl	800260e <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 8002458:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800245a:	2b00      	cmp	r3, #0
 800245c:	d007      	beq.n	800246e <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002464:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 8002466:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002468:	6878      	ldr	r0, [r7, #4]
 800246a:	f000 f8db 	bl	8002624 <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 800246e:	69bb      	ldr	r3, [r7, #24]
 8002470:	099b      	lsrs	r3, r3, #6
 8002472:	f003 0301 	and.w	r3, r3, #1
 8002476:	2b00      	cmp	r3, #0
 8002478:	d01a      	beq.n	80024b0 <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 800247a:	697b      	ldr	r3, [r7, #20]
 800247c:	099b      	lsrs	r3, r3, #6
 800247e:	f003 0301 	and.w	r3, r3, #1
 8002482:	2b00      	cmp	r3, #0
 8002484:	d014      	beq.n	80024b0 <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800248c:	0c1b      	lsrs	r3, r3, #16
 800248e:	b29b      	uxth	r3, r3
 8002490:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002498:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800249c:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	2240      	movs	r2, #64	@ 0x40
 80024a4:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 80024a6:	68fa      	ldr	r2, [r7, #12]
 80024a8:	6939      	ldr	r1, [r7, #16]
 80024aa:	6878      	ldr	r0, [r7, #4]
 80024ac:	f000 f8c5 	bl	800263a <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 80024b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d007      	beq.n	80024c6 <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024bc:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 80024be:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80024c0:	6878      	ldr	r0, [r7, #4]
 80024c2:	f000 f8c6 	bl	8002652 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 80024c6:	6a3b      	ldr	r3, [r7, #32]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d00b      	beq.n	80024e4 <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	6a3a      	ldr	r2, [r7, #32]
 80024d2:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 80024da:	6a3b      	ldr	r3, [r7, #32]
 80024dc:	431a      	orrs	r2, r3
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 80024e4:	69fb      	ldr	r3, [r7, #28]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d00b      	beq.n	8002502 <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	69fa      	ldr	r2, [r7, #28]
 80024f0:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 80024f8:	69fb      	ldr	r3, [r7, #28]
 80024fa:	431a      	orrs	r2, r3
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002508:	2b00      	cmp	r3, #0
 800250a:	d002      	beq.n	8002512 <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 800250c:	6878      	ldr	r0, [r7, #4]
 800250e:	f000 f869 	bl	80025e4 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8002512:	bf00      	nop
 8002514:	3758      	adds	r7, #88	@ 0x58
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	4000a800 	.word	0x4000a800
 8002520:	3fcfffff 	.word	0x3fcfffff
 8002524:	4000a000 	.word	0x4000a000

08002528 <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 8002528:	b480      	push	{r7}
 800252a:	b083      	sub	sp, #12
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
 8002530:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 8002532:	bf00      	nop
 8002534:	370c      	adds	r7, #12
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr

0800253e <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 800253e:	b480      	push	{r7}
 8002540:	b083      	sub	sp, #12
 8002542:	af00      	add	r7, sp, #0
 8002544:	6078      	str	r0, [r7, #4]
 8002546:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8002548:	bf00      	nop
 800254a:	370c      	adds	r7, #12
 800254c:	46bd      	mov	sp, r7
 800254e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002552:	4770      	bx	lr

08002554 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002554:	b480      	push	{r7}
 8002556:	b083      	sub	sp, #12
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 800255c:	bf00      	nop
 800255e:	370c      	adds	r7, #12
 8002560:	46bd      	mov	sp, r7
 8002562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002566:	4770      	bx	lr

08002568 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8002568:	b480      	push	{r7}
 800256a:	b083      	sub	sp, #12
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
 8002570:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8002572:	bf00      	nop
 8002574:	370c      	adds	r7, #12
 8002576:	46bd      	mov	sp, r7
 8002578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257c:	4770      	bx	lr

0800257e <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800257e:	b480      	push	{r7}
 8002580:	b083      	sub	sp, #12
 8002582:	af00      	add	r7, sp, #0
 8002584:	6078      	str	r0, [r7, #4]
 8002586:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8002588:	bf00      	nop
 800258a:	370c      	adds	r7, #12
 800258c:	46bd      	mov	sp, r7
 800258e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002592:	4770      	bx	lr

08002594 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002594:	b480      	push	{r7}
 8002596:	b083      	sub	sp, #12
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 800259c:	bf00      	nop
 800259e:	370c      	adds	r7, #12
 80025a0:	46bd      	mov	sp, r7
 80025a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a6:	4770      	bx	lr

080025a8 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b083      	sub	sp, #12
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 80025b0:	bf00      	nop
 80025b2:	370c      	adds	r7, #12
 80025b4:	46bd      	mov	sp, r7
 80025b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ba:	4770      	bx	lr

080025bc <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80025bc:	b480      	push	{r7}
 80025be:	b083      	sub	sp, #12
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 80025c4:	bf00      	nop
 80025c6:	370c      	adds	r7, #12
 80025c8:	46bd      	mov	sp, r7
 80025ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ce:	4770      	bx	lr

080025d0 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b083      	sub	sp, #12
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 80025d8:	bf00      	nop
 80025da:	370c      	adds	r7, #12
 80025dc:	46bd      	mov	sp, r7
 80025de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e2:	4770      	bx	lr

080025e4 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b083      	sub	sp, #12
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 80025ec:	bf00      	nop
 80025ee:	370c      	adds	r7, #12
 80025f0:	46bd      	mov	sp, r7
 80025f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f6:	4770      	bx	lr

080025f8 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b083      	sub	sp, #12
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
 8002600:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8002602:	bf00      	nop
 8002604:	370c      	adds	r7, #12
 8002606:	46bd      	mov	sp, r7
 8002608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260c:	4770      	bx	lr

0800260e <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 800260e:	b480      	push	{r7}
 8002610:	b083      	sub	sp, #12
 8002612:	af00      	add	r7, sp, #0
 8002614:	6078      	str	r0, [r7, #4]
 8002616:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 8002618:	bf00      	nop
 800261a:	370c      	adds	r7, #12
 800261c:	46bd      	mov	sp, r7
 800261e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002622:	4770      	bx	lr

08002624 <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 8002624:	b480      	push	{r7}
 8002626:	b083      	sub	sp, #12
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
 800262c:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 800262e:	bf00      	nop
 8002630:	370c      	adds	r7, #12
 8002632:	46bd      	mov	sp, r7
 8002634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002638:	4770      	bx	lr

0800263a <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 800263a:	b480      	push	{r7}
 800263c:	b085      	sub	sp, #20
 800263e:	af00      	add	r7, sp, #0
 8002640:	60f8      	str	r0, [r7, #12]
 8002642:	60b9      	str	r1, [r7, #8]
 8002644:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8002646:	bf00      	nop
 8002648:	3714      	adds	r7, #20
 800264a:	46bd      	mov	sp, r7
 800264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002650:	4770      	bx	lr

08002652 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 8002652:	b480      	push	{r7}
 8002654:	b083      	sub	sp, #12
 8002656:	af00      	add	r7, sp, #0
 8002658:	6078      	str	r0, [r7, #4]
 800265a:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 800265c:	bf00      	nop
 800265e:	370c      	adds	r7, #12
 8002660:	46bd      	mov	sp, r7
 8002662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002666:	4770      	bx	lr

08002668 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8002668:	b480      	push	{r7}
 800266a:	b085      	sub	sp, #20
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002674:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800267e:	4ba7      	ldr	r3, [pc, #668]	@ (800291c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002680:	4013      	ands	r3, r2
 8002682:	68ba      	ldr	r2, [r7, #8]
 8002684:	0091      	lsls	r1, r2, #2
 8002686:	687a      	ldr	r2, [r7, #4]
 8002688:	6812      	ldr	r2, [r2, #0]
 800268a:	430b      	orrs	r3, r1
 800268c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002698:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026a0:	041a      	lsls	r2, r3, #16
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	430a      	orrs	r2, r1
 80026a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026b0:	68ba      	ldr	r2, [r7, #8]
 80026b2:	4413      	add	r3, r2
 80026b4:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80026be:	4b97      	ldr	r3, [pc, #604]	@ (800291c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80026c0:	4013      	ands	r3, r2
 80026c2:	68ba      	ldr	r2, [r7, #8]
 80026c4:	0091      	lsls	r1, r2, #2
 80026c6:	687a      	ldr	r2, [r7, #4]
 80026c8:	6812      	ldr	r2, [r2, #0]
 80026ca:	430b      	orrs	r3, r1
 80026cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026d8:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026e0:	041a      	lsls	r2, r3, #16
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	430a      	orrs	r2, r1
 80026e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026f0:	005b      	lsls	r3, r3, #1
 80026f2:	68ba      	ldr	r2, [r7, #8]
 80026f4:	4413      	add	r3, r2
 80026f6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8002700:	4b86      	ldr	r3, [pc, #536]	@ (800291c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002702:	4013      	ands	r3, r2
 8002704:	68ba      	ldr	r2, [r7, #8]
 8002706:	0091      	lsls	r1, r2, #2
 8002708:	687a      	ldr	r2, [r7, #4]
 800270a:	6812      	ldr	r2, [r2, #0]
 800270c:	430b      	orrs	r3, r1
 800270e:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800271a:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002722:	041a      	lsls	r2, r3, #16
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	430a      	orrs	r2, r1
 800272a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002732:	687a      	ldr	r2, [r7, #4]
 8002734:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002736:	fb02 f303 	mul.w	r3, r2, r3
 800273a:	68ba      	ldr	r2, [r7, #8]
 800273c:	4413      	add	r3, r2
 800273e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002748:	4b74      	ldr	r3, [pc, #464]	@ (800291c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800274a:	4013      	ands	r3, r2
 800274c:	68ba      	ldr	r2, [r7, #8]
 800274e:	0091      	lsls	r1, r2, #2
 8002750:	687a      	ldr	r2, [r7, #4]
 8002752:	6812      	ldr	r2, [r2, #0]
 8002754:	430b      	orrs	r3, r1
 8002756:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002762:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800276a:	041a      	lsls	r2, r3, #16
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	430a      	orrs	r2, r1
 8002772:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800277a:	687a      	ldr	r2, [r7, #4]
 800277c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800277e:	fb02 f303 	mul.w	r3, r2, r3
 8002782:	68ba      	ldr	r2, [r7, #8]
 8002784:	4413      	add	r3, r2
 8002786:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8002790:	4b62      	ldr	r3, [pc, #392]	@ (800291c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002792:	4013      	ands	r3, r2
 8002794:	68ba      	ldr	r2, [r7, #8]
 8002796:	0091      	lsls	r1, r2, #2
 8002798:	687a      	ldr	r2, [r7, #4]
 800279a:	6812      	ldr	r2, [r2, #0]
 800279c:	430b      	orrs	r3, r1
 800279e:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80027a6:	687a      	ldr	r2, [r7, #4]
 80027a8:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80027aa:	fb02 f303 	mul.w	r3, r2, r3
 80027ae:	68ba      	ldr	r2, [r7, #8]
 80027b0:	4413      	add	r3, r2
 80027b2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80027bc:	4b57      	ldr	r3, [pc, #348]	@ (800291c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80027be:	4013      	ands	r3, r2
 80027c0:	68ba      	ldr	r2, [r7, #8]
 80027c2:	0091      	lsls	r1, r2, #2
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	6812      	ldr	r2, [r2, #0]
 80027c8:	430b      	orrs	r3, r1
 80027ca:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80027d6:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027de:	041a      	lsls	r2, r3, #16
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	430a      	orrs	r2, r1
 80027e6:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027ee:	005b      	lsls	r3, r3, #1
 80027f0:	68ba      	ldr	r2, [r7, #8]
 80027f2:	4413      	add	r3, r2
 80027f4:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80027fe:	4b47      	ldr	r3, [pc, #284]	@ (800291c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002800:	4013      	ands	r3, r2
 8002802:	68ba      	ldr	r2, [r7, #8]
 8002804:	0091      	lsls	r1, r2, #2
 8002806:	687a      	ldr	r2, [r7, #4]
 8002808:	6812      	ldr	r2, [r2, #0]
 800280a:	430b      	orrs	r3, r1
 800280c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002818:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002820:	041a      	lsls	r2, r3, #16
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	430a      	orrs	r2, r1
 8002828:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002834:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800283c:	061a      	lsls	r2, r3, #24
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	430a      	orrs	r2, r1
 8002844:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800284c:	4b34      	ldr	r3, [pc, #208]	@ (8002920 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 800284e:	4413      	add	r3, r2
 8002850:	009a      	lsls	r2, r3, #2
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	441a      	add	r2, r3
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800286e:	00db      	lsls	r3, r3, #3
 8002870:	441a      	add	r2, r3
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800287e:	6879      	ldr	r1, [r7, #4]
 8002880:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8002882:	fb01 f303 	mul.w	r3, r1, r3
 8002886:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8002888:	441a      	add	r2, r3
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002896:	6879      	ldr	r1, [r7, #4]
 8002898:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 800289a:	fb01 f303 	mul.w	r3, r1, r3
 800289e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80028a0:	441a      	add	r2, r3
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028ae:	6879      	ldr	r1, [r7, #4]
 80028b0:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 80028b2:	fb01 f303 	mul.w	r3, r1, r3
 80028b6:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80028b8:	441a      	add	r2, r3
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028ca:	00db      	lsls	r3, r3, #3
 80028cc:	441a      	add	r2, r3
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028de:	6879      	ldr	r1, [r7, #4]
 80028e0:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80028e2:	fb01 f303 	mul.w	r3, r1, r3
 80028e6:	009b      	lsls	r3, r3, #2
 80028e8:	441a      	add	r2, r3
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028fa:	6879      	ldr	r1, [r7, #4]
 80028fc:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80028fe:	fb01 f303 	mul.w	r3, r1, r3
 8002902:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8002904:	441a      	add	r2, r3
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002912:	4a04      	ldr	r2, [pc, #16]	@ (8002924 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d915      	bls.n	8002944 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8002918:	e006      	b.n	8002928 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 800291a:	bf00      	nop
 800291c:	ffff0003 	.word	0xffff0003
 8002920:	10002b00 	.word	0x10002b00
 8002924:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800292e:	f043 0220 	orr.w	r2, r3, #32
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2203      	movs	r2, #3
 800293c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8002940:	2301      	movs	r3, #1
 8002942:	e010      	b.n	8002966 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002948:	60fb      	str	r3, [r7, #12]
 800294a:	e005      	b.n	8002958 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	2200      	movs	r2, #0
 8002950:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	3304      	adds	r3, #4
 8002956:	60fb      	str	r3, [r7, #12]
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800295e:	68fa      	ldr	r2, [r7, #12]
 8002960:	429a      	cmp	r2, r3
 8002962:	d3f3      	bcc.n	800294c <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8002964:	2300      	movs	r3, #0
}
 8002966:	4618      	mov	r0, r3
 8002968:	3714      	adds	r7, #20
 800296a:	46bd      	mov	sp, r7
 800296c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002970:	4770      	bx	lr
 8002972:	bf00      	nop

08002974 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8002974:	b480      	push	{r7}
 8002976:	b089      	sub	sp, #36	@ 0x24
 8002978:	af00      	add	r7, sp, #0
 800297a:	60f8      	str	r0, [r7, #12]
 800297c:	60b9      	str	r1, [r7, #8]
 800297e:	607a      	str	r2, [r7, #4]
 8002980:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8002982:	68bb      	ldr	r3, [r7, #8]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d10a      	bne.n	80029a0 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 800298e:	68bb      	ldr	r3, [r7, #8]
 8002990:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8002992:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8002994:	68bb      	ldr	r3, [r7, #8]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800299a:	4313      	orrs	r3, r2
 800299c:	61fb      	str	r3, [r7, #28]
 800299e:	e00a      	b.n	80029b6 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80029a0:	68bb      	ldr	r3, [r7, #8]
 80029a2:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 80029a4:	68bb      	ldr	r3, [r7, #8]
 80029a6:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 80029a8:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 80029aa:	68bb      	ldr	r3, [r7, #8]
 80029ac:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 80029ae:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80029b0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80029b4:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80029b6:	68bb      	ldr	r3, [r7, #8]
 80029b8:	6a1b      	ldr	r3, [r3, #32]
 80029ba:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 80029bc:	68bb      	ldr	r3, [r7, #8]
 80029be:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80029c0:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 80029c2:	68bb      	ldr	r3, [r7, #8]
 80029c4:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 80029c6:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 80029c8:	68bb      	ldr	r3, [r7, #8]
 80029ca:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 80029cc:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	68db      	ldr	r3, [r3, #12]
 80029d2:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80029d4:	4313      	orrs	r3, r2
 80029d6:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80029e2:	6839      	ldr	r1, [r7, #0]
 80029e4:	fb01 f303 	mul.w	r3, r1, r3
 80029e8:	009b      	lsls	r3, r3, #2
 80029ea:	4413      	add	r3, r2
 80029ec:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 80029ee:	69bb      	ldr	r3, [r7, #24]
 80029f0:	69fa      	ldr	r2, [r7, #28]
 80029f2:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80029f4:	69bb      	ldr	r3, [r7, #24]
 80029f6:	3304      	adds	r3, #4
 80029f8:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 80029fa:	69bb      	ldr	r3, [r7, #24]
 80029fc:	693a      	ldr	r2, [r7, #16]
 80029fe:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8002a00:	69bb      	ldr	r3, [r7, #24]
 8002a02:	3304      	adds	r3, #4
 8002a04:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8002a06:	2300      	movs	r3, #0
 8002a08:	617b      	str	r3, [r7, #20]
 8002a0a:	e020      	b.n	8002a4e <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8002a0c:	697b      	ldr	r3, [r7, #20]
 8002a0e:	3303      	adds	r3, #3
 8002a10:	687a      	ldr	r2, [r7, #4]
 8002a12:	4413      	add	r3, r2
 8002a14:	781b      	ldrb	r3, [r3, #0]
 8002a16:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	3302      	adds	r3, #2
 8002a1c:	6879      	ldr	r1, [r7, #4]
 8002a1e:	440b      	add	r3, r1
 8002a20:	781b      	ldrb	r3, [r3, #0]
 8002a22:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8002a24:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	3301      	adds	r3, #1
 8002a2a:	6879      	ldr	r1, [r7, #4]
 8002a2c:	440b      	add	r3, r1
 8002a2e:	781b      	ldrb	r3, [r3, #0]
 8002a30:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8002a32:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8002a34:	6879      	ldr	r1, [r7, #4]
 8002a36:	697a      	ldr	r2, [r7, #20]
 8002a38:	440a      	add	r2, r1
 8002a3a:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8002a3c:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8002a3e:	69bb      	ldr	r3, [r7, #24]
 8002a40:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8002a42:	69bb      	ldr	r3, [r7, #24]
 8002a44:	3304      	adds	r3, #4
 8002a46:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	3304      	adds	r3, #4
 8002a4c:	617b      	str	r3, [r7, #20]
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	68db      	ldr	r3, [r3, #12]
 8002a52:	4a06      	ldr	r2, [pc, #24]	@ (8002a6c <FDCAN_CopyMessageToRAM+0xf8>)
 8002a54:	5cd3      	ldrb	r3, [r2, r3]
 8002a56:	461a      	mov	r2, r3
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d3d6      	bcc.n	8002a0c <FDCAN_CopyMessageToRAM+0x98>
  }
}
 8002a5e:	bf00      	nop
 8002a60:	bf00      	nop
 8002a62:	3724      	adds	r7, #36	@ 0x24
 8002a64:	46bd      	mov	sp, r7
 8002a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6a:	4770      	bx	lr
 8002a6c:	08007784 	.word	0x08007784

08002a70 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b089      	sub	sp, #36	@ 0x24
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
 8002a78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002a7e:	4b89      	ldr	r3, [pc, #548]	@ (8002ca4 <HAL_GPIO_Init+0x234>)
 8002a80:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002a82:	e194      	b.n	8002dae <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	681a      	ldr	r2, [r3, #0]
 8002a88:	2101      	movs	r1, #1
 8002a8a:	69fb      	ldr	r3, [r7, #28]
 8002a8c:	fa01 f303 	lsl.w	r3, r1, r3
 8002a90:	4013      	ands	r3, r2
 8002a92:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002a94:	693b      	ldr	r3, [r7, #16]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	f000 8186 	beq.w	8002da8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	f003 0303 	and.w	r3, r3, #3
 8002aa4:	2b01      	cmp	r3, #1
 8002aa6:	d005      	beq.n	8002ab4 <HAL_GPIO_Init+0x44>
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	f003 0303 	and.w	r3, r3, #3
 8002ab0:	2b02      	cmp	r3, #2
 8002ab2:	d130      	bne.n	8002b16 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	689b      	ldr	r3, [r3, #8]
 8002ab8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002aba:	69fb      	ldr	r3, [r7, #28]
 8002abc:	005b      	lsls	r3, r3, #1
 8002abe:	2203      	movs	r2, #3
 8002ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac4:	43db      	mvns	r3, r3
 8002ac6:	69ba      	ldr	r2, [r7, #24]
 8002ac8:	4013      	ands	r3, r2
 8002aca:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	68da      	ldr	r2, [r3, #12]
 8002ad0:	69fb      	ldr	r3, [r7, #28]
 8002ad2:	005b      	lsls	r3, r3, #1
 8002ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad8:	69ba      	ldr	r2, [r7, #24]
 8002ada:	4313      	orrs	r3, r2
 8002adc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	69ba      	ldr	r2, [r7, #24]
 8002ae2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002aea:	2201      	movs	r2, #1
 8002aec:	69fb      	ldr	r3, [r7, #28]
 8002aee:	fa02 f303 	lsl.w	r3, r2, r3
 8002af2:	43db      	mvns	r3, r3
 8002af4:	69ba      	ldr	r2, [r7, #24]
 8002af6:	4013      	ands	r3, r2
 8002af8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	091b      	lsrs	r3, r3, #4
 8002b00:	f003 0201 	and.w	r2, r3, #1
 8002b04:	69fb      	ldr	r3, [r7, #28]
 8002b06:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0a:	69ba      	ldr	r2, [r7, #24]
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	69ba      	ldr	r2, [r7, #24]
 8002b14:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	f003 0303 	and.w	r3, r3, #3
 8002b1e:	2b03      	cmp	r3, #3
 8002b20:	d017      	beq.n	8002b52 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	68db      	ldr	r3, [r3, #12]
 8002b26:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002b28:	69fb      	ldr	r3, [r7, #28]
 8002b2a:	005b      	lsls	r3, r3, #1
 8002b2c:	2203      	movs	r2, #3
 8002b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b32:	43db      	mvns	r3, r3
 8002b34:	69ba      	ldr	r2, [r7, #24]
 8002b36:	4013      	ands	r3, r2
 8002b38:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	689a      	ldr	r2, [r3, #8]
 8002b3e:	69fb      	ldr	r3, [r7, #28]
 8002b40:	005b      	lsls	r3, r3, #1
 8002b42:	fa02 f303 	lsl.w	r3, r2, r3
 8002b46:	69ba      	ldr	r2, [r7, #24]
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	69ba      	ldr	r2, [r7, #24]
 8002b50:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	f003 0303 	and.w	r3, r3, #3
 8002b5a:	2b02      	cmp	r3, #2
 8002b5c:	d123      	bne.n	8002ba6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b5e:	69fb      	ldr	r3, [r7, #28]
 8002b60:	08da      	lsrs	r2, r3, #3
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	3208      	adds	r2, #8
 8002b66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002b6c:	69fb      	ldr	r3, [r7, #28]
 8002b6e:	f003 0307 	and.w	r3, r3, #7
 8002b72:	009b      	lsls	r3, r3, #2
 8002b74:	220f      	movs	r2, #15
 8002b76:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7a:	43db      	mvns	r3, r3
 8002b7c:	69ba      	ldr	r2, [r7, #24]
 8002b7e:	4013      	ands	r3, r2
 8002b80:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	691a      	ldr	r2, [r3, #16]
 8002b86:	69fb      	ldr	r3, [r7, #28]
 8002b88:	f003 0307 	and.w	r3, r3, #7
 8002b8c:	009b      	lsls	r3, r3, #2
 8002b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b92:	69ba      	ldr	r2, [r7, #24]
 8002b94:	4313      	orrs	r3, r2
 8002b96:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002b98:	69fb      	ldr	r3, [r7, #28]
 8002b9a:	08da      	lsrs	r2, r3, #3
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	3208      	adds	r2, #8
 8002ba0:	69b9      	ldr	r1, [r7, #24]
 8002ba2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002bac:	69fb      	ldr	r3, [r7, #28]
 8002bae:	005b      	lsls	r3, r3, #1
 8002bb0:	2203      	movs	r2, #3
 8002bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb6:	43db      	mvns	r3, r3
 8002bb8:	69ba      	ldr	r2, [r7, #24]
 8002bba:	4013      	ands	r3, r2
 8002bbc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	f003 0203 	and.w	r2, r3, #3
 8002bc6:	69fb      	ldr	r3, [r7, #28]
 8002bc8:	005b      	lsls	r3, r3, #1
 8002bca:	fa02 f303 	lsl.w	r3, r2, r3
 8002bce:	69ba      	ldr	r2, [r7, #24]
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	69ba      	ldr	r2, [r7, #24]
 8002bd8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	f000 80e0 	beq.w	8002da8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002be8:	4b2f      	ldr	r3, [pc, #188]	@ (8002ca8 <HAL_GPIO_Init+0x238>)
 8002bea:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002bee:	4a2e      	ldr	r2, [pc, #184]	@ (8002ca8 <HAL_GPIO_Init+0x238>)
 8002bf0:	f043 0302 	orr.w	r3, r3, #2
 8002bf4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002bf8:	4b2b      	ldr	r3, [pc, #172]	@ (8002ca8 <HAL_GPIO_Init+0x238>)
 8002bfa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002bfe:	f003 0302 	and.w	r3, r3, #2
 8002c02:	60fb      	str	r3, [r7, #12]
 8002c04:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c06:	4a29      	ldr	r2, [pc, #164]	@ (8002cac <HAL_GPIO_Init+0x23c>)
 8002c08:	69fb      	ldr	r3, [r7, #28]
 8002c0a:	089b      	lsrs	r3, r3, #2
 8002c0c:	3302      	adds	r3, #2
 8002c0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c12:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002c14:	69fb      	ldr	r3, [r7, #28]
 8002c16:	f003 0303 	and.w	r3, r3, #3
 8002c1a:	009b      	lsls	r3, r3, #2
 8002c1c:	220f      	movs	r2, #15
 8002c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c22:	43db      	mvns	r3, r3
 8002c24:	69ba      	ldr	r2, [r7, #24]
 8002c26:	4013      	ands	r3, r2
 8002c28:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	4a20      	ldr	r2, [pc, #128]	@ (8002cb0 <HAL_GPIO_Init+0x240>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d052      	beq.n	8002cd8 <HAL_GPIO_Init+0x268>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	4a1f      	ldr	r2, [pc, #124]	@ (8002cb4 <HAL_GPIO_Init+0x244>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d031      	beq.n	8002c9e <HAL_GPIO_Init+0x22e>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	4a1e      	ldr	r2, [pc, #120]	@ (8002cb8 <HAL_GPIO_Init+0x248>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d02b      	beq.n	8002c9a <HAL_GPIO_Init+0x22a>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	4a1d      	ldr	r2, [pc, #116]	@ (8002cbc <HAL_GPIO_Init+0x24c>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d025      	beq.n	8002c96 <HAL_GPIO_Init+0x226>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	4a1c      	ldr	r2, [pc, #112]	@ (8002cc0 <HAL_GPIO_Init+0x250>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d01f      	beq.n	8002c92 <HAL_GPIO_Init+0x222>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	4a1b      	ldr	r2, [pc, #108]	@ (8002cc4 <HAL_GPIO_Init+0x254>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d019      	beq.n	8002c8e <HAL_GPIO_Init+0x21e>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	4a1a      	ldr	r2, [pc, #104]	@ (8002cc8 <HAL_GPIO_Init+0x258>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d013      	beq.n	8002c8a <HAL_GPIO_Init+0x21a>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	4a19      	ldr	r2, [pc, #100]	@ (8002ccc <HAL_GPIO_Init+0x25c>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d00d      	beq.n	8002c86 <HAL_GPIO_Init+0x216>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	4a18      	ldr	r2, [pc, #96]	@ (8002cd0 <HAL_GPIO_Init+0x260>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d007      	beq.n	8002c82 <HAL_GPIO_Init+0x212>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	4a17      	ldr	r2, [pc, #92]	@ (8002cd4 <HAL_GPIO_Init+0x264>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d101      	bne.n	8002c7e <HAL_GPIO_Init+0x20e>
 8002c7a:	2309      	movs	r3, #9
 8002c7c:	e02d      	b.n	8002cda <HAL_GPIO_Init+0x26a>
 8002c7e:	230a      	movs	r3, #10
 8002c80:	e02b      	b.n	8002cda <HAL_GPIO_Init+0x26a>
 8002c82:	2308      	movs	r3, #8
 8002c84:	e029      	b.n	8002cda <HAL_GPIO_Init+0x26a>
 8002c86:	2307      	movs	r3, #7
 8002c88:	e027      	b.n	8002cda <HAL_GPIO_Init+0x26a>
 8002c8a:	2306      	movs	r3, #6
 8002c8c:	e025      	b.n	8002cda <HAL_GPIO_Init+0x26a>
 8002c8e:	2305      	movs	r3, #5
 8002c90:	e023      	b.n	8002cda <HAL_GPIO_Init+0x26a>
 8002c92:	2304      	movs	r3, #4
 8002c94:	e021      	b.n	8002cda <HAL_GPIO_Init+0x26a>
 8002c96:	2303      	movs	r3, #3
 8002c98:	e01f      	b.n	8002cda <HAL_GPIO_Init+0x26a>
 8002c9a:	2302      	movs	r3, #2
 8002c9c:	e01d      	b.n	8002cda <HAL_GPIO_Init+0x26a>
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e01b      	b.n	8002cda <HAL_GPIO_Init+0x26a>
 8002ca2:	bf00      	nop
 8002ca4:	58000080 	.word	0x58000080
 8002ca8:	58024400 	.word	0x58024400
 8002cac:	58000400 	.word	0x58000400
 8002cb0:	58020000 	.word	0x58020000
 8002cb4:	58020400 	.word	0x58020400
 8002cb8:	58020800 	.word	0x58020800
 8002cbc:	58020c00 	.word	0x58020c00
 8002cc0:	58021000 	.word	0x58021000
 8002cc4:	58021400 	.word	0x58021400
 8002cc8:	58021800 	.word	0x58021800
 8002ccc:	58021c00 	.word	0x58021c00
 8002cd0:	58022000 	.word	0x58022000
 8002cd4:	58022400 	.word	0x58022400
 8002cd8:	2300      	movs	r3, #0
 8002cda:	69fa      	ldr	r2, [r7, #28]
 8002cdc:	f002 0203 	and.w	r2, r2, #3
 8002ce0:	0092      	lsls	r2, r2, #2
 8002ce2:	4093      	lsls	r3, r2
 8002ce4:	69ba      	ldr	r2, [r7, #24]
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002cea:	4938      	ldr	r1, [pc, #224]	@ (8002dcc <HAL_GPIO_Init+0x35c>)
 8002cec:	69fb      	ldr	r3, [r7, #28]
 8002cee:	089b      	lsrs	r3, r3, #2
 8002cf0:	3302      	adds	r3, #2
 8002cf2:	69ba      	ldr	r2, [r7, #24]
 8002cf4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002cf8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	43db      	mvns	r3, r3
 8002d04:	69ba      	ldr	r2, [r7, #24]
 8002d06:	4013      	ands	r3, r2
 8002d08:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d003      	beq.n	8002d1e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002d16:	69ba      	ldr	r2, [r7, #24]
 8002d18:	693b      	ldr	r3, [r7, #16]
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8002d1e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d22:	69bb      	ldr	r3, [r7, #24]
 8002d24:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002d26:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	43db      	mvns	r3, r3
 8002d32:	69ba      	ldr	r2, [r7, #24]
 8002d34:	4013      	ands	r3, r2
 8002d36:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d003      	beq.n	8002d4c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002d44:	69ba      	ldr	r2, [r7, #24]
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	4313      	orrs	r3, r2
 8002d4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002d4c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d50:	69bb      	ldr	r3, [r7, #24]
 8002d52:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	43db      	mvns	r3, r3
 8002d5e:	69ba      	ldr	r2, [r7, #24]
 8002d60:	4013      	ands	r3, r2
 8002d62:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d003      	beq.n	8002d78 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8002d70:	69ba      	ldr	r2, [r7, #24]
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	4313      	orrs	r3, r2
 8002d76:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	69ba      	ldr	r2, [r7, #24]
 8002d7c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002d7e:	697b      	ldr	r3, [r7, #20]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002d84:	693b      	ldr	r3, [r7, #16]
 8002d86:	43db      	mvns	r3, r3
 8002d88:	69ba      	ldr	r2, [r7, #24]
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d003      	beq.n	8002da2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8002d9a:	69ba      	ldr	r2, [r7, #24]
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	69ba      	ldr	r2, [r7, #24]
 8002da6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002da8:	69fb      	ldr	r3, [r7, #28]
 8002daa:	3301      	adds	r3, #1
 8002dac:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	681a      	ldr	r2, [r3, #0]
 8002db2:	69fb      	ldr	r3, [r7, #28]
 8002db4:	fa22 f303 	lsr.w	r3, r2, r3
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	f47f ae63 	bne.w	8002a84 <HAL_GPIO_Init+0x14>
  }
}
 8002dbe:	bf00      	nop
 8002dc0:	bf00      	nop
 8002dc2:	3724      	adds	r7, #36	@ 0x24
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dca:	4770      	bx	lr
 8002dcc:	58000400 	.word	0x58000400

08002dd0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b083      	sub	sp, #12
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
 8002dd8:	460b      	mov	r3, r1
 8002dda:	807b      	strh	r3, [r7, #2]
 8002ddc:	4613      	mov	r3, r2
 8002dde:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002de0:	787b      	ldrb	r3, [r7, #1]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d003      	beq.n	8002dee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002de6:	887a      	ldrh	r2, [r7, #2]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002dec:	e003      	b.n	8002df6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002dee:	887b      	ldrh	r3, [r7, #2]
 8002df0:	041a      	lsls	r2, r3, #16
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	619a      	str	r2, [r3, #24]
}
 8002df6:	bf00      	nop
 8002df8:	370c      	adds	r7, #12
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr
	...

08002e04 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b084      	sub	sp, #16
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002e0c:	4b19      	ldr	r3, [pc, #100]	@ (8002e74 <HAL_PWREx_ConfigSupply+0x70>)
 8002e0e:	68db      	ldr	r3, [r3, #12]
 8002e10:	f003 0304 	and.w	r3, r3, #4
 8002e14:	2b04      	cmp	r3, #4
 8002e16:	d00a      	beq.n	8002e2e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002e18:	4b16      	ldr	r3, [pc, #88]	@ (8002e74 <HAL_PWREx_ConfigSupply+0x70>)
 8002e1a:	68db      	ldr	r3, [r3, #12]
 8002e1c:	f003 0307 	and.w	r3, r3, #7
 8002e20:	687a      	ldr	r2, [r7, #4]
 8002e22:	429a      	cmp	r2, r3
 8002e24:	d001      	beq.n	8002e2a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	e01f      	b.n	8002e6a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	e01d      	b.n	8002e6a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002e2e:	4b11      	ldr	r3, [pc, #68]	@ (8002e74 <HAL_PWREx_ConfigSupply+0x70>)
 8002e30:	68db      	ldr	r3, [r3, #12]
 8002e32:	f023 0207 	bic.w	r2, r3, #7
 8002e36:	490f      	ldr	r1, [pc, #60]	@ (8002e74 <HAL_PWREx_ConfigSupply+0x70>)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002e3e:	f7fe fb09 	bl	8001454 <HAL_GetTick>
 8002e42:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002e44:	e009      	b.n	8002e5a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002e46:	f7fe fb05 	bl	8001454 <HAL_GetTick>
 8002e4a:	4602      	mov	r2, r0
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	1ad3      	subs	r3, r2, r3
 8002e50:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002e54:	d901      	bls.n	8002e5a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	e007      	b.n	8002e6a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002e5a:	4b06      	ldr	r3, [pc, #24]	@ (8002e74 <HAL_PWREx_ConfigSupply+0x70>)
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002e62:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e66:	d1ee      	bne.n	8002e46 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002e68:	2300      	movs	r3, #0
}
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	3710      	adds	r7, #16
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bd80      	pop	{r7, pc}
 8002e72:	bf00      	nop
 8002e74:	58024800 	.word	0x58024800

08002e78 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b08c      	sub	sp, #48	@ 0x30
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d102      	bne.n	8002e8c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	f000 bc48 	b.w	800371c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f003 0301 	and.w	r3, r3, #1
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	f000 8088 	beq.w	8002faa <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e9a:	4b99      	ldr	r3, [pc, #612]	@ (8003100 <HAL_RCC_OscConfig+0x288>)
 8002e9c:	691b      	ldr	r3, [r3, #16]
 8002e9e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002ea2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002ea4:	4b96      	ldr	r3, [pc, #600]	@ (8003100 <HAL_RCC_OscConfig+0x288>)
 8002ea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ea8:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002eaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002eac:	2b10      	cmp	r3, #16
 8002eae:	d007      	beq.n	8002ec0 <HAL_RCC_OscConfig+0x48>
 8002eb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002eb2:	2b18      	cmp	r3, #24
 8002eb4:	d111      	bne.n	8002eda <HAL_RCC_OscConfig+0x62>
 8002eb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002eb8:	f003 0303 	and.w	r3, r3, #3
 8002ebc:	2b02      	cmp	r3, #2
 8002ebe:	d10c      	bne.n	8002eda <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ec0:	4b8f      	ldr	r3, [pc, #572]	@ (8003100 <HAL_RCC_OscConfig+0x288>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d06d      	beq.n	8002fa8 <HAL_RCC_OscConfig+0x130>
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d169      	bne.n	8002fa8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	f000 bc21 	b.w	800371c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ee2:	d106      	bne.n	8002ef2 <HAL_RCC_OscConfig+0x7a>
 8002ee4:	4b86      	ldr	r3, [pc, #536]	@ (8003100 <HAL_RCC_OscConfig+0x288>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a85      	ldr	r2, [pc, #532]	@ (8003100 <HAL_RCC_OscConfig+0x288>)
 8002eea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002eee:	6013      	str	r3, [r2, #0]
 8002ef0:	e02e      	b.n	8002f50 <HAL_RCC_OscConfig+0xd8>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d10c      	bne.n	8002f14 <HAL_RCC_OscConfig+0x9c>
 8002efa:	4b81      	ldr	r3, [pc, #516]	@ (8003100 <HAL_RCC_OscConfig+0x288>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a80      	ldr	r2, [pc, #512]	@ (8003100 <HAL_RCC_OscConfig+0x288>)
 8002f00:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f04:	6013      	str	r3, [r2, #0]
 8002f06:	4b7e      	ldr	r3, [pc, #504]	@ (8003100 <HAL_RCC_OscConfig+0x288>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4a7d      	ldr	r2, [pc, #500]	@ (8003100 <HAL_RCC_OscConfig+0x288>)
 8002f0c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f10:	6013      	str	r3, [r2, #0]
 8002f12:	e01d      	b.n	8002f50 <HAL_RCC_OscConfig+0xd8>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f1c:	d10c      	bne.n	8002f38 <HAL_RCC_OscConfig+0xc0>
 8002f1e:	4b78      	ldr	r3, [pc, #480]	@ (8003100 <HAL_RCC_OscConfig+0x288>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a77      	ldr	r2, [pc, #476]	@ (8003100 <HAL_RCC_OscConfig+0x288>)
 8002f24:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f28:	6013      	str	r3, [r2, #0]
 8002f2a:	4b75      	ldr	r3, [pc, #468]	@ (8003100 <HAL_RCC_OscConfig+0x288>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4a74      	ldr	r2, [pc, #464]	@ (8003100 <HAL_RCC_OscConfig+0x288>)
 8002f30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f34:	6013      	str	r3, [r2, #0]
 8002f36:	e00b      	b.n	8002f50 <HAL_RCC_OscConfig+0xd8>
 8002f38:	4b71      	ldr	r3, [pc, #452]	@ (8003100 <HAL_RCC_OscConfig+0x288>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a70      	ldr	r2, [pc, #448]	@ (8003100 <HAL_RCC_OscConfig+0x288>)
 8002f3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f42:	6013      	str	r3, [r2, #0]
 8002f44:	4b6e      	ldr	r3, [pc, #440]	@ (8003100 <HAL_RCC_OscConfig+0x288>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a6d      	ldr	r2, [pc, #436]	@ (8003100 <HAL_RCC_OscConfig+0x288>)
 8002f4a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d013      	beq.n	8002f80 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f58:	f7fe fa7c 	bl	8001454 <HAL_GetTick>
 8002f5c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002f5e:	e008      	b.n	8002f72 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f60:	f7fe fa78 	bl	8001454 <HAL_GetTick>
 8002f64:	4602      	mov	r2, r0
 8002f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f68:	1ad3      	subs	r3, r2, r3
 8002f6a:	2b64      	cmp	r3, #100	@ 0x64
 8002f6c:	d901      	bls.n	8002f72 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002f6e:	2303      	movs	r3, #3
 8002f70:	e3d4      	b.n	800371c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002f72:	4b63      	ldr	r3, [pc, #396]	@ (8003100 <HAL_RCC_OscConfig+0x288>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d0f0      	beq.n	8002f60 <HAL_RCC_OscConfig+0xe8>
 8002f7e:	e014      	b.n	8002faa <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f80:	f7fe fa68 	bl	8001454 <HAL_GetTick>
 8002f84:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002f86:	e008      	b.n	8002f9a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f88:	f7fe fa64 	bl	8001454 <HAL_GetTick>
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f90:	1ad3      	subs	r3, r2, r3
 8002f92:	2b64      	cmp	r3, #100	@ 0x64
 8002f94:	d901      	bls.n	8002f9a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002f96:	2303      	movs	r3, #3
 8002f98:	e3c0      	b.n	800371c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002f9a:	4b59      	ldr	r3, [pc, #356]	@ (8003100 <HAL_RCC_OscConfig+0x288>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d1f0      	bne.n	8002f88 <HAL_RCC_OscConfig+0x110>
 8002fa6:	e000      	b.n	8002faa <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fa8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f003 0302 	and.w	r3, r3, #2
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	f000 80ca 	beq.w	800314c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002fb8:	4b51      	ldr	r3, [pc, #324]	@ (8003100 <HAL_RCC_OscConfig+0x288>)
 8002fba:	691b      	ldr	r3, [r3, #16]
 8002fbc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002fc0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002fc2:	4b4f      	ldr	r3, [pc, #316]	@ (8003100 <HAL_RCC_OscConfig+0x288>)
 8002fc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fc6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002fc8:	6a3b      	ldr	r3, [r7, #32]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d007      	beq.n	8002fde <HAL_RCC_OscConfig+0x166>
 8002fce:	6a3b      	ldr	r3, [r7, #32]
 8002fd0:	2b18      	cmp	r3, #24
 8002fd2:	d156      	bne.n	8003082 <HAL_RCC_OscConfig+0x20a>
 8002fd4:	69fb      	ldr	r3, [r7, #28]
 8002fd6:	f003 0303 	and.w	r3, r3, #3
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d151      	bne.n	8003082 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002fde:	4b48      	ldr	r3, [pc, #288]	@ (8003100 <HAL_RCC_OscConfig+0x288>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f003 0304 	and.w	r3, r3, #4
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d005      	beq.n	8002ff6 <HAL_RCC_OscConfig+0x17e>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	68db      	ldr	r3, [r3, #12]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d101      	bne.n	8002ff6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e392      	b.n	800371c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002ff6:	4b42      	ldr	r3, [pc, #264]	@ (8003100 <HAL_RCC_OscConfig+0x288>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f023 0219 	bic.w	r2, r3, #25
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	68db      	ldr	r3, [r3, #12]
 8003002:	493f      	ldr	r1, [pc, #252]	@ (8003100 <HAL_RCC_OscConfig+0x288>)
 8003004:	4313      	orrs	r3, r2
 8003006:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003008:	f7fe fa24 	bl	8001454 <HAL_GetTick>
 800300c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800300e:	e008      	b.n	8003022 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003010:	f7fe fa20 	bl	8001454 <HAL_GetTick>
 8003014:	4602      	mov	r2, r0
 8003016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003018:	1ad3      	subs	r3, r2, r3
 800301a:	2b02      	cmp	r3, #2
 800301c:	d901      	bls.n	8003022 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800301e:	2303      	movs	r3, #3
 8003020:	e37c      	b.n	800371c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003022:	4b37      	ldr	r3, [pc, #220]	@ (8003100 <HAL_RCC_OscConfig+0x288>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f003 0304 	and.w	r3, r3, #4
 800302a:	2b00      	cmp	r3, #0
 800302c:	d0f0      	beq.n	8003010 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800302e:	f7fe fa41 	bl	80014b4 <HAL_GetREVID>
 8003032:	4603      	mov	r3, r0
 8003034:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003038:	4293      	cmp	r3, r2
 800303a:	d817      	bhi.n	800306c <HAL_RCC_OscConfig+0x1f4>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	691b      	ldr	r3, [r3, #16]
 8003040:	2b40      	cmp	r3, #64	@ 0x40
 8003042:	d108      	bne.n	8003056 <HAL_RCC_OscConfig+0x1de>
 8003044:	4b2e      	ldr	r3, [pc, #184]	@ (8003100 <HAL_RCC_OscConfig+0x288>)
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800304c:	4a2c      	ldr	r2, [pc, #176]	@ (8003100 <HAL_RCC_OscConfig+0x288>)
 800304e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003052:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003054:	e07a      	b.n	800314c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003056:	4b2a      	ldr	r3, [pc, #168]	@ (8003100 <HAL_RCC_OscConfig+0x288>)
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	691b      	ldr	r3, [r3, #16]
 8003062:	031b      	lsls	r3, r3, #12
 8003064:	4926      	ldr	r1, [pc, #152]	@ (8003100 <HAL_RCC_OscConfig+0x288>)
 8003066:	4313      	orrs	r3, r2
 8003068:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800306a:	e06f      	b.n	800314c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800306c:	4b24      	ldr	r3, [pc, #144]	@ (8003100 <HAL_RCC_OscConfig+0x288>)
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	691b      	ldr	r3, [r3, #16]
 8003078:	061b      	lsls	r3, r3, #24
 800307a:	4921      	ldr	r1, [pc, #132]	@ (8003100 <HAL_RCC_OscConfig+0x288>)
 800307c:	4313      	orrs	r3, r2
 800307e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003080:	e064      	b.n	800314c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	68db      	ldr	r3, [r3, #12]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d047      	beq.n	800311a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800308a:	4b1d      	ldr	r3, [pc, #116]	@ (8003100 <HAL_RCC_OscConfig+0x288>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f023 0219 	bic.w	r2, r3, #25
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	68db      	ldr	r3, [r3, #12]
 8003096:	491a      	ldr	r1, [pc, #104]	@ (8003100 <HAL_RCC_OscConfig+0x288>)
 8003098:	4313      	orrs	r3, r2
 800309a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800309c:	f7fe f9da 	bl	8001454 <HAL_GetTick>
 80030a0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80030a2:	e008      	b.n	80030b6 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030a4:	f7fe f9d6 	bl	8001454 <HAL_GetTick>
 80030a8:	4602      	mov	r2, r0
 80030aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ac:	1ad3      	subs	r3, r2, r3
 80030ae:	2b02      	cmp	r3, #2
 80030b0:	d901      	bls.n	80030b6 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80030b2:	2303      	movs	r3, #3
 80030b4:	e332      	b.n	800371c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80030b6:	4b12      	ldr	r3, [pc, #72]	@ (8003100 <HAL_RCC_OscConfig+0x288>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f003 0304 	and.w	r3, r3, #4
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d0f0      	beq.n	80030a4 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030c2:	f7fe f9f7 	bl	80014b4 <HAL_GetREVID>
 80030c6:	4603      	mov	r3, r0
 80030c8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d819      	bhi.n	8003104 <HAL_RCC_OscConfig+0x28c>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	691b      	ldr	r3, [r3, #16]
 80030d4:	2b40      	cmp	r3, #64	@ 0x40
 80030d6:	d108      	bne.n	80030ea <HAL_RCC_OscConfig+0x272>
 80030d8:	4b09      	ldr	r3, [pc, #36]	@ (8003100 <HAL_RCC_OscConfig+0x288>)
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80030e0:	4a07      	ldr	r2, [pc, #28]	@ (8003100 <HAL_RCC_OscConfig+0x288>)
 80030e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80030e6:	6053      	str	r3, [r2, #4]
 80030e8:	e030      	b.n	800314c <HAL_RCC_OscConfig+0x2d4>
 80030ea:	4b05      	ldr	r3, [pc, #20]	@ (8003100 <HAL_RCC_OscConfig+0x288>)
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	691b      	ldr	r3, [r3, #16]
 80030f6:	031b      	lsls	r3, r3, #12
 80030f8:	4901      	ldr	r1, [pc, #4]	@ (8003100 <HAL_RCC_OscConfig+0x288>)
 80030fa:	4313      	orrs	r3, r2
 80030fc:	604b      	str	r3, [r1, #4]
 80030fe:	e025      	b.n	800314c <HAL_RCC_OscConfig+0x2d4>
 8003100:	58024400 	.word	0x58024400
 8003104:	4b9a      	ldr	r3, [pc, #616]	@ (8003370 <HAL_RCC_OscConfig+0x4f8>)
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	691b      	ldr	r3, [r3, #16]
 8003110:	061b      	lsls	r3, r3, #24
 8003112:	4997      	ldr	r1, [pc, #604]	@ (8003370 <HAL_RCC_OscConfig+0x4f8>)
 8003114:	4313      	orrs	r3, r2
 8003116:	604b      	str	r3, [r1, #4]
 8003118:	e018      	b.n	800314c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800311a:	4b95      	ldr	r3, [pc, #596]	@ (8003370 <HAL_RCC_OscConfig+0x4f8>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a94      	ldr	r2, [pc, #592]	@ (8003370 <HAL_RCC_OscConfig+0x4f8>)
 8003120:	f023 0301 	bic.w	r3, r3, #1
 8003124:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003126:	f7fe f995 	bl	8001454 <HAL_GetTick>
 800312a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800312c:	e008      	b.n	8003140 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800312e:	f7fe f991 	bl	8001454 <HAL_GetTick>
 8003132:	4602      	mov	r2, r0
 8003134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003136:	1ad3      	subs	r3, r2, r3
 8003138:	2b02      	cmp	r3, #2
 800313a:	d901      	bls.n	8003140 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800313c:	2303      	movs	r3, #3
 800313e:	e2ed      	b.n	800371c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003140:	4b8b      	ldr	r3, [pc, #556]	@ (8003370 <HAL_RCC_OscConfig+0x4f8>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f003 0304 	and.w	r3, r3, #4
 8003148:	2b00      	cmp	r3, #0
 800314a:	d1f0      	bne.n	800312e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f003 0310 	and.w	r3, r3, #16
 8003154:	2b00      	cmp	r3, #0
 8003156:	f000 80a9 	beq.w	80032ac <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800315a:	4b85      	ldr	r3, [pc, #532]	@ (8003370 <HAL_RCC_OscConfig+0x4f8>)
 800315c:	691b      	ldr	r3, [r3, #16]
 800315e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003162:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003164:	4b82      	ldr	r3, [pc, #520]	@ (8003370 <HAL_RCC_OscConfig+0x4f8>)
 8003166:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003168:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800316a:	69bb      	ldr	r3, [r7, #24]
 800316c:	2b08      	cmp	r3, #8
 800316e:	d007      	beq.n	8003180 <HAL_RCC_OscConfig+0x308>
 8003170:	69bb      	ldr	r3, [r7, #24]
 8003172:	2b18      	cmp	r3, #24
 8003174:	d13a      	bne.n	80031ec <HAL_RCC_OscConfig+0x374>
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	f003 0303 	and.w	r3, r3, #3
 800317c:	2b01      	cmp	r3, #1
 800317e:	d135      	bne.n	80031ec <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003180:	4b7b      	ldr	r3, [pc, #492]	@ (8003370 <HAL_RCC_OscConfig+0x4f8>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003188:	2b00      	cmp	r3, #0
 800318a:	d005      	beq.n	8003198 <HAL_RCC_OscConfig+0x320>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	69db      	ldr	r3, [r3, #28]
 8003190:	2b80      	cmp	r3, #128	@ 0x80
 8003192:	d001      	beq.n	8003198 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003194:	2301      	movs	r3, #1
 8003196:	e2c1      	b.n	800371c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003198:	f7fe f98c 	bl	80014b4 <HAL_GetREVID>
 800319c:	4603      	mov	r3, r0
 800319e:	f241 0203 	movw	r2, #4099	@ 0x1003
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d817      	bhi.n	80031d6 <HAL_RCC_OscConfig+0x35e>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6a1b      	ldr	r3, [r3, #32]
 80031aa:	2b20      	cmp	r3, #32
 80031ac:	d108      	bne.n	80031c0 <HAL_RCC_OscConfig+0x348>
 80031ae:	4b70      	ldr	r3, [pc, #448]	@ (8003370 <HAL_RCC_OscConfig+0x4f8>)
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80031b6:	4a6e      	ldr	r2, [pc, #440]	@ (8003370 <HAL_RCC_OscConfig+0x4f8>)
 80031b8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80031bc:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80031be:	e075      	b.n	80032ac <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80031c0:	4b6b      	ldr	r3, [pc, #428]	@ (8003370 <HAL_RCC_OscConfig+0x4f8>)
 80031c2:	685b      	ldr	r3, [r3, #4]
 80031c4:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6a1b      	ldr	r3, [r3, #32]
 80031cc:	069b      	lsls	r3, r3, #26
 80031ce:	4968      	ldr	r1, [pc, #416]	@ (8003370 <HAL_RCC_OscConfig+0x4f8>)
 80031d0:	4313      	orrs	r3, r2
 80031d2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80031d4:	e06a      	b.n	80032ac <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80031d6:	4b66      	ldr	r3, [pc, #408]	@ (8003370 <HAL_RCC_OscConfig+0x4f8>)
 80031d8:	68db      	ldr	r3, [r3, #12]
 80031da:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6a1b      	ldr	r3, [r3, #32]
 80031e2:	061b      	lsls	r3, r3, #24
 80031e4:	4962      	ldr	r1, [pc, #392]	@ (8003370 <HAL_RCC_OscConfig+0x4f8>)
 80031e6:	4313      	orrs	r3, r2
 80031e8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80031ea:	e05f      	b.n	80032ac <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	69db      	ldr	r3, [r3, #28]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d042      	beq.n	800327a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80031f4:	4b5e      	ldr	r3, [pc, #376]	@ (8003370 <HAL_RCC_OscConfig+0x4f8>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a5d      	ldr	r2, [pc, #372]	@ (8003370 <HAL_RCC_OscConfig+0x4f8>)
 80031fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80031fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003200:	f7fe f928 	bl	8001454 <HAL_GetTick>
 8003204:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003206:	e008      	b.n	800321a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003208:	f7fe f924 	bl	8001454 <HAL_GetTick>
 800320c:	4602      	mov	r2, r0
 800320e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003210:	1ad3      	subs	r3, r2, r3
 8003212:	2b02      	cmp	r3, #2
 8003214:	d901      	bls.n	800321a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8003216:	2303      	movs	r3, #3
 8003218:	e280      	b.n	800371c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800321a:	4b55      	ldr	r3, [pc, #340]	@ (8003370 <HAL_RCC_OscConfig+0x4f8>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003222:	2b00      	cmp	r3, #0
 8003224:	d0f0      	beq.n	8003208 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003226:	f7fe f945 	bl	80014b4 <HAL_GetREVID>
 800322a:	4603      	mov	r3, r0
 800322c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003230:	4293      	cmp	r3, r2
 8003232:	d817      	bhi.n	8003264 <HAL_RCC_OscConfig+0x3ec>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6a1b      	ldr	r3, [r3, #32]
 8003238:	2b20      	cmp	r3, #32
 800323a:	d108      	bne.n	800324e <HAL_RCC_OscConfig+0x3d6>
 800323c:	4b4c      	ldr	r3, [pc, #304]	@ (8003370 <HAL_RCC_OscConfig+0x4f8>)
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003244:	4a4a      	ldr	r2, [pc, #296]	@ (8003370 <HAL_RCC_OscConfig+0x4f8>)
 8003246:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800324a:	6053      	str	r3, [r2, #4]
 800324c:	e02e      	b.n	80032ac <HAL_RCC_OscConfig+0x434>
 800324e:	4b48      	ldr	r3, [pc, #288]	@ (8003370 <HAL_RCC_OscConfig+0x4f8>)
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6a1b      	ldr	r3, [r3, #32]
 800325a:	069b      	lsls	r3, r3, #26
 800325c:	4944      	ldr	r1, [pc, #272]	@ (8003370 <HAL_RCC_OscConfig+0x4f8>)
 800325e:	4313      	orrs	r3, r2
 8003260:	604b      	str	r3, [r1, #4]
 8003262:	e023      	b.n	80032ac <HAL_RCC_OscConfig+0x434>
 8003264:	4b42      	ldr	r3, [pc, #264]	@ (8003370 <HAL_RCC_OscConfig+0x4f8>)
 8003266:	68db      	ldr	r3, [r3, #12]
 8003268:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6a1b      	ldr	r3, [r3, #32]
 8003270:	061b      	lsls	r3, r3, #24
 8003272:	493f      	ldr	r1, [pc, #252]	@ (8003370 <HAL_RCC_OscConfig+0x4f8>)
 8003274:	4313      	orrs	r3, r2
 8003276:	60cb      	str	r3, [r1, #12]
 8003278:	e018      	b.n	80032ac <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800327a:	4b3d      	ldr	r3, [pc, #244]	@ (8003370 <HAL_RCC_OscConfig+0x4f8>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a3c      	ldr	r2, [pc, #240]	@ (8003370 <HAL_RCC_OscConfig+0x4f8>)
 8003280:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003284:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003286:	f7fe f8e5 	bl	8001454 <HAL_GetTick>
 800328a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800328c:	e008      	b.n	80032a0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800328e:	f7fe f8e1 	bl	8001454 <HAL_GetTick>
 8003292:	4602      	mov	r2, r0
 8003294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003296:	1ad3      	subs	r3, r2, r3
 8003298:	2b02      	cmp	r3, #2
 800329a:	d901      	bls.n	80032a0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800329c:	2303      	movs	r3, #3
 800329e:	e23d      	b.n	800371c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80032a0:	4b33      	ldr	r3, [pc, #204]	@ (8003370 <HAL_RCC_OscConfig+0x4f8>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d1f0      	bne.n	800328e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f003 0308 	and.w	r3, r3, #8
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d036      	beq.n	8003326 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	695b      	ldr	r3, [r3, #20]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d019      	beq.n	80032f4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032c0:	4b2b      	ldr	r3, [pc, #172]	@ (8003370 <HAL_RCC_OscConfig+0x4f8>)
 80032c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032c4:	4a2a      	ldr	r2, [pc, #168]	@ (8003370 <HAL_RCC_OscConfig+0x4f8>)
 80032c6:	f043 0301 	orr.w	r3, r3, #1
 80032ca:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032cc:	f7fe f8c2 	bl	8001454 <HAL_GetTick>
 80032d0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80032d2:	e008      	b.n	80032e6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032d4:	f7fe f8be 	bl	8001454 <HAL_GetTick>
 80032d8:	4602      	mov	r2, r0
 80032da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032dc:	1ad3      	subs	r3, r2, r3
 80032de:	2b02      	cmp	r3, #2
 80032e0:	d901      	bls.n	80032e6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80032e2:	2303      	movs	r3, #3
 80032e4:	e21a      	b.n	800371c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80032e6:	4b22      	ldr	r3, [pc, #136]	@ (8003370 <HAL_RCC_OscConfig+0x4f8>)
 80032e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032ea:	f003 0302 	and.w	r3, r3, #2
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d0f0      	beq.n	80032d4 <HAL_RCC_OscConfig+0x45c>
 80032f2:	e018      	b.n	8003326 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80032f4:	4b1e      	ldr	r3, [pc, #120]	@ (8003370 <HAL_RCC_OscConfig+0x4f8>)
 80032f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032f8:	4a1d      	ldr	r2, [pc, #116]	@ (8003370 <HAL_RCC_OscConfig+0x4f8>)
 80032fa:	f023 0301 	bic.w	r3, r3, #1
 80032fe:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003300:	f7fe f8a8 	bl	8001454 <HAL_GetTick>
 8003304:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003306:	e008      	b.n	800331a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003308:	f7fe f8a4 	bl	8001454 <HAL_GetTick>
 800330c:	4602      	mov	r2, r0
 800330e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003310:	1ad3      	subs	r3, r2, r3
 8003312:	2b02      	cmp	r3, #2
 8003314:	d901      	bls.n	800331a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8003316:	2303      	movs	r3, #3
 8003318:	e200      	b.n	800371c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800331a:	4b15      	ldr	r3, [pc, #84]	@ (8003370 <HAL_RCC_OscConfig+0x4f8>)
 800331c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800331e:	f003 0302 	and.w	r3, r3, #2
 8003322:	2b00      	cmp	r3, #0
 8003324:	d1f0      	bne.n	8003308 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f003 0320 	and.w	r3, r3, #32
 800332e:	2b00      	cmp	r3, #0
 8003330:	d039      	beq.n	80033a6 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	699b      	ldr	r3, [r3, #24]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d01c      	beq.n	8003374 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800333a:	4b0d      	ldr	r3, [pc, #52]	@ (8003370 <HAL_RCC_OscConfig+0x4f8>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4a0c      	ldr	r2, [pc, #48]	@ (8003370 <HAL_RCC_OscConfig+0x4f8>)
 8003340:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003344:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003346:	f7fe f885 	bl	8001454 <HAL_GetTick>
 800334a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800334c:	e008      	b.n	8003360 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800334e:	f7fe f881 	bl	8001454 <HAL_GetTick>
 8003352:	4602      	mov	r2, r0
 8003354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003356:	1ad3      	subs	r3, r2, r3
 8003358:	2b02      	cmp	r3, #2
 800335a:	d901      	bls.n	8003360 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800335c:	2303      	movs	r3, #3
 800335e:	e1dd      	b.n	800371c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003360:	4b03      	ldr	r3, [pc, #12]	@ (8003370 <HAL_RCC_OscConfig+0x4f8>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003368:	2b00      	cmp	r3, #0
 800336a:	d0f0      	beq.n	800334e <HAL_RCC_OscConfig+0x4d6>
 800336c:	e01b      	b.n	80033a6 <HAL_RCC_OscConfig+0x52e>
 800336e:	bf00      	nop
 8003370:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003374:	4b9b      	ldr	r3, [pc, #620]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a9a      	ldr	r2, [pc, #616]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 800337a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800337e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003380:	f7fe f868 	bl	8001454 <HAL_GetTick>
 8003384:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003386:	e008      	b.n	800339a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003388:	f7fe f864 	bl	8001454 <HAL_GetTick>
 800338c:	4602      	mov	r2, r0
 800338e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003390:	1ad3      	subs	r3, r2, r3
 8003392:	2b02      	cmp	r3, #2
 8003394:	d901      	bls.n	800339a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8003396:	2303      	movs	r3, #3
 8003398:	e1c0      	b.n	800371c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800339a:	4b92      	ldr	r3, [pc, #584]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d1f0      	bne.n	8003388 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f003 0304 	and.w	r3, r3, #4
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	f000 8081 	beq.w	80034b6 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80033b4:	4b8c      	ldr	r3, [pc, #560]	@ (80035e8 <HAL_RCC_OscConfig+0x770>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a8b      	ldr	r2, [pc, #556]	@ (80035e8 <HAL_RCC_OscConfig+0x770>)
 80033ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033be:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80033c0:	f7fe f848 	bl	8001454 <HAL_GetTick>
 80033c4:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80033c6:	e008      	b.n	80033da <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033c8:	f7fe f844 	bl	8001454 <HAL_GetTick>
 80033cc:	4602      	mov	r2, r0
 80033ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033d0:	1ad3      	subs	r3, r2, r3
 80033d2:	2b64      	cmp	r3, #100	@ 0x64
 80033d4:	d901      	bls.n	80033da <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80033d6:	2303      	movs	r3, #3
 80033d8:	e1a0      	b.n	800371c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80033da:	4b83      	ldr	r3, [pc, #524]	@ (80035e8 <HAL_RCC_OscConfig+0x770>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d0f0      	beq.n	80033c8 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	2b01      	cmp	r3, #1
 80033ec:	d106      	bne.n	80033fc <HAL_RCC_OscConfig+0x584>
 80033ee:	4b7d      	ldr	r3, [pc, #500]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 80033f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033f2:	4a7c      	ldr	r2, [pc, #496]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 80033f4:	f043 0301 	orr.w	r3, r3, #1
 80033f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80033fa:	e02d      	b.n	8003458 <HAL_RCC_OscConfig+0x5e0>
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	689b      	ldr	r3, [r3, #8]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d10c      	bne.n	800341e <HAL_RCC_OscConfig+0x5a6>
 8003404:	4b77      	ldr	r3, [pc, #476]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 8003406:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003408:	4a76      	ldr	r2, [pc, #472]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 800340a:	f023 0301 	bic.w	r3, r3, #1
 800340e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003410:	4b74      	ldr	r3, [pc, #464]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 8003412:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003414:	4a73      	ldr	r2, [pc, #460]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 8003416:	f023 0304 	bic.w	r3, r3, #4
 800341a:	6713      	str	r3, [r2, #112]	@ 0x70
 800341c:	e01c      	b.n	8003458 <HAL_RCC_OscConfig+0x5e0>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	689b      	ldr	r3, [r3, #8]
 8003422:	2b05      	cmp	r3, #5
 8003424:	d10c      	bne.n	8003440 <HAL_RCC_OscConfig+0x5c8>
 8003426:	4b6f      	ldr	r3, [pc, #444]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 8003428:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800342a:	4a6e      	ldr	r2, [pc, #440]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 800342c:	f043 0304 	orr.w	r3, r3, #4
 8003430:	6713      	str	r3, [r2, #112]	@ 0x70
 8003432:	4b6c      	ldr	r3, [pc, #432]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 8003434:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003436:	4a6b      	ldr	r2, [pc, #428]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 8003438:	f043 0301 	orr.w	r3, r3, #1
 800343c:	6713      	str	r3, [r2, #112]	@ 0x70
 800343e:	e00b      	b.n	8003458 <HAL_RCC_OscConfig+0x5e0>
 8003440:	4b68      	ldr	r3, [pc, #416]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 8003442:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003444:	4a67      	ldr	r2, [pc, #412]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 8003446:	f023 0301 	bic.w	r3, r3, #1
 800344a:	6713      	str	r3, [r2, #112]	@ 0x70
 800344c:	4b65      	ldr	r3, [pc, #404]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 800344e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003450:	4a64      	ldr	r2, [pc, #400]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 8003452:	f023 0304 	bic.w	r3, r3, #4
 8003456:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d015      	beq.n	800348c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003460:	f7fd fff8 	bl	8001454 <HAL_GetTick>
 8003464:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003466:	e00a      	b.n	800347e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003468:	f7fd fff4 	bl	8001454 <HAL_GetTick>
 800346c:	4602      	mov	r2, r0
 800346e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003470:	1ad3      	subs	r3, r2, r3
 8003472:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003476:	4293      	cmp	r3, r2
 8003478:	d901      	bls.n	800347e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800347a:	2303      	movs	r3, #3
 800347c:	e14e      	b.n	800371c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800347e:	4b59      	ldr	r3, [pc, #356]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 8003480:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003482:	f003 0302 	and.w	r3, r3, #2
 8003486:	2b00      	cmp	r3, #0
 8003488:	d0ee      	beq.n	8003468 <HAL_RCC_OscConfig+0x5f0>
 800348a:	e014      	b.n	80034b6 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800348c:	f7fd ffe2 	bl	8001454 <HAL_GetTick>
 8003490:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003492:	e00a      	b.n	80034aa <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003494:	f7fd ffde 	bl	8001454 <HAL_GetTick>
 8003498:	4602      	mov	r2, r0
 800349a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800349c:	1ad3      	subs	r3, r2, r3
 800349e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d901      	bls.n	80034aa <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80034a6:	2303      	movs	r3, #3
 80034a8:	e138      	b.n	800371c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80034aa:	4b4e      	ldr	r3, [pc, #312]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 80034ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034ae:	f003 0302 	and.w	r3, r3, #2
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d1ee      	bne.n	8003494 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	f000 812d 	beq.w	800371a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80034c0:	4b48      	ldr	r3, [pc, #288]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 80034c2:	691b      	ldr	r3, [r3, #16]
 80034c4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80034c8:	2b18      	cmp	r3, #24
 80034ca:	f000 80bd 	beq.w	8003648 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034d2:	2b02      	cmp	r3, #2
 80034d4:	f040 809e 	bne.w	8003614 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034d8:	4b42      	ldr	r3, [pc, #264]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a41      	ldr	r2, [pc, #260]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 80034de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80034e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034e4:	f7fd ffb6 	bl	8001454 <HAL_GetTick>
 80034e8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80034ea:	e008      	b.n	80034fe <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034ec:	f7fd ffb2 	bl	8001454 <HAL_GetTick>
 80034f0:	4602      	mov	r2, r0
 80034f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034f4:	1ad3      	subs	r3, r2, r3
 80034f6:	2b02      	cmp	r3, #2
 80034f8:	d901      	bls.n	80034fe <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80034fa:	2303      	movs	r3, #3
 80034fc:	e10e      	b.n	800371c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80034fe:	4b39      	ldr	r3, [pc, #228]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003506:	2b00      	cmp	r3, #0
 8003508:	d1f0      	bne.n	80034ec <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800350a:	4b36      	ldr	r3, [pc, #216]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 800350c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800350e:	4b37      	ldr	r3, [pc, #220]	@ (80035ec <HAL_RCC_OscConfig+0x774>)
 8003510:	4013      	ands	r3, r2
 8003512:	687a      	ldr	r2, [r7, #4]
 8003514:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8003516:	687a      	ldr	r2, [r7, #4]
 8003518:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800351a:	0112      	lsls	r2, r2, #4
 800351c:	430a      	orrs	r2, r1
 800351e:	4931      	ldr	r1, [pc, #196]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 8003520:	4313      	orrs	r3, r2
 8003522:	628b      	str	r3, [r1, #40]	@ 0x28
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003528:	3b01      	subs	r3, #1
 800352a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003532:	3b01      	subs	r3, #1
 8003534:	025b      	lsls	r3, r3, #9
 8003536:	b29b      	uxth	r3, r3
 8003538:	431a      	orrs	r2, r3
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800353e:	3b01      	subs	r3, #1
 8003540:	041b      	lsls	r3, r3, #16
 8003542:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003546:	431a      	orrs	r2, r3
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800354c:	3b01      	subs	r3, #1
 800354e:	061b      	lsls	r3, r3, #24
 8003550:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003554:	4923      	ldr	r1, [pc, #140]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 8003556:	4313      	orrs	r3, r2
 8003558:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800355a:	4b22      	ldr	r3, [pc, #136]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 800355c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800355e:	4a21      	ldr	r2, [pc, #132]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 8003560:	f023 0301 	bic.w	r3, r3, #1
 8003564:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003566:	4b1f      	ldr	r3, [pc, #124]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 8003568:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800356a:	4b21      	ldr	r3, [pc, #132]	@ (80035f0 <HAL_RCC_OscConfig+0x778>)
 800356c:	4013      	ands	r3, r2
 800356e:	687a      	ldr	r2, [r7, #4]
 8003570:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003572:	00d2      	lsls	r2, r2, #3
 8003574:	491b      	ldr	r1, [pc, #108]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 8003576:	4313      	orrs	r3, r2
 8003578:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800357a:	4b1a      	ldr	r3, [pc, #104]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 800357c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800357e:	f023 020c 	bic.w	r2, r3, #12
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003586:	4917      	ldr	r1, [pc, #92]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 8003588:	4313      	orrs	r3, r2
 800358a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800358c:	4b15      	ldr	r3, [pc, #84]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 800358e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003590:	f023 0202 	bic.w	r2, r3, #2
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003598:	4912      	ldr	r1, [pc, #72]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 800359a:	4313      	orrs	r3, r2
 800359c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800359e:	4b11      	ldr	r3, [pc, #68]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 80035a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035a2:	4a10      	ldr	r2, [pc, #64]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 80035a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035a8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80035aa:	4b0e      	ldr	r3, [pc, #56]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 80035ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035ae:	4a0d      	ldr	r2, [pc, #52]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 80035b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80035b6:	4b0b      	ldr	r3, [pc, #44]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 80035b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035ba:	4a0a      	ldr	r2, [pc, #40]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 80035bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80035c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80035c2:	4b08      	ldr	r3, [pc, #32]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 80035c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035c6:	4a07      	ldr	r2, [pc, #28]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 80035c8:	f043 0301 	orr.w	r3, r3, #1
 80035cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035ce:	4b05      	ldr	r3, [pc, #20]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4a04      	ldr	r2, [pc, #16]	@ (80035e4 <HAL_RCC_OscConfig+0x76c>)
 80035d4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80035d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035da:	f7fd ff3b 	bl	8001454 <HAL_GetTick>
 80035de:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80035e0:	e011      	b.n	8003606 <HAL_RCC_OscConfig+0x78e>
 80035e2:	bf00      	nop
 80035e4:	58024400 	.word	0x58024400
 80035e8:	58024800 	.word	0x58024800
 80035ec:	fffffc0c 	.word	0xfffffc0c
 80035f0:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035f4:	f7fd ff2e 	bl	8001454 <HAL_GetTick>
 80035f8:	4602      	mov	r2, r0
 80035fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035fc:	1ad3      	subs	r3, r2, r3
 80035fe:	2b02      	cmp	r3, #2
 8003600:	d901      	bls.n	8003606 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8003602:	2303      	movs	r3, #3
 8003604:	e08a      	b.n	800371c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003606:	4b47      	ldr	r3, [pc, #284]	@ (8003724 <HAL_RCC_OscConfig+0x8ac>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800360e:	2b00      	cmp	r3, #0
 8003610:	d0f0      	beq.n	80035f4 <HAL_RCC_OscConfig+0x77c>
 8003612:	e082      	b.n	800371a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003614:	4b43      	ldr	r3, [pc, #268]	@ (8003724 <HAL_RCC_OscConfig+0x8ac>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a42      	ldr	r2, [pc, #264]	@ (8003724 <HAL_RCC_OscConfig+0x8ac>)
 800361a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800361e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003620:	f7fd ff18 	bl	8001454 <HAL_GetTick>
 8003624:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003626:	e008      	b.n	800363a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003628:	f7fd ff14 	bl	8001454 <HAL_GetTick>
 800362c:	4602      	mov	r2, r0
 800362e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003630:	1ad3      	subs	r3, r2, r3
 8003632:	2b02      	cmp	r3, #2
 8003634:	d901      	bls.n	800363a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8003636:	2303      	movs	r3, #3
 8003638:	e070      	b.n	800371c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800363a:	4b3a      	ldr	r3, [pc, #232]	@ (8003724 <HAL_RCC_OscConfig+0x8ac>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003642:	2b00      	cmp	r3, #0
 8003644:	d1f0      	bne.n	8003628 <HAL_RCC_OscConfig+0x7b0>
 8003646:	e068      	b.n	800371a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003648:	4b36      	ldr	r3, [pc, #216]	@ (8003724 <HAL_RCC_OscConfig+0x8ac>)
 800364a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800364c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800364e:	4b35      	ldr	r3, [pc, #212]	@ (8003724 <HAL_RCC_OscConfig+0x8ac>)
 8003650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003652:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003658:	2b01      	cmp	r3, #1
 800365a:	d031      	beq.n	80036c0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800365c:	693b      	ldr	r3, [r7, #16]
 800365e:	f003 0203 	and.w	r2, r3, #3
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003666:	429a      	cmp	r2, r3
 8003668:	d12a      	bne.n	80036c0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800366a:	693b      	ldr	r3, [r7, #16]
 800366c:	091b      	lsrs	r3, r3, #4
 800366e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003676:	429a      	cmp	r2, r3
 8003678:	d122      	bne.n	80036c0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003684:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003686:	429a      	cmp	r2, r3
 8003688:	d11a      	bne.n	80036c0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	0a5b      	lsrs	r3, r3, #9
 800368e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003696:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003698:	429a      	cmp	r2, r3
 800369a:	d111      	bne.n	80036c0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	0c1b      	lsrs	r3, r3, #16
 80036a0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036a8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80036aa:	429a      	cmp	r2, r3
 80036ac:	d108      	bne.n	80036c0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	0e1b      	lsrs	r3, r3, #24
 80036b2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036ba:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80036bc:	429a      	cmp	r2, r3
 80036be:	d001      	beq.n	80036c4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80036c0:	2301      	movs	r3, #1
 80036c2:	e02b      	b.n	800371c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80036c4:	4b17      	ldr	r3, [pc, #92]	@ (8003724 <HAL_RCC_OscConfig+0x8ac>)
 80036c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036c8:	08db      	lsrs	r3, r3, #3
 80036ca:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80036ce:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036d4:	693a      	ldr	r2, [r7, #16]
 80036d6:	429a      	cmp	r2, r3
 80036d8:	d01f      	beq.n	800371a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80036da:	4b12      	ldr	r3, [pc, #72]	@ (8003724 <HAL_RCC_OscConfig+0x8ac>)
 80036dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036de:	4a11      	ldr	r2, [pc, #68]	@ (8003724 <HAL_RCC_OscConfig+0x8ac>)
 80036e0:	f023 0301 	bic.w	r3, r3, #1
 80036e4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80036e6:	f7fd feb5 	bl	8001454 <HAL_GetTick>
 80036ea:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80036ec:	bf00      	nop
 80036ee:	f7fd feb1 	bl	8001454 <HAL_GetTick>
 80036f2:	4602      	mov	r2, r0
 80036f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d0f9      	beq.n	80036ee <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80036fa:	4b0a      	ldr	r3, [pc, #40]	@ (8003724 <HAL_RCC_OscConfig+0x8ac>)
 80036fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80036fe:	4b0a      	ldr	r3, [pc, #40]	@ (8003728 <HAL_RCC_OscConfig+0x8b0>)
 8003700:	4013      	ands	r3, r2
 8003702:	687a      	ldr	r2, [r7, #4]
 8003704:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003706:	00d2      	lsls	r2, r2, #3
 8003708:	4906      	ldr	r1, [pc, #24]	@ (8003724 <HAL_RCC_OscConfig+0x8ac>)
 800370a:	4313      	orrs	r3, r2
 800370c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800370e:	4b05      	ldr	r3, [pc, #20]	@ (8003724 <HAL_RCC_OscConfig+0x8ac>)
 8003710:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003712:	4a04      	ldr	r2, [pc, #16]	@ (8003724 <HAL_RCC_OscConfig+0x8ac>)
 8003714:	f043 0301 	orr.w	r3, r3, #1
 8003718:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800371a:	2300      	movs	r3, #0
}
 800371c:	4618      	mov	r0, r3
 800371e:	3730      	adds	r7, #48	@ 0x30
 8003720:	46bd      	mov	sp, r7
 8003722:	bd80      	pop	{r7, pc}
 8003724:	58024400 	.word	0x58024400
 8003728:	ffff0007 	.word	0xffff0007

0800372c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b086      	sub	sp, #24
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
 8003734:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d101      	bne.n	8003740 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800373c:	2301      	movs	r3, #1
 800373e:	e19c      	b.n	8003a7a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003740:	4b8a      	ldr	r3, [pc, #552]	@ (800396c <HAL_RCC_ClockConfig+0x240>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f003 030f 	and.w	r3, r3, #15
 8003748:	683a      	ldr	r2, [r7, #0]
 800374a:	429a      	cmp	r2, r3
 800374c:	d910      	bls.n	8003770 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800374e:	4b87      	ldr	r3, [pc, #540]	@ (800396c <HAL_RCC_ClockConfig+0x240>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f023 020f 	bic.w	r2, r3, #15
 8003756:	4985      	ldr	r1, [pc, #532]	@ (800396c <HAL_RCC_ClockConfig+0x240>)
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	4313      	orrs	r3, r2
 800375c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800375e:	4b83      	ldr	r3, [pc, #524]	@ (800396c <HAL_RCC_ClockConfig+0x240>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 030f 	and.w	r3, r3, #15
 8003766:	683a      	ldr	r2, [r7, #0]
 8003768:	429a      	cmp	r2, r3
 800376a:	d001      	beq.n	8003770 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800376c:	2301      	movs	r3, #1
 800376e:	e184      	b.n	8003a7a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f003 0304 	and.w	r3, r3, #4
 8003778:	2b00      	cmp	r3, #0
 800377a:	d010      	beq.n	800379e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	691a      	ldr	r2, [r3, #16]
 8003780:	4b7b      	ldr	r3, [pc, #492]	@ (8003970 <HAL_RCC_ClockConfig+0x244>)
 8003782:	699b      	ldr	r3, [r3, #24]
 8003784:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003788:	429a      	cmp	r2, r3
 800378a:	d908      	bls.n	800379e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800378c:	4b78      	ldr	r3, [pc, #480]	@ (8003970 <HAL_RCC_ClockConfig+0x244>)
 800378e:	699b      	ldr	r3, [r3, #24]
 8003790:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	691b      	ldr	r3, [r3, #16]
 8003798:	4975      	ldr	r1, [pc, #468]	@ (8003970 <HAL_RCC_ClockConfig+0x244>)
 800379a:	4313      	orrs	r3, r2
 800379c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f003 0308 	and.w	r3, r3, #8
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d010      	beq.n	80037cc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	695a      	ldr	r2, [r3, #20]
 80037ae:	4b70      	ldr	r3, [pc, #448]	@ (8003970 <HAL_RCC_ClockConfig+0x244>)
 80037b0:	69db      	ldr	r3, [r3, #28]
 80037b2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80037b6:	429a      	cmp	r2, r3
 80037b8:	d908      	bls.n	80037cc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80037ba:	4b6d      	ldr	r3, [pc, #436]	@ (8003970 <HAL_RCC_ClockConfig+0x244>)
 80037bc:	69db      	ldr	r3, [r3, #28]
 80037be:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	695b      	ldr	r3, [r3, #20]
 80037c6:	496a      	ldr	r1, [pc, #424]	@ (8003970 <HAL_RCC_ClockConfig+0x244>)
 80037c8:	4313      	orrs	r3, r2
 80037ca:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f003 0310 	and.w	r3, r3, #16
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d010      	beq.n	80037fa <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	699a      	ldr	r2, [r3, #24]
 80037dc:	4b64      	ldr	r3, [pc, #400]	@ (8003970 <HAL_RCC_ClockConfig+0x244>)
 80037de:	69db      	ldr	r3, [r3, #28]
 80037e0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80037e4:	429a      	cmp	r2, r3
 80037e6:	d908      	bls.n	80037fa <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80037e8:	4b61      	ldr	r3, [pc, #388]	@ (8003970 <HAL_RCC_ClockConfig+0x244>)
 80037ea:	69db      	ldr	r3, [r3, #28]
 80037ec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	699b      	ldr	r3, [r3, #24]
 80037f4:	495e      	ldr	r1, [pc, #376]	@ (8003970 <HAL_RCC_ClockConfig+0x244>)
 80037f6:	4313      	orrs	r3, r2
 80037f8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f003 0320 	and.w	r3, r3, #32
 8003802:	2b00      	cmp	r3, #0
 8003804:	d010      	beq.n	8003828 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	69da      	ldr	r2, [r3, #28]
 800380a:	4b59      	ldr	r3, [pc, #356]	@ (8003970 <HAL_RCC_ClockConfig+0x244>)
 800380c:	6a1b      	ldr	r3, [r3, #32]
 800380e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003812:	429a      	cmp	r2, r3
 8003814:	d908      	bls.n	8003828 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003816:	4b56      	ldr	r3, [pc, #344]	@ (8003970 <HAL_RCC_ClockConfig+0x244>)
 8003818:	6a1b      	ldr	r3, [r3, #32]
 800381a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	69db      	ldr	r3, [r3, #28]
 8003822:	4953      	ldr	r1, [pc, #332]	@ (8003970 <HAL_RCC_ClockConfig+0x244>)
 8003824:	4313      	orrs	r3, r2
 8003826:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f003 0302 	and.w	r3, r3, #2
 8003830:	2b00      	cmp	r3, #0
 8003832:	d010      	beq.n	8003856 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	68da      	ldr	r2, [r3, #12]
 8003838:	4b4d      	ldr	r3, [pc, #308]	@ (8003970 <HAL_RCC_ClockConfig+0x244>)
 800383a:	699b      	ldr	r3, [r3, #24]
 800383c:	f003 030f 	and.w	r3, r3, #15
 8003840:	429a      	cmp	r2, r3
 8003842:	d908      	bls.n	8003856 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003844:	4b4a      	ldr	r3, [pc, #296]	@ (8003970 <HAL_RCC_ClockConfig+0x244>)
 8003846:	699b      	ldr	r3, [r3, #24]
 8003848:	f023 020f 	bic.w	r2, r3, #15
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	68db      	ldr	r3, [r3, #12]
 8003850:	4947      	ldr	r1, [pc, #284]	@ (8003970 <HAL_RCC_ClockConfig+0x244>)
 8003852:	4313      	orrs	r3, r2
 8003854:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f003 0301 	and.w	r3, r3, #1
 800385e:	2b00      	cmp	r3, #0
 8003860:	d055      	beq.n	800390e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003862:	4b43      	ldr	r3, [pc, #268]	@ (8003970 <HAL_RCC_ClockConfig+0x244>)
 8003864:	699b      	ldr	r3, [r3, #24]
 8003866:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	4940      	ldr	r1, [pc, #256]	@ (8003970 <HAL_RCC_ClockConfig+0x244>)
 8003870:	4313      	orrs	r3, r2
 8003872:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	2b02      	cmp	r3, #2
 800387a:	d107      	bne.n	800388c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800387c:	4b3c      	ldr	r3, [pc, #240]	@ (8003970 <HAL_RCC_ClockConfig+0x244>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003884:	2b00      	cmp	r3, #0
 8003886:	d121      	bne.n	80038cc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003888:	2301      	movs	r3, #1
 800388a:	e0f6      	b.n	8003a7a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	2b03      	cmp	r3, #3
 8003892:	d107      	bne.n	80038a4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003894:	4b36      	ldr	r3, [pc, #216]	@ (8003970 <HAL_RCC_ClockConfig+0x244>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800389c:	2b00      	cmp	r3, #0
 800389e:	d115      	bne.n	80038cc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80038a0:	2301      	movs	r3, #1
 80038a2:	e0ea      	b.n	8003a7a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	2b01      	cmp	r3, #1
 80038aa:	d107      	bne.n	80038bc <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80038ac:	4b30      	ldr	r3, [pc, #192]	@ (8003970 <HAL_RCC_ClockConfig+0x244>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d109      	bne.n	80038cc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80038b8:	2301      	movs	r3, #1
 80038ba:	e0de      	b.n	8003a7a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80038bc:	4b2c      	ldr	r3, [pc, #176]	@ (8003970 <HAL_RCC_ClockConfig+0x244>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f003 0304 	and.w	r3, r3, #4
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d101      	bne.n	80038cc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80038c8:	2301      	movs	r3, #1
 80038ca:	e0d6      	b.n	8003a7a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80038cc:	4b28      	ldr	r3, [pc, #160]	@ (8003970 <HAL_RCC_ClockConfig+0x244>)
 80038ce:	691b      	ldr	r3, [r3, #16]
 80038d0:	f023 0207 	bic.w	r2, r3, #7
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	4925      	ldr	r1, [pc, #148]	@ (8003970 <HAL_RCC_ClockConfig+0x244>)
 80038da:	4313      	orrs	r3, r2
 80038dc:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038de:	f7fd fdb9 	bl	8001454 <HAL_GetTick>
 80038e2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038e4:	e00a      	b.n	80038fc <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038e6:	f7fd fdb5 	bl	8001454 <HAL_GetTick>
 80038ea:	4602      	mov	r2, r0
 80038ec:	697b      	ldr	r3, [r7, #20]
 80038ee:	1ad3      	subs	r3, r2, r3
 80038f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d901      	bls.n	80038fc <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80038f8:	2303      	movs	r3, #3
 80038fa:	e0be      	b.n	8003a7a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038fc:	4b1c      	ldr	r3, [pc, #112]	@ (8003970 <HAL_RCC_ClockConfig+0x244>)
 80038fe:	691b      	ldr	r3, [r3, #16]
 8003900:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	00db      	lsls	r3, r3, #3
 800390a:	429a      	cmp	r2, r3
 800390c:	d1eb      	bne.n	80038e6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f003 0302 	and.w	r3, r3, #2
 8003916:	2b00      	cmp	r3, #0
 8003918:	d010      	beq.n	800393c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	68da      	ldr	r2, [r3, #12]
 800391e:	4b14      	ldr	r3, [pc, #80]	@ (8003970 <HAL_RCC_ClockConfig+0x244>)
 8003920:	699b      	ldr	r3, [r3, #24]
 8003922:	f003 030f 	and.w	r3, r3, #15
 8003926:	429a      	cmp	r2, r3
 8003928:	d208      	bcs.n	800393c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800392a:	4b11      	ldr	r3, [pc, #68]	@ (8003970 <HAL_RCC_ClockConfig+0x244>)
 800392c:	699b      	ldr	r3, [r3, #24]
 800392e:	f023 020f 	bic.w	r2, r3, #15
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	68db      	ldr	r3, [r3, #12]
 8003936:	490e      	ldr	r1, [pc, #56]	@ (8003970 <HAL_RCC_ClockConfig+0x244>)
 8003938:	4313      	orrs	r3, r2
 800393a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800393c:	4b0b      	ldr	r3, [pc, #44]	@ (800396c <HAL_RCC_ClockConfig+0x240>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f003 030f 	and.w	r3, r3, #15
 8003944:	683a      	ldr	r2, [r7, #0]
 8003946:	429a      	cmp	r2, r3
 8003948:	d214      	bcs.n	8003974 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800394a:	4b08      	ldr	r3, [pc, #32]	@ (800396c <HAL_RCC_ClockConfig+0x240>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f023 020f 	bic.w	r2, r3, #15
 8003952:	4906      	ldr	r1, [pc, #24]	@ (800396c <HAL_RCC_ClockConfig+0x240>)
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	4313      	orrs	r3, r2
 8003958:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800395a:	4b04      	ldr	r3, [pc, #16]	@ (800396c <HAL_RCC_ClockConfig+0x240>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f003 030f 	and.w	r3, r3, #15
 8003962:	683a      	ldr	r2, [r7, #0]
 8003964:	429a      	cmp	r2, r3
 8003966:	d005      	beq.n	8003974 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003968:	2301      	movs	r3, #1
 800396a:	e086      	b.n	8003a7a <HAL_RCC_ClockConfig+0x34e>
 800396c:	52002000 	.word	0x52002000
 8003970:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f003 0304 	and.w	r3, r3, #4
 800397c:	2b00      	cmp	r3, #0
 800397e:	d010      	beq.n	80039a2 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	691a      	ldr	r2, [r3, #16]
 8003984:	4b3f      	ldr	r3, [pc, #252]	@ (8003a84 <HAL_RCC_ClockConfig+0x358>)
 8003986:	699b      	ldr	r3, [r3, #24]
 8003988:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800398c:	429a      	cmp	r2, r3
 800398e:	d208      	bcs.n	80039a2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003990:	4b3c      	ldr	r3, [pc, #240]	@ (8003a84 <HAL_RCC_ClockConfig+0x358>)
 8003992:	699b      	ldr	r3, [r3, #24]
 8003994:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	691b      	ldr	r3, [r3, #16]
 800399c:	4939      	ldr	r1, [pc, #228]	@ (8003a84 <HAL_RCC_ClockConfig+0x358>)
 800399e:	4313      	orrs	r3, r2
 80039a0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f003 0308 	and.w	r3, r3, #8
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d010      	beq.n	80039d0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	695a      	ldr	r2, [r3, #20]
 80039b2:	4b34      	ldr	r3, [pc, #208]	@ (8003a84 <HAL_RCC_ClockConfig+0x358>)
 80039b4:	69db      	ldr	r3, [r3, #28]
 80039b6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80039ba:	429a      	cmp	r2, r3
 80039bc:	d208      	bcs.n	80039d0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80039be:	4b31      	ldr	r3, [pc, #196]	@ (8003a84 <HAL_RCC_ClockConfig+0x358>)
 80039c0:	69db      	ldr	r3, [r3, #28]
 80039c2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	695b      	ldr	r3, [r3, #20]
 80039ca:	492e      	ldr	r1, [pc, #184]	@ (8003a84 <HAL_RCC_ClockConfig+0x358>)
 80039cc:	4313      	orrs	r3, r2
 80039ce:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f003 0310 	and.w	r3, r3, #16
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d010      	beq.n	80039fe <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	699a      	ldr	r2, [r3, #24]
 80039e0:	4b28      	ldr	r3, [pc, #160]	@ (8003a84 <HAL_RCC_ClockConfig+0x358>)
 80039e2:	69db      	ldr	r3, [r3, #28]
 80039e4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80039e8:	429a      	cmp	r2, r3
 80039ea:	d208      	bcs.n	80039fe <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80039ec:	4b25      	ldr	r3, [pc, #148]	@ (8003a84 <HAL_RCC_ClockConfig+0x358>)
 80039ee:	69db      	ldr	r3, [r3, #28]
 80039f0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	699b      	ldr	r3, [r3, #24]
 80039f8:	4922      	ldr	r1, [pc, #136]	@ (8003a84 <HAL_RCC_ClockConfig+0x358>)
 80039fa:	4313      	orrs	r3, r2
 80039fc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f003 0320 	and.w	r3, r3, #32
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d010      	beq.n	8003a2c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	69da      	ldr	r2, [r3, #28]
 8003a0e:	4b1d      	ldr	r3, [pc, #116]	@ (8003a84 <HAL_RCC_ClockConfig+0x358>)
 8003a10:	6a1b      	ldr	r3, [r3, #32]
 8003a12:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003a16:	429a      	cmp	r2, r3
 8003a18:	d208      	bcs.n	8003a2c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003a1a:	4b1a      	ldr	r3, [pc, #104]	@ (8003a84 <HAL_RCC_ClockConfig+0x358>)
 8003a1c:	6a1b      	ldr	r3, [r3, #32]
 8003a1e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	69db      	ldr	r3, [r3, #28]
 8003a26:	4917      	ldr	r1, [pc, #92]	@ (8003a84 <HAL_RCC_ClockConfig+0x358>)
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003a2c:	f000 f834 	bl	8003a98 <HAL_RCC_GetSysClockFreq>
 8003a30:	4602      	mov	r2, r0
 8003a32:	4b14      	ldr	r3, [pc, #80]	@ (8003a84 <HAL_RCC_ClockConfig+0x358>)
 8003a34:	699b      	ldr	r3, [r3, #24]
 8003a36:	0a1b      	lsrs	r3, r3, #8
 8003a38:	f003 030f 	and.w	r3, r3, #15
 8003a3c:	4912      	ldr	r1, [pc, #72]	@ (8003a88 <HAL_RCC_ClockConfig+0x35c>)
 8003a3e:	5ccb      	ldrb	r3, [r1, r3]
 8003a40:	f003 031f 	and.w	r3, r3, #31
 8003a44:	fa22 f303 	lsr.w	r3, r2, r3
 8003a48:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003a4a:	4b0e      	ldr	r3, [pc, #56]	@ (8003a84 <HAL_RCC_ClockConfig+0x358>)
 8003a4c:	699b      	ldr	r3, [r3, #24]
 8003a4e:	f003 030f 	and.w	r3, r3, #15
 8003a52:	4a0d      	ldr	r2, [pc, #52]	@ (8003a88 <HAL_RCC_ClockConfig+0x35c>)
 8003a54:	5cd3      	ldrb	r3, [r2, r3]
 8003a56:	f003 031f 	and.w	r3, r3, #31
 8003a5a:	693a      	ldr	r2, [r7, #16]
 8003a5c:	fa22 f303 	lsr.w	r3, r2, r3
 8003a60:	4a0a      	ldr	r2, [pc, #40]	@ (8003a8c <HAL_RCC_ClockConfig+0x360>)
 8003a62:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003a64:	4a0a      	ldr	r2, [pc, #40]	@ (8003a90 <HAL_RCC_ClockConfig+0x364>)
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003a6a:	4b0a      	ldr	r3, [pc, #40]	@ (8003a94 <HAL_RCC_ClockConfig+0x368>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f7fd fca6 	bl	80013c0 <HAL_InitTick>
 8003a74:	4603      	mov	r3, r0
 8003a76:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003a78:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	3718      	adds	r7, #24
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bd80      	pop	{r7, pc}
 8003a82:	bf00      	nop
 8003a84:	58024400 	.word	0x58024400
 8003a88:	08007774 	.word	0x08007774
 8003a8c:	24000004 	.word	0x24000004
 8003a90:	24000000 	.word	0x24000000
 8003a94:	24000008 	.word	0x24000008

08003a98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b089      	sub	sp, #36	@ 0x24
 8003a9c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003a9e:	4bb3      	ldr	r3, [pc, #716]	@ (8003d6c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003aa0:	691b      	ldr	r3, [r3, #16]
 8003aa2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003aa6:	2b18      	cmp	r3, #24
 8003aa8:	f200 8155 	bhi.w	8003d56 <HAL_RCC_GetSysClockFreq+0x2be>
 8003aac:	a201      	add	r2, pc, #4	@ (adr r2, 8003ab4 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003aae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ab2:	bf00      	nop
 8003ab4:	08003b19 	.word	0x08003b19
 8003ab8:	08003d57 	.word	0x08003d57
 8003abc:	08003d57 	.word	0x08003d57
 8003ac0:	08003d57 	.word	0x08003d57
 8003ac4:	08003d57 	.word	0x08003d57
 8003ac8:	08003d57 	.word	0x08003d57
 8003acc:	08003d57 	.word	0x08003d57
 8003ad0:	08003d57 	.word	0x08003d57
 8003ad4:	08003b3f 	.word	0x08003b3f
 8003ad8:	08003d57 	.word	0x08003d57
 8003adc:	08003d57 	.word	0x08003d57
 8003ae0:	08003d57 	.word	0x08003d57
 8003ae4:	08003d57 	.word	0x08003d57
 8003ae8:	08003d57 	.word	0x08003d57
 8003aec:	08003d57 	.word	0x08003d57
 8003af0:	08003d57 	.word	0x08003d57
 8003af4:	08003b45 	.word	0x08003b45
 8003af8:	08003d57 	.word	0x08003d57
 8003afc:	08003d57 	.word	0x08003d57
 8003b00:	08003d57 	.word	0x08003d57
 8003b04:	08003d57 	.word	0x08003d57
 8003b08:	08003d57 	.word	0x08003d57
 8003b0c:	08003d57 	.word	0x08003d57
 8003b10:	08003d57 	.word	0x08003d57
 8003b14:	08003b4b 	.word	0x08003b4b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003b18:	4b94      	ldr	r3, [pc, #592]	@ (8003d6c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f003 0320 	and.w	r3, r3, #32
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d009      	beq.n	8003b38 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003b24:	4b91      	ldr	r3, [pc, #580]	@ (8003d6c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	08db      	lsrs	r3, r3, #3
 8003b2a:	f003 0303 	and.w	r3, r3, #3
 8003b2e:	4a90      	ldr	r2, [pc, #576]	@ (8003d70 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003b30:	fa22 f303 	lsr.w	r3, r2, r3
 8003b34:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003b36:	e111      	b.n	8003d5c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003b38:	4b8d      	ldr	r3, [pc, #564]	@ (8003d70 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003b3a:	61bb      	str	r3, [r7, #24]
      break;
 8003b3c:	e10e      	b.n	8003d5c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003b3e:	4b8d      	ldr	r3, [pc, #564]	@ (8003d74 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003b40:	61bb      	str	r3, [r7, #24]
      break;
 8003b42:	e10b      	b.n	8003d5c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003b44:	4b8c      	ldr	r3, [pc, #560]	@ (8003d78 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003b46:	61bb      	str	r3, [r7, #24]
      break;
 8003b48:	e108      	b.n	8003d5c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003b4a:	4b88      	ldr	r3, [pc, #544]	@ (8003d6c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b4e:	f003 0303 	and.w	r3, r3, #3
 8003b52:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003b54:	4b85      	ldr	r3, [pc, #532]	@ (8003d6c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b58:	091b      	lsrs	r3, r3, #4
 8003b5a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003b5e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003b60:	4b82      	ldr	r3, [pc, #520]	@ (8003d6c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b64:	f003 0301 	and.w	r3, r3, #1
 8003b68:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003b6a:	4b80      	ldr	r3, [pc, #512]	@ (8003d6c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b6e:	08db      	lsrs	r3, r3, #3
 8003b70:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003b74:	68fa      	ldr	r2, [r7, #12]
 8003b76:	fb02 f303 	mul.w	r3, r2, r3
 8003b7a:	ee07 3a90 	vmov	s15, r3
 8003b7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b82:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003b86:	693b      	ldr	r3, [r7, #16]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	f000 80e1 	beq.w	8003d50 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8003b8e:	697b      	ldr	r3, [r7, #20]
 8003b90:	2b02      	cmp	r3, #2
 8003b92:	f000 8083 	beq.w	8003c9c <HAL_RCC_GetSysClockFreq+0x204>
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	2b02      	cmp	r3, #2
 8003b9a:	f200 80a1 	bhi.w	8003ce0 <HAL_RCC_GetSysClockFreq+0x248>
 8003b9e:	697b      	ldr	r3, [r7, #20]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d003      	beq.n	8003bac <HAL_RCC_GetSysClockFreq+0x114>
 8003ba4:	697b      	ldr	r3, [r7, #20]
 8003ba6:	2b01      	cmp	r3, #1
 8003ba8:	d056      	beq.n	8003c58 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003baa:	e099      	b.n	8003ce0 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003bac:	4b6f      	ldr	r3, [pc, #444]	@ (8003d6c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f003 0320 	and.w	r3, r3, #32
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d02d      	beq.n	8003c14 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003bb8:	4b6c      	ldr	r3, [pc, #432]	@ (8003d6c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	08db      	lsrs	r3, r3, #3
 8003bbe:	f003 0303 	and.w	r3, r3, #3
 8003bc2:	4a6b      	ldr	r2, [pc, #428]	@ (8003d70 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003bc4:	fa22 f303 	lsr.w	r3, r2, r3
 8003bc8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	ee07 3a90 	vmov	s15, r3
 8003bd0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	ee07 3a90 	vmov	s15, r3
 8003bda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003bde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003be2:	4b62      	ldr	r3, [pc, #392]	@ (8003d6c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003be6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003bea:	ee07 3a90 	vmov	s15, r3
 8003bee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003bf2:	ed97 6a02 	vldr	s12, [r7, #8]
 8003bf6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003d7c <HAL_RCC_GetSysClockFreq+0x2e4>
 8003bfa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003bfe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003c06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c0e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8003c12:	e087      	b.n	8003d24 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003c14:	693b      	ldr	r3, [r7, #16]
 8003c16:	ee07 3a90 	vmov	s15, r3
 8003c1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c1e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003d80 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003c22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c26:	4b51      	ldr	r3, [pc, #324]	@ (8003d6c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c2e:	ee07 3a90 	vmov	s15, r3
 8003c32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c36:	ed97 6a02 	vldr	s12, [r7, #8]
 8003c3a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003d7c <HAL_RCC_GetSysClockFreq+0x2e4>
 8003c3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003c4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c52:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003c56:	e065      	b.n	8003d24 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003c58:	693b      	ldr	r3, [r7, #16]
 8003c5a:	ee07 3a90 	vmov	s15, r3
 8003c5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c62:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003d84 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003c66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c6a:	4b40      	ldr	r3, [pc, #256]	@ (8003d6c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c72:	ee07 3a90 	vmov	s15, r3
 8003c76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c7a:	ed97 6a02 	vldr	s12, [r7, #8]
 8003c7e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003d7c <HAL_RCC_GetSysClockFreq+0x2e4>
 8003c82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003c8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c96:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003c9a:	e043      	b.n	8003d24 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003c9c:	693b      	ldr	r3, [r7, #16]
 8003c9e:	ee07 3a90 	vmov	s15, r3
 8003ca2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ca6:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003d88 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003caa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003cae:	4b2f      	ldr	r3, [pc, #188]	@ (8003d6c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cb6:	ee07 3a90 	vmov	s15, r3
 8003cba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003cbe:	ed97 6a02 	vldr	s12, [r7, #8]
 8003cc2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003d7c <HAL_RCC_GetSysClockFreq+0x2e4>
 8003cc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003cca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003cce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003cd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003cd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cda:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003cde:	e021      	b.n	8003d24 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	ee07 3a90 	vmov	s15, r3
 8003ce6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003cea:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003d84 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003cee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003cf2:	4b1e      	ldr	r3, [pc, #120]	@ (8003d6c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003cf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cf6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cfa:	ee07 3a90 	vmov	s15, r3
 8003cfe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d02:	ed97 6a02 	vldr	s12, [r7, #8]
 8003d06:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003d7c <HAL_RCC_GetSysClockFreq+0x2e4>
 8003d0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003d16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d1e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003d22:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003d24:	4b11      	ldr	r3, [pc, #68]	@ (8003d6c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d28:	0a5b      	lsrs	r3, r3, #9
 8003d2a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003d2e:	3301      	adds	r3, #1
 8003d30:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	ee07 3a90 	vmov	s15, r3
 8003d38:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003d3c:	edd7 6a07 	vldr	s13, [r7, #28]
 8003d40:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003d44:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d48:	ee17 3a90 	vmov	r3, s15
 8003d4c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003d4e:	e005      	b.n	8003d5c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003d50:	2300      	movs	r3, #0
 8003d52:	61bb      	str	r3, [r7, #24]
      break;
 8003d54:	e002      	b.n	8003d5c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003d56:	4b07      	ldr	r3, [pc, #28]	@ (8003d74 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003d58:	61bb      	str	r3, [r7, #24]
      break;
 8003d5a:	bf00      	nop
  }

  return sysclockfreq;
 8003d5c:	69bb      	ldr	r3, [r7, #24]
}
 8003d5e:	4618      	mov	r0, r3
 8003d60:	3724      	adds	r7, #36	@ 0x24
 8003d62:	46bd      	mov	sp, r7
 8003d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d68:	4770      	bx	lr
 8003d6a:	bf00      	nop
 8003d6c:	58024400 	.word	0x58024400
 8003d70:	03d09000 	.word	0x03d09000
 8003d74:	003d0900 	.word	0x003d0900
 8003d78:	017d7840 	.word	0x017d7840
 8003d7c:	46000000 	.word	0x46000000
 8003d80:	4c742400 	.word	0x4c742400
 8003d84:	4a742400 	.word	0x4a742400
 8003d88:	4bbebc20 	.word	0x4bbebc20

08003d8c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b082      	sub	sp, #8
 8003d90:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003d92:	f7ff fe81 	bl	8003a98 <HAL_RCC_GetSysClockFreq>
 8003d96:	4602      	mov	r2, r0
 8003d98:	4b10      	ldr	r3, [pc, #64]	@ (8003ddc <HAL_RCC_GetHCLKFreq+0x50>)
 8003d9a:	699b      	ldr	r3, [r3, #24]
 8003d9c:	0a1b      	lsrs	r3, r3, #8
 8003d9e:	f003 030f 	and.w	r3, r3, #15
 8003da2:	490f      	ldr	r1, [pc, #60]	@ (8003de0 <HAL_RCC_GetHCLKFreq+0x54>)
 8003da4:	5ccb      	ldrb	r3, [r1, r3]
 8003da6:	f003 031f 	and.w	r3, r3, #31
 8003daa:	fa22 f303 	lsr.w	r3, r2, r3
 8003dae:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003db0:	4b0a      	ldr	r3, [pc, #40]	@ (8003ddc <HAL_RCC_GetHCLKFreq+0x50>)
 8003db2:	699b      	ldr	r3, [r3, #24]
 8003db4:	f003 030f 	and.w	r3, r3, #15
 8003db8:	4a09      	ldr	r2, [pc, #36]	@ (8003de0 <HAL_RCC_GetHCLKFreq+0x54>)
 8003dba:	5cd3      	ldrb	r3, [r2, r3]
 8003dbc:	f003 031f 	and.w	r3, r3, #31
 8003dc0:	687a      	ldr	r2, [r7, #4]
 8003dc2:	fa22 f303 	lsr.w	r3, r2, r3
 8003dc6:	4a07      	ldr	r2, [pc, #28]	@ (8003de4 <HAL_RCC_GetHCLKFreq+0x58>)
 8003dc8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003dca:	4a07      	ldr	r2, [pc, #28]	@ (8003de8 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003dd0:	4b04      	ldr	r3, [pc, #16]	@ (8003de4 <HAL_RCC_GetHCLKFreq+0x58>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
}
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	3708      	adds	r7, #8
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}
 8003ddc:	58024400 	.word	0x58024400
 8003de0:	08007774 	.word	0x08007774
 8003de4:	24000004 	.word	0x24000004
 8003de8:	24000000 	.word	0x24000000

08003dec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003df0:	f7ff ffcc 	bl	8003d8c <HAL_RCC_GetHCLKFreq>
 8003df4:	4602      	mov	r2, r0
 8003df6:	4b06      	ldr	r3, [pc, #24]	@ (8003e10 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003df8:	69db      	ldr	r3, [r3, #28]
 8003dfa:	091b      	lsrs	r3, r3, #4
 8003dfc:	f003 0307 	and.w	r3, r3, #7
 8003e00:	4904      	ldr	r1, [pc, #16]	@ (8003e14 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003e02:	5ccb      	ldrb	r3, [r1, r3]
 8003e04:	f003 031f 	and.w	r3, r3, #31
 8003e08:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	bd80      	pop	{r7, pc}
 8003e10:	58024400 	.word	0x58024400
 8003e14:	08007774 	.word	0x08007774

08003e18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003e1c:	f7ff ffb6 	bl	8003d8c <HAL_RCC_GetHCLKFreq>
 8003e20:	4602      	mov	r2, r0
 8003e22:	4b06      	ldr	r3, [pc, #24]	@ (8003e3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e24:	69db      	ldr	r3, [r3, #28]
 8003e26:	0a1b      	lsrs	r3, r3, #8
 8003e28:	f003 0307 	and.w	r3, r3, #7
 8003e2c:	4904      	ldr	r1, [pc, #16]	@ (8003e40 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003e2e:	5ccb      	ldrb	r3, [r1, r3]
 8003e30:	f003 031f 	and.w	r3, r3, #31
 8003e34:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003e38:	4618      	mov	r0, r3
 8003e3a:	bd80      	pop	{r7, pc}
 8003e3c:	58024400 	.word	0x58024400
 8003e40:	08007774 	.word	0x08007774

08003e44 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003e44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e48:	b0ca      	sub	sp, #296	@ 0x128
 8003e4a:	af00      	add	r7, sp, #0
 8003e4c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003e50:	2300      	movs	r3, #0
 8003e52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003e56:	2300      	movs	r3, #0
 8003e58:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003e5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e64:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003e68:	2500      	movs	r5, #0
 8003e6a:	ea54 0305 	orrs.w	r3, r4, r5
 8003e6e:	d049      	beq.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003e70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e74:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003e76:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003e7a:	d02f      	beq.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003e7c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003e80:	d828      	bhi.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003e82:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003e86:	d01a      	beq.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003e88:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003e8c:	d822      	bhi.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d003      	beq.n	8003e9a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003e92:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003e96:	d007      	beq.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003e98:	e01c      	b.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e9a:	4bb8      	ldr	r3, [pc, #736]	@ (800417c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003e9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e9e:	4ab7      	ldr	r2, [pc, #732]	@ (800417c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003ea0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ea4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003ea6:	e01a      	b.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003ea8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eac:	3308      	adds	r3, #8
 8003eae:	2102      	movs	r1, #2
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	f001 fc8f 	bl	80057d4 <RCCEx_PLL2_Config>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003ebc:	e00f      	b.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003ebe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ec2:	3328      	adds	r3, #40	@ 0x28
 8003ec4:	2102      	movs	r1, #2
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f001 fd36 	bl	8005938 <RCCEx_PLL3_Config>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003ed2:	e004      	b.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003eda:	e000      	b.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003edc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ede:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d10a      	bne.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003ee6:	4ba5      	ldr	r3, [pc, #660]	@ (800417c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003ee8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003eea:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003eee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ef2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003ef4:	4aa1      	ldr	r2, [pc, #644]	@ (800417c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003ef6:	430b      	orrs	r3, r1
 8003ef8:	6513      	str	r3, [r2, #80]	@ 0x50
 8003efa:	e003      	b.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003efc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f00:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003f04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f0c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003f10:	f04f 0900 	mov.w	r9, #0
 8003f14:	ea58 0309 	orrs.w	r3, r8, r9
 8003f18:	d047      	beq.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003f1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f20:	2b04      	cmp	r3, #4
 8003f22:	d82a      	bhi.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003f24:	a201      	add	r2, pc, #4	@ (adr r2, 8003f2c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003f26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f2a:	bf00      	nop
 8003f2c:	08003f41 	.word	0x08003f41
 8003f30:	08003f4f 	.word	0x08003f4f
 8003f34:	08003f65 	.word	0x08003f65
 8003f38:	08003f83 	.word	0x08003f83
 8003f3c:	08003f83 	.word	0x08003f83
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f40:	4b8e      	ldr	r3, [pc, #568]	@ (800417c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003f42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f44:	4a8d      	ldr	r2, [pc, #564]	@ (800417c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003f46:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f4a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003f4c:	e01a      	b.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003f4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f52:	3308      	adds	r3, #8
 8003f54:	2100      	movs	r1, #0
 8003f56:	4618      	mov	r0, r3
 8003f58:	f001 fc3c 	bl	80057d4 <RCCEx_PLL2_Config>
 8003f5c:	4603      	mov	r3, r0
 8003f5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003f62:	e00f      	b.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003f64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f68:	3328      	adds	r3, #40	@ 0x28
 8003f6a:	2100      	movs	r1, #0
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	f001 fce3 	bl	8005938 <RCCEx_PLL3_Config>
 8003f72:	4603      	mov	r3, r0
 8003f74:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003f78:	e004      	b.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f80:	e000      	b.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003f82:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d10a      	bne.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003f8c:	4b7b      	ldr	r3, [pc, #492]	@ (800417c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003f8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f90:	f023 0107 	bic.w	r1, r3, #7
 8003f94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f9a:	4a78      	ldr	r2, [pc, #480]	@ (800417c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003f9c:	430b      	orrs	r3, r1
 8003f9e:	6513      	str	r3, [r2, #80]	@ 0x50
 8003fa0:	e003      	b.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fa2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fa6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8003faa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fb2:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8003fb6:	f04f 0b00 	mov.w	fp, #0
 8003fba:	ea5a 030b 	orrs.w	r3, sl, fp
 8003fbe:	d04c      	beq.n	800405a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8003fc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fc6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003fca:	d030      	beq.n	800402e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8003fcc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003fd0:	d829      	bhi.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003fd2:	2bc0      	cmp	r3, #192	@ 0xc0
 8003fd4:	d02d      	beq.n	8004032 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003fd6:	2bc0      	cmp	r3, #192	@ 0xc0
 8003fd8:	d825      	bhi.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003fda:	2b80      	cmp	r3, #128	@ 0x80
 8003fdc:	d018      	beq.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003fde:	2b80      	cmp	r3, #128	@ 0x80
 8003fe0:	d821      	bhi.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d002      	beq.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8003fe6:	2b40      	cmp	r3, #64	@ 0x40
 8003fe8:	d007      	beq.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8003fea:	e01c      	b.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003fec:	4b63      	ldr	r3, [pc, #396]	@ (800417c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003fee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ff0:	4a62      	ldr	r2, [pc, #392]	@ (800417c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003ff2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ff6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003ff8:	e01c      	b.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003ffa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ffe:	3308      	adds	r3, #8
 8004000:	2100      	movs	r1, #0
 8004002:	4618      	mov	r0, r3
 8004004:	f001 fbe6 	bl	80057d4 <RCCEx_PLL2_Config>
 8004008:	4603      	mov	r3, r0
 800400a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800400e:	e011      	b.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004010:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004014:	3328      	adds	r3, #40	@ 0x28
 8004016:	2100      	movs	r1, #0
 8004018:	4618      	mov	r0, r3
 800401a:	f001 fc8d 	bl	8005938 <RCCEx_PLL3_Config>
 800401e:	4603      	mov	r3, r0
 8004020:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004024:	e006      	b.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004026:	2301      	movs	r3, #1
 8004028:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800402c:	e002      	b.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800402e:	bf00      	nop
 8004030:	e000      	b.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004032:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004034:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004038:	2b00      	cmp	r3, #0
 800403a:	d10a      	bne.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800403c:	4b4f      	ldr	r3, [pc, #316]	@ (800417c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800403e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004040:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004044:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004048:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800404a:	4a4c      	ldr	r2, [pc, #304]	@ (800417c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800404c:	430b      	orrs	r3, r1
 800404e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004050:	e003      	b.n	800405a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004052:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004056:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800405a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800405e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004062:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004066:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800406a:	2300      	movs	r3, #0
 800406c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004070:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8004074:	460b      	mov	r3, r1
 8004076:	4313      	orrs	r3, r2
 8004078:	d053      	beq.n	8004122 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800407a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800407e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004082:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004086:	d035      	beq.n	80040f4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8004088:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800408c:	d82e      	bhi.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800408e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004092:	d031      	beq.n	80040f8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8004094:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004098:	d828      	bhi.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800409a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800409e:	d01a      	beq.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80040a0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80040a4:	d822      	bhi.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d003      	beq.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80040aa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80040ae:	d007      	beq.n	80040c0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80040b0:	e01c      	b.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80040b2:	4b32      	ldr	r3, [pc, #200]	@ (800417c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80040b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040b6:	4a31      	ldr	r2, [pc, #196]	@ (800417c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80040b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80040bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80040be:	e01c      	b.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80040c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040c4:	3308      	adds	r3, #8
 80040c6:	2100      	movs	r1, #0
 80040c8:	4618      	mov	r0, r3
 80040ca:	f001 fb83 	bl	80057d4 <RCCEx_PLL2_Config>
 80040ce:	4603      	mov	r3, r0
 80040d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80040d4:	e011      	b.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80040d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040da:	3328      	adds	r3, #40	@ 0x28
 80040dc:	2100      	movs	r1, #0
 80040de:	4618      	mov	r0, r3
 80040e0:	f001 fc2a 	bl	8005938 <RCCEx_PLL3_Config>
 80040e4:	4603      	mov	r3, r0
 80040e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80040ea:	e006      	b.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80040ec:	2301      	movs	r3, #1
 80040ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80040f2:	e002      	b.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80040f4:	bf00      	nop
 80040f6:	e000      	b.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80040f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d10b      	bne.n	800411a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004102:	4b1e      	ldr	r3, [pc, #120]	@ (800417c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004104:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004106:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800410a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800410e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004112:	4a1a      	ldr	r2, [pc, #104]	@ (800417c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004114:	430b      	orrs	r3, r1
 8004116:	6593      	str	r3, [r2, #88]	@ 0x58
 8004118:	e003      	b.n	8004122 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800411a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800411e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004122:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800412a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800412e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004132:	2300      	movs	r3, #0
 8004134:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004138:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800413c:	460b      	mov	r3, r1
 800413e:	4313      	orrs	r3, r2
 8004140:	d056      	beq.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8004142:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004146:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800414a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800414e:	d038      	beq.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004150:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004154:	d831      	bhi.n	80041ba <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004156:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800415a:	d034      	beq.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800415c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004160:	d82b      	bhi.n	80041ba <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004162:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004166:	d01d      	beq.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8004168:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800416c:	d825      	bhi.n	80041ba <HAL_RCCEx_PeriphCLKConfig+0x376>
 800416e:	2b00      	cmp	r3, #0
 8004170:	d006      	beq.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8004172:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004176:	d00a      	beq.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004178:	e01f      	b.n	80041ba <HAL_RCCEx_PeriphCLKConfig+0x376>
 800417a:	bf00      	nop
 800417c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004180:	4ba2      	ldr	r3, [pc, #648]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004182:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004184:	4aa1      	ldr	r2, [pc, #644]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004186:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800418a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800418c:	e01c      	b.n	80041c8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800418e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004192:	3308      	adds	r3, #8
 8004194:	2100      	movs	r1, #0
 8004196:	4618      	mov	r0, r3
 8004198:	f001 fb1c 	bl	80057d4 <RCCEx_PLL2_Config>
 800419c:	4603      	mov	r3, r0
 800419e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80041a2:	e011      	b.n	80041c8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80041a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041a8:	3328      	adds	r3, #40	@ 0x28
 80041aa:	2100      	movs	r1, #0
 80041ac:	4618      	mov	r0, r3
 80041ae:	f001 fbc3 	bl	8005938 <RCCEx_PLL3_Config>
 80041b2:	4603      	mov	r3, r0
 80041b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80041b8:	e006      	b.n	80041c8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
 80041bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80041c0:	e002      	b.n	80041c8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80041c2:	bf00      	nop
 80041c4:	e000      	b.n	80041c8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80041c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d10b      	bne.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80041d0:	4b8e      	ldr	r3, [pc, #568]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80041d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041d4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80041d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041dc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80041e0:	4a8a      	ldr	r2, [pc, #552]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80041e2:	430b      	orrs	r3, r1
 80041e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80041e6:	e003      	b.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80041f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041f8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80041fc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004200:	2300      	movs	r3, #0
 8004202:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004206:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800420a:	460b      	mov	r3, r1
 800420c:	4313      	orrs	r3, r2
 800420e:	d03a      	beq.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8004210:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004214:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004216:	2b30      	cmp	r3, #48	@ 0x30
 8004218:	d01f      	beq.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x416>
 800421a:	2b30      	cmp	r3, #48	@ 0x30
 800421c:	d819      	bhi.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800421e:	2b20      	cmp	r3, #32
 8004220:	d00c      	beq.n	800423c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8004222:	2b20      	cmp	r3, #32
 8004224:	d815      	bhi.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004226:	2b00      	cmp	r3, #0
 8004228:	d019      	beq.n	800425e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800422a:	2b10      	cmp	r3, #16
 800422c:	d111      	bne.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800422e:	4b77      	ldr	r3, [pc, #476]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004230:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004232:	4a76      	ldr	r2, [pc, #472]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004234:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004238:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800423a:	e011      	b.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800423c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004240:	3308      	adds	r3, #8
 8004242:	2102      	movs	r1, #2
 8004244:	4618      	mov	r0, r3
 8004246:	f001 fac5 	bl	80057d4 <RCCEx_PLL2_Config>
 800424a:	4603      	mov	r3, r0
 800424c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004250:	e006      	b.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004252:	2301      	movs	r3, #1
 8004254:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004258:	e002      	b.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800425a:	bf00      	nop
 800425c:	e000      	b.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800425e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004260:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004264:	2b00      	cmp	r3, #0
 8004266:	d10a      	bne.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004268:	4b68      	ldr	r3, [pc, #416]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800426a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800426c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004270:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004274:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004276:	4a65      	ldr	r2, [pc, #404]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004278:	430b      	orrs	r3, r1
 800427a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800427c:	e003      	b.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800427e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004282:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004286:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800428a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800428e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004292:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004296:	2300      	movs	r3, #0
 8004298:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800429c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80042a0:	460b      	mov	r3, r1
 80042a2:	4313      	orrs	r3, r2
 80042a4:	d051      	beq.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80042a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042ac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80042b0:	d035      	beq.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80042b2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80042b6:	d82e      	bhi.n	8004316 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80042b8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80042bc:	d031      	beq.n	8004322 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80042be:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80042c2:	d828      	bhi.n	8004316 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80042c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80042c8:	d01a      	beq.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80042ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80042ce:	d822      	bhi.n	8004316 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d003      	beq.n	80042dc <HAL_RCCEx_PeriphCLKConfig+0x498>
 80042d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042d8:	d007      	beq.n	80042ea <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80042da:	e01c      	b.n	8004316 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80042dc:	4b4b      	ldr	r3, [pc, #300]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80042de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042e0:	4a4a      	ldr	r2, [pc, #296]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80042e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80042e8:	e01c      	b.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80042ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042ee:	3308      	adds	r3, #8
 80042f0:	2100      	movs	r1, #0
 80042f2:	4618      	mov	r0, r3
 80042f4:	f001 fa6e 	bl	80057d4 <RCCEx_PLL2_Config>
 80042f8:	4603      	mov	r3, r0
 80042fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80042fe:	e011      	b.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004300:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004304:	3328      	adds	r3, #40	@ 0x28
 8004306:	2100      	movs	r1, #0
 8004308:	4618      	mov	r0, r3
 800430a:	f001 fb15 	bl	8005938 <RCCEx_PLL3_Config>
 800430e:	4603      	mov	r3, r0
 8004310:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004314:	e006      	b.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800431c:	e002      	b.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800431e:	bf00      	nop
 8004320:	e000      	b.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004322:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004324:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004328:	2b00      	cmp	r3, #0
 800432a:	d10a      	bne.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800432c:	4b37      	ldr	r3, [pc, #220]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800432e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004330:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004334:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004338:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800433a:	4a34      	ldr	r2, [pc, #208]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800433c:	430b      	orrs	r3, r1
 800433e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004340:	e003      	b.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004342:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004346:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800434a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800434e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004352:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004356:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800435a:	2300      	movs	r3, #0
 800435c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004360:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004364:	460b      	mov	r3, r1
 8004366:	4313      	orrs	r3, r2
 8004368:	d056      	beq.n	8004418 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800436a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800436e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004370:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004374:	d033      	beq.n	80043de <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8004376:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800437a:	d82c      	bhi.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800437c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004380:	d02f      	beq.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8004382:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004386:	d826      	bhi.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004388:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800438c:	d02b      	beq.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800438e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004392:	d820      	bhi.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004394:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004398:	d012      	beq.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800439a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800439e:	d81a      	bhi.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d022      	beq.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80043a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043a8:	d115      	bne.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80043aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ae:	3308      	adds	r3, #8
 80043b0:	2101      	movs	r1, #1
 80043b2:	4618      	mov	r0, r3
 80043b4:	f001 fa0e 	bl	80057d4 <RCCEx_PLL2_Config>
 80043b8:	4603      	mov	r3, r0
 80043ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80043be:	e015      	b.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80043c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043c4:	3328      	adds	r3, #40	@ 0x28
 80043c6:	2101      	movs	r1, #1
 80043c8:	4618      	mov	r0, r3
 80043ca:	f001 fab5 	bl	8005938 <RCCEx_PLL3_Config>
 80043ce:	4603      	mov	r3, r0
 80043d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80043d4:	e00a      	b.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80043d6:	2301      	movs	r3, #1
 80043d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80043dc:	e006      	b.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80043de:	bf00      	nop
 80043e0:	e004      	b.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80043e2:	bf00      	nop
 80043e4:	e002      	b.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80043e6:	bf00      	nop
 80043e8:	e000      	b.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80043ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d10d      	bne.n	8004410 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80043f4:	4b05      	ldr	r3, [pc, #20]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80043f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043f8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80043fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004400:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004402:	4a02      	ldr	r2, [pc, #8]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004404:	430b      	orrs	r3, r1
 8004406:	6513      	str	r3, [r2, #80]	@ 0x50
 8004408:	e006      	b.n	8004418 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800440a:	bf00      	nop
 800440c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004410:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004414:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004418:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800441c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004420:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004424:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004428:	2300      	movs	r3, #0
 800442a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800442e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004432:	460b      	mov	r3, r1
 8004434:	4313      	orrs	r3, r2
 8004436:	d055      	beq.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004438:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800443c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004440:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004444:	d033      	beq.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8004446:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800444a:	d82c      	bhi.n	80044a6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800444c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004450:	d02f      	beq.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8004452:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004456:	d826      	bhi.n	80044a6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004458:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800445c:	d02b      	beq.n	80044b6 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800445e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004462:	d820      	bhi.n	80044a6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004464:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004468:	d012      	beq.n	8004490 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800446a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800446e:	d81a      	bhi.n	80044a6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004470:	2b00      	cmp	r3, #0
 8004472:	d022      	beq.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x676>
 8004474:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004478:	d115      	bne.n	80044a6 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800447a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800447e:	3308      	adds	r3, #8
 8004480:	2101      	movs	r1, #1
 8004482:	4618      	mov	r0, r3
 8004484:	f001 f9a6 	bl	80057d4 <RCCEx_PLL2_Config>
 8004488:	4603      	mov	r3, r0
 800448a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800448e:	e015      	b.n	80044bc <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004490:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004494:	3328      	adds	r3, #40	@ 0x28
 8004496:	2101      	movs	r1, #1
 8004498:	4618      	mov	r0, r3
 800449a:	f001 fa4d 	bl	8005938 <RCCEx_PLL3_Config>
 800449e:	4603      	mov	r3, r0
 80044a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80044a4:	e00a      	b.n	80044bc <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80044a6:	2301      	movs	r3, #1
 80044a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80044ac:	e006      	b.n	80044bc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80044ae:	bf00      	nop
 80044b0:	e004      	b.n	80044bc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80044b2:	bf00      	nop
 80044b4:	e002      	b.n	80044bc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80044b6:	bf00      	nop
 80044b8:	e000      	b.n	80044bc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80044ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d10b      	bne.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80044c4:	4ba3      	ldr	r3, [pc, #652]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80044c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044c8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80044cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044d0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80044d4:	4a9f      	ldr	r2, [pc, #636]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80044d6:	430b      	orrs	r3, r1
 80044d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80044da:	e003      	b.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044e0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80044e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044ec:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80044f0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80044f4:	2300      	movs	r3, #0
 80044f6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80044fa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80044fe:	460b      	mov	r3, r1
 8004500:	4313      	orrs	r3, r2
 8004502:	d037      	beq.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004504:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004508:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800450a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800450e:	d00e      	beq.n	800452e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8004510:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004514:	d816      	bhi.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8004516:	2b00      	cmp	r3, #0
 8004518:	d018      	beq.n	800454c <HAL_RCCEx_PeriphCLKConfig+0x708>
 800451a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800451e:	d111      	bne.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004520:	4b8c      	ldr	r3, [pc, #560]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004522:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004524:	4a8b      	ldr	r2, [pc, #556]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004526:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800452a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800452c:	e00f      	b.n	800454e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800452e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004532:	3308      	adds	r3, #8
 8004534:	2101      	movs	r1, #1
 8004536:	4618      	mov	r0, r3
 8004538:	f001 f94c 	bl	80057d4 <RCCEx_PLL2_Config>
 800453c:	4603      	mov	r3, r0
 800453e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004542:	e004      	b.n	800454e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004544:	2301      	movs	r3, #1
 8004546:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800454a:	e000      	b.n	800454e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800454c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800454e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004552:	2b00      	cmp	r3, #0
 8004554:	d10a      	bne.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004556:	4b7f      	ldr	r3, [pc, #508]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004558:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800455a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800455e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004562:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004564:	4a7b      	ldr	r2, [pc, #492]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004566:	430b      	orrs	r3, r1
 8004568:	6513      	str	r3, [r2, #80]	@ 0x50
 800456a:	e003      	b.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800456c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004570:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004574:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800457c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004580:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004584:	2300      	movs	r3, #0
 8004586:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800458a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800458e:	460b      	mov	r3, r1
 8004590:	4313      	orrs	r3, r2
 8004592:	d039      	beq.n	8004608 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004594:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004598:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800459a:	2b03      	cmp	r3, #3
 800459c:	d81c      	bhi.n	80045d8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800459e:	a201      	add	r2, pc, #4	@ (adr r2, 80045a4 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80045a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045a4:	080045e1 	.word	0x080045e1
 80045a8:	080045b5 	.word	0x080045b5
 80045ac:	080045c3 	.word	0x080045c3
 80045b0:	080045e1 	.word	0x080045e1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80045b4:	4b67      	ldr	r3, [pc, #412]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80045b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045b8:	4a66      	ldr	r2, [pc, #408]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80045ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80045be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80045c0:	e00f      	b.n	80045e2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80045c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045c6:	3308      	adds	r3, #8
 80045c8:	2102      	movs	r1, #2
 80045ca:	4618      	mov	r0, r3
 80045cc:	f001 f902 	bl	80057d4 <RCCEx_PLL2_Config>
 80045d0:	4603      	mov	r3, r0
 80045d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80045d6:	e004      	b.n	80045e2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80045d8:	2301      	movs	r3, #1
 80045da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80045de:	e000      	b.n	80045e2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80045e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d10a      	bne.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80045ea:	4b5a      	ldr	r3, [pc, #360]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80045ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045ee:	f023 0103 	bic.w	r1, r3, #3
 80045f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045f8:	4a56      	ldr	r2, [pc, #344]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80045fa:	430b      	orrs	r3, r1
 80045fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80045fe:	e003      	b.n	8004608 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004600:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004604:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004608:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800460c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004610:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004614:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004618:	2300      	movs	r3, #0
 800461a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800461e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004622:	460b      	mov	r3, r1
 8004624:	4313      	orrs	r3, r2
 8004626:	f000 809f 	beq.w	8004768 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800462a:	4b4b      	ldr	r3, [pc, #300]	@ (8004758 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a4a      	ldr	r2, [pc, #296]	@ (8004758 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004630:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004634:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004636:	f7fc ff0d 	bl	8001454 <HAL_GetTick>
 800463a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800463e:	e00b      	b.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004640:	f7fc ff08 	bl	8001454 <HAL_GetTick>
 8004644:	4602      	mov	r2, r0
 8004646:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800464a:	1ad3      	subs	r3, r2, r3
 800464c:	2b64      	cmp	r3, #100	@ 0x64
 800464e:	d903      	bls.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8004650:	2303      	movs	r3, #3
 8004652:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004656:	e005      	b.n	8004664 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004658:	4b3f      	ldr	r3, [pc, #252]	@ (8004758 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004660:	2b00      	cmp	r3, #0
 8004662:	d0ed      	beq.n	8004640 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8004664:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004668:	2b00      	cmp	r3, #0
 800466a:	d179      	bne.n	8004760 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800466c:	4b39      	ldr	r3, [pc, #228]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800466e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004670:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004674:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004678:	4053      	eors	r3, r2
 800467a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800467e:	2b00      	cmp	r3, #0
 8004680:	d015      	beq.n	80046ae <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004682:	4b34      	ldr	r3, [pc, #208]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004684:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004686:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800468a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800468e:	4b31      	ldr	r3, [pc, #196]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004690:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004692:	4a30      	ldr	r2, [pc, #192]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004694:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004698:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800469a:	4b2e      	ldr	r3, [pc, #184]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800469c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800469e:	4a2d      	ldr	r2, [pc, #180]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80046a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80046a4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80046a6:	4a2b      	ldr	r2, [pc, #172]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80046a8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80046ac:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80046ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046b2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80046b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046ba:	d118      	bne.n	80046ee <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046bc:	f7fc feca 	bl	8001454 <HAL_GetTick>
 80046c0:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80046c4:	e00d      	b.n	80046e2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046c6:	f7fc fec5 	bl	8001454 <HAL_GetTick>
 80046ca:	4602      	mov	r2, r0
 80046cc:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80046d0:	1ad2      	subs	r2, r2, r3
 80046d2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80046d6:	429a      	cmp	r2, r3
 80046d8:	d903      	bls.n	80046e2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80046da:	2303      	movs	r3, #3
 80046dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80046e0:	e005      	b.n	80046ee <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80046e2:	4b1c      	ldr	r3, [pc, #112]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80046e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046e6:	f003 0302 	and.w	r3, r3, #2
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d0eb      	beq.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80046ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d129      	bne.n	800474a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80046f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046fa:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80046fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004702:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004706:	d10e      	bne.n	8004726 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8004708:	4b12      	ldr	r3, [pc, #72]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800470a:	691b      	ldr	r3, [r3, #16]
 800470c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004710:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004714:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004718:	091a      	lsrs	r2, r3, #4
 800471a:	4b10      	ldr	r3, [pc, #64]	@ (800475c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800471c:	4013      	ands	r3, r2
 800471e:	4a0d      	ldr	r2, [pc, #52]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004720:	430b      	orrs	r3, r1
 8004722:	6113      	str	r3, [r2, #16]
 8004724:	e005      	b.n	8004732 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8004726:	4b0b      	ldr	r3, [pc, #44]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004728:	691b      	ldr	r3, [r3, #16]
 800472a:	4a0a      	ldr	r2, [pc, #40]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800472c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004730:	6113      	str	r3, [r2, #16]
 8004732:	4b08      	ldr	r3, [pc, #32]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004734:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004736:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800473a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800473e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004742:	4a04      	ldr	r2, [pc, #16]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004744:	430b      	orrs	r3, r1
 8004746:	6713      	str	r3, [r2, #112]	@ 0x70
 8004748:	e00e      	b.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800474a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800474e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8004752:	e009      	b.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004754:	58024400 	.word	0x58024400
 8004758:	58024800 	.word	0x58024800
 800475c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004760:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004764:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004768:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800476c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004770:	f002 0301 	and.w	r3, r2, #1
 8004774:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004778:	2300      	movs	r3, #0
 800477a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800477e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004782:	460b      	mov	r3, r1
 8004784:	4313      	orrs	r3, r2
 8004786:	f000 8089 	beq.w	800489c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800478a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800478e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004790:	2b28      	cmp	r3, #40	@ 0x28
 8004792:	d86b      	bhi.n	800486c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8004794:	a201      	add	r2, pc, #4	@ (adr r2, 800479c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004796:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800479a:	bf00      	nop
 800479c:	08004875 	.word	0x08004875
 80047a0:	0800486d 	.word	0x0800486d
 80047a4:	0800486d 	.word	0x0800486d
 80047a8:	0800486d 	.word	0x0800486d
 80047ac:	0800486d 	.word	0x0800486d
 80047b0:	0800486d 	.word	0x0800486d
 80047b4:	0800486d 	.word	0x0800486d
 80047b8:	0800486d 	.word	0x0800486d
 80047bc:	08004841 	.word	0x08004841
 80047c0:	0800486d 	.word	0x0800486d
 80047c4:	0800486d 	.word	0x0800486d
 80047c8:	0800486d 	.word	0x0800486d
 80047cc:	0800486d 	.word	0x0800486d
 80047d0:	0800486d 	.word	0x0800486d
 80047d4:	0800486d 	.word	0x0800486d
 80047d8:	0800486d 	.word	0x0800486d
 80047dc:	08004857 	.word	0x08004857
 80047e0:	0800486d 	.word	0x0800486d
 80047e4:	0800486d 	.word	0x0800486d
 80047e8:	0800486d 	.word	0x0800486d
 80047ec:	0800486d 	.word	0x0800486d
 80047f0:	0800486d 	.word	0x0800486d
 80047f4:	0800486d 	.word	0x0800486d
 80047f8:	0800486d 	.word	0x0800486d
 80047fc:	08004875 	.word	0x08004875
 8004800:	0800486d 	.word	0x0800486d
 8004804:	0800486d 	.word	0x0800486d
 8004808:	0800486d 	.word	0x0800486d
 800480c:	0800486d 	.word	0x0800486d
 8004810:	0800486d 	.word	0x0800486d
 8004814:	0800486d 	.word	0x0800486d
 8004818:	0800486d 	.word	0x0800486d
 800481c:	08004875 	.word	0x08004875
 8004820:	0800486d 	.word	0x0800486d
 8004824:	0800486d 	.word	0x0800486d
 8004828:	0800486d 	.word	0x0800486d
 800482c:	0800486d 	.word	0x0800486d
 8004830:	0800486d 	.word	0x0800486d
 8004834:	0800486d 	.word	0x0800486d
 8004838:	0800486d 	.word	0x0800486d
 800483c:	08004875 	.word	0x08004875
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004840:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004844:	3308      	adds	r3, #8
 8004846:	2101      	movs	r1, #1
 8004848:	4618      	mov	r0, r3
 800484a:	f000 ffc3 	bl	80057d4 <RCCEx_PLL2_Config>
 800484e:	4603      	mov	r3, r0
 8004850:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004854:	e00f      	b.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004856:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800485a:	3328      	adds	r3, #40	@ 0x28
 800485c:	2101      	movs	r1, #1
 800485e:	4618      	mov	r0, r3
 8004860:	f001 f86a 	bl	8005938 <RCCEx_PLL3_Config>
 8004864:	4603      	mov	r3, r0
 8004866:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800486a:	e004      	b.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800486c:	2301      	movs	r3, #1
 800486e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004872:	e000      	b.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004874:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004876:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800487a:	2b00      	cmp	r3, #0
 800487c:	d10a      	bne.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800487e:	4bbf      	ldr	r3, [pc, #764]	@ (8004b7c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004880:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004882:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004886:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800488a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800488c:	4abb      	ldr	r2, [pc, #748]	@ (8004b7c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800488e:	430b      	orrs	r3, r1
 8004890:	6553      	str	r3, [r2, #84]	@ 0x54
 8004892:	e003      	b.n	800489c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004894:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004898:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800489c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048a4:	f002 0302 	and.w	r3, r2, #2
 80048a8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80048ac:	2300      	movs	r3, #0
 80048ae:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80048b2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80048b6:	460b      	mov	r3, r1
 80048b8:	4313      	orrs	r3, r2
 80048ba:	d041      	beq.n	8004940 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80048bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048c0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80048c2:	2b05      	cmp	r3, #5
 80048c4:	d824      	bhi.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80048c6:	a201      	add	r2, pc, #4	@ (adr r2, 80048cc <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80048c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048cc:	08004919 	.word	0x08004919
 80048d0:	080048e5 	.word	0x080048e5
 80048d4:	080048fb 	.word	0x080048fb
 80048d8:	08004919 	.word	0x08004919
 80048dc:	08004919 	.word	0x08004919
 80048e0:	08004919 	.word	0x08004919
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80048e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048e8:	3308      	adds	r3, #8
 80048ea:	2101      	movs	r1, #1
 80048ec:	4618      	mov	r0, r3
 80048ee:	f000 ff71 	bl	80057d4 <RCCEx_PLL2_Config>
 80048f2:	4603      	mov	r3, r0
 80048f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80048f8:	e00f      	b.n	800491a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80048fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048fe:	3328      	adds	r3, #40	@ 0x28
 8004900:	2101      	movs	r1, #1
 8004902:	4618      	mov	r0, r3
 8004904:	f001 f818 	bl	8005938 <RCCEx_PLL3_Config>
 8004908:	4603      	mov	r3, r0
 800490a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800490e:	e004      	b.n	800491a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004910:	2301      	movs	r3, #1
 8004912:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004916:	e000      	b.n	800491a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8004918:	bf00      	nop
    }

    if (ret == HAL_OK)
 800491a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800491e:	2b00      	cmp	r3, #0
 8004920:	d10a      	bne.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004922:	4b96      	ldr	r3, [pc, #600]	@ (8004b7c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004924:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004926:	f023 0107 	bic.w	r1, r3, #7
 800492a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800492e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004930:	4a92      	ldr	r2, [pc, #584]	@ (8004b7c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004932:	430b      	orrs	r3, r1
 8004934:	6553      	str	r3, [r2, #84]	@ 0x54
 8004936:	e003      	b.n	8004940 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004938:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800493c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004940:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004948:	f002 0304 	and.w	r3, r2, #4
 800494c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004950:	2300      	movs	r3, #0
 8004952:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004956:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800495a:	460b      	mov	r3, r1
 800495c:	4313      	orrs	r3, r2
 800495e:	d044      	beq.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004960:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004964:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004968:	2b05      	cmp	r3, #5
 800496a:	d825      	bhi.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800496c:	a201      	add	r2, pc, #4	@ (adr r2, 8004974 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800496e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004972:	bf00      	nop
 8004974:	080049c1 	.word	0x080049c1
 8004978:	0800498d 	.word	0x0800498d
 800497c:	080049a3 	.word	0x080049a3
 8004980:	080049c1 	.word	0x080049c1
 8004984:	080049c1 	.word	0x080049c1
 8004988:	080049c1 	.word	0x080049c1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800498c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004990:	3308      	adds	r3, #8
 8004992:	2101      	movs	r1, #1
 8004994:	4618      	mov	r0, r3
 8004996:	f000 ff1d 	bl	80057d4 <RCCEx_PLL2_Config>
 800499a:	4603      	mov	r3, r0
 800499c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80049a0:	e00f      	b.n	80049c2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80049a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049a6:	3328      	adds	r3, #40	@ 0x28
 80049a8:	2101      	movs	r1, #1
 80049aa:	4618      	mov	r0, r3
 80049ac:	f000 ffc4 	bl	8005938 <RCCEx_PLL3_Config>
 80049b0:	4603      	mov	r3, r0
 80049b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80049b6:	e004      	b.n	80049c2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80049b8:	2301      	movs	r3, #1
 80049ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80049be:	e000      	b.n	80049c2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80049c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80049c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d10b      	bne.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80049ca:	4b6c      	ldr	r3, [pc, #432]	@ (8004b7c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80049cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049ce:	f023 0107 	bic.w	r1, r3, #7
 80049d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049da:	4a68      	ldr	r2, [pc, #416]	@ (8004b7c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80049dc:	430b      	orrs	r3, r1
 80049de:	6593      	str	r3, [r2, #88]	@ 0x58
 80049e0:	e003      	b.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80049ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049f2:	f002 0320 	and.w	r3, r2, #32
 80049f6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80049fa:	2300      	movs	r3, #0
 80049fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004a00:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004a04:	460b      	mov	r3, r1
 8004a06:	4313      	orrs	r3, r2
 8004a08:	d055      	beq.n	8004ab6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004a0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a12:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004a16:	d033      	beq.n	8004a80 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004a18:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004a1c:	d82c      	bhi.n	8004a78 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004a1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a22:	d02f      	beq.n	8004a84 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004a24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a28:	d826      	bhi.n	8004a78 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004a2a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004a2e:	d02b      	beq.n	8004a88 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004a30:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004a34:	d820      	bhi.n	8004a78 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004a36:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004a3a:	d012      	beq.n	8004a62 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004a3c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004a40:	d81a      	bhi.n	8004a78 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d022      	beq.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8004a46:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004a4a:	d115      	bne.n	8004a78 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004a4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a50:	3308      	adds	r3, #8
 8004a52:	2100      	movs	r1, #0
 8004a54:	4618      	mov	r0, r3
 8004a56:	f000 febd 	bl	80057d4 <RCCEx_PLL2_Config>
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004a60:	e015      	b.n	8004a8e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004a62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a66:	3328      	adds	r3, #40	@ 0x28
 8004a68:	2102      	movs	r1, #2
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f000 ff64 	bl	8005938 <RCCEx_PLL3_Config>
 8004a70:	4603      	mov	r3, r0
 8004a72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004a76:	e00a      	b.n	8004a8e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a78:	2301      	movs	r3, #1
 8004a7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004a7e:	e006      	b.n	8004a8e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004a80:	bf00      	nop
 8004a82:	e004      	b.n	8004a8e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004a84:	bf00      	nop
 8004a86:	e002      	b.n	8004a8e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004a88:	bf00      	nop
 8004a8a:	e000      	b.n	8004a8e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004a8c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d10b      	bne.n	8004aae <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004a96:	4b39      	ldr	r3, [pc, #228]	@ (8004b7c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004a98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a9a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004a9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004aa6:	4a35      	ldr	r2, [pc, #212]	@ (8004b7c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004aa8:	430b      	orrs	r3, r1
 8004aaa:	6553      	str	r3, [r2, #84]	@ 0x54
 8004aac:	e003      	b.n	8004ab6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004aae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ab2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004ab6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004abe:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004ac2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004acc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004ad0:	460b      	mov	r3, r1
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	d058      	beq.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004ad6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ada:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004ade:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004ae2:	d033      	beq.n	8004b4c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004ae4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004ae8:	d82c      	bhi.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004aea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004aee:	d02f      	beq.n	8004b50 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004af0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004af4:	d826      	bhi.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004af6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004afa:	d02b      	beq.n	8004b54 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004afc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004b00:	d820      	bhi.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004b02:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b06:	d012      	beq.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004b08:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b0c:	d81a      	bhi.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d022      	beq.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004b12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b16:	d115      	bne.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004b18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b1c:	3308      	adds	r3, #8
 8004b1e:	2100      	movs	r1, #0
 8004b20:	4618      	mov	r0, r3
 8004b22:	f000 fe57 	bl	80057d4 <RCCEx_PLL2_Config>
 8004b26:	4603      	mov	r3, r0
 8004b28:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004b2c:	e015      	b.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004b2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b32:	3328      	adds	r3, #40	@ 0x28
 8004b34:	2102      	movs	r1, #2
 8004b36:	4618      	mov	r0, r3
 8004b38:	f000 fefe 	bl	8005938 <RCCEx_PLL3_Config>
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004b42:	e00a      	b.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b44:	2301      	movs	r3, #1
 8004b46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b4a:	e006      	b.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004b4c:	bf00      	nop
 8004b4e:	e004      	b.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004b50:	bf00      	nop
 8004b52:	e002      	b.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004b54:	bf00      	nop
 8004b56:	e000      	b.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004b58:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d10e      	bne.n	8004b80 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004b62:	4b06      	ldr	r3, [pc, #24]	@ (8004b7c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004b64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b66:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004b6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b6e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004b72:	4a02      	ldr	r2, [pc, #8]	@ (8004b7c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004b74:	430b      	orrs	r3, r1
 8004b76:	6593      	str	r3, [r2, #88]	@ 0x58
 8004b78:	e006      	b.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8004b7a:	bf00      	nop
 8004b7c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b80:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b84:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004b88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b90:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004b94:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004b98:	2300      	movs	r3, #0
 8004b9a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004b9e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004ba2:	460b      	mov	r3, r1
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	d055      	beq.n	8004c54 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004ba8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bac:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004bb0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004bb4:	d033      	beq.n	8004c1e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8004bb6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004bba:	d82c      	bhi.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004bbc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bc0:	d02f      	beq.n	8004c22 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8004bc2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bc6:	d826      	bhi.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004bc8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004bcc:	d02b      	beq.n	8004c26 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8004bce:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004bd2:	d820      	bhi.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004bd4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004bd8:	d012      	beq.n	8004c00 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8004bda:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004bde:	d81a      	bhi.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d022      	beq.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004be4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004be8:	d115      	bne.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004bea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bee:	3308      	adds	r3, #8
 8004bf0:	2100      	movs	r1, #0
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	f000 fdee 	bl	80057d4 <RCCEx_PLL2_Config>
 8004bf8:	4603      	mov	r3, r0
 8004bfa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004bfe:	e015      	b.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004c00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c04:	3328      	adds	r3, #40	@ 0x28
 8004c06:	2102      	movs	r1, #2
 8004c08:	4618      	mov	r0, r3
 8004c0a:	f000 fe95 	bl	8005938 <RCCEx_PLL3_Config>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004c14:	e00a      	b.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c16:	2301      	movs	r3, #1
 8004c18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004c1c:	e006      	b.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004c1e:	bf00      	nop
 8004c20:	e004      	b.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004c22:	bf00      	nop
 8004c24:	e002      	b.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004c26:	bf00      	nop
 8004c28:	e000      	b.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004c2a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d10b      	bne.n	8004c4c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004c34:	4ba1      	ldr	r3, [pc, #644]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004c36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c38:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004c3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c40:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004c44:	4a9d      	ldr	r2, [pc, #628]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004c46:	430b      	orrs	r3, r1
 8004c48:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c4a:	e003      	b.n	8004c54 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c50:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004c54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c5c:	f002 0308 	and.w	r3, r2, #8
 8004c60:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004c64:	2300      	movs	r3, #0
 8004c66:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004c6a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004c6e:	460b      	mov	r3, r1
 8004c70:	4313      	orrs	r3, r2
 8004c72:	d01e      	beq.n	8004cb2 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004c74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c78:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c80:	d10c      	bne.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004c82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c86:	3328      	adds	r3, #40	@ 0x28
 8004c88:	2102      	movs	r1, #2
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	f000 fe54 	bl	8005938 <RCCEx_PLL3_Config>
 8004c90:	4603      	mov	r3, r0
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d002      	beq.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004c9c:	4b87      	ldr	r3, [pc, #540]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004c9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ca0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004ca4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ca8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004cac:	4a83      	ldr	r2, [pc, #524]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004cae:	430b      	orrs	r3, r1
 8004cb0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004cb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cba:	f002 0310 	and.w	r3, r2, #16
 8004cbe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004cc8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004ccc:	460b      	mov	r3, r1
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	d01e      	beq.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004cd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cd6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004cda:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004cde:	d10c      	bne.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004ce0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ce4:	3328      	adds	r3, #40	@ 0x28
 8004ce6:	2102      	movs	r1, #2
 8004ce8:	4618      	mov	r0, r3
 8004cea:	f000 fe25 	bl	8005938 <RCCEx_PLL3_Config>
 8004cee:	4603      	mov	r3, r0
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d002      	beq.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004cfa:	4b70      	ldr	r3, [pc, #448]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004cfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cfe:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004d02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d06:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004d0a:	4a6c      	ldr	r2, [pc, #432]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004d0c:	430b      	orrs	r3, r1
 8004d0e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004d10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d18:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004d1c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004d20:	2300      	movs	r3, #0
 8004d22:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004d26:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004d2a:	460b      	mov	r3, r1
 8004d2c:	4313      	orrs	r3, r2
 8004d2e:	d03e      	beq.n	8004dae <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004d30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d34:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004d38:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004d3c:	d022      	beq.n	8004d84 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8004d3e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004d42:	d81b      	bhi.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d003      	beq.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004d48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d4c:	d00b      	beq.n	8004d66 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8004d4e:	e015      	b.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004d50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d54:	3308      	adds	r3, #8
 8004d56:	2100      	movs	r1, #0
 8004d58:	4618      	mov	r0, r3
 8004d5a:	f000 fd3b 	bl	80057d4 <RCCEx_PLL2_Config>
 8004d5e:	4603      	mov	r3, r0
 8004d60:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004d64:	e00f      	b.n	8004d86 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004d66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d6a:	3328      	adds	r3, #40	@ 0x28
 8004d6c:	2102      	movs	r1, #2
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f000 fde2 	bl	8005938 <RCCEx_PLL3_Config>
 8004d74:	4603      	mov	r3, r0
 8004d76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004d7a:	e004      	b.n	8004d86 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d7c:	2301      	movs	r3, #1
 8004d7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004d82:	e000      	b.n	8004d86 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8004d84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d10b      	bne.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004d8e:	4b4b      	ldr	r3, [pc, #300]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004d90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d92:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004d96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d9a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004d9e:	4a47      	ldr	r2, [pc, #284]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004da0:	430b      	orrs	r3, r1
 8004da2:	6593      	str	r3, [r2, #88]	@ 0x58
 8004da4:	e003      	b.n	8004dae <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004da6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004daa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004dae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004db6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004dba:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004dc0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004dc4:	460b      	mov	r3, r1
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	d03b      	beq.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004dca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dd2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004dd6:	d01f      	beq.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8004dd8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004ddc:	d818      	bhi.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8004dde:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004de2:	d003      	beq.n	8004dec <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004de4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004de8:	d007      	beq.n	8004dfa <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8004dea:	e011      	b.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004dec:	4b33      	ldr	r3, [pc, #204]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004dee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004df0:	4a32      	ldr	r2, [pc, #200]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004df2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004df6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004df8:	e00f      	b.n	8004e1a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004dfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dfe:	3328      	adds	r3, #40	@ 0x28
 8004e00:	2101      	movs	r1, #1
 8004e02:	4618      	mov	r0, r3
 8004e04:	f000 fd98 	bl	8005938 <RCCEx_PLL3_Config>
 8004e08:	4603      	mov	r3, r0
 8004e0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8004e0e:	e004      	b.n	8004e1a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e10:	2301      	movs	r3, #1
 8004e12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e16:	e000      	b.n	8004e1a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8004e18:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d10b      	bne.n	8004e3a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004e22:	4b26      	ldr	r3, [pc, #152]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004e24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e26:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004e2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e32:	4a22      	ldr	r2, [pc, #136]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004e34:	430b      	orrs	r3, r1
 8004e36:	6553      	str	r3, [r2, #84]	@ 0x54
 8004e38:	e003      	b.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e3e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004e42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e4a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004e4e:	673b      	str	r3, [r7, #112]	@ 0x70
 8004e50:	2300      	movs	r3, #0
 8004e52:	677b      	str	r3, [r7, #116]	@ 0x74
 8004e54:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004e58:	460b      	mov	r3, r1
 8004e5a:	4313      	orrs	r3, r2
 8004e5c:	d034      	beq.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004e5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d003      	beq.n	8004e70 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8004e68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e6c:	d007      	beq.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8004e6e:	e011      	b.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e70:	4b12      	ldr	r3, [pc, #72]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e74:	4a11      	ldr	r2, [pc, #68]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004e76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e7a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004e7c:	e00e      	b.n	8004e9c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004e7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e82:	3308      	adds	r3, #8
 8004e84:	2102      	movs	r1, #2
 8004e86:	4618      	mov	r0, r3
 8004e88:	f000 fca4 	bl	80057d4 <RCCEx_PLL2_Config>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004e92:	e003      	b.n	8004e9c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004e94:	2301      	movs	r3, #1
 8004e96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e9a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e9c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d10d      	bne.n	8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004ea4:	4b05      	ldr	r3, [pc, #20]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004ea6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ea8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004eac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004eb2:	4a02      	ldr	r2, [pc, #8]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004eb4:	430b      	orrs	r3, r1
 8004eb6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004eb8:	e006      	b.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8004eba:	bf00      	nop
 8004ebc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ec0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ec4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004ec8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ed0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004ed4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004eda:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004ede:	460b      	mov	r3, r1
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	d00c      	beq.n	8004efe <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004ee4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ee8:	3328      	adds	r3, #40	@ 0x28
 8004eea:	2102      	movs	r1, #2
 8004eec:	4618      	mov	r0, r3
 8004eee:	f000 fd23 	bl	8005938 <RCCEx_PLL3_Config>
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d002      	beq.n	8004efe <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004efe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f06:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004f0a:	663b      	str	r3, [r7, #96]	@ 0x60
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	667b      	str	r3, [r7, #100]	@ 0x64
 8004f10:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004f14:	460b      	mov	r3, r1
 8004f16:	4313      	orrs	r3, r2
 8004f18:	d038      	beq.n	8004f8c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004f1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f22:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004f26:	d018      	beq.n	8004f5a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8004f28:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004f2c:	d811      	bhi.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004f2e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f32:	d014      	beq.n	8004f5e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004f34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f38:	d80b      	bhi.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d011      	beq.n	8004f62 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8004f3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f42:	d106      	bne.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f44:	4bc3      	ldr	r3, [pc, #780]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004f46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f48:	4ac2      	ldr	r2, [pc, #776]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004f4a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f4e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004f50:	e008      	b.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f52:	2301      	movs	r3, #1
 8004f54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f58:	e004      	b.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004f5a:	bf00      	nop
 8004f5c:	e002      	b.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004f5e:	bf00      	nop
 8004f60:	e000      	b.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004f62:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d10b      	bne.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004f6c:	4bb9      	ldr	r3, [pc, #740]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004f6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f70:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004f74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f7c:	4ab5      	ldr	r2, [pc, #724]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004f7e:	430b      	orrs	r3, r1
 8004f80:	6553      	str	r3, [r2, #84]	@ 0x54
 8004f82:	e003      	b.n	8004f8c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f88:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004f8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f94:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004f98:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004f9e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004fa2:	460b      	mov	r3, r1
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	d009      	beq.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004fa8:	4baa      	ldr	r3, [pc, #680]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004faa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004fac:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004fb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004fb6:	4aa7      	ldr	r2, [pc, #668]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004fb8:	430b      	orrs	r3, r1
 8004fba:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004fbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fc4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004fc8:	653b      	str	r3, [r7, #80]	@ 0x50
 8004fca:	2300      	movs	r3, #0
 8004fcc:	657b      	str	r3, [r7, #84]	@ 0x54
 8004fce:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004fd2:	460b      	mov	r3, r1
 8004fd4:	4313      	orrs	r3, r2
 8004fd6:	d00a      	beq.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004fd8:	4b9e      	ldr	r3, [pc, #632]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004fda:	691b      	ldr	r3, [r3, #16]
 8004fdc:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8004fe0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fe4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004fe8:	4a9a      	ldr	r2, [pc, #616]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004fea:	430b      	orrs	r3, r1
 8004fec:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004fee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ff6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004ffa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005000:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005004:	460b      	mov	r3, r1
 8005006:	4313      	orrs	r3, r2
 8005008:	d009      	beq.n	800501e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800500a:	4b92      	ldr	r3, [pc, #584]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800500c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800500e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005012:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005016:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005018:	4a8e      	ldr	r2, [pc, #568]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800501a:	430b      	orrs	r3, r1
 800501c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800501e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005026:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800502a:	643b      	str	r3, [r7, #64]	@ 0x40
 800502c:	2300      	movs	r3, #0
 800502e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005030:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005034:	460b      	mov	r3, r1
 8005036:	4313      	orrs	r3, r2
 8005038:	d00e      	beq.n	8005058 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800503a:	4b86      	ldr	r3, [pc, #536]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800503c:	691b      	ldr	r3, [r3, #16]
 800503e:	4a85      	ldr	r2, [pc, #532]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005040:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005044:	6113      	str	r3, [r2, #16]
 8005046:	4b83      	ldr	r3, [pc, #524]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005048:	6919      	ldr	r1, [r3, #16]
 800504a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800504e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005052:	4a80      	ldr	r2, [pc, #512]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005054:	430b      	orrs	r3, r1
 8005056:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005058:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800505c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005060:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005064:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005066:	2300      	movs	r3, #0
 8005068:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800506a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800506e:	460b      	mov	r3, r1
 8005070:	4313      	orrs	r3, r2
 8005072:	d009      	beq.n	8005088 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005074:	4b77      	ldr	r3, [pc, #476]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005076:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005078:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800507c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005080:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005082:	4a74      	ldr	r2, [pc, #464]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005084:	430b      	orrs	r3, r1
 8005086:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005088:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800508c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005090:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005094:	633b      	str	r3, [r7, #48]	@ 0x30
 8005096:	2300      	movs	r3, #0
 8005098:	637b      	str	r3, [r7, #52]	@ 0x34
 800509a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800509e:	460b      	mov	r3, r1
 80050a0:	4313      	orrs	r3, r2
 80050a2:	d00a      	beq.n	80050ba <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80050a4:	4b6b      	ldr	r3, [pc, #428]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80050a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050a8:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80050ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80050b4:	4a67      	ldr	r2, [pc, #412]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80050b6:	430b      	orrs	r3, r1
 80050b8:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80050ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050c2:	2100      	movs	r1, #0
 80050c4:	62b9      	str	r1, [r7, #40]	@ 0x28
 80050c6:	f003 0301 	and.w	r3, r3, #1
 80050ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80050cc:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80050d0:	460b      	mov	r3, r1
 80050d2:	4313      	orrs	r3, r2
 80050d4:	d011      	beq.n	80050fa <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80050d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050da:	3308      	adds	r3, #8
 80050dc:	2100      	movs	r1, #0
 80050de:	4618      	mov	r0, r3
 80050e0:	f000 fb78 	bl	80057d4 <RCCEx_PLL2_Config>
 80050e4:	4603      	mov	r3, r0
 80050e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80050ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d003      	beq.n	80050fa <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80050fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005102:	2100      	movs	r1, #0
 8005104:	6239      	str	r1, [r7, #32]
 8005106:	f003 0302 	and.w	r3, r3, #2
 800510a:	627b      	str	r3, [r7, #36]	@ 0x24
 800510c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005110:	460b      	mov	r3, r1
 8005112:	4313      	orrs	r3, r2
 8005114:	d011      	beq.n	800513a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005116:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800511a:	3308      	adds	r3, #8
 800511c:	2101      	movs	r1, #1
 800511e:	4618      	mov	r0, r3
 8005120:	f000 fb58 	bl	80057d4 <RCCEx_PLL2_Config>
 8005124:	4603      	mov	r3, r0
 8005126:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800512a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800512e:	2b00      	cmp	r3, #0
 8005130:	d003      	beq.n	800513a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005132:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005136:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800513a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800513e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005142:	2100      	movs	r1, #0
 8005144:	61b9      	str	r1, [r7, #24]
 8005146:	f003 0304 	and.w	r3, r3, #4
 800514a:	61fb      	str	r3, [r7, #28]
 800514c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005150:	460b      	mov	r3, r1
 8005152:	4313      	orrs	r3, r2
 8005154:	d011      	beq.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005156:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800515a:	3308      	adds	r3, #8
 800515c:	2102      	movs	r1, #2
 800515e:	4618      	mov	r0, r3
 8005160:	f000 fb38 	bl	80057d4 <RCCEx_PLL2_Config>
 8005164:	4603      	mov	r3, r0
 8005166:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800516a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800516e:	2b00      	cmp	r3, #0
 8005170:	d003      	beq.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005172:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005176:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800517a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800517e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005182:	2100      	movs	r1, #0
 8005184:	6139      	str	r1, [r7, #16]
 8005186:	f003 0308 	and.w	r3, r3, #8
 800518a:	617b      	str	r3, [r7, #20]
 800518c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005190:	460b      	mov	r3, r1
 8005192:	4313      	orrs	r3, r2
 8005194:	d011      	beq.n	80051ba <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005196:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800519a:	3328      	adds	r3, #40	@ 0x28
 800519c:	2100      	movs	r1, #0
 800519e:	4618      	mov	r0, r3
 80051a0:	f000 fbca 	bl	8005938 <RCCEx_PLL3_Config>
 80051a4:	4603      	mov	r3, r0
 80051a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80051aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d003      	beq.n	80051ba <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80051ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051c2:	2100      	movs	r1, #0
 80051c4:	60b9      	str	r1, [r7, #8]
 80051c6:	f003 0310 	and.w	r3, r3, #16
 80051ca:	60fb      	str	r3, [r7, #12]
 80051cc:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80051d0:	460b      	mov	r3, r1
 80051d2:	4313      	orrs	r3, r2
 80051d4:	d011      	beq.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80051d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051da:	3328      	adds	r3, #40	@ 0x28
 80051dc:	2101      	movs	r1, #1
 80051de:	4618      	mov	r0, r3
 80051e0:	f000 fbaa 	bl	8005938 <RCCEx_PLL3_Config>
 80051e4:	4603      	mov	r3, r0
 80051e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80051ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d003      	beq.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80051fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005202:	2100      	movs	r1, #0
 8005204:	6039      	str	r1, [r7, #0]
 8005206:	f003 0320 	and.w	r3, r3, #32
 800520a:	607b      	str	r3, [r7, #4]
 800520c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005210:	460b      	mov	r3, r1
 8005212:	4313      	orrs	r3, r2
 8005214:	d011      	beq.n	800523a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005216:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800521a:	3328      	adds	r3, #40	@ 0x28
 800521c:	2102      	movs	r1, #2
 800521e:	4618      	mov	r0, r3
 8005220:	f000 fb8a 	bl	8005938 <RCCEx_PLL3_Config>
 8005224:	4603      	mov	r3, r0
 8005226:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800522a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800522e:	2b00      	cmp	r3, #0
 8005230:	d003      	beq.n	800523a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005232:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005236:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800523a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800523e:	2b00      	cmp	r3, #0
 8005240:	d101      	bne.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8005242:	2300      	movs	r3, #0
 8005244:	e000      	b.n	8005248 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8005246:	2301      	movs	r3, #1
}
 8005248:	4618      	mov	r0, r3
 800524a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800524e:	46bd      	mov	sp, r7
 8005250:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005254:	58024400 	.word	0x58024400

08005258 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800525c:	f7fe fd96 	bl	8003d8c <HAL_RCC_GetHCLKFreq>
 8005260:	4602      	mov	r2, r0
 8005262:	4b06      	ldr	r3, [pc, #24]	@ (800527c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005264:	6a1b      	ldr	r3, [r3, #32]
 8005266:	091b      	lsrs	r3, r3, #4
 8005268:	f003 0307 	and.w	r3, r3, #7
 800526c:	4904      	ldr	r1, [pc, #16]	@ (8005280 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800526e:	5ccb      	ldrb	r3, [r1, r3]
 8005270:	f003 031f 	and.w	r3, r3, #31
 8005274:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8005278:	4618      	mov	r0, r3
 800527a:	bd80      	pop	{r7, pc}
 800527c:	58024400 	.word	0x58024400
 8005280:	08007774 	.word	0x08007774

08005284 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005284:	b480      	push	{r7}
 8005286:	b089      	sub	sp, #36	@ 0x24
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800528c:	4ba1      	ldr	r3, [pc, #644]	@ (8005514 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800528e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005290:	f003 0303 	and.w	r3, r3, #3
 8005294:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005296:	4b9f      	ldr	r3, [pc, #636]	@ (8005514 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005298:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800529a:	0b1b      	lsrs	r3, r3, #12
 800529c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80052a0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80052a2:	4b9c      	ldr	r3, [pc, #624]	@ (8005514 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80052a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052a6:	091b      	lsrs	r3, r3, #4
 80052a8:	f003 0301 	and.w	r3, r3, #1
 80052ac:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80052ae:	4b99      	ldr	r3, [pc, #612]	@ (8005514 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80052b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052b2:	08db      	lsrs	r3, r3, #3
 80052b4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80052b8:	693a      	ldr	r2, [r7, #16]
 80052ba:	fb02 f303 	mul.w	r3, r2, r3
 80052be:	ee07 3a90 	vmov	s15, r3
 80052c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052c6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80052ca:	697b      	ldr	r3, [r7, #20]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	f000 8111 	beq.w	80054f4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80052d2:	69bb      	ldr	r3, [r7, #24]
 80052d4:	2b02      	cmp	r3, #2
 80052d6:	f000 8083 	beq.w	80053e0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80052da:	69bb      	ldr	r3, [r7, #24]
 80052dc:	2b02      	cmp	r3, #2
 80052de:	f200 80a1 	bhi.w	8005424 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80052e2:	69bb      	ldr	r3, [r7, #24]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d003      	beq.n	80052f0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80052e8:	69bb      	ldr	r3, [r7, #24]
 80052ea:	2b01      	cmp	r3, #1
 80052ec:	d056      	beq.n	800539c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80052ee:	e099      	b.n	8005424 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80052f0:	4b88      	ldr	r3, [pc, #544]	@ (8005514 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f003 0320 	and.w	r3, r3, #32
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d02d      	beq.n	8005358 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80052fc:	4b85      	ldr	r3, [pc, #532]	@ (8005514 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	08db      	lsrs	r3, r3, #3
 8005302:	f003 0303 	and.w	r3, r3, #3
 8005306:	4a84      	ldr	r2, [pc, #528]	@ (8005518 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8005308:	fa22 f303 	lsr.w	r3, r2, r3
 800530c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800530e:	68bb      	ldr	r3, [r7, #8]
 8005310:	ee07 3a90 	vmov	s15, r3
 8005314:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005318:	697b      	ldr	r3, [r7, #20]
 800531a:	ee07 3a90 	vmov	s15, r3
 800531e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005322:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005326:	4b7b      	ldr	r3, [pc, #492]	@ (8005514 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005328:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800532a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800532e:	ee07 3a90 	vmov	s15, r3
 8005332:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005336:	ed97 6a03 	vldr	s12, [r7, #12]
 800533a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800551c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800533e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005342:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005346:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800534a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800534e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005352:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005356:	e087      	b.n	8005468 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005358:	697b      	ldr	r3, [r7, #20]
 800535a:	ee07 3a90 	vmov	s15, r3
 800535e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005362:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005520 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8005366:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800536a:	4b6a      	ldr	r3, [pc, #424]	@ (8005514 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800536c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800536e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005372:	ee07 3a90 	vmov	s15, r3
 8005376:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800537a:	ed97 6a03 	vldr	s12, [r7, #12]
 800537e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800551c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005382:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005386:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800538a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800538e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005392:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005396:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800539a:	e065      	b.n	8005468 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800539c:	697b      	ldr	r3, [r7, #20]
 800539e:	ee07 3a90 	vmov	s15, r3
 80053a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053a6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005524 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80053aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80053ae:	4b59      	ldr	r3, [pc, #356]	@ (8005514 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80053b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053b6:	ee07 3a90 	vmov	s15, r3
 80053ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80053be:	ed97 6a03 	vldr	s12, [r7, #12]
 80053c2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800551c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80053c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80053ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80053ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80053d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80053d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80053de:	e043      	b.n	8005468 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80053e0:	697b      	ldr	r3, [r7, #20]
 80053e2:	ee07 3a90 	vmov	s15, r3
 80053e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053ea:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005528 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80053ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80053f2:	4b48      	ldr	r3, [pc, #288]	@ (8005514 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80053f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053fa:	ee07 3a90 	vmov	s15, r3
 80053fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005402:	ed97 6a03 	vldr	s12, [r7, #12]
 8005406:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800551c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800540a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800540e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005412:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005416:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800541a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800541e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005422:	e021      	b.n	8005468 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	ee07 3a90 	vmov	s15, r3
 800542a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800542e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005524 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005432:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005436:	4b37      	ldr	r3, [pc, #220]	@ (8005514 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005438:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800543a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800543e:	ee07 3a90 	vmov	s15, r3
 8005442:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005446:	ed97 6a03 	vldr	s12, [r7, #12]
 800544a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800551c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800544e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005452:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005456:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800545a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800545e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005462:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005466:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005468:	4b2a      	ldr	r3, [pc, #168]	@ (8005514 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800546a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800546c:	0a5b      	lsrs	r3, r3, #9
 800546e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005472:	ee07 3a90 	vmov	s15, r3
 8005476:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800547a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800547e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005482:	edd7 6a07 	vldr	s13, [r7, #28]
 8005486:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800548a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800548e:	ee17 2a90 	vmov	r2, s15
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8005496:	4b1f      	ldr	r3, [pc, #124]	@ (8005514 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005498:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800549a:	0c1b      	lsrs	r3, r3, #16
 800549c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80054a0:	ee07 3a90 	vmov	s15, r3
 80054a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054a8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80054ac:	ee37 7a87 	vadd.f32	s14, s15, s14
 80054b0:	edd7 6a07 	vldr	s13, [r7, #28]
 80054b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80054b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80054bc:	ee17 2a90 	vmov	r2, s15
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80054c4:	4b13      	ldr	r3, [pc, #76]	@ (8005514 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80054c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054c8:	0e1b      	lsrs	r3, r3, #24
 80054ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80054ce:	ee07 3a90 	vmov	s15, r3
 80054d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054d6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80054da:	ee37 7a87 	vadd.f32	s14, s15, s14
 80054de:	edd7 6a07 	vldr	s13, [r7, #28]
 80054e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80054e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80054ea:	ee17 2a90 	vmov	r2, s15
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80054f2:	e008      	b.n	8005506 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2200      	movs	r2, #0
 80054f8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2200      	movs	r2, #0
 80054fe:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2200      	movs	r2, #0
 8005504:	609a      	str	r2, [r3, #8]
}
 8005506:	bf00      	nop
 8005508:	3724      	adds	r7, #36	@ 0x24
 800550a:	46bd      	mov	sp, r7
 800550c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005510:	4770      	bx	lr
 8005512:	bf00      	nop
 8005514:	58024400 	.word	0x58024400
 8005518:	03d09000 	.word	0x03d09000
 800551c:	46000000 	.word	0x46000000
 8005520:	4c742400 	.word	0x4c742400
 8005524:	4a742400 	.word	0x4a742400
 8005528:	4bbebc20 	.word	0x4bbebc20

0800552c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800552c:	b480      	push	{r7}
 800552e:	b089      	sub	sp, #36	@ 0x24
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005534:	4ba1      	ldr	r3, [pc, #644]	@ (80057bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005536:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005538:	f003 0303 	and.w	r3, r3, #3
 800553c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800553e:	4b9f      	ldr	r3, [pc, #636]	@ (80057bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005540:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005542:	0d1b      	lsrs	r3, r3, #20
 8005544:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005548:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800554a:	4b9c      	ldr	r3, [pc, #624]	@ (80057bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800554c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800554e:	0a1b      	lsrs	r3, r3, #8
 8005550:	f003 0301 	and.w	r3, r3, #1
 8005554:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005556:	4b99      	ldr	r3, [pc, #612]	@ (80057bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005558:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800555a:	08db      	lsrs	r3, r3, #3
 800555c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005560:	693a      	ldr	r2, [r7, #16]
 8005562:	fb02 f303 	mul.w	r3, r2, r3
 8005566:	ee07 3a90 	vmov	s15, r3
 800556a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800556e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8005572:	697b      	ldr	r3, [r7, #20]
 8005574:	2b00      	cmp	r3, #0
 8005576:	f000 8111 	beq.w	800579c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800557a:	69bb      	ldr	r3, [r7, #24]
 800557c:	2b02      	cmp	r3, #2
 800557e:	f000 8083 	beq.w	8005688 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8005582:	69bb      	ldr	r3, [r7, #24]
 8005584:	2b02      	cmp	r3, #2
 8005586:	f200 80a1 	bhi.w	80056cc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800558a:	69bb      	ldr	r3, [r7, #24]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d003      	beq.n	8005598 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8005590:	69bb      	ldr	r3, [r7, #24]
 8005592:	2b01      	cmp	r3, #1
 8005594:	d056      	beq.n	8005644 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8005596:	e099      	b.n	80056cc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005598:	4b88      	ldr	r3, [pc, #544]	@ (80057bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f003 0320 	and.w	r3, r3, #32
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d02d      	beq.n	8005600 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80055a4:	4b85      	ldr	r3, [pc, #532]	@ (80057bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	08db      	lsrs	r3, r3, #3
 80055aa:	f003 0303 	and.w	r3, r3, #3
 80055ae:	4a84      	ldr	r2, [pc, #528]	@ (80057c0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80055b0:	fa22 f303 	lsr.w	r3, r2, r3
 80055b4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80055b6:	68bb      	ldr	r3, [r7, #8]
 80055b8:	ee07 3a90 	vmov	s15, r3
 80055bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80055c0:	697b      	ldr	r3, [r7, #20]
 80055c2:	ee07 3a90 	vmov	s15, r3
 80055c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80055ce:	4b7b      	ldr	r3, [pc, #492]	@ (80057bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80055d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055d6:	ee07 3a90 	vmov	s15, r3
 80055da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80055de:	ed97 6a03 	vldr	s12, [r7, #12]
 80055e2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80057c4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80055e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80055ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80055ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80055f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80055f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055fa:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80055fe:	e087      	b.n	8005710 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005600:	697b      	ldr	r3, [r7, #20]
 8005602:	ee07 3a90 	vmov	s15, r3
 8005606:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800560a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80057c8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800560e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005612:	4b6a      	ldr	r3, [pc, #424]	@ (80057bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005616:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800561a:	ee07 3a90 	vmov	s15, r3
 800561e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005622:	ed97 6a03 	vldr	s12, [r7, #12]
 8005626:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80057c4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800562a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800562e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005632:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005636:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800563a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800563e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005642:	e065      	b.n	8005710 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005644:	697b      	ldr	r3, [r7, #20]
 8005646:	ee07 3a90 	vmov	s15, r3
 800564a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800564e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80057cc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005652:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005656:	4b59      	ldr	r3, [pc, #356]	@ (80057bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005658:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800565a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800565e:	ee07 3a90 	vmov	s15, r3
 8005662:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005666:	ed97 6a03 	vldr	s12, [r7, #12]
 800566a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80057c4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800566e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005672:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005676:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800567a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800567e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005682:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005686:	e043      	b.n	8005710 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005688:	697b      	ldr	r3, [r7, #20]
 800568a:	ee07 3a90 	vmov	s15, r3
 800568e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005692:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80057d0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8005696:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800569a:	4b48      	ldr	r3, [pc, #288]	@ (80057bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800569c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800569e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056a2:	ee07 3a90 	vmov	s15, r3
 80056a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80056ae:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80057c4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80056b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80056b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80056ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80056be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80056c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80056ca:	e021      	b.n	8005710 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	ee07 3a90 	vmov	s15, r3
 80056d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056d6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80057cc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80056da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80056de:	4b37      	ldr	r3, [pc, #220]	@ (80057bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80056e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056e6:	ee07 3a90 	vmov	s15, r3
 80056ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80056f2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80057c4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80056f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80056fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80056fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005702:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005706:	ee67 7a27 	vmul.f32	s15, s14, s15
 800570a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800570e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005710:	4b2a      	ldr	r3, [pc, #168]	@ (80057bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005712:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005714:	0a5b      	lsrs	r3, r3, #9
 8005716:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800571a:	ee07 3a90 	vmov	s15, r3
 800571e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005722:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005726:	ee37 7a87 	vadd.f32	s14, s15, s14
 800572a:	edd7 6a07 	vldr	s13, [r7, #28]
 800572e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005732:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005736:	ee17 2a90 	vmov	r2, s15
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800573e:	4b1f      	ldr	r3, [pc, #124]	@ (80057bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005742:	0c1b      	lsrs	r3, r3, #16
 8005744:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005748:	ee07 3a90 	vmov	s15, r3
 800574c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005750:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005754:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005758:	edd7 6a07 	vldr	s13, [r7, #28]
 800575c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005760:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005764:	ee17 2a90 	vmov	r2, s15
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800576c:	4b13      	ldr	r3, [pc, #76]	@ (80057bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800576e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005770:	0e1b      	lsrs	r3, r3, #24
 8005772:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005776:	ee07 3a90 	vmov	s15, r3
 800577a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800577e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005782:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005786:	edd7 6a07 	vldr	s13, [r7, #28]
 800578a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800578e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005792:	ee17 2a90 	vmov	r2, s15
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800579a:	e008      	b.n	80057ae <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2200      	movs	r2, #0
 80057a0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	2200      	movs	r2, #0
 80057a6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2200      	movs	r2, #0
 80057ac:	609a      	str	r2, [r3, #8]
}
 80057ae:	bf00      	nop
 80057b0:	3724      	adds	r7, #36	@ 0x24
 80057b2:	46bd      	mov	sp, r7
 80057b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b8:	4770      	bx	lr
 80057ba:	bf00      	nop
 80057bc:	58024400 	.word	0x58024400
 80057c0:	03d09000 	.word	0x03d09000
 80057c4:	46000000 	.word	0x46000000
 80057c8:	4c742400 	.word	0x4c742400
 80057cc:	4a742400 	.word	0x4a742400
 80057d0:	4bbebc20 	.word	0x4bbebc20

080057d4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b084      	sub	sp, #16
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
 80057dc:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80057de:	2300      	movs	r3, #0
 80057e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80057e2:	4b53      	ldr	r3, [pc, #332]	@ (8005930 <RCCEx_PLL2_Config+0x15c>)
 80057e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057e6:	f003 0303 	and.w	r3, r3, #3
 80057ea:	2b03      	cmp	r3, #3
 80057ec:	d101      	bne.n	80057f2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80057ee:	2301      	movs	r3, #1
 80057f0:	e099      	b.n	8005926 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80057f2:	4b4f      	ldr	r3, [pc, #316]	@ (8005930 <RCCEx_PLL2_Config+0x15c>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	4a4e      	ldr	r2, [pc, #312]	@ (8005930 <RCCEx_PLL2_Config+0x15c>)
 80057f8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80057fc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80057fe:	f7fb fe29 	bl	8001454 <HAL_GetTick>
 8005802:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005804:	e008      	b.n	8005818 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005806:	f7fb fe25 	bl	8001454 <HAL_GetTick>
 800580a:	4602      	mov	r2, r0
 800580c:	68bb      	ldr	r3, [r7, #8]
 800580e:	1ad3      	subs	r3, r2, r3
 8005810:	2b02      	cmp	r3, #2
 8005812:	d901      	bls.n	8005818 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005814:	2303      	movs	r3, #3
 8005816:	e086      	b.n	8005926 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005818:	4b45      	ldr	r3, [pc, #276]	@ (8005930 <RCCEx_PLL2_Config+0x15c>)
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005820:	2b00      	cmp	r3, #0
 8005822:	d1f0      	bne.n	8005806 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005824:	4b42      	ldr	r3, [pc, #264]	@ (8005930 <RCCEx_PLL2_Config+0x15c>)
 8005826:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005828:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	031b      	lsls	r3, r3, #12
 8005832:	493f      	ldr	r1, [pc, #252]	@ (8005930 <RCCEx_PLL2_Config+0x15c>)
 8005834:	4313      	orrs	r3, r2
 8005836:	628b      	str	r3, [r1, #40]	@ 0x28
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	685b      	ldr	r3, [r3, #4]
 800583c:	3b01      	subs	r3, #1
 800583e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	689b      	ldr	r3, [r3, #8]
 8005846:	3b01      	subs	r3, #1
 8005848:	025b      	lsls	r3, r3, #9
 800584a:	b29b      	uxth	r3, r3
 800584c:	431a      	orrs	r2, r3
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	68db      	ldr	r3, [r3, #12]
 8005852:	3b01      	subs	r3, #1
 8005854:	041b      	lsls	r3, r3, #16
 8005856:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800585a:	431a      	orrs	r2, r3
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	691b      	ldr	r3, [r3, #16]
 8005860:	3b01      	subs	r3, #1
 8005862:	061b      	lsls	r3, r3, #24
 8005864:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005868:	4931      	ldr	r1, [pc, #196]	@ (8005930 <RCCEx_PLL2_Config+0x15c>)
 800586a:	4313      	orrs	r3, r2
 800586c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800586e:	4b30      	ldr	r3, [pc, #192]	@ (8005930 <RCCEx_PLL2_Config+0x15c>)
 8005870:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005872:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	695b      	ldr	r3, [r3, #20]
 800587a:	492d      	ldr	r1, [pc, #180]	@ (8005930 <RCCEx_PLL2_Config+0x15c>)
 800587c:	4313      	orrs	r3, r2
 800587e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005880:	4b2b      	ldr	r3, [pc, #172]	@ (8005930 <RCCEx_PLL2_Config+0x15c>)
 8005882:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005884:	f023 0220 	bic.w	r2, r3, #32
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	699b      	ldr	r3, [r3, #24]
 800588c:	4928      	ldr	r1, [pc, #160]	@ (8005930 <RCCEx_PLL2_Config+0x15c>)
 800588e:	4313      	orrs	r3, r2
 8005890:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005892:	4b27      	ldr	r3, [pc, #156]	@ (8005930 <RCCEx_PLL2_Config+0x15c>)
 8005894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005896:	4a26      	ldr	r2, [pc, #152]	@ (8005930 <RCCEx_PLL2_Config+0x15c>)
 8005898:	f023 0310 	bic.w	r3, r3, #16
 800589c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800589e:	4b24      	ldr	r3, [pc, #144]	@ (8005930 <RCCEx_PLL2_Config+0x15c>)
 80058a0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80058a2:	4b24      	ldr	r3, [pc, #144]	@ (8005934 <RCCEx_PLL2_Config+0x160>)
 80058a4:	4013      	ands	r3, r2
 80058a6:	687a      	ldr	r2, [r7, #4]
 80058a8:	69d2      	ldr	r2, [r2, #28]
 80058aa:	00d2      	lsls	r2, r2, #3
 80058ac:	4920      	ldr	r1, [pc, #128]	@ (8005930 <RCCEx_PLL2_Config+0x15c>)
 80058ae:	4313      	orrs	r3, r2
 80058b0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80058b2:	4b1f      	ldr	r3, [pc, #124]	@ (8005930 <RCCEx_PLL2_Config+0x15c>)
 80058b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058b6:	4a1e      	ldr	r2, [pc, #120]	@ (8005930 <RCCEx_PLL2_Config+0x15c>)
 80058b8:	f043 0310 	orr.w	r3, r3, #16
 80058bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d106      	bne.n	80058d2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80058c4:	4b1a      	ldr	r3, [pc, #104]	@ (8005930 <RCCEx_PLL2_Config+0x15c>)
 80058c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058c8:	4a19      	ldr	r2, [pc, #100]	@ (8005930 <RCCEx_PLL2_Config+0x15c>)
 80058ca:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80058ce:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80058d0:	e00f      	b.n	80058f2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	2b01      	cmp	r3, #1
 80058d6:	d106      	bne.n	80058e6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80058d8:	4b15      	ldr	r3, [pc, #84]	@ (8005930 <RCCEx_PLL2_Config+0x15c>)
 80058da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058dc:	4a14      	ldr	r2, [pc, #80]	@ (8005930 <RCCEx_PLL2_Config+0x15c>)
 80058de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80058e2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80058e4:	e005      	b.n	80058f2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80058e6:	4b12      	ldr	r3, [pc, #72]	@ (8005930 <RCCEx_PLL2_Config+0x15c>)
 80058e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058ea:	4a11      	ldr	r2, [pc, #68]	@ (8005930 <RCCEx_PLL2_Config+0x15c>)
 80058ec:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80058f0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80058f2:	4b0f      	ldr	r3, [pc, #60]	@ (8005930 <RCCEx_PLL2_Config+0x15c>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4a0e      	ldr	r2, [pc, #56]	@ (8005930 <RCCEx_PLL2_Config+0x15c>)
 80058f8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80058fc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80058fe:	f7fb fda9 	bl	8001454 <HAL_GetTick>
 8005902:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005904:	e008      	b.n	8005918 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005906:	f7fb fda5 	bl	8001454 <HAL_GetTick>
 800590a:	4602      	mov	r2, r0
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	1ad3      	subs	r3, r2, r3
 8005910:	2b02      	cmp	r3, #2
 8005912:	d901      	bls.n	8005918 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005914:	2303      	movs	r3, #3
 8005916:	e006      	b.n	8005926 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005918:	4b05      	ldr	r3, [pc, #20]	@ (8005930 <RCCEx_PLL2_Config+0x15c>)
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005920:	2b00      	cmp	r3, #0
 8005922:	d0f0      	beq.n	8005906 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005924:	7bfb      	ldrb	r3, [r7, #15]
}
 8005926:	4618      	mov	r0, r3
 8005928:	3710      	adds	r7, #16
 800592a:	46bd      	mov	sp, r7
 800592c:	bd80      	pop	{r7, pc}
 800592e:	bf00      	nop
 8005930:	58024400 	.word	0x58024400
 8005934:	ffff0007 	.word	0xffff0007

08005938 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b084      	sub	sp, #16
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
 8005940:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005942:	2300      	movs	r3, #0
 8005944:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005946:	4b53      	ldr	r3, [pc, #332]	@ (8005a94 <RCCEx_PLL3_Config+0x15c>)
 8005948:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800594a:	f003 0303 	and.w	r3, r3, #3
 800594e:	2b03      	cmp	r3, #3
 8005950:	d101      	bne.n	8005956 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8005952:	2301      	movs	r3, #1
 8005954:	e099      	b.n	8005a8a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005956:	4b4f      	ldr	r3, [pc, #316]	@ (8005a94 <RCCEx_PLL3_Config+0x15c>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	4a4e      	ldr	r2, [pc, #312]	@ (8005a94 <RCCEx_PLL3_Config+0x15c>)
 800595c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005960:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005962:	f7fb fd77 	bl	8001454 <HAL_GetTick>
 8005966:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005968:	e008      	b.n	800597c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800596a:	f7fb fd73 	bl	8001454 <HAL_GetTick>
 800596e:	4602      	mov	r2, r0
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	1ad3      	subs	r3, r2, r3
 8005974:	2b02      	cmp	r3, #2
 8005976:	d901      	bls.n	800597c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005978:	2303      	movs	r3, #3
 800597a:	e086      	b.n	8005a8a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800597c:	4b45      	ldr	r3, [pc, #276]	@ (8005a94 <RCCEx_PLL3_Config+0x15c>)
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005984:	2b00      	cmp	r3, #0
 8005986:	d1f0      	bne.n	800596a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005988:	4b42      	ldr	r3, [pc, #264]	@ (8005a94 <RCCEx_PLL3_Config+0x15c>)
 800598a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800598c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	051b      	lsls	r3, r3, #20
 8005996:	493f      	ldr	r1, [pc, #252]	@ (8005a94 <RCCEx_PLL3_Config+0x15c>)
 8005998:	4313      	orrs	r3, r2
 800599a:	628b      	str	r3, [r1, #40]	@ 0x28
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	685b      	ldr	r3, [r3, #4]
 80059a0:	3b01      	subs	r3, #1
 80059a2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	689b      	ldr	r3, [r3, #8]
 80059aa:	3b01      	subs	r3, #1
 80059ac:	025b      	lsls	r3, r3, #9
 80059ae:	b29b      	uxth	r3, r3
 80059b0:	431a      	orrs	r2, r3
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	68db      	ldr	r3, [r3, #12]
 80059b6:	3b01      	subs	r3, #1
 80059b8:	041b      	lsls	r3, r3, #16
 80059ba:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80059be:	431a      	orrs	r2, r3
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	691b      	ldr	r3, [r3, #16]
 80059c4:	3b01      	subs	r3, #1
 80059c6:	061b      	lsls	r3, r3, #24
 80059c8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80059cc:	4931      	ldr	r1, [pc, #196]	@ (8005a94 <RCCEx_PLL3_Config+0x15c>)
 80059ce:	4313      	orrs	r3, r2
 80059d0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80059d2:	4b30      	ldr	r3, [pc, #192]	@ (8005a94 <RCCEx_PLL3_Config+0x15c>)
 80059d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059d6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	695b      	ldr	r3, [r3, #20]
 80059de:	492d      	ldr	r1, [pc, #180]	@ (8005a94 <RCCEx_PLL3_Config+0x15c>)
 80059e0:	4313      	orrs	r3, r2
 80059e2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80059e4:	4b2b      	ldr	r3, [pc, #172]	@ (8005a94 <RCCEx_PLL3_Config+0x15c>)
 80059e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059e8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	699b      	ldr	r3, [r3, #24]
 80059f0:	4928      	ldr	r1, [pc, #160]	@ (8005a94 <RCCEx_PLL3_Config+0x15c>)
 80059f2:	4313      	orrs	r3, r2
 80059f4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80059f6:	4b27      	ldr	r3, [pc, #156]	@ (8005a94 <RCCEx_PLL3_Config+0x15c>)
 80059f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059fa:	4a26      	ldr	r2, [pc, #152]	@ (8005a94 <RCCEx_PLL3_Config+0x15c>)
 80059fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a00:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005a02:	4b24      	ldr	r3, [pc, #144]	@ (8005a94 <RCCEx_PLL3_Config+0x15c>)
 8005a04:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005a06:	4b24      	ldr	r3, [pc, #144]	@ (8005a98 <RCCEx_PLL3_Config+0x160>)
 8005a08:	4013      	ands	r3, r2
 8005a0a:	687a      	ldr	r2, [r7, #4]
 8005a0c:	69d2      	ldr	r2, [r2, #28]
 8005a0e:	00d2      	lsls	r2, r2, #3
 8005a10:	4920      	ldr	r1, [pc, #128]	@ (8005a94 <RCCEx_PLL3_Config+0x15c>)
 8005a12:	4313      	orrs	r3, r2
 8005a14:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005a16:	4b1f      	ldr	r3, [pc, #124]	@ (8005a94 <RCCEx_PLL3_Config+0x15c>)
 8005a18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a1a:	4a1e      	ldr	r2, [pc, #120]	@ (8005a94 <RCCEx_PLL3_Config+0x15c>)
 8005a1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a20:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d106      	bne.n	8005a36 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005a28:	4b1a      	ldr	r3, [pc, #104]	@ (8005a94 <RCCEx_PLL3_Config+0x15c>)
 8005a2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a2c:	4a19      	ldr	r2, [pc, #100]	@ (8005a94 <RCCEx_PLL3_Config+0x15c>)
 8005a2e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005a32:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005a34:	e00f      	b.n	8005a56 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	2b01      	cmp	r3, #1
 8005a3a:	d106      	bne.n	8005a4a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005a3c:	4b15      	ldr	r3, [pc, #84]	@ (8005a94 <RCCEx_PLL3_Config+0x15c>)
 8005a3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a40:	4a14      	ldr	r2, [pc, #80]	@ (8005a94 <RCCEx_PLL3_Config+0x15c>)
 8005a42:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005a46:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005a48:	e005      	b.n	8005a56 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005a4a:	4b12      	ldr	r3, [pc, #72]	@ (8005a94 <RCCEx_PLL3_Config+0x15c>)
 8005a4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a4e:	4a11      	ldr	r2, [pc, #68]	@ (8005a94 <RCCEx_PLL3_Config+0x15c>)
 8005a50:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005a54:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005a56:	4b0f      	ldr	r3, [pc, #60]	@ (8005a94 <RCCEx_PLL3_Config+0x15c>)
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4a0e      	ldr	r2, [pc, #56]	@ (8005a94 <RCCEx_PLL3_Config+0x15c>)
 8005a5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a60:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a62:	f7fb fcf7 	bl	8001454 <HAL_GetTick>
 8005a66:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005a68:	e008      	b.n	8005a7c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005a6a:	f7fb fcf3 	bl	8001454 <HAL_GetTick>
 8005a6e:	4602      	mov	r2, r0
 8005a70:	68bb      	ldr	r3, [r7, #8]
 8005a72:	1ad3      	subs	r3, r2, r3
 8005a74:	2b02      	cmp	r3, #2
 8005a76:	d901      	bls.n	8005a7c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005a78:	2303      	movs	r3, #3
 8005a7a:	e006      	b.n	8005a8a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005a7c:	4b05      	ldr	r3, [pc, #20]	@ (8005a94 <RCCEx_PLL3_Config+0x15c>)
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d0f0      	beq.n	8005a6a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005a88:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	3710      	adds	r7, #16
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	bd80      	pop	{r7, pc}
 8005a92:	bf00      	nop
 8005a94:	58024400 	.word	0x58024400
 8005a98:	ffff0007 	.word	0xffff0007

08005a9c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b082      	sub	sp, #8
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d101      	bne.n	8005aae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005aaa:	2301      	movs	r3, #1
 8005aac:	e042      	b.n	8005b34 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d106      	bne.n	8005ac6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2200      	movs	r2, #0
 8005abc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ac0:	6878      	ldr	r0, [r7, #4]
 8005ac2:	f7fb fa79 	bl	8000fb8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	2224      	movs	r2, #36	@ 0x24
 8005aca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	681a      	ldr	r2, [r3, #0]
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f022 0201 	bic.w	r2, r2, #1
 8005adc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d002      	beq.n	8005aec <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005ae6:	6878      	ldr	r0, [r7, #4]
 8005ae8:	f000 fe1e 	bl	8006728 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005aec:	6878      	ldr	r0, [r7, #4]
 8005aee:	f000 f8b3 	bl	8005c58 <UART_SetConfig>
 8005af2:	4603      	mov	r3, r0
 8005af4:	2b01      	cmp	r3, #1
 8005af6:	d101      	bne.n	8005afc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005af8:	2301      	movs	r3, #1
 8005afa:	e01b      	b.n	8005b34 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	685a      	ldr	r2, [r3, #4]
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005b0a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	689a      	ldr	r2, [r3, #8]
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005b1a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	681a      	ldr	r2, [r3, #0]
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f042 0201 	orr.w	r2, r2, #1
 8005b2a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005b2c:	6878      	ldr	r0, [r7, #4]
 8005b2e:	f000 fe9d 	bl	800686c <UART_CheckIdleState>
 8005b32:	4603      	mov	r3, r0
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	3708      	adds	r7, #8
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	bd80      	pop	{r7, pc}

08005b3c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b08a      	sub	sp, #40	@ 0x28
 8005b40:	af02      	add	r7, sp, #8
 8005b42:	60f8      	str	r0, [r7, #12]
 8005b44:	60b9      	str	r1, [r7, #8]
 8005b46:	603b      	str	r3, [r7, #0]
 8005b48:	4613      	mov	r3, r2
 8005b4a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b52:	2b20      	cmp	r3, #32
 8005b54:	d17b      	bne.n	8005c4e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b56:	68bb      	ldr	r3, [r7, #8]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d002      	beq.n	8005b62 <HAL_UART_Transmit+0x26>
 8005b5c:	88fb      	ldrh	r3, [r7, #6]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d101      	bne.n	8005b66 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005b62:	2301      	movs	r3, #1
 8005b64:	e074      	b.n	8005c50 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	2200      	movs	r2, #0
 8005b6a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	2221      	movs	r2, #33	@ 0x21
 8005b72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005b76:	f7fb fc6d 	bl	8001454 <HAL_GetTick>
 8005b7a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	88fa      	ldrh	r2, [r7, #6]
 8005b80:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	88fa      	ldrh	r2, [r7, #6]
 8005b88:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	689b      	ldr	r3, [r3, #8]
 8005b90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b94:	d108      	bne.n	8005ba8 <HAL_UART_Transmit+0x6c>
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	691b      	ldr	r3, [r3, #16]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d104      	bne.n	8005ba8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	61bb      	str	r3, [r7, #24]
 8005ba6:	e003      	b.n	8005bb0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005ba8:	68bb      	ldr	r3, [r7, #8]
 8005baa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005bac:	2300      	movs	r3, #0
 8005bae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005bb0:	e030      	b.n	8005c14 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	9300      	str	r3, [sp, #0]
 8005bb6:	697b      	ldr	r3, [r7, #20]
 8005bb8:	2200      	movs	r2, #0
 8005bba:	2180      	movs	r1, #128	@ 0x80
 8005bbc:	68f8      	ldr	r0, [r7, #12]
 8005bbe:	f000 feff 	bl	80069c0 <UART_WaitOnFlagUntilTimeout>
 8005bc2:	4603      	mov	r3, r0
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d005      	beq.n	8005bd4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	2220      	movs	r2, #32
 8005bcc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005bd0:	2303      	movs	r3, #3
 8005bd2:	e03d      	b.n	8005c50 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005bd4:	69fb      	ldr	r3, [r7, #28]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d10b      	bne.n	8005bf2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005bda:	69bb      	ldr	r3, [r7, #24]
 8005bdc:	881b      	ldrh	r3, [r3, #0]
 8005bde:	461a      	mov	r2, r3
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005be8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005bea:	69bb      	ldr	r3, [r7, #24]
 8005bec:	3302      	adds	r3, #2
 8005bee:	61bb      	str	r3, [r7, #24]
 8005bf0:	e007      	b.n	8005c02 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005bf2:	69fb      	ldr	r3, [r7, #28]
 8005bf4:	781a      	ldrb	r2, [r3, #0]
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005bfc:	69fb      	ldr	r3, [r7, #28]
 8005bfe:	3301      	adds	r3, #1
 8005c00:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005c08:	b29b      	uxth	r3, r3
 8005c0a:	3b01      	subs	r3, #1
 8005c0c:	b29a      	uxth	r2, r3
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005c1a:	b29b      	uxth	r3, r3
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d1c8      	bne.n	8005bb2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	9300      	str	r3, [sp, #0]
 8005c24:	697b      	ldr	r3, [r7, #20]
 8005c26:	2200      	movs	r2, #0
 8005c28:	2140      	movs	r1, #64	@ 0x40
 8005c2a:	68f8      	ldr	r0, [r7, #12]
 8005c2c:	f000 fec8 	bl	80069c0 <UART_WaitOnFlagUntilTimeout>
 8005c30:	4603      	mov	r3, r0
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d005      	beq.n	8005c42 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	2220      	movs	r2, #32
 8005c3a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005c3e:	2303      	movs	r3, #3
 8005c40:	e006      	b.n	8005c50 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	2220      	movs	r2, #32
 8005c46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	e000      	b.n	8005c50 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005c4e:	2302      	movs	r3, #2
  }
}
 8005c50:	4618      	mov	r0, r3
 8005c52:	3720      	adds	r7, #32
 8005c54:	46bd      	mov	sp, r7
 8005c56:	bd80      	pop	{r7, pc}

08005c58 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005c5c:	b092      	sub	sp, #72	@ 0x48
 8005c5e:	af00      	add	r7, sp, #0
 8005c60:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005c62:	2300      	movs	r3, #0
 8005c64:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005c68:	697b      	ldr	r3, [r7, #20]
 8005c6a:	689a      	ldr	r2, [r3, #8]
 8005c6c:	697b      	ldr	r3, [r7, #20]
 8005c6e:	691b      	ldr	r3, [r3, #16]
 8005c70:	431a      	orrs	r2, r3
 8005c72:	697b      	ldr	r3, [r7, #20]
 8005c74:	695b      	ldr	r3, [r3, #20]
 8005c76:	431a      	orrs	r2, r3
 8005c78:	697b      	ldr	r3, [r7, #20]
 8005c7a:	69db      	ldr	r3, [r3, #28]
 8005c7c:	4313      	orrs	r3, r2
 8005c7e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005c80:	697b      	ldr	r3, [r7, #20]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	681a      	ldr	r2, [r3, #0]
 8005c86:	4bbe      	ldr	r3, [pc, #760]	@ (8005f80 <UART_SetConfig+0x328>)
 8005c88:	4013      	ands	r3, r2
 8005c8a:	697a      	ldr	r2, [r7, #20]
 8005c8c:	6812      	ldr	r2, [r2, #0]
 8005c8e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005c90:	430b      	orrs	r3, r1
 8005c92:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c94:	697b      	ldr	r3, [r7, #20]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	685b      	ldr	r3, [r3, #4]
 8005c9a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005c9e:	697b      	ldr	r3, [r7, #20]
 8005ca0:	68da      	ldr	r2, [r3, #12]
 8005ca2:	697b      	ldr	r3, [r7, #20]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	430a      	orrs	r2, r1
 8005ca8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005caa:	697b      	ldr	r3, [r7, #20]
 8005cac:	699b      	ldr	r3, [r3, #24]
 8005cae:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005cb0:	697b      	ldr	r3, [r7, #20]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4ab3      	ldr	r2, [pc, #716]	@ (8005f84 <UART_SetConfig+0x32c>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d004      	beq.n	8005cc4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005cba:	697b      	ldr	r3, [r7, #20]
 8005cbc:	6a1b      	ldr	r3, [r3, #32]
 8005cbe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005cc4:	697b      	ldr	r3, [r7, #20]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	689a      	ldr	r2, [r3, #8]
 8005cca:	4baf      	ldr	r3, [pc, #700]	@ (8005f88 <UART_SetConfig+0x330>)
 8005ccc:	4013      	ands	r3, r2
 8005cce:	697a      	ldr	r2, [r7, #20]
 8005cd0:	6812      	ldr	r2, [r2, #0]
 8005cd2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005cd4:	430b      	orrs	r3, r1
 8005cd6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005cd8:	697b      	ldr	r3, [r7, #20]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cde:	f023 010f 	bic.w	r1, r3, #15
 8005ce2:	697b      	ldr	r3, [r7, #20]
 8005ce4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005ce6:	697b      	ldr	r3, [r7, #20]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	430a      	orrs	r2, r1
 8005cec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005cee:	697b      	ldr	r3, [r7, #20]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	4aa6      	ldr	r2, [pc, #664]	@ (8005f8c <UART_SetConfig+0x334>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d177      	bne.n	8005de8 <UART_SetConfig+0x190>
 8005cf8:	4ba5      	ldr	r3, [pc, #660]	@ (8005f90 <UART_SetConfig+0x338>)
 8005cfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cfc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005d00:	2b28      	cmp	r3, #40	@ 0x28
 8005d02:	d86d      	bhi.n	8005de0 <UART_SetConfig+0x188>
 8005d04:	a201      	add	r2, pc, #4	@ (adr r2, 8005d0c <UART_SetConfig+0xb4>)
 8005d06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d0a:	bf00      	nop
 8005d0c:	08005db1 	.word	0x08005db1
 8005d10:	08005de1 	.word	0x08005de1
 8005d14:	08005de1 	.word	0x08005de1
 8005d18:	08005de1 	.word	0x08005de1
 8005d1c:	08005de1 	.word	0x08005de1
 8005d20:	08005de1 	.word	0x08005de1
 8005d24:	08005de1 	.word	0x08005de1
 8005d28:	08005de1 	.word	0x08005de1
 8005d2c:	08005db9 	.word	0x08005db9
 8005d30:	08005de1 	.word	0x08005de1
 8005d34:	08005de1 	.word	0x08005de1
 8005d38:	08005de1 	.word	0x08005de1
 8005d3c:	08005de1 	.word	0x08005de1
 8005d40:	08005de1 	.word	0x08005de1
 8005d44:	08005de1 	.word	0x08005de1
 8005d48:	08005de1 	.word	0x08005de1
 8005d4c:	08005dc1 	.word	0x08005dc1
 8005d50:	08005de1 	.word	0x08005de1
 8005d54:	08005de1 	.word	0x08005de1
 8005d58:	08005de1 	.word	0x08005de1
 8005d5c:	08005de1 	.word	0x08005de1
 8005d60:	08005de1 	.word	0x08005de1
 8005d64:	08005de1 	.word	0x08005de1
 8005d68:	08005de1 	.word	0x08005de1
 8005d6c:	08005dc9 	.word	0x08005dc9
 8005d70:	08005de1 	.word	0x08005de1
 8005d74:	08005de1 	.word	0x08005de1
 8005d78:	08005de1 	.word	0x08005de1
 8005d7c:	08005de1 	.word	0x08005de1
 8005d80:	08005de1 	.word	0x08005de1
 8005d84:	08005de1 	.word	0x08005de1
 8005d88:	08005de1 	.word	0x08005de1
 8005d8c:	08005dd1 	.word	0x08005dd1
 8005d90:	08005de1 	.word	0x08005de1
 8005d94:	08005de1 	.word	0x08005de1
 8005d98:	08005de1 	.word	0x08005de1
 8005d9c:	08005de1 	.word	0x08005de1
 8005da0:	08005de1 	.word	0x08005de1
 8005da4:	08005de1 	.word	0x08005de1
 8005da8:	08005de1 	.word	0x08005de1
 8005dac:	08005dd9 	.word	0x08005dd9
 8005db0:	2301      	movs	r3, #1
 8005db2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005db6:	e222      	b.n	80061fe <UART_SetConfig+0x5a6>
 8005db8:	2304      	movs	r3, #4
 8005dba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005dbe:	e21e      	b.n	80061fe <UART_SetConfig+0x5a6>
 8005dc0:	2308      	movs	r3, #8
 8005dc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005dc6:	e21a      	b.n	80061fe <UART_SetConfig+0x5a6>
 8005dc8:	2310      	movs	r3, #16
 8005dca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005dce:	e216      	b.n	80061fe <UART_SetConfig+0x5a6>
 8005dd0:	2320      	movs	r3, #32
 8005dd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005dd6:	e212      	b.n	80061fe <UART_SetConfig+0x5a6>
 8005dd8:	2340      	movs	r3, #64	@ 0x40
 8005dda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005dde:	e20e      	b.n	80061fe <UART_SetConfig+0x5a6>
 8005de0:	2380      	movs	r3, #128	@ 0x80
 8005de2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005de6:	e20a      	b.n	80061fe <UART_SetConfig+0x5a6>
 8005de8:	697b      	ldr	r3, [r7, #20]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	4a69      	ldr	r2, [pc, #420]	@ (8005f94 <UART_SetConfig+0x33c>)
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d130      	bne.n	8005e54 <UART_SetConfig+0x1fc>
 8005df2:	4b67      	ldr	r3, [pc, #412]	@ (8005f90 <UART_SetConfig+0x338>)
 8005df4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005df6:	f003 0307 	and.w	r3, r3, #7
 8005dfa:	2b05      	cmp	r3, #5
 8005dfc:	d826      	bhi.n	8005e4c <UART_SetConfig+0x1f4>
 8005dfe:	a201      	add	r2, pc, #4	@ (adr r2, 8005e04 <UART_SetConfig+0x1ac>)
 8005e00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e04:	08005e1d 	.word	0x08005e1d
 8005e08:	08005e25 	.word	0x08005e25
 8005e0c:	08005e2d 	.word	0x08005e2d
 8005e10:	08005e35 	.word	0x08005e35
 8005e14:	08005e3d 	.word	0x08005e3d
 8005e18:	08005e45 	.word	0x08005e45
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e22:	e1ec      	b.n	80061fe <UART_SetConfig+0x5a6>
 8005e24:	2304      	movs	r3, #4
 8005e26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e2a:	e1e8      	b.n	80061fe <UART_SetConfig+0x5a6>
 8005e2c:	2308      	movs	r3, #8
 8005e2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e32:	e1e4      	b.n	80061fe <UART_SetConfig+0x5a6>
 8005e34:	2310      	movs	r3, #16
 8005e36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e3a:	e1e0      	b.n	80061fe <UART_SetConfig+0x5a6>
 8005e3c:	2320      	movs	r3, #32
 8005e3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e42:	e1dc      	b.n	80061fe <UART_SetConfig+0x5a6>
 8005e44:	2340      	movs	r3, #64	@ 0x40
 8005e46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e4a:	e1d8      	b.n	80061fe <UART_SetConfig+0x5a6>
 8005e4c:	2380      	movs	r3, #128	@ 0x80
 8005e4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e52:	e1d4      	b.n	80061fe <UART_SetConfig+0x5a6>
 8005e54:	697b      	ldr	r3, [r7, #20]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	4a4f      	ldr	r2, [pc, #316]	@ (8005f98 <UART_SetConfig+0x340>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d130      	bne.n	8005ec0 <UART_SetConfig+0x268>
 8005e5e:	4b4c      	ldr	r3, [pc, #304]	@ (8005f90 <UART_SetConfig+0x338>)
 8005e60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e62:	f003 0307 	and.w	r3, r3, #7
 8005e66:	2b05      	cmp	r3, #5
 8005e68:	d826      	bhi.n	8005eb8 <UART_SetConfig+0x260>
 8005e6a:	a201      	add	r2, pc, #4	@ (adr r2, 8005e70 <UART_SetConfig+0x218>)
 8005e6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e70:	08005e89 	.word	0x08005e89
 8005e74:	08005e91 	.word	0x08005e91
 8005e78:	08005e99 	.word	0x08005e99
 8005e7c:	08005ea1 	.word	0x08005ea1
 8005e80:	08005ea9 	.word	0x08005ea9
 8005e84:	08005eb1 	.word	0x08005eb1
 8005e88:	2300      	movs	r3, #0
 8005e8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e8e:	e1b6      	b.n	80061fe <UART_SetConfig+0x5a6>
 8005e90:	2304      	movs	r3, #4
 8005e92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e96:	e1b2      	b.n	80061fe <UART_SetConfig+0x5a6>
 8005e98:	2308      	movs	r3, #8
 8005e9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e9e:	e1ae      	b.n	80061fe <UART_SetConfig+0x5a6>
 8005ea0:	2310      	movs	r3, #16
 8005ea2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ea6:	e1aa      	b.n	80061fe <UART_SetConfig+0x5a6>
 8005ea8:	2320      	movs	r3, #32
 8005eaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005eae:	e1a6      	b.n	80061fe <UART_SetConfig+0x5a6>
 8005eb0:	2340      	movs	r3, #64	@ 0x40
 8005eb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005eb6:	e1a2      	b.n	80061fe <UART_SetConfig+0x5a6>
 8005eb8:	2380      	movs	r3, #128	@ 0x80
 8005eba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ebe:	e19e      	b.n	80061fe <UART_SetConfig+0x5a6>
 8005ec0:	697b      	ldr	r3, [r7, #20]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4a35      	ldr	r2, [pc, #212]	@ (8005f9c <UART_SetConfig+0x344>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d130      	bne.n	8005f2c <UART_SetConfig+0x2d4>
 8005eca:	4b31      	ldr	r3, [pc, #196]	@ (8005f90 <UART_SetConfig+0x338>)
 8005ecc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ece:	f003 0307 	and.w	r3, r3, #7
 8005ed2:	2b05      	cmp	r3, #5
 8005ed4:	d826      	bhi.n	8005f24 <UART_SetConfig+0x2cc>
 8005ed6:	a201      	add	r2, pc, #4	@ (adr r2, 8005edc <UART_SetConfig+0x284>)
 8005ed8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005edc:	08005ef5 	.word	0x08005ef5
 8005ee0:	08005efd 	.word	0x08005efd
 8005ee4:	08005f05 	.word	0x08005f05
 8005ee8:	08005f0d 	.word	0x08005f0d
 8005eec:	08005f15 	.word	0x08005f15
 8005ef0:	08005f1d 	.word	0x08005f1d
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005efa:	e180      	b.n	80061fe <UART_SetConfig+0x5a6>
 8005efc:	2304      	movs	r3, #4
 8005efe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f02:	e17c      	b.n	80061fe <UART_SetConfig+0x5a6>
 8005f04:	2308      	movs	r3, #8
 8005f06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f0a:	e178      	b.n	80061fe <UART_SetConfig+0x5a6>
 8005f0c:	2310      	movs	r3, #16
 8005f0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f12:	e174      	b.n	80061fe <UART_SetConfig+0x5a6>
 8005f14:	2320      	movs	r3, #32
 8005f16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f1a:	e170      	b.n	80061fe <UART_SetConfig+0x5a6>
 8005f1c:	2340      	movs	r3, #64	@ 0x40
 8005f1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f22:	e16c      	b.n	80061fe <UART_SetConfig+0x5a6>
 8005f24:	2380      	movs	r3, #128	@ 0x80
 8005f26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f2a:	e168      	b.n	80061fe <UART_SetConfig+0x5a6>
 8005f2c:	697b      	ldr	r3, [r7, #20]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4a1b      	ldr	r2, [pc, #108]	@ (8005fa0 <UART_SetConfig+0x348>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d142      	bne.n	8005fbc <UART_SetConfig+0x364>
 8005f36:	4b16      	ldr	r3, [pc, #88]	@ (8005f90 <UART_SetConfig+0x338>)
 8005f38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f3a:	f003 0307 	and.w	r3, r3, #7
 8005f3e:	2b05      	cmp	r3, #5
 8005f40:	d838      	bhi.n	8005fb4 <UART_SetConfig+0x35c>
 8005f42:	a201      	add	r2, pc, #4	@ (adr r2, 8005f48 <UART_SetConfig+0x2f0>)
 8005f44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f48:	08005f61 	.word	0x08005f61
 8005f4c:	08005f69 	.word	0x08005f69
 8005f50:	08005f71 	.word	0x08005f71
 8005f54:	08005f79 	.word	0x08005f79
 8005f58:	08005fa5 	.word	0x08005fa5
 8005f5c:	08005fad 	.word	0x08005fad
 8005f60:	2300      	movs	r3, #0
 8005f62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f66:	e14a      	b.n	80061fe <UART_SetConfig+0x5a6>
 8005f68:	2304      	movs	r3, #4
 8005f6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f6e:	e146      	b.n	80061fe <UART_SetConfig+0x5a6>
 8005f70:	2308      	movs	r3, #8
 8005f72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f76:	e142      	b.n	80061fe <UART_SetConfig+0x5a6>
 8005f78:	2310      	movs	r3, #16
 8005f7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f7e:	e13e      	b.n	80061fe <UART_SetConfig+0x5a6>
 8005f80:	cfff69f3 	.word	0xcfff69f3
 8005f84:	58000c00 	.word	0x58000c00
 8005f88:	11fff4ff 	.word	0x11fff4ff
 8005f8c:	40011000 	.word	0x40011000
 8005f90:	58024400 	.word	0x58024400
 8005f94:	40004400 	.word	0x40004400
 8005f98:	40004800 	.word	0x40004800
 8005f9c:	40004c00 	.word	0x40004c00
 8005fa0:	40005000 	.word	0x40005000
 8005fa4:	2320      	movs	r3, #32
 8005fa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005faa:	e128      	b.n	80061fe <UART_SetConfig+0x5a6>
 8005fac:	2340      	movs	r3, #64	@ 0x40
 8005fae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fb2:	e124      	b.n	80061fe <UART_SetConfig+0x5a6>
 8005fb4:	2380      	movs	r3, #128	@ 0x80
 8005fb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fba:	e120      	b.n	80061fe <UART_SetConfig+0x5a6>
 8005fbc:	697b      	ldr	r3, [r7, #20]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	4acb      	ldr	r2, [pc, #812]	@ (80062f0 <UART_SetConfig+0x698>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d176      	bne.n	80060b4 <UART_SetConfig+0x45c>
 8005fc6:	4bcb      	ldr	r3, [pc, #812]	@ (80062f4 <UART_SetConfig+0x69c>)
 8005fc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005fce:	2b28      	cmp	r3, #40	@ 0x28
 8005fd0:	d86c      	bhi.n	80060ac <UART_SetConfig+0x454>
 8005fd2:	a201      	add	r2, pc, #4	@ (adr r2, 8005fd8 <UART_SetConfig+0x380>)
 8005fd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fd8:	0800607d 	.word	0x0800607d
 8005fdc:	080060ad 	.word	0x080060ad
 8005fe0:	080060ad 	.word	0x080060ad
 8005fe4:	080060ad 	.word	0x080060ad
 8005fe8:	080060ad 	.word	0x080060ad
 8005fec:	080060ad 	.word	0x080060ad
 8005ff0:	080060ad 	.word	0x080060ad
 8005ff4:	080060ad 	.word	0x080060ad
 8005ff8:	08006085 	.word	0x08006085
 8005ffc:	080060ad 	.word	0x080060ad
 8006000:	080060ad 	.word	0x080060ad
 8006004:	080060ad 	.word	0x080060ad
 8006008:	080060ad 	.word	0x080060ad
 800600c:	080060ad 	.word	0x080060ad
 8006010:	080060ad 	.word	0x080060ad
 8006014:	080060ad 	.word	0x080060ad
 8006018:	0800608d 	.word	0x0800608d
 800601c:	080060ad 	.word	0x080060ad
 8006020:	080060ad 	.word	0x080060ad
 8006024:	080060ad 	.word	0x080060ad
 8006028:	080060ad 	.word	0x080060ad
 800602c:	080060ad 	.word	0x080060ad
 8006030:	080060ad 	.word	0x080060ad
 8006034:	080060ad 	.word	0x080060ad
 8006038:	08006095 	.word	0x08006095
 800603c:	080060ad 	.word	0x080060ad
 8006040:	080060ad 	.word	0x080060ad
 8006044:	080060ad 	.word	0x080060ad
 8006048:	080060ad 	.word	0x080060ad
 800604c:	080060ad 	.word	0x080060ad
 8006050:	080060ad 	.word	0x080060ad
 8006054:	080060ad 	.word	0x080060ad
 8006058:	0800609d 	.word	0x0800609d
 800605c:	080060ad 	.word	0x080060ad
 8006060:	080060ad 	.word	0x080060ad
 8006064:	080060ad 	.word	0x080060ad
 8006068:	080060ad 	.word	0x080060ad
 800606c:	080060ad 	.word	0x080060ad
 8006070:	080060ad 	.word	0x080060ad
 8006074:	080060ad 	.word	0x080060ad
 8006078:	080060a5 	.word	0x080060a5
 800607c:	2301      	movs	r3, #1
 800607e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006082:	e0bc      	b.n	80061fe <UART_SetConfig+0x5a6>
 8006084:	2304      	movs	r3, #4
 8006086:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800608a:	e0b8      	b.n	80061fe <UART_SetConfig+0x5a6>
 800608c:	2308      	movs	r3, #8
 800608e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006092:	e0b4      	b.n	80061fe <UART_SetConfig+0x5a6>
 8006094:	2310      	movs	r3, #16
 8006096:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800609a:	e0b0      	b.n	80061fe <UART_SetConfig+0x5a6>
 800609c:	2320      	movs	r3, #32
 800609e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060a2:	e0ac      	b.n	80061fe <UART_SetConfig+0x5a6>
 80060a4:	2340      	movs	r3, #64	@ 0x40
 80060a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060aa:	e0a8      	b.n	80061fe <UART_SetConfig+0x5a6>
 80060ac:	2380      	movs	r3, #128	@ 0x80
 80060ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060b2:	e0a4      	b.n	80061fe <UART_SetConfig+0x5a6>
 80060b4:	697b      	ldr	r3, [r7, #20]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a8f      	ldr	r2, [pc, #572]	@ (80062f8 <UART_SetConfig+0x6a0>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d130      	bne.n	8006120 <UART_SetConfig+0x4c8>
 80060be:	4b8d      	ldr	r3, [pc, #564]	@ (80062f4 <UART_SetConfig+0x69c>)
 80060c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060c2:	f003 0307 	and.w	r3, r3, #7
 80060c6:	2b05      	cmp	r3, #5
 80060c8:	d826      	bhi.n	8006118 <UART_SetConfig+0x4c0>
 80060ca:	a201      	add	r2, pc, #4	@ (adr r2, 80060d0 <UART_SetConfig+0x478>)
 80060cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060d0:	080060e9 	.word	0x080060e9
 80060d4:	080060f1 	.word	0x080060f1
 80060d8:	080060f9 	.word	0x080060f9
 80060dc:	08006101 	.word	0x08006101
 80060e0:	08006109 	.word	0x08006109
 80060e4:	08006111 	.word	0x08006111
 80060e8:	2300      	movs	r3, #0
 80060ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060ee:	e086      	b.n	80061fe <UART_SetConfig+0x5a6>
 80060f0:	2304      	movs	r3, #4
 80060f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060f6:	e082      	b.n	80061fe <UART_SetConfig+0x5a6>
 80060f8:	2308      	movs	r3, #8
 80060fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060fe:	e07e      	b.n	80061fe <UART_SetConfig+0x5a6>
 8006100:	2310      	movs	r3, #16
 8006102:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006106:	e07a      	b.n	80061fe <UART_SetConfig+0x5a6>
 8006108:	2320      	movs	r3, #32
 800610a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800610e:	e076      	b.n	80061fe <UART_SetConfig+0x5a6>
 8006110:	2340      	movs	r3, #64	@ 0x40
 8006112:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006116:	e072      	b.n	80061fe <UART_SetConfig+0x5a6>
 8006118:	2380      	movs	r3, #128	@ 0x80
 800611a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800611e:	e06e      	b.n	80061fe <UART_SetConfig+0x5a6>
 8006120:	697b      	ldr	r3, [r7, #20]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	4a75      	ldr	r2, [pc, #468]	@ (80062fc <UART_SetConfig+0x6a4>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d130      	bne.n	800618c <UART_SetConfig+0x534>
 800612a:	4b72      	ldr	r3, [pc, #456]	@ (80062f4 <UART_SetConfig+0x69c>)
 800612c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800612e:	f003 0307 	and.w	r3, r3, #7
 8006132:	2b05      	cmp	r3, #5
 8006134:	d826      	bhi.n	8006184 <UART_SetConfig+0x52c>
 8006136:	a201      	add	r2, pc, #4	@ (adr r2, 800613c <UART_SetConfig+0x4e4>)
 8006138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800613c:	08006155 	.word	0x08006155
 8006140:	0800615d 	.word	0x0800615d
 8006144:	08006165 	.word	0x08006165
 8006148:	0800616d 	.word	0x0800616d
 800614c:	08006175 	.word	0x08006175
 8006150:	0800617d 	.word	0x0800617d
 8006154:	2300      	movs	r3, #0
 8006156:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800615a:	e050      	b.n	80061fe <UART_SetConfig+0x5a6>
 800615c:	2304      	movs	r3, #4
 800615e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006162:	e04c      	b.n	80061fe <UART_SetConfig+0x5a6>
 8006164:	2308      	movs	r3, #8
 8006166:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800616a:	e048      	b.n	80061fe <UART_SetConfig+0x5a6>
 800616c:	2310      	movs	r3, #16
 800616e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006172:	e044      	b.n	80061fe <UART_SetConfig+0x5a6>
 8006174:	2320      	movs	r3, #32
 8006176:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800617a:	e040      	b.n	80061fe <UART_SetConfig+0x5a6>
 800617c:	2340      	movs	r3, #64	@ 0x40
 800617e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006182:	e03c      	b.n	80061fe <UART_SetConfig+0x5a6>
 8006184:	2380      	movs	r3, #128	@ 0x80
 8006186:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800618a:	e038      	b.n	80061fe <UART_SetConfig+0x5a6>
 800618c:	697b      	ldr	r3, [r7, #20]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	4a5b      	ldr	r2, [pc, #364]	@ (8006300 <UART_SetConfig+0x6a8>)
 8006192:	4293      	cmp	r3, r2
 8006194:	d130      	bne.n	80061f8 <UART_SetConfig+0x5a0>
 8006196:	4b57      	ldr	r3, [pc, #348]	@ (80062f4 <UART_SetConfig+0x69c>)
 8006198:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800619a:	f003 0307 	and.w	r3, r3, #7
 800619e:	2b05      	cmp	r3, #5
 80061a0:	d826      	bhi.n	80061f0 <UART_SetConfig+0x598>
 80061a2:	a201      	add	r2, pc, #4	@ (adr r2, 80061a8 <UART_SetConfig+0x550>)
 80061a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061a8:	080061c1 	.word	0x080061c1
 80061ac:	080061c9 	.word	0x080061c9
 80061b0:	080061d1 	.word	0x080061d1
 80061b4:	080061d9 	.word	0x080061d9
 80061b8:	080061e1 	.word	0x080061e1
 80061bc:	080061e9 	.word	0x080061e9
 80061c0:	2302      	movs	r3, #2
 80061c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061c6:	e01a      	b.n	80061fe <UART_SetConfig+0x5a6>
 80061c8:	2304      	movs	r3, #4
 80061ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061ce:	e016      	b.n	80061fe <UART_SetConfig+0x5a6>
 80061d0:	2308      	movs	r3, #8
 80061d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061d6:	e012      	b.n	80061fe <UART_SetConfig+0x5a6>
 80061d8:	2310      	movs	r3, #16
 80061da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061de:	e00e      	b.n	80061fe <UART_SetConfig+0x5a6>
 80061e0:	2320      	movs	r3, #32
 80061e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061e6:	e00a      	b.n	80061fe <UART_SetConfig+0x5a6>
 80061e8:	2340      	movs	r3, #64	@ 0x40
 80061ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061ee:	e006      	b.n	80061fe <UART_SetConfig+0x5a6>
 80061f0:	2380      	movs	r3, #128	@ 0x80
 80061f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061f6:	e002      	b.n	80061fe <UART_SetConfig+0x5a6>
 80061f8:	2380      	movs	r3, #128	@ 0x80
 80061fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80061fe:	697b      	ldr	r3, [r7, #20]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	4a3f      	ldr	r2, [pc, #252]	@ (8006300 <UART_SetConfig+0x6a8>)
 8006204:	4293      	cmp	r3, r2
 8006206:	f040 80f8 	bne.w	80063fa <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800620a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800620e:	2b20      	cmp	r3, #32
 8006210:	dc46      	bgt.n	80062a0 <UART_SetConfig+0x648>
 8006212:	2b02      	cmp	r3, #2
 8006214:	f2c0 8082 	blt.w	800631c <UART_SetConfig+0x6c4>
 8006218:	3b02      	subs	r3, #2
 800621a:	2b1e      	cmp	r3, #30
 800621c:	d87e      	bhi.n	800631c <UART_SetConfig+0x6c4>
 800621e:	a201      	add	r2, pc, #4	@ (adr r2, 8006224 <UART_SetConfig+0x5cc>)
 8006220:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006224:	080062a7 	.word	0x080062a7
 8006228:	0800631d 	.word	0x0800631d
 800622c:	080062af 	.word	0x080062af
 8006230:	0800631d 	.word	0x0800631d
 8006234:	0800631d 	.word	0x0800631d
 8006238:	0800631d 	.word	0x0800631d
 800623c:	080062bf 	.word	0x080062bf
 8006240:	0800631d 	.word	0x0800631d
 8006244:	0800631d 	.word	0x0800631d
 8006248:	0800631d 	.word	0x0800631d
 800624c:	0800631d 	.word	0x0800631d
 8006250:	0800631d 	.word	0x0800631d
 8006254:	0800631d 	.word	0x0800631d
 8006258:	0800631d 	.word	0x0800631d
 800625c:	080062cf 	.word	0x080062cf
 8006260:	0800631d 	.word	0x0800631d
 8006264:	0800631d 	.word	0x0800631d
 8006268:	0800631d 	.word	0x0800631d
 800626c:	0800631d 	.word	0x0800631d
 8006270:	0800631d 	.word	0x0800631d
 8006274:	0800631d 	.word	0x0800631d
 8006278:	0800631d 	.word	0x0800631d
 800627c:	0800631d 	.word	0x0800631d
 8006280:	0800631d 	.word	0x0800631d
 8006284:	0800631d 	.word	0x0800631d
 8006288:	0800631d 	.word	0x0800631d
 800628c:	0800631d 	.word	0x0800631d
 8006290:	0800631d 	.word	0x0800631d
 8006294:	0800631d 	.word	0x0800631d
 8006298:	0800631d 	.word	0x0800631d
 800629c:	0800630f 	.word	0x0800630f
 80062a0:	2b40      	cmp	r3, #64	@ 0x40
 80062a2:	d037      	beq.n	8006314 <UART_SetConfig+0x6bc>
 80062a4:	e03a      	b.n	800631c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80062a6:	f7fe ffd7 	bl	8005258 <HAL_RCCEx_GetD3PCLK1Freq>
 80062aa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80062ac:	e03c      	b.n	8006328 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80062ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80062b2:	4618      	mov	r0, r3
 80062b4:	f7fe ffe6 	bl	8005284 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80062b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80062bc:	e034      	b.n	8006328 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80062be:	f107 0318 	add.w	r3, r7, #24
 80062c2:	4618      	mov	r0, r3
 80062c4:	f7ff f932 	bl	800552c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80062c8:	69fb      	ldr	r3, [r7, #28]
 80062ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80062cc:	e02c      	b.n	8006328 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80062ce:	4b09      	ldr	r3, [pc, #36]	@ (80062f4 <UART_SetConfig+0x69c>)
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f003 0320 	and.w	r3, r3, #32
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d016      	beq.n	8006308 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80062da:	4b06      	ldr	r3, [pc, #24]	@ (80062f4 <UART_SetConfig+0x69c>)
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	08db      	lsrs	r3, r3, #3
 80062e0:	f003 0303 	and.w	r3, r3, #3
 80062e4:	4a07      	ldr	r2, [pc, #28]	@ (8006304 <UART_SetConfig+0x6ac>)
 80062e6:	fa22 f303 	lsr.w	r3, r2, r3
 80062ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80062ec:	e01c      	b.n	8006328 <UART_SetConfig+0x6d0>
 80062ee:	bf00      	nop
 80062f0:	40011400 	.word	0x40011400
 80062f4:	58024400 	.word	0x58024400
 80062f8:	40007800 	.word	0x40007800
 80062fc:	40007c00 	.word	0x40007c00
 8006300:	58000c00 	.word	0x58000c00
 8006304:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8006308:	4b9d      	ldr	r3, [pc, #628]	@ (8006580 <UART_SetConfig+0x928>)
 800630a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800630c:	e00c      	b.n	8006328 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800630e:	4b9d      	ldr	r3, [pc, #628]	@ (8006584 <UART_SetConfig+0x92c>)
 8006310:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006312:	e009      	b.n	8006328 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006314:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006318:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800631a:	e005      	b.n	8006328 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800631c:	2300      	movs	r3, #0
 800631e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006320:	2301      	movs	r3, #1
 8006322:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006326:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006328:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800632a:	2b00      	cmp	r3, #0
 800632c:	f000 81de 	beq.w	80066ec <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006330:	697b      	ldr	r3, [r7, #20]
 8006332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006334:	4a94      	ldr	r2, [pc, #592]	@ (8006588 <UART_SetConfig+0x930>)
 8006336:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800633a:	461a      	mov	r2, r3
 800633c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800633e:	fbb3 f3f2 	udiv	r3, r3, r2
 8006342:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006344:	697b      	ldr	r3, [r7, #20]
 8006346:	685a      	ldr	r2, [r3, #4]
 8006348:	4613      	mov	r3, r2
 800634a:	005b      	lsls	r3, r3, #1
 800634c:	4413      	add	r3, r2
 800634e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006350:	429a      	cmp	r2, r3
 8006352:	d305      	bcc.n	8006360 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006354:	697b      	ldr	r3, [r7, #20]
 8006356:	685b      	ldr	r3, [r3, #4]
 8006358:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800635a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800635c:	429a      	cmp	r2, r3
 800635e:	d903      	bls.n	8006368 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8006360:	2301      	movs	r3, #1
 8006362:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006366:	e1c1      	b.n	80066ec <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006368:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800636a:	2200      	movs	r2, #0
 800636c:	60bb      	str	r3, [r7, #8]
 800636e:	60fa      	str	r2, [r7, #12]
 8006370:	697b      	ldr	r3, [r7, #20]
 8006372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006374:	4a84      	ldr	r2, [pc, #528]	@ (8006588 <UART_SetConfig+0x930>)
 8006376:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800637a:	b29b      	uxth	r3, r3
 800637c:	2200      	movs	r2, #0
 800637e:	603b      	str	r3, [r7, #0]
 8006380:	607a      	str	r2, [r7, #4]
 8006382:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006386:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800638a:	f7fa f801 	bl	8000390 <__aeabi_uldivmod>
 800638e:	4602      	mov	r2, r0
 8006390:	460b      	mov	r3, r1
 8006392:	4610      	mov	r0, r2
 8006394:	4619      	mov	r1, r3
 8006396:	f04f 0200 	mov.w	r2, #0
 800639a:	f04f 0300 	mov.w	r3, #0
 800639e:	020b      	lsls	r3, r1, #8
 80063a0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80063a4:	0202      	lsls	r2, r0, #8
 80063a6:	6979      	ldr	r1, [r7, #20]
 80063a8:	6849      	ldr	r1, [r1, #4]
 80063aa:	0849      	lsrs	r1, r1, #1
 80063ac:	2000      	movs	r0, #0
 80063ae:	460c      	mov	r4, r1
 80063b0:	4605      	mov	r5, r0
 80063b2:	eb12 0804 	adds.w	r8, r2, r4
 80063b6:	eb43 0905 	adc.w	r9, r3, r5
 80063ba:	697b      	ldr	r3, [r7, #20]
 80063bc:	685b      	ldr	r3, [r3, #4]
 80063be:	2200      	movs	r2, #0
 80063c0:	469a      	mov	sl, r3
 80063c2:	4693      	mov	fp, r2
 80063c4:	4652      	mov	r2, sl
 80063c6:	465b      	mov	r3, fp
 80063c8:	4640      	mov	r0, r8
 80063ca:	4649      	mov	r1, r9
 80063cc:	f7f9 ffe0 	bl	8000390 <__aeabi_uldivmod>
 80063d0:	4602      	mov	r2, r0
 80063d2:	460b      	mov	r3, r1
 80063d4:	4613      	mov	r3, r2
 80063d6:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80063d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80063de:	d308      	bcc.n	80063f2 <UART_SetConfig+0x79a>
 80063e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80063e6:	d204      	bcs.n	80063f2 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80063e8:	697b      	ldr	r3, [r7, #20]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80063ee:	60da      	str	r2, [r3, #12]
 80063f0:	e17c      	b.n	80066ec <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80063f2:	2301      	movs	r3, #1
 80063f4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80063f8:	e178      	b.n	80066ec <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80063fa:	697b      	ldr	r3, [r7, #20]
 80063fc:	69db      	ldr	r3, [r3, #28]
 80063fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006402:	f040 80c5 	bne.w	8006590 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8006406:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800640a:	2b20      	cmp	r3, #32
 800640c:	dc48      	bgt.n	80064a0 <UART_SetConfig+0x848>
 800640e:	2b00      	cmp	r3, #0
 8006410:	db7b      	blt.n	800650a <UART_SetConfig+0x8b2>
 8006412:	2b20      	cmp	r3, #32
 8006414:	d879      	bhi.n	800650a <UART_SetConfig+0x8b2>
 8006416:	a201      	add	r2, pc, #4	@ (adr r2, 800641c <UART_SetConfig+0x7c4>)
 8006418:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800641c:	080064a7 	.word	0x080064a7
 8006420:	080064af 	.word	0x080064af
 8006424:	0800650b 	.word	0x0800650b
 8006428:	0800650b 	.word	0x0800650b
 800642c:	080064b7 	.word	0x080064b7
 8006430:	0800650b 	.word	0x0800650b
 8006434:	0800650b 	.word	0x0800650b
 8006438:	0800650b 	.word	0x0800650b
 800643c:	080064c7 	.word	0x080064c7
 8006440:	0800650b 	.word	0x0800650b
 8006444:	0800650b 	.word	0x0800650b
 8006448:	0800650b 	.word	0x0800650b
 800644c:	0800650b 	.word	0x0800650b
 8006450:	0800650b 	.word	0x0800650b
 8006454:	0800650b 	.word	0x0800650b
 8006458:	0800650b 	.word	0x0800650b
 800645c:	080064d7 	.word	0x080064d7
 8006460:	0800650b 	.word	0x0800650b
 8006464:	0800650b 	.word	0x0800650b
 8006468:	0800650b 	.word	0x0800650b
 800646c:	0800650b 	.word	0x0800650b
 8006470:	0800650b 	.word	0x0800650b
 8006474:	0800650b 	.word	0x0800650b
 8006478:	0800650b 	.word	0x0800650b
 800647c:	0800650b 	.word	0x0800650b
 8006480:	0800650b 	.word	0x0800650b
 8006484:	0800650b 	.word	0x0800650b
 8006488:	0800650b 	.word	0x0800650b
 800648c:	0800650b 	.word	0x0800650b
 8006490:	0800650b 	.word	0x0800650b
 8006494:	0800650b 	.word	0x0800650b
 8006498:	0800650b 	.word	0x0800650b
 800649c:	080064fd 	.word	0x080064fd
 80064a0:	2b40      	cmp	r3, #64	@ 0x40
 80064a2:	d02e      	beq.n	8006502 <UART_SetConfig+0x8aa>
 80064a4:	e031      	b.n	800650a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80064a6:	f7fd fca1 	bl	8003dec <HAL_RCC_GetPCLK1Freq>
 80064aa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80064ac:	e033      	b.n	8006516 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80064ae:	f7fd fcb3 	bl	8003e18 <HAL_RCC_GetPCLK2Freq>
 80064b2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80064b4:	e02f      	b.n	8006516 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80064b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80064ba:	4618      	mov	r0, r3
 80064bc:	f7fe fee2 	bl	8005284 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80064c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80064c4:	e027      	b.n	8006516 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80064c6:	f107 0318 	add.w	r3, r7, #24
 80064ca:	4618      	mov	r0, r3
 80064cc:	f7ff f82e 	bl	800552c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80064d0:	69fb      	ldr	r3, [r7, #28]
 80064d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80064d4:	e01f      	b.n	8006516 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80064d6:	4b2d      	ldr	r3, [pc, #180]	@ (800658c <UART_SetConfig+0x934>)
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f003 0320 	and.w	r3, r3, #32
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d009      	beq.n	80064f6 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80064e2:	4b2a      	ldr	r3, [pc, #168]	@ (800658c <UART_SetConfig+0x934>)
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	08db      	lsrs	r3, r3, #3
 80064e8:	f003 0303 	and.w	r3, r3, #3
 80064ec:	4a24      	ldr	r2, [pc, #144]	@ (8006580 <UART_SetConfig+0x928>)
 80064ee:	fa22 f303 	lsr.w	r3, r2, r3
 80064f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80064f4:	e00f      	b.n	8006516 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80064f6:	4b22      	ldr	r3, [pc, #136]	@ (8006580 <UART_SetConfig+0x928>)
 80064f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80064fa:	e00c      	b.n	8006516 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80064fc:	4b21      	ldr	r3, [pc, #132]	@ (8006584 <UART_SetConfig+0x92c>)
 80064fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006500:	e009      	b.n	8006516 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006502:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006506:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006508:	e005      	b.n	8006516 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800650a:	2300      	movs	r3, #0
 800650c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800650e:	2301      	movs	r3, #1
 8006510:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006514:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006516:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006518:	2b00      	cmp	r3, #0
 800651a:	f000 80e7 	beq.w	80066ec <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800651e:	697b      	ldr	r3, [r7, #20]
 8006520:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006522:	4a19      	ldr	r2, [pc, #100]	@ (8006588 <UART_SetConfig+0x930>)
 8006524:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006528:	461a      	mov	r2, r3
 800652a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800652c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006530:	005a      	lsls	r2, r3, #1
 8006532:	697b      	ldr	r3, [r7, #20]
 8006534:	685b      	ldr	r3, [r3, #4]
 8006536:	085b      	lsrs	r3, r3, #1
 8006538:	441a      	add	r2, r3
 800653a:	697b      	ldr	r3, [r7, #20]
 800653c:	685b      	ldr	r3, [r3, #4]
 800653e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006542:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006544:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006546:	2b0f      	cmp	r3, #15
 8006548:	d916      	bls.n	8006578 <UART_SetConfig+0x920>
 800654a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800654c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006550:	d212      	bcs.n	8006578 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006552:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006554:	b29b      	uxth	r3, r3
 8006556:	f023 030f 	bic.w	r3, r3, #15
 800655a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800655c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800655e:	085b      	lsrs	r3, r3, #1
 8006560:	b29b      	uxth	r3, r3
 8006562:	f003 0307 	and.w	r3, r3, #7
 8006566:	b29a      	uxth	r2, r3
 8006568:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800656a:	4313      	orrs	r3, r2
 800656c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800656e:	697b      	ldr	r3, [r7, #20]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8006574:	60da      	str	r2, [r3, #12]
 8006576:	e0b9      	b.n	80066ec <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8006578:	2301      	movs	r3, #1
 800657a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800657e:	e0b5      	b.n	80066ec <UART_SetConfig+0xa94>
 8006580:	03d09000 	.word	0x03d09000
 8006584:	003d0900 	.word	0x003d0900
 8006588:	08007794 	.word	0x08007794
 800658c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8006590:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006594:	2b20      	cmp	r3, #32
 8006596:	dc49      	bgt.n	800662c <UART_SetConfig+0x9d4>
 8006598:	2b00      	cmp	r3, #0
 800659a:	db7c      	blt.n	8006696 <UART_SetConfig+0xa3e>
 800659c:	2b20      	cmp	r3, #32
 800659e:	d87a      	bhi.n	8006696 <UART_SetConfig+0xa3e>
 80065a0:	a201      	add	r2, pc, #4	@ (adr r2, 80065a8 <UART_SetConfig+0x950>)
 80065a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065a6:	bf00      	nop
 80065a8:	08006633 	.word	0x08006633
 80065ac:	0800663b 	.word	0x0800663b
 80065b0:	08006697 	.word	0x08006697
 80065b4:	08006697 	.word	0x08006697
 80065b8:	08006643 	.word	0x08006643
 80065bc:	08006697 	.word	0x08006697
 80065c0:	08006697 	.word	0x08006697
 80065c4:	08006697 	.word	0x08006697
 80065c8:	08006653 	.word	0x08006653
 80065cc:	08006697 	.word	0x08006697
 80065d0:	08006697 	.word	0x08006697
 80065d4:	08006697 	.word	0x08006697
 80065d8:	08006697 	.word	0x08006697
 80065dc:	08006697 	.word	0x08006697
 80065e0:	08006697 	.word	0x08006697
 80065e4:	08006697 	.word	0x08006697
 80065e8:	08006663 	.word	0x08006663
 80065ec:	08006697 	.word	0x08006697
 80065f0:	08006697 	.word	0x08006697
 80065f4:	08006697 	.word	0x08006697
 80065f8:	08006697 	.word	0x08006697
 80065fc:	08006697 	.word	0x08006697
 8006600:	08006697 	.word	0x08006697
 8006604:	08006697 	.word	0x08006697
 8006608:	08006697 	.word	0x08006697
 800660c:	08006697 	.word	0x08006697
 8006610:	08006697 	.word	0x08006697
 8006614:	08006697 	.word	0x08006697
 8006618:	08006697 	.word	0x08006697
 800661c:	08006697 	.word	0x08006697
 8006620:	08006697 	.word	0x08006697
 8006624:	08006697 	.word	0x08006697
 8006628:	08006689 	.word	0x08006689
 800662c:	2b40      	cmp	r3, #64	@ 0x40
 800662e:	d02e      	beq.n	800668e <UART_SetConfig+0xa36>
 8006630:	e031      	b.n	8006696 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006632:	f7fd fbdb 	bl	8003dec <HAL_RCC_GetPCLK1Freq>
 8006636:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006638:	e033      	b.n	80066a2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800663a:	f7fd fbed 	bl	8003e18 <HAL_RCC_GetPCLK2Freq>
 800663e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006640:	e02f      	b.n	80066a2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006642:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006646:	4618      	mov	r0, r3
 8006648:	f7fe fe1c 	bl	8005284 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800664c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800664e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006650:	e027      	b.n	80066a2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006652:	f107 0318 	add.w	r3, r7, #24
 8006656:	4618      	mov	r0, r3
 8006658:	f7fe ff68 	bl	800552c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800665c:	69fb      	ldr	r3, [r7, #28]
 800665e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006660:	e01f      	b.n	80066a2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006662:	4b2d      	ldr	r3, [pc, #180]	@ (8006718 <UART_SetConfig+0xac0>)
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f003 0320 	and.w	r3, r3, #32
 800666a:	2b00      	cmp	r3, #0
 800666c:	d009      	beq.n	8006682 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800666e:	4b2a      	ldr	r3, [pc, #168]	@ (8006718 <UART_SetConfig+0xac0>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	08db      	lsrs	r3, r3, #3
 8006674:	f003 0303 	and.w	r3, r3, #3
 8006678:	4a28      	ldr	r2, [pc, #160]	@ (800671c <UART_SetConfig+0xac4>)
 800667a:	fa22 f303 	lsr.w	r3, r2, r3
 800667e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006680:	e00f      	b.n	80066a2 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8006682:	4b26      	ldr	r3, [pc, #152]	@ (800671c <UART_SetConfig+0xac4>)
 8006684:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006686:	e00c      	b.n	80066a2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006688:	4b25      	ldr	r3, [pc, #148]	@ (8006720 <UART_SetConfig+0xac8>)
 800668a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800668c:	e009      	b.n	80066a2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800668e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006692:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006694:	e005      	b.n	80066a2 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8006696:	2300      	movs	r3, #0
 8006698:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800669a:	2301      	movs	r3, #1
 800669c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80066a0:	bf00      	nop
    }

    if (pclk != 0U)
 80066a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d021      	beq.n	80066ec <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80066a8:	697b      	ldr	r3, [r7, #20]
 80066aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066ac:	4a1d      	ldr	r2, [pc, #116]	@ (8006724 <UART_SetConfig+0xacc>)
 80066ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80066b2:	461a      	mov	r2, r3
 80066b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066b6:	fbb3 f2f2 	udiv	r2, r3, r2
 80066ba:	697b      	ldr	r3, [r7, #20]
 80066bc:	685b      	ldr	r3, [r3, #4]
 80066be:	085b      	lsrs	r3, r3, #1
 80066c0:	441a      	add	r2, r3
 80066c2:	697b      	ldr	r3, [r7, #20]
 80066c4:	685b      	ldr	r3, [r3, #4]
 80066c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80066ca:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80066cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066ce:	2b0f      	cmp	r3, #15
 80066d0:	d909      	bls.n	80066e6 <UART_SetConfig+0xa8e>
 80066d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80066d8:	d205      	bcs.n	80066e6 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80066da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066dc:	b29a      	uxth	r2, r3
 80066de:	697b      	ldr	r3, [r7, #20]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	60da      	str	r2, [r3, #12]
 80066e4:	e002      	b.n	80066ec <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80066e6:	2301      	movs	r3, #1
 80066e8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80066ec:	697b      	ldr	r3, [r7, #20]
 80066ee:	2201      	movs	r2, #1
 80066f0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80066f4:	697b      	ldr	r3, [r7, #20]
 80066f6:	2201      	movs	r2, #1
 80066f8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80066fc:	697b      	ldr	r3, [r7, #20]
 80066fe:	2200      	movs	r2, #0
 8006700:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006702:	697b      	ldr	r3, [r7, #20]
 8006704:	2200      	movs	r2, #0
 8006706:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006708:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800670c:	4618      	mov	r0, r3
 800670e:	3748      	adds	r7, #72	@ 0x48
 8006710:	46bd      	mov	sp, r7
 8006712:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006716:	bf00      	nop
 8006718:	58024400 	.word	0x58024400
 800671c:	03d09000 	.word	0x03d09000
 8006720:	003d0900 	.word	0x003d0900
 8006724:	08007794 	.word	0x08007794

08006728 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006728:	b480      	push	{r7}
 800672a:	b083      	sub	sp, #12
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006734:	f003 0308 	and.w	r3, r3, #8
 8006738:	2b00      	cmp	r3, #0
 800673a:	d00a      	beq.n	8006752 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	685b      	ldr	r3, [r3, #4]
 8006742:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	430a      	orrs	r2, r1
 8006750:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006756:	f003 0301 	and.w	r3, r3, #1
 800675a:	2b00      	cmp	r3, #0
 800675c:	d00a      	beq.n	8006774 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	685b      	ldr	r3, [r3, #4]
 8006764:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	430a      	orrs	r2, r1
 8006772:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006778:	f003 0302 	and.w	r3, r3, #2
 800677c:	2b00      	cmp	r3, #0
 800677e:	d00a      	beq.n	8006796 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	685b      	ldr	r3, [r3, #4]
 8006786:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	430a      	orrs	r2, r1
 8006794:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800679a:	f003 0304 	and.w	r3, r3, #4
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d00a      	beq.n	80067b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	685b      	ldr	r3, [r3, #4]
 80067a8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	430a      	orrs	r2, r1
 80067b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067bc:	f003 0310 	and.w	r3, r3, #16
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d00a      	beq.n	80067da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	689b      	ldr	r3, [r3, #8]
 80067ca:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	430a      	orrs	r2, r1
 80067d8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067de:	f003 0320 	and.w	r3, r3, #32
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d00a      	beq.n	80067fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	689b      	ldr	r3, [r3, #8]
 80067ec:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	430a      	orrs	r2, r1
 80067fa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006800:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006804:	2b00      	cmp	r3, #0
 8006806:	d01a      	beq.n	800683e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	685b      	ldr	r3, [r3, #4]
 800680e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	430a      	orrs	r2, r1
 800681c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006822:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006826:	d10a      	bne.n	800683e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	685b      	ldr	r3, [r3, #4]
 800682e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	430a      	orrs	r2, r1
 800683c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006842:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006846:	2b00      	cmp	r3, #0
 8006848:	d00a      	beq.n	8006860 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	685b      	ldr	r3, [r3, #4]
 8006850:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	430a      	orrs	r2, r1
 800685e:	605a      	str	r2, [r3, #4]
  }
}
 8006860:	bf00      	nop
 8006862:	370c      	adds	r7, #12
 8006864:	46bd      	mov	sp, r7
 8006866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686a:	4770      	bx	lr

0800686c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b098      	sub	sp, #96	@ 0x60
 8006870:	af02      	add	r7, sp, #8
 8006872:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2200      	movs	r2, #0
 8006878:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800687c:	f7fa fdea 	bl	8001454 <HAL_GetTick>
 8006880:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f003 0308 	and.w	r3, r3, #8
 800688c:	2b08      	cmp	r3, #8
 800688e:	d12f      	bne.n	80068f0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006890:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006894:	9300      	str	r3, [sp, #0]
 8006896:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006898:	2200      	movs	r2, #0
 800689a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800689e:	6878      	ldr	r0, [r7, #4]
 80068a0:	f000 f88e 	bl	80069c0 <UART_WaitOnFlagUntilTimeout>
 80068a4:	4603      	mov	r3, r0
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d022      	beq.n	80068f0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068b2:	e853 3f00 	ldrex	r3, [r3]
 80068b6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80068b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80068be:	653b      	str	r3, [r7, #80]	@ 0x50
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	461a      	mov	r2, r3
 80068c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80068c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80068ca:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068cc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80068ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80068d0:	e841 2300 	strex	r3, r2, [r1]
 80068d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80068d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d1e6      	bne.n	80068aa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2220      	movs	r2, #32
 80068e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2200      	movs	r2, #0
 80068e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80068ec:	2303      	movs	r3, #3
 80068ee:	e063      	b.n	80069b8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	f003 0304 	and.w	r3, r3, #4
 80068fa:	2b04      	cmp	r3, #4
 80068fc:	d149      	bne.n	8006992 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80068fe:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006902:	9300      	str	r3, [sp, #0]
 8006904:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006906:	2200      	movs	r2, #0
 8006908:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800690c:	6878      	ldr	r0, [r7, #4]
 800690e:	f000 f857 	bl	80069c0 <UART_WaitOnFlagUntilTimeout>
 8006912:	4603      	mov	r3, r0
 8006914:	2b00      	cmp	r3, #0
 8006916:	d03c      	beq.n	8006992 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800691e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006920:	e853 3f00 	ldrex	r3, [r3]
 8006924:	623b      	str	r3, [r7, #32]
   return(result);
 8006926:	6a3b      	ldr	r3, [r7, #32]
 8006928:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800692c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	461a      	mov	r2, r3
 8006934:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006936:	633b      	str	r3, [r7, #48]	@ 0x30
 8006938:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800693a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800693c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800693e:	e841 2300 	strex	r3, r2, [r1]
 8006942:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006944:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006946:	2b00      	cmp	r3, #0
 8006948:	d1e6      	bne.n	8006918 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	3308      	adds	r3, #8
 8006950:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006952:	693b      	ldr	r3, [r7, #16]
 8006954:	e853 3f00 	ldrex	r3, [r3]
 8006958:	60fb      	str	r3, [r7, #12]
   return(result);
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	f023 0301 	bic.w	r3, r3, #1
 8006960:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	3308      	adds	r3, #8
 8006968:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800696a:	61fa      	str	r2, [r7, #28]
 800696c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800696e:	69b9      	ldr	r1, [r7, #24]
 8006970:	69fa      	ldr	r2, [r7, #28]
 8006972:	e841 2300 	strex	r3, r2, [r1]
 8006976:	617b      	str	r3, [r7, #20]
   return(result);
 8006978:	697b      	ldr	r3, [r7, #20]
 800697a:	2b00      	cmp	r3, #0
 800697c:	d1e5      	bne.n	800694a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2220      	movs	r2, #32
 8006982:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2200      	movs	r2, #0
 800698a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800698e:	2303      	movs	r3, #3
 8006990:	e012      	b.n	80069b8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2220      	movs	r2, #32
 8006996:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2220      	movs	r2, #32
 800699e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2200      	movs	r2, #0
 80069a6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2200      	movs	r2, #0
 80069ac:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	2200      	movs	r2, #0
 80069b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80069b6:	2300      	movs	r3, #0
}
 80069b8:	4618      	mov	r0, r3
 80069ba:	3758      	adds	r7, #88	@ 0x58
 80069bc:	46bd      	mov	sp, r7
 80069be:	bd80      	pop	{r7, pc}

080069c0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b084      	sub	sp, #16
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	60f8      	str	r0, [r7, #12]
 80069c8:	60b9      	str	r1, [r7, #8]
 80069ca:	603b      	str	r3, [r7, #0]
 80069cc:	4613      	mov	r3, r2
 80069ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069d0:	e04f      	b.n	8006a72 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80069d2:	69bb      	ldr	r3, [r7, #24]
 80069d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069d8:	d04b      	beq.n	8006a72 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80069da:	f7fa fd3b 	bl	8001454 <HAL_GetTick>
 80069de:	4602      	mov	r2, r0
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	1ad3      	subs	r3, r2, r3
 80069e4:	69ba      	ldr	r2, [r7, #24]
 80069e6:	429a      	cmp	r2, r3
 80069e8:	d302      	bcc.n	80069f0 <UART_WaitOnFlagUntilTimeout+0x30>
 80069ea:	69bb      	ldr	r3, [r7, #24]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d101      	bne.n	80069f4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80069f0:	2303      	movs	r3, #3
 80069f2:	e04e      	b.n	8006a92 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f003 0304 	and.w	r3, r3, #4
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d037      	beq.n	8006a72 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006a02:	68bb      	ldr	r3, [r7, #8]
 8006a04:	2b80      	cmp	r3, #128	@ 0x80
 8006a06:	d034      	beq.n	8006a72 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	2b40      	cmp	r3, #64	@ 0x40
 8006a0c:	d031      	beq.n	8006a72 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	69db      	ldr	r3, [r3, #28]
 8006a14:	f003 0308 	and.w	r3, r3, #8
 8006a18:	2b08      	cmp	r3, #8
 8006a1a:	d110      	bne.n	8006a3e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	2208      	movs	r2, #8
 8006a22:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006a24:	68f8      	ldr	r0, [r7, #12]
 8006a26:	f000 f839 	bl	8006a9c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	2208      	movs	r2, #8
 8006a2e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	2200      	movs	r2, #0
 8006a36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006a3a:	2301      	movs	r3, #1
 8006a3c:	e029      	b.n	8006a92 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	69db      	ldr	r3, [r3, #28]
 8006a44:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006a48:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006a4c:	d111      	bne.n	8006a72 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006a56:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006a58:	68f8      	ldr	r0, [r7, #12]
 8006a5a:	f000 f81f 	bl	8006a9c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	2220      	movs	r2, #32
 8006a62:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	2200      	movs	r2, #0
 8006a6a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006a6e:	2303      	movs	r3, #3
 8006a70:	e00f      	b.n	8006a92 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	69da      	ldr	r2, [r3, #28]
 8006a78:	68bb      	ldr	r3, [r7, #8]
 8006a7a:	4013      	ands	r3, r2
 8006a7c:	68ba      	ldr	r2, [r7, #8]
 8006a7e:	429a      	cmp	r2, r3
 8006a80:	bf0c      	ite	eq
 8006a82:	2301      	moveq	r3, #1
 8006a84:	2300      	movne	r3, #0
 8006a86:	b2db      	uxtb	r3, r3
 8006a88:	461a      	mov	r2, r3
 8006a8a:	79fb      	ldrb	r3, [r7, #7]
 8006a8c:	429a      	cmp	r2, r3
 8006a8e:	d0a0      	beq.n	80069d2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006a90:	2300      	movs	r3, #0
}
 8006a92:	4618      	mov	r0, r3
 8006a94:	3710      	adds	r7, #16
 8006a96:	46bd      	mov	sp, r7
 8006a98:	bd80      	pop	{r7, pc}
	...

08006a9c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006a9c:	b480      	push	{r7}
 8006a9e:	b095      	sub	sp, #84	@ 0x54
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006aac:	e853 3f00 	ldrex	r3, [r3]
 8006ab0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ab4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ab8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	461a      	mov	r2, r3
 8006ac0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ac2:	643b      	str	r3, [r7, #64]	@ 0x40
 8006ac4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ac6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006ac8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006aca:	e841 2300 	strex	r3, r2, [r1]
 8006ace:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006ad0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d1e6      	bne.n	8006aa4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	3308      	adds	r3, #8
 8006adc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ade:	6a3b      	ldr	r3, [r7, #32]
 8006ae0:	e853 3f00 	ldrex	r3, [r3]
 8006ae4:	61fb      	str	r3, [r7, #28]
   return(result);
 8006ae6:	69fa      	ldr	r2, [r7, #28]
 8006ae8:	4b1e      	ldr	r3, [pc, #120]	@ (8006b64 <UART_EndRxTransfer+0xc8>)
 8006aea:	4013      	ands	r3, r2
 8006aec:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	3308      	adds	r3, #8
 8006af4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006af6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006af8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006afa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006afc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006afe:	e841 2300 	strex	r3, r2, [r1]
 8006b02:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006b04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d1e5      	bne.n	8006ad6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b0e:	2b01      	cmp	r3, #1
 8006b10:	d118      	bne.n	8006b44 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	e853 3f00 	ldrex	r3, [r3]
 8006b1e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b20:	68bb      	ldr	r3, [r7, #8]
 8006b22:	f023 0310 	bic.w	r3, r3, #16
 8006b26:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	461a      	mov	r2, r3
 8006b2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006b30:	61bb      	str	r3, [r7, #24]
 8006b32:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b34:	6979      	ldr	r1, [r7, #20]
 8006b36:	69ba      	ldr	r2, [r7, #24]
 8006b38:	e841 2300 	strex	r3, r2, [r1]
 8006b3c:	613b      	str	r3, [r7, #16]
   return(result);
 8006b3e:	693b      	ldr	r3, [r7, #16]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d1e6      	bne.n	8006b12 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2220      	movs	r2, #32
 8006b48:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2200      	movs	r2, #0
 8006b50:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	2200      	movs	r2, #0
 8006b56:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006b58:	bf00      	nop
 8006b5a:	3754      	adds	r7, #84	@ 0x54
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b62:	4770      	bx	lr
 8006b64:	effffffe 	.word	0xeffffffe

08006b68 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006b68:	b480      	push	{r7}
 8006b6a:	b085      	sub	sp, #20
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006b76:	2b01      	cmp	r3, #1
 8006b78:	d101      	bne.n	8006b7e <HAL_UARTEx_DisableFifoMode+0x16>
 8006b7a:	2302      	movs	r3, #2
 8006b7c:	e027      	b.n	8006bce <HAL_UARTEx_DisableFifoMode+0x66>
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	2201      	movs	r2, #1
 8006b82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	2224      	movs	r2, #36	@ 0x24
 8006b8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	681a      	ldr	r2, [r3, #0]
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f022 0201 	bic.w	r2, r2, #1
 8006ba4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006bac:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	68fa      	ldr	r2, [r7, #12]
 8006bba:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2220      	movs	r2, #32
 8006bc0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006bcc:	2300      	movs	r3, #0
}
 8006bce:	4618      	mov	r0, r3
 8006bd0:	3714      	adds	r7, #20
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd8:	4770      	bx	lr

08006bda <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006bda:	b580      	push	{r7, lr}
 8006bdc:	b084      	sub	sp, #16
 8006bde:	af00      	add	r7, sp, #0
 8006be0:	6078      	str	r0, [r7, #4]
 8006be2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006bea:	2b01      	cmp	r3, #1
 8006bec:	d101      	bne.n	8006bf2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006bee:	2302      	movs	r3, #2
 8006bf0:	e02d      	b.n	8006c4e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	2201      	movs	r2, #1
 8006bf6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2224      	movs	r2, #36	@ 0x24
 8006bfe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	681a      	ldr	r2, [r3, #0]
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f022 0201 	bic.w	r2, r2, #1
 8006c18:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	689b      	ldr	r3, [r3, #8]
 8006c20:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	683a      	ldr	r2, [r7, #0]
 8006c2a:	430a      	orrs	r2, r1
 8006c2c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006c2e:	6878      	ldr	r0, [r7, #4]
 8006c30:	f000 f850 	bl	8006cd4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	68fa      	ldr	r2, [r7, #12]
 8006c3a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2220      	movs	r2, #32
 8006c40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2200      	movs	r2, #0
 8006c48:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006c4c:	2300      	movs	r3, #0
}
 8006c4e:	4618      	mov	r0, r3
 8006c50:	3710      	adds	r7, #16
 8006c52:	46bd      	mov	sp, r7
 8006c54:	bd80      	pop	{r7, pc}

08006c56 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006c56:	b580      	push	{r7, lr}
 8006c58:	b084      	sub	sp, #16
 8006c5a:	af00      	add	r7, sp, #0
 8006c5c:	6078      	str	r0, [r7, #4]
 8006c5e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006c66:	2b01      	cmp	r3, #1
 8006c68:	d101      	bne.n	8006c6e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006c6a:	2302      	movs	r3, #2
 8006c6c:	e02d      	b.n	8006cca <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	2201      	movs	r2, #1
 8006c72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	2224      	movs	r2, #36	@ 0x24
 8006c7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	681a      	ldr	r2, [r3, #0]
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f022 0201 	bic.w	r2, r2, #1
 8006c94:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	689b      	ldr	r3, [r3, #8]
 8006c9c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	683a      	ldr	r2, [r7, #0]
 8006ca6:	430a      	orrs	r2, r1
 8006ca8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006caa:	6878      	ldr	r0, [r7, #4]
 8006cac:	f000 f812 	bl	8006cd4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	68fa      	ldr	r2, [r7, #12]
 8006cb6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2220      	movs	r2, #32
 8006cbc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006cc8:	2300      	movs	r3, #0
}
 8006cca:	4618      	mov	r0, r3
 8006ccc:	3710      	adds	r7, #16
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	bd80      	pop	{r7, pc}
	...

08006cd4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006cd4:	b480      	push	{r7}
 8006cd6:	b085      	sub	sp, #20
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d108      	bne.n	8006cf6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2201      	movs	r2, #1
 8006ce8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2201      	movs	r2, #1
 8006cf0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006cf4:	e031      	b.n	8006d5a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006cf6:	2310      	movs	r3, #16
 8006cf8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006cfa:	2310      	movs	r3, #16
 8006cfc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	689b      	ldr	r3, [r3, #8]
 8006d04:	0e5b      	lsrs	r3, r3, #25
 8006d06:	b2db      	uxtb	r3, r3
 8006d08:	f003 0307 	and.w	r3, r3, #7
 8006d0c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	689b      	ldr	r3, [r3, #8]
 8006d14:	0f5b      	lsrs	r3, r3, #29
 8006d16:	b2db      	uxtb	r3, r3
 8006d18:	f003 0307 	and.w	r3, r3, #7
 8006d1c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006d1e:	7bbb      	ldrb	r3, [r7, #14]
 8006d20:	7b3a      	ldrb	r2, [r7, #12]
 8006d22:	4911      	ldr	r1, [pc, #68]	@ (8006d68 <UARTEx_SetNbDataToProcess+0x94>)
 8006d24:	5c8a      	ldrb	r2, [r1, r2]
 8006d26:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006d2a:	7b3a      	ldrb	r2, [r7, #12]
 8006d2c:	490f      	ldr	r1, [pc, #60]	@ (8006d6c <UARTEx_SetNbDataToProcess+0x98>)
 8006d2e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006d30:	fb93 f3f2 	sdiv	r3, r3, r2
 8006d34:	b29a      	uxth	r2, r3
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006d3c:	7bfb      	ldrb	r3, [r7, #15]
 8006d3e:	7b7a      	ldrb	r2, [r7, #13]
 8006d40:	4909      	ldr	r1, [pc, #36]	@ (8006d68 <UARTEx_SetNbDataToProcess+0x94>)
 8006d42:	5c8a      	ldrb	r2, [r1, r2]
 8006d44:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006d48:	7b7a      	ldrb	r2, [r7, #13]
 8006d4a:	4908      	ldr	r1, [pc, #32]	@ (8006d6c <UARTEx_SetNbDataToProcess+0x98>)
 8006d4c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006d4e:	fb93 f3f2 	sdiv	r3, r3, r2
 8006d52:	b29a      	uxth	r2, r3
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006d5a:	bf00      	nop
 8006d5c:	3714      	adds	r7, #20
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d64:	4770      	bx	lr
 8006d66:	bf00      	nop
 8006d68:	080077ac 	.word	0x080077ac
 8006d6c:	080077b4 	.word	0x080077b4

08006d70 <siprintf>:
 8006d70:	b40e      	push	{r1, r2, r3}
 8006d72:	b510      	push	{r4, lr}
 8006d74:	b09d      	sub	sp, #116	@ 0x74
 8006d76:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006d78:	9002      	str	r0, [sp, #8]
 8006d7a:	9006      	str	r0, [sp, #24]
 8006d7c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006d80:	480a      	ldr	r0, [pc, #40]	@ (8006dac <siprintf+0x3c>)
 8006d82:	9107      	str	r1, [sp, #28]
 8006d84:	9104      	str	r1, [sp, #16]
 8006d86:	490a      	ldr	r1, [pc, #40]	@ (8006db0 <siprintf+0x40>)
 8006d88:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d8c:	9105      	str	r1, [sp, #20]
 8006d8e:	2400      	movs	r4, #0
 8006d90:	a902      	add	r1, sp, #8
 8006d92:	6800      	ldr	r0, [r0, #0]
 8006d94:	9301      	str	r3, [sp, #4]
 8006d96:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006d98:	f000 f9a2 	bl	80070e0 <_svfiprintf_r>
 8006d9c:	9b02      	ldr	r3, [sp, #8]
 8006d9e:	701c      	strb	r4, [r3, #0]
 8006da0:	b01d      	add	sp, #116	@ 0x74
 8006da2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006da6:	b003      	add	sp, #12
 8006da8:	4770      	bx	lr
 8006daa:	bf00      	nop
 8006dac:	24000010 	.word	0x24000010
 8006db0:	ffff0208 	.word	0xffff0208

08006db4 <memset>:
 8006db4:	4402      	add	r2, r0
 8006db6:	4603      	mov	r3, r0
 8006db8:	4293      	cmp	r3, r2
 8006dba:	d100      	bne.n	8006dbe <memset+0xa>
 8006dbc:	4770      	bx	lr
 8006dbe:	f803 1b01 	strb.w	r1, [r3], #1
 8006dc2:	e7f9      	b.n	8006db8 <memset+0x4>

08006dc4 <__errno>:
 8006dc4:	4b01      	ldr	r3, [pc, #4]	@ (8006dcc <__errno+0x8>)
 8006dc6:	6818      	ldr	r0, [r3, #0]
 8006dc8:	4770      	bx	lr
 8006dca:	bf00      	nop
 8006dcc:	24000010 	.word	0x24000010

08006dd0 <__libc_init_array>:
 8006dd0:	b570      	push	{r4, r5, r6, lr}
 8006dd2:	4d0d      	ldr	r5, [pc, #52]	@ (8006e08 <__libc_init_array+0x38>)
 8006dd4:	4c0d      	ldr	r4, [pc, #52]	@ (8006e0c <__libc_init_array+0x3c>)
 8006dd6:	1b64      	subs	r4, r4, r5
 8006dd8:	10a4      	asrs	r4, r4, #2
 8006dda:	2600      	movs	r6, #0
 8006ddc:	42a6      	cmp	r6, r4
 8006dde:	d109      	bne.n	8006df4 <__libc_init_array+0x24>
 8006de0:	4d0b      	ldr	r5, [pc, #44]	@ (8006e10 <__libc_init_array+0x40>)
 8006de2:	4c0c      	ldr	r4, [pc, #48]	@ (8006e14 <__libc_init_array+0x44>)
 8006de4:	f000 fc64 	bl	80076b0 <_init>
 8006de8:	1b64      	subs	r4, r4, r5
 8006dea:	10a4      	asrs	r4, r4, #2
 8006dec:	2600      	movs	r6, #0
 8006dee:	42a6      	cmp	r6, r4
 8006df0:	d105      	bne.n	8006dfe <__libc_init_array+0x2e>
 8006df2:	bd70      	pop	{r4, r5, r6, pc}
 8006df4:	f855 3b04 	ldr.w	r3, [r5], #4
 8006df8:	4798      	blx	r3
 8006dfa:	3601      	adds	r6, #1
 8006dfc:	e7ee      	b.n	8006ddc <__libc_init_array+0xc>
 8006dfe:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e02:	4798      	blx	r3
 8006e04:	3601      	adds	r6, #1
 8006e06:	e7f2      	b.n	8006dee <__libc_init_array+0x1e>
 8006e08:	080077f8 	.word	0x080077f8
 8006e0c:	080077f8 	.word	0x080077f8
 8006e10:	080077f8 	.word	0x080077f8
 8006e14:	080077fc 	.word	0x080077fc

08006e18 <__retarget_lock_acquire_recursive>:
 8006e18:	4770      	bx	lr

08006e1a <__retarget_lock_release_recursive>:
 8006e1a:	4770      	bx	lr

08006e1c <memcpy>:
 8006e1c:	440a      	add	r2, r1
 8006e1e:	4291      	cmp	r1, r2
 8006e20:	f100 33ff 	add.w	r3, r0, #4294967295
 8006e24:	d100      	bne.n	8006e28 <memcpy+0xc>
 8006e26:	4770      	bx	lr
 8006e28:	b510      	push	{r4, lr}
 8006e2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006e2e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006e32:	4291      	cmp	r1, r2
 8006e34:	d1f9      	bne.n	8006e2a <memcpy+0xe>
 8006e36:	bd10      	pop	{r4, pc}

08006e38 <_free_r>:
 8006e38:	b538      	push	{r3, r4, r5, lr}
 8006e3a:	4605      	mov	r5, r0
 8006e3c:	2900      	cmp	r1, #0
 8006e3e:	d041      	beq.n	8006ec4 <_free_r+0x8c>
 8006e40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e44:	1f0c      	subs	r4, r1, #4
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	bfb8      	it	lt
 8006e4a:	18e4      	addlt	r4, r4, r3
 8006e4c:	f000 f8e0 	bl	8007010 <__malloc_lock>
 8006e50:	4a1d      	ldr	r2, [pc, #116]	@ (8006ec8 <_free_r+0x90>)
 8006e52:	6813      	ldr	r3, [r2, #0]
 8006e54:	b933      	cbnz	r3, 8006e64 <_free_r+0x2c>
 8006e56:	6063      	str	r3, [r4, #4]
 8006e58:	6014      	str	r4, [r2, #0]
 8006e5a:	4628      	mov	r0, r5
 8006e5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e60:	f000 b8dc 	b.w	800701c <__malloc_unlock>
 8006e64:	42a3      	cmp	r3, r4
 8006e66:	d908      	bls.n	8006e7a <_free_r+0x42>
 8006e68:	6820      	ldr	r0, [r4, #0]
 8006e6a:	1821      	adds	r1, r4, r0
 8006e6c:	428b      	cmp	r3, r1
 8006e6e:	bf01      	itttt	eq
 8006e70:	6819      	ldreq	r1, [r3, #0]
 8006e72:	685b      	ldreq	r3, [r3, #4]
 8006e74:	1809      	addeq	r1, r1, r0
 8006e76:	6021      	streq	r1, [r4, #0]
 8006e78:	e7ed      	b.n	8006e56 <_free_r+0x1e>
 8006e7a:	461a      	mov	r2, r3
 8006e7c:	685b      	ldr	r3, [r3, #4]
 8006e7e:	b10b      	cbz	r3, 8006e84 <_free_r+0x4c>
 8006e80:	42a3      	cmp	r3, r4
 8006e82:	d9fa      	bls.n	8006e7a <_free_r+0x42>
 8006e84:	6811      	ldr	r1, [r2, #0]
 8006e86:	1850      	adds	r0, r2, r1
 8006e88:	42a0      	cmp	r0, r4
 8006e8a:	d10b      	bne.n	8006ea4 <_free_r+0x6c>
 8006e8c:	6820      	ldr	r0, [r4, #0]
 8006e8e:	4401      	add	r1, r0
 8006e90:	1850      	adds	r0, r2, r1
 8006e92:	4283      	cmp	r3, r0
 8006e94:	6011      	str	r1, [r2, #0]
 8006e96:	d1e0      	bne.n	8006e5a <_free_r+0x22>
 8006e98:	6818      	ldr	r0, [r3, #0]
 8006e9a:	685b      	ldr	r3, [r3, #4]
 8006e9c:	6053      	str	r3, [r2, #4]
 8006e9e:	4408      	add	r0, r1
 8006ea0:	6010      	str	r0, [r2, #0]
 8006ea2:	e7da      	b.n	8006e5a <_free_r+0x22>
 8006ea4:	d902      	bls.n	8006eac <_free_r+0x74>
 8006ea6:	230c      	movs	r3, #12
 8006ea8:	602b      	str	r3, [r5, #0]
 8006eaa:	e7d6      	b.n	8006e5a <_free_r+0x22>
 8006eac:	6820      	ldr	r0, [r4, #0]
 8006eae:	1821      	adds	r1, r4, r0
 8006eb0:	428b      	cmp	r3, r1
 8006eb2:	bf04      	itt	eq
 8006eb4:	6819      	ldreq	r1, [r3, #0]
 8006eb6:	685b      	ldreq	r3, [r3, #4]
 8006eb8:	6063      	str	r3, [r4, #4]
 8006eba:	bf04      	itt	eq
 8006ebc:	1809      	addeq	r1, r1, r0
 8006ebe:	6021      	streq	r1, [r4, #0]
 8006ec0:	6054      	str	r4, [r2, #4]
 8006ec2:	e7ca      	b.n	8006e5a <_free_r+0x22>
 8006ec4:	bd38      	pop	{r3, r4, r5, pc}
 8006ec6:	bf00      	nop
 8006ec8:	2400046c 	.word	0x2400046c

08006ecc <sbrk_aligned>:
 8006ecc:	b570      	push	{r4, r5, r6, lr}
 8006ece:	4e0f      	ldr	r6, [pc, #60]	@ (8006f0c <sbrk_aligned+0x40>)
 8006ed0:	460c      	mov	r4, r1
 8006ed2:	6831      	ldr	r1, [r6, #0]
 8006ed4:	4605      	mov	r5, r0
 8006ed6:	b911      	cbnz	r1, 8006ede <sbrk_aligned+0x12>
 8006ed8:	f000 fba4 	bl	8007624 <_sbrk_r>
 8006edc:	6030      	str	r0, [r6, #0]
 8006ede:	4621      	mov	r1, r4
 8006ee0:	4628      	mov	r0, r5
 8006ee2:	f000 fb9f 	bl	8007624 <_sbrk_r>
 8006ee6:	1c43      	adds	r3, r0, #1
 8006ee8:	d103      	bne.n	8006ef2 <sbrk_aligned+0x26>
 8006eea:	f04f 34ff 	mov.w	r4, #4294967295
 8006eee:	4620      	mov	r0, r4
 8006ef0:	bd70      	pop	{r4, r5, r6, pc}
 8006ef2:	1cc4      	adds	r4, r0, #3
 8006ef4:	f024 0403 	bic.w	r4, r4, #3
 8006ef8:	42a0      	cmp	r0, r4
 8006efa:	d0f8      	beq.n	8006eee <sbrk_aligned+0x22>
 8006efc:	1a21      	subs	r1, r4, r0
 8006efe:	4628      	mov	r0, r5
 8006f00:	f000 fb90 	bl	8007624 <_sbrk_r>
 8006f04:	3001      	adds	r0, #1
 8006f06:	d1f2      	bne.n	8006eee <sbrk_aligned+0x22>
 8006f08:	e7ef      	b.n	8006eea <sbrk_aligned+0x1e>
 8006f0a:	bf00      	nop
 8006f0c:	24000468 	.word	0x24000468

08006f10 <_malloc_r>:
 8006f10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f14:	1ccd      	adds	r5, r1, #3
 8006f16:	f025 0503 	bic.w	r5, r5, #3
 8006f1a:	3508      	adds	r5, #8
 8006f1c:	2d0c      	cmp	r5, #12
 8006f1e:	bf38      	it	cc
 8006f20:	250c      	movcc	r5, #12
 8006f22:	2d00      	cmp	r5, #0
 8006f24:	4606      	mov	r6, r0
 8006f26:	db01      	blt.n	8006f2c <_malloc_r+0x1c>
 8006f28:	42a9      	cmp	r1, r5
 8006f2a:	d904      	bls.n	8006f36 <_malloc_r+0x26>
 8006f2c:	230c      	movs	r3, #12
 8006f2e:	6033      	str	r3, [r6, #0]
 8006f30:	2000      	movs	r0, #0
 8006f32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f36:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800700c <_malloc_r+0xfc>
 8006f3a:	f000 f869 	bl	8007010 <__malloc_lock>
 8006f3e:	f8d8 3000 	ldr.w	r3, [r8]
 8006f42:	461c      	mov	r4, r3
 8006f44:	bb44      	cbnz	r4, 8006f98 <_malloc_r+0x88>
 8006f46:	4629      	mov	r1, r5
 8006f48:	4630      	mov	r0, r6
 8006f4a:	f7ff ffbf 	bl	8006ecc <sbrk_aligned>
 8006f4e:	1c43      	adds	r3, r0, #1
 8006f50:	4604      	mov	r4, r0
 8006f52:	d158      	bne.n	8007006 <_malloc_r+0xf6>
 8006f54:	f8d8 4000 	ldr.w	r4, [r8]
 8006f58:	4627      	mov	r7, r4
 8006f5a:	2f00      	cmp	r7, #0
 8006f5c:	d143      	bne.n	8006fe6 <_malloc_r+0xd6>
 8006f5e:	2c00      	cmp	r4, #0
 8006f60:	d04b      	beq.n	8006ffa <_malloc_r+0xea>
 8006f62:	6823      	ldr	r3, [r4, #0]
 8006f64:	4639      	mov	r1, r7
 8006f66:	4630      	mov	r0, r6
 8006f68:	eb04 0903 	add.w	r9, r4, r3
 8006f6c:	f000 fb5a 	bl	8007624 <_sbrk_r>
 8006f70:	4581      	cmp	r9, r0
 8006f72:	d142      	bne.n	8006ffa <_malloc_r+0xea>
 8006f74:	6821      	ldr	r1, [r4, #0]
 8006f76:	1a6d      	subs	r5, r5, r1
 8006f78:	4629      	mov	r1, r5
 8006f7a:	4630      	mov	r0, r6
 8006f7c:	f7ff ffa6 	bl	8006ecc <sbrk_aligned>
 8006f80:	3001      	adds	r0, #1
 8006f82:	d03a      	beq.n	8006ffa <_malloc_r+0xea>
 8006f84:	6823      	ldr	r3, [r4, #0]
 8006f86:	442b      	add	r3, r5
 8006f88:	6023      	str	r3, [r4, #0]
 8006f8a:	f8d8 3000 	ldr.w	r3, [r8]
 8006f8e:	685a      	ldr	r2, [r3, #4]
 8006f90:	bb62      	cbnz	r2, 8006fec <_malloc_r+0xdc>
 8006f92:	f8c8 7000 	str.w	r7, [r8]
 8006f96:	e00f      	b.n	8006fb8 <_malloc_r+0xa8>
 8006f98:	6822      	ldr	r2, [r4, #0]
 8006f9a:	1b52      	subs	r2, r2, r5
 8006f9c:	d420      	bmi.n	8006fe0 <_malloc_r+0xd0>
 8006f9e:	2a0b      	cmp	r2, #11
 8006fa0:	d917      	bls.n	8006fd2 <_malloc_r+0xc2>
 8006fa2:	1961      	adds	r1, r4, r5
 8006fa4:	42a3      	cmp	r3, r4
 8006fa6:	6025      	str	r5, [r4, #0]
 8006fa8:	bf18      	it	ne
 8006faa:	6059      	strne	r1, [r3, #4]
 8006fac:	6863      	ldr	r3, [r4, #4]
 8006fae:	bf08      	it	eq
 8006fb0:	f8c8 1000 	streq.w	r1, [r8]
 8006fb4:	5162      	str	r2, [r4, r5]
 8006fb6:	604b      	str	r3, [r1, #4]
 8006fb8:	4630      	mov	r0, r6
 8006fba:	f000 f82f 	bl	800701c <__malloc_unlock>
 8006fbe:	f104 000b 	add.w	r0, r4, #11
 8006fc2:	1d23      	adds	r3, r4, #4
 8006fc4:	f020 0007 	bic.w	r0, r0, #7
 8006fc8:	1ac2      	subs	r2, r0, r3
 8006fca:	bf1c      	itt	ne
 8006fcc:	1a1b      	subne	r3, r3, r0
 8006fce:	50a3      	strne	r3, [r4, r2]
 8006fd0:	e7af      	b.n	8006f32 <_malloc_r+0x22>
 8006fd2:	6862      	ldr	r2, [r4, #4]
 8006fd4:	42a3      	cmp	r3, r4
 8006fd6:	bf0c      	ite	eq
 8006fd8:	f8c8 2000 	streq.w	r2, [r8]
 8006fdc:	605a      	strne	r2, [r3, #4]
 8006fde:	e7eb      	b.n	8006fb8 <_malloc_r+0xa8>
 8006fe0:	4623      	mov	r3, r4
 8006fe2:	6864      	ldr	r4, [r4, #4]
 8006fe4:	e7ae      	b.n	8006f44 <_malloc_r+0x34>
 8006fe6:	463c      	mov	r4, r7
 8006fe8:	687f      	ldr	r7, [r7, #4]
 8006fea:	e7b6      	b.n	8006f5a <_malloc_r+0x4a>
 8006fec:	461a      	mov	r2, r3
 8006fee:	685b      	ldr	r3, [r3, #4]
 8006ff0:	42a3      	cmp	r3, r4
 8006ff2:	d1fb      	bne.n	8006fec <_malloc_r+0xdc>
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	6053      	str	r3, [r2, #4]
 8006ff8:	e7de      	b.n	8006fb8 <_malloc_r+0xa8>
 8006ffa:	230c      	movs	r3, #12
 8006ffc:	6033      	str	r3, [r6, #0]
 8006ffe:	4630      	mov	r0, r6
 8007000:	f000 f80c 	bl	800701c <__malloc_unlock>
 8007004:	e794      	b.n	8006f30 <_malloc_r+0x20>
 8007006:	6005      	str	r5, [r0, #0]
 8007008:	e7d6      	b.n	8006fb8 <_malloc_r+0xa8>
 800700a:	bf00      	nop
 800700c:	2400046c 	.word	0x2400046c

08007010 <__malloc_lock>:
 8007010:	4801      	ldr	r0, [pc, #4]	@ (8007018 <__malloc_lock+0x8>)
 8007012:	f7ff bf01 	b.w	8006e18 <__retarget_lock_acquire_recursive>
 8007016:	bf00      	nop
 8007018:	24000464 	.word	0x24000464

0800701c <__malloc_unlock>:
 800701c:	4801      	ldr	r0, [pc, #4]	@ (8007024 <__malloc_unlock+0x8>)
 800701e:	f7ff befc 	b.w	8006e1a <__retarget_lock_release_recursive>
 8007022:	bf00      	nop
 8007024:	24000464 	.word	0x24000464

08007028 <__ssputs_r>:
 8007028:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800702c:	688e      	ldr	r6, [r1, #8]
 800702e:	461f      	mov	r7, r3
 8007030:	42be      	cmp	r6, r7
 8007032:	680b      	ldr	r3, [r1, #0]
 8007034:	4682      	mov	sl, r0
 8007036:	460c      	mov	r4, r1
 8007038:	4690      	mov	r8, r2
 800703a:	d82d      	bhi.n	8007098 <__ssputs_r+0x70>
 800703c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007040:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007044:	d026      	beq.n	8007094 <__ssputs_r+0x6c>
 8007046:	6965      	ldr	r5, [r4, #20]
 8007048:	6909      	ldr	r1, [r1, #16]
 800704a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800704e:	eba3 0901 	sub.w	r9, r3, r1
 8007052:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007056:	1c7b      	adds	r3, r7, #1
 8007058:	444b      	add	r3, r9
 800705a:	106d      	asrs	r5, r5, #1
 800705c:	429d      	cmp	r5, r3
 800705e:	bf38      	it	cc
 8007060:	461d      	movcc	r5, r3
 8007062:	0553      	lsls	r3, r2, #21
 8007064:	d527      	bpl.n	80070b6 <__ssputs_r+0x8e>
 8007066:	4629      	mov	r1, r5
 8007068:	f7ff ff52 	bl	8006f10 <_malloc_r>
 800706c:	4606      	mov	r6, r0
 800706e:	b360      	cbz	r0, 80070ca <__ssputs_r+0xa2>
 8007070:	6921      	ldr	r1, [r4, #16]
 8007072:	464a      	mov	r2, r9
 8007074:	f7ff fed2 	bl	8006e1c <memcpy>
 8007078:	89a3      	ldrh	r3, [r4, #12]
 800707a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800707e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007082:	81a3      	strh	r3, [r4, #12]
 8007084:	6126      	str	r6, [r4, #16]
 8007086:	6165      	str	r5, [r4, #20]
 8007088:	444e      	add	r6, r9
 800708a:	eba5 0509 	sub.w	r5, r5, r9
 800708e:	6026      	str	r6, [r4, #0]
 8007090:	60a5      	str	r5, [r4, #8]
 8007092:	463e      	mov	r6, r7
 8007094:	42be      	cmp	r6, r7
 8007096:	d900      	bls.n	800709a <__ssputs_r+0x72>
 8007098:	463e      	mov	r6, r7
 800709a:	6820      	ldr	r0, [r4, #0]
 800709c:	4632      	mov	r2, r6
 800709e:	4641      	mov	r1, r8
 80070a0:	f000 faa6 	bl	80075f0 <memmove>
 80070a4:	68a3      	ldr	r3, [r4, #8]
 80070a6:	1b9b      	subs	r3, r3, r6
 80070a8:	60a3      	str	r3, [r4, #8]
 80070aa:	6823      	ldr	r3, [r4, #0]
 80070ac:	4433      	add	r3, r6
 80070ae:	6023      	str	r3, [r4, #0]
 80070b0:	2000      	movs	r0, #0
 80070b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070b6:	462a      	mov	r2, r5
 80070b8:	f000 fac4 	bl	8007644 <_realloc_r>
 80070bc:	4606      	mov	r6, r0
 80070be:	2800      	cmp	r0, #0
 80070c0:	d1e0      	bne.n	8007084 <__ssputs_r+0x5c>
 80070c2:	6921      	ldr	r1, [r4, #16]
 80070c4:	4650      	mov	r0, sl
 80070c6:	f7ff feb7 	bl	8006e38 <_free_r>
 80070ca:	230c      	movs	r3, #12
 80070cc:	f8ca 3000 	str.w	r3, [sl]
 80070d0:	89a3      	ldrh	r3, [r4, #12]
 80070d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80070d6:	81a3      	strh	r3, [r4, #12]
 80070d8:	f04f 30ff 	mov.w	r0, #4294967295
 80070dc:	e7e9      	b.n	80070b2 <__ssputs_r+0x8a>
	...

080070e0 <_svfiprintf_r>:
 80070e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070e4:	4698      	mov	r8, r3
 80070e6:	898b      	ldrh	r3, [r1, #12]
 80070e8:	061b      	lsls	r3, r3, #24
 80070ea:	b09d      	sub	sp, #116	@ 0x74
 80070ec:	4607      	mov	r7, r0
 80070ee:	460d      	mov	r5, r1
 80070f0:	4614      	mov	r4, r2
 80070f2:	d510      	bpl.n	8007116 <_svfiprintf_r+0x36>
 80070f4:	690b      	ldr	r3, [r1, #16]
 80070f6:	b973      	cbnz	r3, 8007116 <_svfiprintf_r+0x36>
 80070f8:	2140      	movs	r1, #64	@ 0x40
 80070fa:	f7ff ff09 	bl	8006f10 <_malloc_r>
 80070fe:	6028      	str	r0, [r5, #0]
 8007100:	6128      	str	r0, [r5, #16]
 8007102:	b930      	cbnz	r0, 8007112 <_svfiprintf_r+0x32>
 8007104:	230c      	movs	r3, #12
 8007106:	603b      	str	r3, [r7, #0]
 8007108:	f04f 30ff 	mov.w	r0, #4294967295
 800710c:	b01d      	add	sp, #116	@ 0x74
 800710e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007112:	2340      	movs	r3, #64	@ 0x40
 8007114:	616b      	str	r3, [r5, #20]
 8007116:	2300      	movs	r3, #0
 8007118:	9309      	str	r3, [sp, #36]	@ 0x24
 800711a:	2320      	movs	r3, #32
 800711c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007120:	f8cd 800c 	str.w	r8, [sp, #12]
 8007124:	2330      	movs	r3, #48	@ 0x30
 8007126:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80072c4 <_svfiprintf_r+0x1e4>
 800712a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800712e:	f04f 0901 	mov.w	r9, #1
 8007132:	4623      	mov	r3, r4
 8007134:	469a      	mov	sl, r3
 8007136:	f813 2b01 	ldrb.w	r2, [r3], #1
 800713a:	b10a      	cbz	r2, 8007140 <_svfiprintf_r+0x60>
 800713c:	2a25      	cmp	r2, #37	@ 0x25
 800713e:	d1f9      	bne.n	8007134 <_svfiprintf_r+0x54>
 8007140:	ebba 0b04 	subs.w	fp, sl, r4
 8007144:	d00b      	beq.n	800715e <_svfiprintf_r+0x7e>
 8007146:	465b      	mov	r3, fp
 8007148:	4622      	mov	r2, r4
 800714a:	4629      	mov	r1, r5
 800714c:	4638      	mov	r0, r7
 800714e:	f7ff ff6b 	bl	8007028 <__ssputs_r>
 8007152:	3001      	adds	r0, #1
 8007154:	f000 80a7 	beq.w	80072a6 <_svfiprintf_r+0x1c6>
 8007158:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800715a:	445a      	add	r2, fp
 800715c:	9209      	str	r2, [sp, #36]	@ 0x24
 800715e:	f89a 3000 	ldrb.w	r3, [sl]
 8007162:	2b00      	cmp	r3, #0
 8007164:	f000 809f 	beq.w	80072a6 <_svfiprintf_r+0x1c6>
 8007168:	2300      	movs	r3, #0
 800716a:	f04f 32ff 	mov.w	r2, #4294967295
 800716e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007172:	f10a 0a01 	add.w	sl, sl, #1
 8007176:	9304      	str	r3, [sp, #16]
 8007178:	9307      	str	r3, [sp, #28]
 800717a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800717e:	931a      	str	r3, [sp, #104]	@ 0x68
 8007180:	4654      	mov	r4, sl
 8007182:	2205      	movs	r2, #5
 8007184:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007188:	484e      	ldr	r0, [pc, #312]	@ (80072c4 <_svfiprintf_r+0x1e4>)
 800718a:	f7f9 f8b1 	bl	80002f0 <memchr>
 800718e:	9a04      	ldr	r2, [sp, #16]
 8007190:	b9d8      	cbnz	r0, 80071ca <_svfiprintf_r+0xea>
 8007192:	06d0      	lsls	r0, r2, #27
 8007194:	bf44      	itt	mi
 8007196:	2320      	movmi	r3, #32
 8007198:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800719c:	0711      	lsls	r1, r2, #28
 800719e:	bf44      	itt	mi
 80071a0:	232b      	movmi	r3, #43	@ 0x2b
 80071a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80071a6:	f89a 3000 	ldrb.w	r3, [sl]
 80071aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80071ac:	d015      	beq.n	80071da <_svfiprintf_r+0xfa>
 80071ae:	9a07      	ldr	r2, [sp, #28]
 80071b0:	4654      	mov	r4, sl
 80071b2:	2000      	movs	r0, #0
 80071b4:	f04f 0c0a 	mov.w	ip, #10
 80071b8:	4621      	mov	r1, r4
 80071ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 80071be:	3b30      	subs	r3, #48	@ 0x30
 80071c0:	2b09      	cmp	r3, #9
 80071c2:	d94b      	bls.n	800725c <_svfiprintf_r+0x17c>
 80071c4:	b1b0      	cbz	r0, 80071f4 <_svfiprintf_r+0x114>
 80071c6:	9207      	str	r2, [sp, #28]
 80071c8:	e014      	b.n	80071f4 <_svfiprintf_r+0x114>
 80071ca:	eba0 0308 	sub.w	r3, r0, r8
 80071ce:	fa09 f303 	lsl.w	r3, r9, r3
 80071d2:	4313      	orrs	r3, r2
 80071d4:	9304      	str	r3, [sp, #16]
 80071d6:	46a2      	mov	sl, r4
 80071d8:	e7d2      	b.n	8007180 <_svfiprintf_r+0xa0>
 80071da:	9b03      	ldr	r3, [sp, #12]
 80071dc:	1d19      	adds	r1, r3, #4
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	9103      	str	r1, [sp, #12]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	bfbb      	ittet	lt
 80071e6:	425b      	neglt	r3, r3
 80071e8:	f042 0202 	orrlt.w	r2, r2, #2
 80071ec:	9307      	strge	r3, [sp, #28]
 80071ee:	9307      	strlt	r3, [sp, #28]
 80071f0:	bfb8      	it	lt
 80071f2:	9204      	strlt	r2, [sp, #16]
 80071f4:	7823      	ldrb	r3, [r4, #0]
 80071f6:	2b2e      	cmp	r3, #46	@ 0x2e
 80071f8:	d10a      	bne.n	8007210 <_svfiprintf_r+0x130>
 80071fa:	7863      	ldrb	r3, [r4, #1]
 80071fc:	2b2a      	cmp	r3, #42	@ 0x2a
 80071fe:	d132      	bne.n	8007266 <_svfiprintf_r+0x186>
 8007200:	9b03      	ldr	r3, [sp, #12]
 8007202:	1d1a      	adds	r2, r3, #4
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	9203      	str	r2, [sp, #12]
 8007208:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800720c:	3402      	adds	r4, #2
 800720e:	9305      	str	r3, [sp, #20]
 8007210:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80072d4 <_svfiprintf_r+0x1f4>
 8007214:	7821      	ldrb	r1, [r4, #0]
 8007216:	2203      	movs	r2, #3
 8007218:	4650      	mov	r0, sl
 800721a:	f7f9 f869 	bl	80002f0 <memchr>
 800721e:	b138      	cbz	r0, 8007230 <_svfiprintf_r+0x150>
 8007220:	9b04      	ldr	r3, [sp, #16]
 8007222:	eba0 000a 	sub.w	r0, r0, sl
 8007226:	2240      	movs	r2, #64	@ 0x40
 8007228:	4082      	lsls	r2, r0
 800722a:	4313      	orrs	r3, r2
 800722c:	3401      	adds	r4, #1
 800722e:	9304      	str	r3, [sp, #16]
 8007230:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007234:	4824      	ldr	r0, [pc, #144]	@ (80072c8 <_svfiprintf_r+0x1e8>)
 8007236:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800723a:	2206      	movs	r2, #6
 800723c:	f7f9 f858 	bl	80002f0 <memchr>
 8007240:	2800      	cmp	r0, #0
 8007242:	d036      	beq.n	80072b2 <_svfiprintf_r+0x1d2>
 8007244:	4b21      	ldr	r3, [pc, #132]	@ (80072cc <_svfiprintf_r+0x1ec>)
 8007246:	bb1b      	cbnz	r3, 8007290 <_svfiprintf_r+0x1b0>
 8007248:	9b03      	ldr	r3, [sp, #12]
 800724a:	3307      	adds	r3, #7
 800724c:	f023 0307 	bic.w	r3, r3, #7
 8007250:	3308      	adds	r3, #8
 8007252:	9303      	str	r3, [sp, #12]
 8007254:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007256:	4433      	add	r3, r6
 8007258:	9309      	str	r3, [sp, #36]	@ 0x24
 800725a:	e76a      	b.n	8007132 <_svfiprintf_r+0x52>
 800725c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007260:	460c      	mov	r4, r1
 8007262:	2001      	movs	r0, #1
 8007264:	e7a8      	b.n	80071b8 <_svfiprintf_r+0xd8>
 8007266:	2300      	movs	r3, #0
 8007268:	3401      	adds	r4, #1
 800726a:	9305      	str	r3, [sp, #20]
 800726c:	4619      	mov	r1, r3
 800726e:	f04f 0c0a 	mov.w	ip, #10
 8007272:	4620      	mov	r0, r4
 8007274:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007278:	3a30      	subs	r2, #48	@ 0x30
 800727a:	2a09      	cmp	r2, #9
 800727c:	d903      	bls.n	8007286 <_svfiprintf_r+0x1a6>
 800727e:	2b00      	cmp	r3, #0
 8007280:	d0c6      	beq.n	8007210 <_svfiprintf_r+0x130>
 8007282:	9105      	str	r1, [sp, #20]
 8007284:	e7c4      	b.n	8007210 <_svfiprintf_r+0x130>
 8007286:	fb0c 2101 	mla	r1, ip, r1, r2
 800728a:	4604      	mov	r4, r0
 800728c:	2301      	movs	r3, #1
 800728e:	e7f0      	b.n	8007272 <_svfiprintf_r+0x192>
 8007290:	ab03      	add	r3, sp, #12
 8007292:	9300      	str	r3, [sp, #0]
 8007294:	462a      	mov	r2, r5
 8007296:	4b0e      	ldr	r3, [pc, #56]	@ (80072d0 <_svfiprintf_r+0x1f0>)
 8007298:	a904      	add	r1, sp, #16
 800729a:	4638      	mov	r0, r7
 800729c:	f3af 8000 	nop.w
 80072a0:	1c42      	adds	r2, r0, #1
 80072a2:	4606      	mov	r6, r0
 80072a4:	d1d6      	bne.n	8007254 <_svfiprintf_r+0x174>
 80072a6:	89ab      	ldrh	r3, [r5, #12]
 80072a8:	065b      	lsls	r3, r3, #25
 80072aa:	f53f af2d 	bmi.w	8007108 <_svfiprintf_r+0x28>
 80072ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80072b0:	e72c      	b.n	800710c <_svfiprintf_r+0x2c>
 80072b2:	ab03      	add	r3, sp, #12
 80072b4:	9300      	str	r3, [sp, #0]
 80072b6:	462a      	mov	r2, r5
 80072b8:	4b05      	ldr	r3, [pc, #20]	@ (80072d0 <_svfiprintf_r+0x1f0>)
 80072ba:	a904      	add	r1, sp, #16
 80072bc:	4638      	mov	r0, r7
 80072be:	f000 f879 	bl	80073b4 <_printf_i>
 80072c2:	e7ed      	b.n	80072a0 <_svfiprintf_r+0x1c0>
 80072c4:	080077bc 	.word	0x080077bc
 80072c8:	080077c6 	.word	0x080077c6
 80072cc:	00000000 	.word	0x00000000
 80072d0:	08007029 	.word	0x08007029
 80072d4:	080077c2 	.word	0x080077c2

080072d8 <_printf_common>:
 80072d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072dc:	4616      	mov	r6, r2
 80072de:	4698      	mov	r8, r3
 80072e0:	688a      	ldr	r2, [r1, #8]
 80072e2:	690b      	ldr	r3, [r1, #16]
 80072e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80072e8:	4293      	cmp	r3, r2
 80072ea:	bfb8      	it	lt
 80072ec:	4613      	movlt	r3, r2
 80072ee:	6033      	str	r3, [r6, #0]
 80072f0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80072f4:	4607      	mov	r7, r0
 80072f6:	460c      	mov	r4, r1
 80072f8:	b10a      	cbz	r2, 80072fe <_printf_common+0x26>
 80072fa:	3301      	adds	r3, #1
 80072fc:	6033      	str	r3, [r6, #0]
 80072fe:	6823      	ldr	r3, [r4, #0]
 8007300:	0699      	lsls	r1, r3, #26
 8007302:	bf42      	ittt	mi
 8007304:	6833      	ldrmi	r3, [r6, #0]
 8007306:	3302      	addmi	r3, #2
 8007308:	6033      	strmi	r3, [r6, #0]
 800730a:	6825      	ldr	r5, [r4, #0]
 800730c:	f015 0506 	ands.w	r5, r5, #6
 8007310:	d106      	bne.n	8007320 <_printf_common+0x48>
 8007312:	f104 0a19 	add.w	sl, r4, #25
 8007316:	68e3      	ldr	r3, [r4, #12]
 8007318:	6832      	ldr	r2, [r6, #0]
 800731a:	1a9b      	subs	r3, r3, r2
 800731c:	42ab      	cmp	r3, r5
 800731e:	dc26      	bgt.n	800736e <_printf_common+0x96>
 8007320:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007324:	6822      	ldr	r2, [r4, #0]
 8007326:	3b00      	subs	r3, #0
 8007328:	bf18      	it	ne
 800732a:	2301      	movne	r3, #1
 800732c:	0692      	lsls	r2, r2, #26
 800732e:	d42b      	bmi.n	8007388 <_printf_common+0xb0>
 8007330:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007334:	4641      	mov	r1, r8
 8007336:	4638      	mov	r0, r7
 8007338:	47c8      	blx	r9
 800733a:	3001      	adds	r0, #1
 800733c:	d01e      	beq.n	800737c <_printf_common+0xa4>
 800733e:	6823      	ldr	r3, [r4, #0]
 8007340:	6922      	ldr	r2, [r4, #16]
 8007342:	f003 0306 	and.w	r3, r3, #6
 8007346:	2b04      	cmp	r3, #4
 8007348:	bf02      	ittt	eq
 800734a:	68e5      	ldreq	r5, [r4, #12]
 800734c:	6833      	ldreq	r3, [r6, #0]
 800734e:	1aed      	subeq	r5, r5, r3
 8007350:	68a3      	ldr	r3, [r4, #8]
 8007352:	bf0c      	ite	eq
 8007354:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007358:	2500      	movne	r5, #0
 800735a:	4293      	cmp	r3, r2
 800735c:	bfc4      	itt	gt
 800735e:	1a9b      	subgt	r3, r3, r2
 8007360:	18ed      	addgt	r5, r5, r3
 8007362:	2600      	movs	r6, #0
 8007364:	341a      	adds	r4, #26
 8007366:	42b5      	cmp	r5, r6
 8007368:	d11a      	bne.n	80073a0 <_printf_common+0xc8>
 800736a:	2000      	movs	r0, #0
 800736c:	e008      	b.n	8007380 <_printf_common+0xa8>
 800736e:	2301      	movs	r3, #1
 8007370:	4652      	mov	r2, sl
 8007372:	4641      	mov	r1, r8
 8007374:	4638      	mov	r0, r7
 8007376:	47c8      	blx	r9
 8007378:	3001      	adds	r0, #1
 800737a:	d103      	bne.n	8007384 <_printf_common+0xac>
 800737c:	f04f 30ff 	mov.w	r0, #4294967295
 8007380:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007384:	3501      	adds	r5, #1
 8007386:	e7c6      	b.n	8007316 <_printf_common+0x3e>
 8007388:	18e1      	adds	r1, r4, r3
 800738a:	1c5a      	adds	r2, r3, #1
 800738c:	2030      	movs	r0, #48	@ 0x30
 800738e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007392:	4422      	add	r2, r4
 8007394:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007398:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800739c:	3302      	adds	r3, #2
 800739e:	e7c7      	b.n	8007330 <_printf_common+0x58>
 80073a0:	2301      	movs	r3, #1
 80073a2:	4622      	mov	r2, r4
 80073a4:	4641      	mov	r1, r8
 80073a6:	4638      	mov	r0, r7
 80073a8:	47c8      	blx	r9
 80073aa:	3001      	adds	r0, #1
 80073ac:	d0e6      	beq.n	800737c <_printf_common+0xa4>
 80073ae:	3601      	adds	r6, #1
 80073b0:	e7d9      	b.n	8007366 <_printf_common+0x8e>
	...

080073b4 <_printf_i>:
 80073b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80073b8:	7e0f      	ldrb	r7, [r1, #24]
 80073ba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80073bc:	2f78      	cmp	r7, #120	@ 0x78
 80073be:	4691      	mov	r9, r2
 80073c0:	4680      	mov	r8, r0
 80073c2:	460c      	mov	r4, r1
 80073c4:	469a      	mov	sl, r3
 80073c6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80073ca:	d807      	bhi.n	80073dc <_printf_i+0x28>
 80073cc:	2f62      	cmp	r7, #98	@ 0x62
 80073ce:	d80a      	bhi.n	80073e6 <_printf_i+0x32>
 80073d0:	2f00      	cmp	r7, #0
 80073d2:	f000 80d1 	beq.w	8007578 <_printf_i+0x1c4>
 80073d6:	2f58      	cmp	r7, #88	@ 0x58
 80073d8:	f000 80b8 	beq.w	800754c <_printf_i+0x198>
 80073dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80073e0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80073e4:	e03a      	b.n	800745c <_printf_i+0xa8>
 80073e6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80073ea:	2b15      	cmp	r3, #21
 80073ec:	d8f6      	bhi.n	80073dc <_printf_i+0x28>
 80073ee:	a101      	add	r1, pc, #4	@ (adr r1, 80073f4 <_printf_i+0x40>)
 80073f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80073f4:	0800744d 	.word	0x0800744d
 80073f8:	08007461 	.word	0x08007461
 80073fc:	080073dd 	.word	0x080073dd
 8007400:	080073dd 	.word	0x080073dd
 8007404:	080073dd 	.word	0x080073dd
 8007408:	080073dd 	.word	0x080073dd
 800740c:	08007461 	.word	0x08007461
 8007410:	080073dd 	.word	0x080073dd
 8007414:	080073dd 	.word	0x080073dd
 8007418:	080073dd 	.word	0x080073dd
 800741c:	080073dd 	.word	0x080073dd
 8007420:	0800755f 	.word	0x0800755f
 8007424:	0800748b 	.word	0x0800748b
 8007428:	08007519 	.word	0x08007519
 800742c:	080073dd 	.word	0x080073dd
 8007430:	080073dd 	.word	0x080073dd
 8007434:	08007581 	.word	0x08007581
 8007438:	080073dd 	.word	0x080073dd
 800743c:	0800748b 	.word	0x0800748b
 8007440:	080073dd 	.word	0x080073dd
 8007444:	080073dd 	.word	0x080073dd
 8007448:	08007521 	.word	0x08007521
 800744c:	6833      	ldr	r3, [r6, #0]
 800744e:	1d1a      	adds	r2, r3, #4
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	6032      	str	r2, [r6, #0]
 8007454:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007458:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800745c:	2301      	movs	r3, #1
 800745e:	e09c      	b.n	800759a <_printf_i+0x1e6>
 8007460:	6833      	ldr	r3, [r6, #0]
 8007462:	6820      	ldr	r0, [r4, #0]
 8007464:	1d19      	adds	r1, r3, #4
 8007466:	6031      	str	r1, [r6, #0]
 8007468:	0606      	lsls	r6, r0, #24
 800746a:	d501      	bpl.n	8007470 <_printf_i+0xbc>
 800746c:	681d      	ldr	r5, [r3, #0]
 800746e:	e003      	b.n	8007478 <_printf_i+0xc4>
 8007470:	0645      	lsls	r5, r0, #25
 8007472:	d5fb      	bpl.n	800746c <_printf_i+0xb8>
 8007474:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007478:	2d00      	cmp	r5, #0
 800747a:	da03      	bge.n	8007484 <_printf_i+0xd0>
 800747c:	232d      	movs	r3, #45	@ 0x2d
 800747e:	426d      	negs	r5, r5
 8007480:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007484:	4858      	ldr	r0, [pc, #352]	@ (80075e8 <_printf_i+0x234>)
 8007486:	230a      	movs	r3, #10
 8007488:	e011      	b.n	80074ae <_printf_i+0xfa>
 800748a:	6821      	ldr	r1, [r4, #0]
 800748c:	6833      	ldr	r3, [r6, #0]
 800748e:	0608      	lsls	r0, r1, #24
 8007490:	f853 5b04 	ldr.w	r5, [r3], #4
 8007494:	d402      	bmi.n	800749c <_printf_i+0xe8>
 8007496:	0649      	lsls	r1, r1, #25
 8007498:	bf48      	it	mi
 800749a:	b2ad      	uxthmi	r5, r5
 800749c:	2f6f      	cmp	r7, #111	@ 0x6f
 800749e:	4852      	ldr	r0, [pc, #328]	@ (80075e8 <_printf_i+0x234>)
 80074a0:	6033      	str	r3, [r6, #0]
 80074a2:	bf14      	ite	ne
 80074a4:	230a      	movne	r3, #10
 80074a6:	2308      	moveq	r3, #8
 80074a8:	2100      	movs	r1, #0
 80074aa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80074ae:	6866      	ldr	r6, [r4, #4]
 80074b0:	60a6      	str	r6, [r4, #8]
 80074b2:	2e00      	cmp	r6, #0
 80074b4:	db05      	blt.n	80074c2 <_printf_i+0x10e>
 80074b6:	6821      	ldr	r1, [r4, #0]
 80074b8:	432e      	orrs	r6, r5
 80074ba:	f021 0104 	bic.w	r1, r1, #4
 80074be:	6021      	str	r1, [r4, #0]
 80074c0:	d04b      	beq.n	800755a <_printf_i+0x1a6>
 80074c2:	4616      	mov	r6, r2
 80074c4:	fbb5 f1f3 	udiv	r1, r5, r3
 80074c8:	fb03 5711 	mls	r7, r3, r1, r5
 80074cc:	5dc7      	ldrb	r7, [r0, r7]
 80074ce:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80074d2:	462f      	mov	r7, r5
 80074d4:	42bb      	cmp	r3, r7
 80074d6:	460d      	mov	r5, r1
 80074d8:	d9f4      	bls.n	80074c4 <_printf_i+0x110>
 80074da:	2b08      	cmp	r3, #8
 80074dc:	d10b      	bne.n	80074f6 <_printf_i+0x142>
 80074de:	6823      	ldr	r3, [r4, #0]
 80074e0:	07df      	lsls	r7, r3, #31
 80074e2:	d508      	bpl.n	80074f6 <_printf_i+0x142>
 80074e4:	6923      	ldr	r3, [r4, #16]
 80074e6:	6861      	ldr	r1, [r4, #4]
 80074e8:	4299      	cmp	r1, r3
 80074ea:	bfde      	ittt	le
 80074ec:	2330      	movle	r3, #48	@ 0x30
 80074ee:	f806 3c01 	strble.w	r3, [r6, #-1]
 80074f2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80074f6:	1b92      	subs	r2, r2, r6
 80074f8:	6122      	str	r2, [r4, #16]
 80074fa:	f8cd a000 	str.w	sl, [sp]
 80074fe:	464b      	mov	r3, r9
 8007500:	aa03      	add	r2, sp, #12
 8007502:	4621      	mov	r1, r4
 8007504:	4640      	mov	r0, r8
 8007506:	f7ff fee7 	bl	80072d8 <_printf_common>
 800750a:	3001      	adds	r0, #1
 800750c:	d14a      	bne.n	80075a4 <_printf_i+0x1f0>
 800750e:	f04f 30ff 	mov.w	r0, #4294967295
 8007512:	b004      	add	sp, #16
 8007514:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007518:	6823      	ldr	r3, [r4, #0]
 800751a:	f043 0320 	orr.w	r3, r3, #32
 800751e:	6023      	str	r3, [r4, #0]
 8007520:	4832      	ldr	r0, [pc, #200]	@ (80075ec <_printf_i+0x238>)
 8007522:	2778      	movs	r7, #120	@ 0x78
 8007524:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007528:	6823      	ldr	r3, [r4, #0]
 800752a:	6831      	ldr	r1, [r6, #0]
 800752c:	061f      	lsls	r7, r3, #24
 800752e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007532:	d402      	bmi.n	800753a <_printf_i+0x186>
 8007534:	065f      	lsls	r7, r3, #25
 8007536:	bf48      	it	mi
 8007538:	b2ad      	uxthmi	r5, r5
 800753a:	6031      	str	r1, [r6, #0]
 800753c:	07d9      	lsls	r1, r3, #31
 800753e:	bf44      	itt	mi
 8007540:	f043 0320 	orrmi.w	r3, r3, #32
 8007544:	6023      	strmi	r3, [r4, #0]
 8007546:	b11d      	cbz	r5, 8007550 <_printf_i+0x19c>
 8007548:	2310      	movs	r3, #16
 800754a:	e7ad      	b.n	80074a8 <_printf_i+0xf4>
 800754c:	4826      	ldr	r0, [pc, #152]	@ (80075e8 <_printf_i+0x234>)
 800754e:	e7e9      	b.n	8007524 <_printf_i+0x170>
 8007550:	6823      	ldr	r3, [r4, #0]
 8007552:	f023 0320 	bic.w	r3, r3, #32
 8007556:	6023      	str	r3, [r4, #0]
 8007558:	e7f6      	b.n	8007548 <_printf_i+0x194>
 800755a:	4616      	mov	r6, r2
 800755c:	e7bd      	b.n	80074da <_printf_i+0x126>
 800755e:	6833      	ldr	r3, [r6, #0]
 8007560:	6825      	ldr	r5, [r4, #0]
 8007562:	6961      	ldr	r1, [r4, #20]
 8007564:	1d18      	adds	r0, r3, #4
 8007566:	6030      	str	r0, [r6, #0]
 8007568:	062e      	lsls	r6, r5, #24
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	d501      	bpl.n	8007572 <_printf_i+0x1be>
 800756e:	6019      	str	r1, [r3, #0]
 8007570:	e002      	b.n	8007578 <_printf_i+0x1c4>
 8007572:	0668      	lsls	r0, r5, #25
 8007574:	d5fb      	bpl.n	800756e <_printf_i+0x1ba>
 8007576:	8019      	strh	r1, [r3, #0]
 8007578:	2300      	movs	r3, #0
 800757a:	6123      	str	r3, [r4, #16]
 800757c:	4616      	mov	r6, r2
 800757e:	e7bc      	b.n	80074fa <_printf_i+0x146>
 8007580:	6833      	ldr	r3, [r6, #0]
 8007582:	1d1a      	adds	r2, r3, #4
 8007584:	6032      	str	r2, [r6, #0]
 8007586:	681e      	ldr	r6, [r3, #0]
 8007588:	6862      	ldr	r2, [r4, #4]
 800758a:	2100      	movs	r1, #0
 800758c:	4630      	mov	r0, r6
 800758e:	f7f8 feaf 	bl	80002f0 <memchr>
 8007592:	b108      	cbz	r0, 8007598 <_printf_i+0x1e4>
 8007594:	1b80      	subs	r0, r0, r6
 8007596:	6060      	str	r0, [r4, #4]
 8007598:	6863      	ldr	r3, [r4, #4]
 800759a:	6123      	str	r3, [r4, #16]
 800759c:	2300      	movs	r3, #0
 800759e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80075a2:	e7aa      	b.n	80074fa <_printf_i+0x146>
 80075a4:	6923      	ldr	r3, [r4, #16]
 80075a6:	4632      	mov	r2, r6
 80075a8:	4649      	mov	r1, r9
 80075aa:	4640      	mov	r0, r8
 80075ac:	47d0      	blx	sl
 80075ae:	3001      	adds	r0, #1
 80075b0:	d0ad      	beq.n	800750e <_printf_i+0x15a>
 80075b2:	6823      	ldr	r3, [r4, #0]
 80075b4:	079b      	lsls	r3, r3, #30
 80075b6:	d413      	bmi.n	80075e0 <_printf_i+0x22c>
 80075b8:	68e0      	ldr	r0, [r4, #12]
 80075ba:	9b03      	ldr	r3, [sp, #12]
 80075bc:	4298      	cmp	r0, r3
 80075be:	bfb8      	it	lt
 80075c0:	4618      	movlt	r0, r3
 80075c2:	e7a6      	b.n	8007512 <_printf_i+0x15e>
 80075c4:	2301      	movs	r3, #1
 80075c6:	4632      	mov	r2, r6
 80075c8:	4649      	mov	r1, r9
 80075ca:	4640      	mov	r0, r8
 80075cc:	47d0      	blx	sl
 80075ce:	3001      	adds	r0, #1
 80075d0:	d09d      	beq.n	800750e <_printf_i+0x15a>
 80075d2:	3501      	adds	r5, #1
 80075d4:	68e3      	ldr	r3, [r4, #12]
 80075d6:	9903      	ldr	r1, [sp, #12]
 80075d8:	1a5b      	subs	r3, r3, r1
 80075da:	42ab      	cmp	r3, r5
 80075dc:	dcf2      	bgt.n	80075c4 <_printf_i+0x210>
 80075de:	e7eb      	b.n	80075b8 <_printf_i+0x204>
 80075e0:	2500      	movs	r5, #0
 80075e2:	f104 0619 	add.w	r6, r4, #25
 80075e6:	e7f5      	b.n	80075d4 <_printf_i+0x220>
 80075e8:	080077cd 	.word	0x080077cd
 80075ec:	080077de 	.word	0x080077de

080075f0 <memmove>:
 80075f0:	4288      	cmp	r0, r1
 80075f2:	b510      	push	{r4, lr}
 80075f4:	eb01 0402 	add.w	r4, r1, r2
 80075f8:	d902      	bls.n	8007600 <memmove+0x10>
 80075fa:	4284      	cmp	r4, r0
 80075fc:	4623      	mov	r3, r4
 80075fe:	d807      	bhi.n	8007610 <memmove+0x20>
 8007600:	1e43      	subs	r3, r0, #1
 8007602:	42a1      	cmp	r1, r4
 8007604:	d008      	beq.n	8007618 <memmove+0x28>
 8007606:	f811 2b01 	ldrb.w	r2, [r1], #1
 800760a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800760e:	e7f8      	b.n	8007602 <memmove+0x12>
 8007610:	4402      	add	r2, r0
 8007612:	4601      	mov	r1, r0
 8007614:	428a      	cmp	r2, r1
 8007616:	d100      	bne.n	800761a <memmove+0x2a>
 8007618:	bd10      	pop	{r4, pc}
 800761a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800761e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007622:	e7f7      	b.n	8007614 <memmove+0x24>

08007624 <_sbrk_r>:
 8007624:	b538      	push	{r3, r4, r5, lr}
 8007626:	4d06      	ldr	r5, [pc, #24]	@ (8007640 <_sbrk_r+0x1c>)
 8007628:	2300      	movs	r3, #0
 800762a:	4604      	mov	r4, r0
 800762c:	4608      	mov	r0, r1
 800762e:	602b      	str	r3, [r5, #0]
 8007630:	f7f9 fd70 	bl	8001114 <_sbrk>
 8007634:	1c43      	adds	r3, r0, #1
 8007636:	d102      	bne.n	800763e <_sbrk_r+0x1a>
 8007638:	682b      	ldr	r3, [r5, #0]
 800763a:	b103      	cbz	r3, 800763e <_sbrk_r+0x1a>
 800763c:	6023      	str	r3, [r4, #0]
 800763e:	bd38      	pop	{r3, r4, r5, pc}
 8007640:	24000460 	.word	0x24000460

08007644 <_realloc_r>:
 8007644:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007648:	4607      	mov	r7, r0
 800764a:	4614      	mov	r4, r2
 800764c:	460d      	mov	r5, r1
 800764e:	b921      	cbnz	r1, 800765a <_realloc_r+0x16>
 8007650:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007654:	4611      	mov	r1, r2
 8007656:	f7ff bc5b 	b.w	8006f10 <_malloc_r>
 800765a:	b92a      	cbnz	r2, 8007668 <_realloc_r+0x24>
 800765c:	f7ff fbec 	bl	8006e38 <_free_r>
 8007660:	4625      	mov	r5, r4
 8007662:	4628      	mov	r0, r5
 8007664:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007668:	f000 f81a 	bl	80076a0 <_malloc_usable_size_r>
 800766c:	4284      	cmp	r4, r0
 800766e:	4606      	mov	r6, r0
 8007670:	d802      	bhi.n	8007678 <_realloc_r+0x34>
 8007672:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007676:	d8f4      	bhi.n	8007662 <_realloc_r+0x1e>
 8007678:	4621      	mov	r1, r4
 800767a:	4638      	mov	r0, r7
 800767c:	f7ff fc48 	bl	8006f10 <_malloc_r>
 8007680:	4680      	mov	r8, r0
 8007682:	b908      	cbnz	r0, 8007688 <_realloc_r+0x44>
 8007684:	4645      	mov	r5, r8
 8007686:	e7ec      	b.n	8007662 <_realloc_r+0x1e>
 8007688:	42b4      	cmp	r4, r6
 800768a:	4622      	mov	r2, r4
 800768c:	4629      	mov	r1, r5
 800768e:	bf28      	it	cs
 8007690:	4632      	movcs	r2, r6
 8007692:	f7ff fbc3 	bl	8006e1c <memcpy>
 8007696:	4629      	mov	r1, r5
 8007698:	4638      	mov	r0, r7
 800769a:	f7ff fbcd 	bl	8006e38 <_free_r>
 800769e:	e7f1      	b.n	8007684 <_realloc_r+0x40>

080076a0 <_malloc_usable_size_r>:
 80076a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80076a4:	1f18      	subs	r0, r3, #4
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	bfbc      	itt	lt
 80076aa:	580b      	ldrlt	r3, [r1, r0]
 80076ac:	18c0      	addlt	r0, r0, r3
 80076ae:	4770      	bx	lr

080076b0 <_init>:
 80076b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076b2:	bf00      	nop
 80076b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076b6:	bc08      	pop	{r3}
 80076b8:	469e      	mov	lr, r3
 80076ba:	4770      	bx	lr

080076bc <_fini>:
 80076bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076be:	bf00      	nop
 80076c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076c2:	bc08      	pop	{r3}
 80076c4:	469e      	mov	lr, r3
 80076c6:	4770      	bx	lr
