
;; Function parse_tag_initrd2 (parse_tag_initrd2)[0:1345] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)


parse_tag_initrd2

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r11={1d,2u} r12={1d} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r133={1d,1u} r134={1d,2u} r135={1d,2u} r136={1d,1u} r138={1d,1u} 
;;    total ref usage 34{16d,18u,0e} in 9{9 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 6, 8
0[0,2] 1[2,1] 2[3,1] 3[4,1] 11[5,1] 12[6,1] 13[7,1] 14[8,1] 25[9,1] 26[10,1] 133[11,1] 134[12,1] 135[13,1] 136[14,1] 138[15,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(11){ }d6(12){ }d7(13){ }d8(14){ }d9(25){ }d10(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(10)
1, 2, 3, 4, 5, 6, 7, 8, 9, 10
;; rd  kill	(11)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(10)
1, 2, 3, 4, 5, 6, 7, 8, 9, 10

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ d5(bb 0 insn -1) }u1(13){ d7(bb 0 insn -1) }u2(25){ d9(bb 0 insn -1) }u3(26){ d10(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 133 134 135 136 138
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 133 134 135 136 138
;; live  kill	
;; rd  in  	(10)
1, 2, 3, 4, 5, 6, 7, 8, 9, 10
;; rd  gen 	(6)
0, 11, 12, 13, 14, 15
;; rd  kill	(7)
0, 1, 11, 12, 13, 14, 15
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(15)
0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15
;;  UD chains for artificial uses
;;   reg 11 { d5(bb 0 insn -1) }
;;   reg 13 { d7(bb 0 insn -1) }
;;   reg 25 { d9(bb 0 insn -1) }
;;   reg 26 { d10(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { d1(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 7
;;      reg 134 { d12(bb 2 insn 2) }
;;   UD chains for insn luid 3 uid 8
;;      reg 135 { d13(bb 2 insn 6) }
;;      reg 136 { d14(bb 2 insn 7) }
;;   UD chains for insn luid 4 uid 10
;;      reg 134 { d12(bb 2 insn 2) }
;;   UD chains for insn luid 5 uid 11
;;      reg 135 { d13(bb 2 insn 6) }
;;      reg 138 { d15(bb 2 insn 10) }
;;   UD chains for insn luid 7 uid 16
;;      reg 133 { d11(bb 2 insn 12) }
;;   UD chains for insn luid 8 uid 22
;;      reg 0 { d0(bb 2 insn 16) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u13(0){ d0(bb 2 insn 16) }u14(11){ d5(bb 0 insn -1) }u15(13){ d7(bb 0 insn -1) }u16(14){ d8(bb 0 insn -1) }u17(25){ d9(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(15)
0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(15)
0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15
;;  UD chains for artificial uses
;;   reg 0 { d0(bb 2 insn 16) }
;;   reg 11 { d5(bb 0 insn -1) }
;;   reg 13 { d7(bb 0 insn -1) }
;;   reg 14 { d8(bb 0 insn -1) }
;;   reg 25 { d9(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 22 to worklist
  Adding insn 11 to worklist
  Adding insn 8 to worklist
Finished finding needed instructions:
  Adding insn 16 to worklist
Processing use of (reg 133 [ <result> ]) in insn 16:
  Adding insn 12 to worklist
Processing use of (reg 135) in insn 8:
  Adding insn 6 to worklist
Processing use of (reg 136 [ <variable>.u.initrd.start ]) in insn 8:
  Adding insn 7 to worklist
Processing use of (reg 134 [ tag ]) in insn 7:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 135) in insn 11:
Processing use of (reg 138 [ <variable>.u.initrd.size ]) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 134 [ tag ]) in insn 10:
Processing use of (reg 0 r0) in insn 22:


parse_tag_initrd2

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r11={1d,2u} r12={1d} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r133={1d,1u} r134={1d,2u} r135={1d,2u} r136={1d,1u} r138={1d,1u} 
;;    total ref usage 34{16d,18u,0e} in 9{9 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 6, 8
0[0,2] 1[2,1] 2[3,1] 3[4,1] 11[5,1] 12[6,1] 13[7,1] 14[8,1] 25[9,1] 26[10,1] 133[11,1] 134[12,1] 135[13,1] 136[14,1] 138[15,1] 
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 133 134 135 136 138
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 133 134 135 136 138
;; live  kill	
;; rd  in  	(10)
1, 2, 3, 4, 5, 6, 7, 8, 9, 10
;; rd  gen 	(6)
0, 11, 12, 13, 14, 15
;; rd  kill	(7)
0, 1, 11, 12, 13, 14, 15

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/mm/init.c:68 (set (reg/v/f:SI 134 [ tag ])
        (reg:SI 0 r0 [ tag ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ tag ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/mm/init.c:69 (set (reg/f:SI 135)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/mm/init.c:69 (set (reg:SI 136 [ <variable>.u.initrd.start ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ tag ])
                (const_int 8 [0x8])) [0 <variable>.u.initrd.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 10 2 arch/arm/mm/init.c:69 (set (mem/c/i:SI (reg/f:SI 135) [0 phys_initrd_start+0 S4 A32])
        (reg:SI 136 [ <variable>.u.initrd.start ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 136 [ <variable>.u.initrd.start ])
        (nil)))

(insn 10 8 11 2 arch/arm/mm/init.c:70 (set (reg:SI 138 [ <variable>.u.initrd.size ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ tag ])
                (const_int 12 [0xc])) [0 <variable>.u.initrd.size+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 134 [ tag ])
        (nil)))

(insn 11 10 12 2 arch/arm/mm/init.c:70 (set (mem/c/i:SI (plus:SI (reg/f:SI 135)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])
        (reg:SI 138 [ <variable>.u.initrd.size ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 138 [ <variable>.u.initrd.size ])
        (expr_list:REG_DEAD (reg/f:SI 135)
            (nil))))

(insn 12 11 16 2 arch/arm/mm/init.c:72 (set (reg:SI 133 [ <result> ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 16 12 22 2 arch/arm/mm/init.c:72 (set (reg/i:SI 0 r0)
        (reg:SI 133 [ <result> ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 133 [ <result> ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 22 16 0 2 arch/arm/mm/init.c:72 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(15)
0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function meminfo_cmp (meminfo_cmp)[0:1352] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 10 (  1.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 10 (  1.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 10 (  1.7)


meminfo_cmp

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r11={1d,5u} r12={1d} r13={1d,5u} r14={1d,1u} r24={1d,2u} r25={1d,5u} r26={1d,4u} r133={1d,1u} r134={2d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} 
;;    total ref usage 55{21d,34u,0e} in 14{14 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 6, 8, 9
0[0,2] 1[2,1] 2[3,1] 3[4,1] 11[5,1] 12[6,1] 13[7,1] 14[8,1] 24[9,1] 25[10,1] 26[11,1] 133[12,1] 134[13,2] 136[15,1] 137[16,1] 138[17,1] 139[18,1] 140[19,1] 141[20,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(11){ }d6(12){ }d7(13){ }d8(14){ }d10(25){ }d11(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(10)
1, 2, 3, 4, 5, 6, 7, 8, 10, 11
;; rd  kill	(11)
0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11
;; lr  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(10)
1, 2, 3, 4, 5, 6, 7, 8, 10, 11

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ d5(bb 0 insn -1) }u1(13){ d7(bb 0 insn -1) }u2(25){ d10(bb 0 insn -1) }u3(26){ d11(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 133 136 137 138 139 140 141
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 133 136 137 138 139 140 141
;; live  kill	
;; rd  in  	(10)
1, 2, 3, 4, 5, 6, 7, 8, 10, 11
;; rd  gen 	(8)
9, 12, 15, 16, 17, 18, 19, 20
;; rd  kill	(8)
9, 12, 15, 16, 17, 18, 19, 20
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp]
;; rd  out 	(18)
1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 15, 16, 17, 18, 19, 20
;;  UD chains for artificial uses
;;   reg 11 { d5(bb 0 insn -1) }
;;   reg 13 { d7(bb 0 insn -1) }
;;   reg 25 { d10(bb 0 insn -1) }
;;   reg 26 { d11(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { d1(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 3
;;      reg 1 { d2(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 7
;;      reg 136 { d15(bb 2 insn 2) }
;;   UD chains for insn luid 3 uid 8
;;      reg 139 { d18(bb 2 insn 7) }
;;   UD chains for insn luid 4 uid 9
;;      reg 137 { d16(bb 2 insn 3) }
;;   UD chains for insn luid 5 uid 10
;;      reg 141 { d20(bb 2 insn 9) }
;;   UD chains for insn luid 6 uid 11
;;      reg 138 { d17(bb 2 insn 8) }
;;      reg 140 { d19(bb 2 insn 10) }
;;   UD chains for insn luid 7 uid 12
;;      reg 133 { d12(bb 2 insn 11) }
;;   UD chains for insn luid 8 uid 13
;;      reg 24 { d9(bb 2 insn 12) }

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u14(11){ d5(bb 0 insn -1) }u15(13){ d7(bb 0 insn -1) }u16(25){ d10(bb 0 insn -1) }u17(26){ d11(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134
;; live  kill	
;; rd  in  	(18)
1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 15, 16, 17, 18, 19, 20
;; rd  gen 	(1)
14
;; rd  kill	(2)
13, 14
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; rd  out 	(19)
1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 14, 15, 16, 17, 18, 19, 20
;;  UD chains for artificial uses
;;   reg 11 { d5(bb 0 insn -1) }
;;   reg 13 { d7(bb 0 insn -1) }
;;   reg 25 { d10(bb 0 insn -1) }
;;   reg 26 { d11(bb 0 insn -1) }

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(11){ d5(bb 0 insn -1) }u19(13){ d7(bb 0 insn -1) }u20(25){ d10(bb 0 insn -1) }u21(26){ d11(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp]
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp]
;; live  gen 	 134
;; live  kill	
;; rd  in  	(18)
1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 15, 16, 17, 18, 19, 20
;; rd  gen 	(1)
13
;; rd  kill	(2)
13, 14
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; rd  out 	(19)
1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 15, 16, 17, 18, 19, 20
;;  UD chains for artificial uses
;;   reg 11 { d5(bb 0 insn -1) }
;;   reg 13 { d7(bb 0 insn -1) }
;;   reg 25 { d10(bb 0 insn -1) }
;;   reg 26 { d11(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 21
;;      reg 24 { d9(bb 2 insn 12) }

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(11){ d5(bb 0 insn -1) }u24(13){ d7(bb 0 insn -1) }u25(25){ d10(bb 0 insn -1) }u26(26){ d11(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(20)
1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20
;; rd  gen 	(1)
0
;; rd  kill	(2)
0, 1
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(20)
0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20
;;  UD chains for artificial uses
;;   reg 11 { d5(bb 0 insn -1) }
;;   reg 13 { d7(bb 0 insn -1) }
;;   reg 25 { d10(bb 0 insn -1) }
;;   reg 26 { d11(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 29
;;      reg 134 { d14(bb 3 insn 15) d13(bb 4 insn 21) }
;;   UD chains for insn luid 1 uid 35
;;      reg 0 { d0(bb 5 insn 29) }

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u29(0){ d0(bb 5 insn 29) }u30(11){ d5(bb 0 insn -1) }u31(13){ d7(bb 0 insn -1) }u32(14){ d8(bb 0 insn -1) }u33(25){ d10(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(20)
0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(20)
0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20
;;  UD chains for artificial uses
;;   reg 0 { d0(bb 5 insn 29) }
;;   reg 11 { d5(bb 0 insn -1) }
;;   reg 13 { d7(bb 0 insn -1) }
;;   reg 14 { d8(bb 0 insn -1) }
;;   reg 25 { d10(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 13 to worklist
  Adding insn 58 to worklist
  Adding insn 35 to worklist
Finished finding needed instructions:
  Adding insn 29 to worklist
Processing use of (reg 134 [ D.25161 ]) in insn 29:
  Adding insn 15 to worklist
  Adding insn 21 to worklist
Processing use of (reg 24 cc) in insn 21:
  Adding insn 12 to worklist
Processing use of (reg 133 [ cmp ]) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 138) in insn 11:
  Adding insn 8 to worklist
Processing use of (reg 140) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 141 [ <variable>.start ]) in insn 10:
  Adding insn 9 to worklist
Processing use of (reg 137 [ _b ]) in insn 9:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 139 [ <variable>.start ]) in insn 8:
  Adding insn 7 to worklist
Processing use of (reg 136 [ _a ]) in insn 7:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 0 r0) in insn 35:
Processing use of (reg 24 cc) in insn 13:


meminfo_cmp

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r11={1d,5u} r12={1d} r13={1d,5u} r14={1d,1u} r24={1d,2u} r25={1d,5u} r26={1d,4u} r133={1d,1u} r134={2d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} 
;;    total ref usage 55{21d,34u,0e} in 14{14 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 6, 8, 9
0[0,2] 1[2,1] 2[3,1] 3[4,1] 11[5,1] 12[6,1] 13[7,1] 14[8,1] 24[9,1] 25[10,1] 26[11,1] 133[12,1] 134[13,2] 136[15,1] 137[16,1] 138[17,1] 139[18,1] 140[19,1] 141[20,1] 
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 133 136 137 138 139 140 141
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 133 136 137 138 139 140 141
;; live  kill	
;; rd  in  	(10)
1, 2, 3, 4, 5, 6, 7, 8, 10, 11
;; rd  gen 	(8)
9, 12, 15, 16, 17, 18, 19, 20
;; rd  kill	(8)
9, 12, 15, 16, 17, 18, 19, 20

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/mm/init.c:322 (set (reg/v/f:SI 136 [ _a ])
        (reg:SI 0 r0 [ _a ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ _a ])
        (nil)))

(insn 3 2 4 2 arch/arm/mm/init.c:322 (set (reg/v/f:SI 137 [ _b ])
        (reg:SI 1 r1 [ _b ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ _b ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/mm/init.c:324 (set (reg:SI 139 [ <variable>.start ])
        (mem/s/j:SI (reg/v/f:SI 136 [ _a ]) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 136 [ _a ])
        (nil)))

(insn 8 7 9 2 arch/arm/mm/init.c:324 (set (reg:SI 138)
        (lshiftrt:SI (reg:SI 139 [ <variable>.start ])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 139 [ <variable>.start ])
        (nil)))

(insn 9 8 10 2 arch/arm/mm/init.c:324 (set (reg:SI 141 [ <variable>.start ])
        (mem/s/j:SI (reg/v/f:SI 137 [ _b ]) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 137 [ _b ])
        (nil)))

(insn 10 9 11 2 arch/arm/mm/init.c:324 (set (reg:SI 140)
        (lshiftrt:SI (reg:SI 141 [ <variable>.start ])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 141 [ <variable>.start ])
        (nil)))

(insn 11 10 12 2 arch/arm/mm/init.c:324 (set (reg/v:SI 133 [ cmp ])
        (minus:SI (reg:SI 138)
            (reg:SI 140))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 140)
        (expr_list:REG_DEAD (reg:SI 138)
            (nil))))

(insn 12 11 13 2 arch/arm/mm/init.c:325 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ cmp ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 133 [ cmp ])
        (nil)))

(jump_insn 13 12 14 2 arch/arm/mm/init.c:325 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 18)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 8088 [0x1f98])
        (nil)))
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp]
;; rd  out 	(18)
1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 15, 16, 17, 18, 19, 20


;; Succ edge  4 [80.9%] 
;; Succ edge  3 [19.1%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u14(11){ }u15(13){ }u16(25){ }u17(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134
;; live  kill	
;; rd  in  	(18)
1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 15, 16, 17, 18, 19, 20
;; rd  gen 	(1)
14
;; rd  kill	(2)
13, 14

;; Pred edge  2 [19.1%]  (fallthru)
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 58 3 arch/arm/mm/init.c:325 discrim 2 (set (reg:SI 134 [ D.25161 ])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))

(jump_insn 58 15 59 3 (set (pc)
        (label_ref 23)) -1 (nil))
;; End of basic block 3 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; rd  out 	(19)
1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 14, 15, 16, 17, 18, 19, 20


;; Succ edge  5 [100.0%] 

(barrier 59 58 18)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(11){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp]
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp]
;; live  gen 	 134
;; live  kill	
;; rd  in  	(18)
1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 15, 16, 17, 18, 19, 20
;; rd  gen 	(1)
13
;; rd  kill	(2)
13, 14

;; Pred edge  2 [80.9%] 
(code_label 18 59 19 4 6 "" [1 uses])

(note 19 18 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 21 19 23 4 arch/arm/mm/init.c:325 discrim 1 (set (reg:SI 134 [ D.25161 ])
        (gt:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; rd  out 	(19)
1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 15, 16, 17, 18, 19, 20


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(11){ }u24(13){ }u25(25){ }u26(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(20)
1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20
;; rd  gen 	(1)
0
;; rd  kill	(2)
0, 1

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 23 21 24 5 7 "" [1 uses])

(note 24 23 29 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 29 24 35 5 arch/arm/mm/init.c:326 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ D.25161 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 134 [ D.25161 ])
        (nil)))

(insn 35 29 0 5 arch/arm/mm/init.c:326 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 5 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(20)
0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function keepinitrd_setup (keepinitrd_setup)[0:1363] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)


keepinitrd_setup

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r11={1d,2u} r12={1d} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r135={1d,1u} r136={1d,2u} 
;;    total ref usage 26{13d,13u,0e} in 5{5 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 6, 8
0[0,2] 1[2,1] 2[3,1] 3[4,1] 11[5,1] 12[6,1] 13[7,1] 14[8,1] 25[9,1] 26[10,1] 135[11,1] 136[12,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(11){ }d6(12){ }d7(13){ }d8(14){ }d9(25){ }d10(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(10)
1, 2, 3, 4, 5, 6, 7, 8, 9, 10
;; rd  kill	(11)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(10)
1, 2, 3, 4, 5, 6, 7, 8, 9, 10

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ d5(bb 0 insn -1) }u1(13){ d7(bb 0 insn -1) }u2(25){ d9(bb 0 insn -1) }u3(26){ d10(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 135 136
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 135 136
;; live  kill	
;; rd  in  	(10)
1, 2, 3, 4, 5, 6, 7, 8, 9, 10
;; rd  gen 	(3)
0, 11, 12
;; rd  kill	(4)
0, 1, 11, 12
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(12)
0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12
;;  UD chains for artificial uses
;;   reg 11 { d5(bb 0 insn -1) }
;;   reg 13 { d7(bb 0 insn -1) }
;;   reg 25 { d9(bb 0 insn -1) }
;;   reg 26 { d10(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 8
;;      reg 135 { d11(bb 2 insn 6) }
;;      reg 136 { d12(bb 2 insn 7) }
;;   UD chains for insn luid 3 uid 13
;;      reg 136 { d12(bb 2 insn 7) }
;;   UD chains for insn luid 4 uid 19
;;      reg 0 { d0(bb 2 insn 13) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u8(0){ d0(bb 2 insn 13) }u9(11){ d5(bb 0 insn -1) }u10(13){ d7(bb 0 insn -1) }u11(14){ d8(bb 0 insn -1) }u12(25){ d9(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(12)
0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(12)
0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12
;;  UD chains for artificial uses
;;   reg 0 { d0(bb 2 insn 13) }
;;   reg 11 { d5(bb 0 insn -1) }
;;   reg 13 { d7(bb 0 insn -1) }
;;   reg 14 { d8(bb 0 insn -1) }
;;   reg 25 { d9(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 19 to worklist
  Adding insn 8 to worklist
Finished finding needed instructions:
  Adding insn 13 to worklist
Processing use of (reg 136) in insn 13:
  Adding insn 7 to worklist
Processing use of (reg 135) in insn 8:
  Adding insn 6 to worklist
Processing use of (reg 136) in insn 8:
Processing use of (reg 0 r0) in insn 19:


keepinitrd_setup

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r11={1d,2u} r12={1d} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r135={1d,1u} r136={1d,2u} 
;;    total ref usage 26{13d,13u,0e} in 5{5 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 6, 8
0[0,2] 1[2,1] 2[3,1] 3[4,1] 11[5,1] 12[6,1] 13[7,1] 14[8,1] 25[9,1] 26[10,1] 135[11,1] 136[12,1] 
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 135 136
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 135 136
;; live  kill	
;; rd  in  	(10)
1, 2, 3, 4, 5, 6, 7, 8, 9, 10
;; rd  gen 	(3)
0, 11, 12
;; rd  kill	(4)
0, 1, 11, 12

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/mm/init.c:766 (set (reg/f:SI 135)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/mm/init.c:766 (set (reg:SI 136)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 13 2 arch/arm/mm/init.c:766 (set (mem/c/i:SI (reg/f:SI 135) [0 keep_initrd+0 S4 A32])
        (reg:SI 136)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 135)
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))

(insn 13 8 19 2 arch/arm/mm/init.c:768 (set (reg/i:SI 0 r0)
        (reg:SI 136)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 136)
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))

(insn 19 13 0 2 arch/arm/mm/init.c:768 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(12)
0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function early_initrd (early_initrd)[0:1343] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 8 (  1.6)


early_initrd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={5d,6u} r1={5d,2u} r2={3d} r3={3d} r11={1d,4u} r12={3d} r13={1d,6u} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={3d,1u} r25={1d,6u,1d} r26={1d,3u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r134={1d,2u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,2u} r146={1d,1u} r148={1d,1u} 
;;    total ref usage 295{256d,38u,1e} in 18{16 regular + 2 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 17, 18, 19, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248
0[0,5] 1[5,5] 2[10,3] 3[13,3] 11[16,1] 12[17,3] 13[20,1] 14[21,3] 15[24,2] 16[26,2] 17[28,2] 18[30,2] 19[32,2] 20[34,2] 21[36,2] 22[38,2] 23[40,2] 24[42,3] 25[45,1] 26[46,1] 27[47,2] 28[49,2] 29[51,2] 30[53,2] 31[55,2] 32[57,2] 33[59,2] 34[61,2] 35[63,2] 36[65,2] 37[67,2] 38[69,2] 39[71,2] 40[73,2] 41[75,2] 42[77,2] 43[79,2] 44[81,2] 45[83,2] 46[85,2] 47[87,2] 48[89,2] 49[91,2] 50[93,2] 51[95,2] 52[97,2] 53[99,2] 54[101,2] 55[103,2] 56[105,2] 57[107,2] 58[109,2] 59[111,2] 60[113,2] 61[115,2] 62[117,2] 63[119,2] 64[121,2] 65[123,2] 66[125,2] 67[127,2] 68[129,2] 69[131,2] 70[133,2] 71[135,2] 72[137,2] 73[139,2] 74[141,2] 75[143,2] 76[145,2] 77[147,2] 78[149,2] 79[151,2] 80[153,2] 81[155,2] 82[157,2] 83[159,2] 84[161,2] 85[163,2] 86[165,2] 87[167,2] 88[169,2] 89[171,2] 90[173,2] 91[175,2] 92[177,2] 93[179,2] 94[181,2] 95[183,2] 96[185,2] 97[187,2] 98[189,2] 99[191,2] 100[193,2] 101[195,2] 102[197,2] 103[199,2] 104[201,2] 105[203,2] 106[205,2] 107[207,2] 108[209,2] 109[211,2] 110[213,2] 111[215,2] 112[217,2] 113[219,2] 114[221,2] 115[223,2] 116[225,2] 117[227,2] 118[229,2] 119[231,2] 120[233,2] 121[235,2] 122[237,2] 123[239,2] 124[241,2] 125[243,2] 126[245,2] 127[247,2] 134[249,1] 138[250,1] 139[251,1] 140[252,1] 141[253,1] 146[254,1] 148[255,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d4(0){ }d9(1){ }d12(2){ }d15(3){ }d16(11){ }d19(12){ }d20(13){ }d23(14){ }d45(25){ }d46(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(10)
4, 9, 12, 15, 16, 19, 20, 23, 45, 46
;; rd  kill	(26)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 45, 46
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(10)
4, 9, 12, 15, 16, 19, 20, 23, 45, 46

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ d16(bb 0 insn -1) }u1(13){ d20(bb 0 insn -1) }u2(25){ d45(bb 0 insn -1) }u3(26){ d46(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 138 139 148
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 134 138 139 148
;; live  kill	 14 [lr]
;; rd  in  	(10)
4, 9, 12, 15, 16, 19, 20, 23, 45, 46
;; rd  gen 	(7)
3, 7, 43, 249, 250, 251, 255
;; rd  kill	(20)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 21, 22, 23, 42, 43, 44, 249, 250, 251, 255
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 148
;; rd  out 	(14)
3, 7, 12, 15, 16, 19, 20, 43, 45, 46, 249, 250, 251, 255
;;  UD chains for artificial uses
;;   reg 11 { d16(bb 0 insn -1) }
;;   reg 13 { d20(bb 0 insn -1) }
;;   reg 25 { d45(bb 0 insn -1) }
;;   reg 26 { d46(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 6
;;      reg 25 { d45(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 8
;;      reg 138 { d250(bb 2 insn 6) }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 2 uid 9
;;      reg 13 { d20(bb 0 insn -1) }
;;      reg 0 { d4(bb 0 insn -1) }
;;      reg 1 { d8(bb 2 insn 8) }
;;   UD chains for insn luid 3 uid 43
;;      reg 0 { d3(bb 2 insn 9) }
;;   UD chains for insn luid 4 uid 11
;;      reg 25 { d45(bb 0 insn -1) }
;;   UD chains for insn luid 5 uid 12
;;      reg 134 { d249(bb 2 insn 11) }
;;   UD chains for insn luid 6 uid 13
;;      reg 139 { d251(bb 2 insn 12) }
;;   UD chains for insn luid 7 uid 14
;;      reg 24 { d43(bb 2 insn 13) }

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(11){ d16(bb 0 insn -1) }u16(13){ d20(bb 0 insn -1) }u17(25){ d45(bb 0 insn -1) }u18(26){ d46(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 148
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 141 146
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 148
;; live  gen 	 0 [r0] 1 [r1] 140 141 146
;; live  kill	 14 [lr]
;; rd  in  	(14)
3, 7, 12, 15, 16, 19, 20, 43, 45, 46, 249, 250, 251, 255
;; rd  gen 	(5)
1, 5, 252, 253, 254
;; rd  kill	(16)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 21, 22, 23, 252, 253, 254
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(17)
1, 5, 12, 15, 16, 19, 20, 43, 45, 46, 249, 250, 251, 252, 253, 254, 255
;;  UD chains for artificial uses
;;   reg 11 { d16(bb 0 insn -1) }
;;   reg 13 { d20(bb 0 insn -1) }
;;   reg 25 { d45(bb 0 insn -1) }
;;   reg 26 { d46(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 16
;;      reg 134 { d249(bb 2 insn 11) }
;;   UD chains for insn luid 1 uid 17
;;      reg 140 { d252(bb 3 insn 16) }
;;   UD chains for insn luid 3 uid 19
;;      reg 13 { d20(bb 0 insn -1) }
;;      reg 0 { d2(bb 3 insn 17) }
;;      reg 1 { d6(bb 3 insn 18) }
;;   UD chains for insn luid 4 uid 45
;;      reg 0 { d1(bb 3 insn 19) }
;;   UD chains for insn luid 6 uid 23
;;      reg 141 { d253(bb 3 insn 21) }
;;      reg 148 { d255(bb 2 insn 43) }
;;   UD chains for insn luid 7 uid 26
;;      reg 141 { d253(bb 3 insn 21) }
;;      reg 146 { d254(bb 3 insn 45) }

( 2 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u29(11){ d16(bb 0 insn -1) }u30(13){ d20(bb 0 insn -1) }u31(25){ d45(bb 0 insn -1) }u32(26){ d46(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(19)
1, 3, 5, 7, 12, 15, 16, 19, 20, 43, 45, 46, 249, 250, 251, 252, 253, 254, 255
;; rd  gen 	(1)
0
;; rd  kill	(5)
0, 1, 2, 3, 4
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(18)
0, 5, 7, 12, 15, 16, 19, 20, 43, 45, 46, 249, 250, 251, 252, 253, 254, 255
;;  UD chains for artificial uses
;;   reg 11 { d16(bb 0 insn -1) }
;;   reg 13 { d20(bb 0 insn -1) }
;;   reg 25 { d45(bb 0 insn -1) }
;;   reg 26 { d46(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 39
;;      reg 0 { d0(bb 4 insn 33) }

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u34(0){ d0(bb 4 insn 33) }u35(11){ d16(bb 0 insn -1) }u36(13){ d20(bb 0 insn -1) }u37(14){ }u38(25){ d45(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(18)
0, 5, 7, 12, 15, 16, 19, 20, 43, 45, 46, 249, 250, 251, 252, 253, 254, 255
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(18)
0, 5, 7, 12, 15, 16, 19, 20, 43, 45, 46, 249, 250, 251, 252, 253, 254, 255
;;  UD chains for artificial uses
;;   reg 0 { d0(bb 4 insn 33) }
;;   reg 11 { d16(bb 0 insn -1) }
;;   reg 13 { d20(bb 0 insn -1) }
;;   reg 14 { }
;;   reg 25 { d45(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 14 to worklist
  Adding insn 9 to worklist
  Adding insn 26 to worklist
  Adding insn 23 to worklist
  Adding insn 19 to worklist
  Adding insn 39 to worklist
Finished finding needed instructions:
  Adding insn 33 to worklist
Processing use of (reg 0 r0) in insn 39:
Processing use of (reg 13 sp) in insn 19:
Processing use of (reg 0 r0) in insn 19:
  Adding insn 17 to worklist
Processing use of (reg 1 r1) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 140) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 134 [ endp.338 ]) in insn 16:
  Adding insn 11 to worklist
Processing use of (reg 25 sfp) in insn 11:
Processing use of (reg 141) in insn 23:
  Adding insn 21 to worklist
Processing use of (reg 148 [ D.24930 ]) in insn 23:
  Adding insn 43 to worklist
Processing use of (reg 0 r0) in insn 43:
Processing use of (reg 141) in insn 26:
Processing use of (reg 146 [ D.24936 ]) in insn 26:
  Adding insn 45 to worklist
Processing use of (reg 0 r0) in insn 45:
Processing use of (reg 13 sp) in insn 9:
Processing use of (reg 0 r0) in insn 9:
Processing use of (reg 1 r1) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 138) in insn 8:
  Adding insn 6 to worklist
Processing use of (reg 25 sfp) in insn 6:
Processing use of (reg 24 cc) in insn 14:
  Adding insn 13 to worklist
Processing use of (reg 139) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 134 [ endp.338 ]) in insn 12:


early_initrd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={5d,6u} r1={5d,2u} r2={3d} r3={3d} r11={1d,4u} r12={3d} r13={1d,6u} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={3d,1u} r25={1d,6u,1d} r26={1d,3u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r134={1d,2u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,2u} r146={1d,1u} r148={1d,1u} 
;;    total ref usage 295{256d,38u,1e} in 18{16 regular + 2 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 17, 18, 19, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248
0[0,5] 1[5,5] 2[10,3] 3[13,3] 11[16,1] 12[17,3] 13[20,1] 14[21,3] 15[24,2] 16[26,2] 17[28,2] 18[30,2] 19[32,2] 20[34,2] 21[36,2] 22[38,2] 23[40,2] 24[42,3] 25[45,1] 26[46,1] 27[47,2] 28[49,2] 29[51,2] 30[53,2] 31[55,2] 32[57,2] 33[59,2] 34[61,2] 35[63,2] 36[65,2] 37[67,2] 38[69,2] 39[71,2] 40[73,2] 41[75,2] 42[77,2] 43[79,2] 44[81,2] 45[83,2] 46[85,2] 47[87,2] 48[89,2] 49[91,2] 50[93,2] 51[95,2] 52[97,2] 53[99,2] 54[101,2] 55[103,2] 56[105,2] 57[107,2] 58[109,2] 59[111,2] 60[113,2] 61[115,2] 62[117,2] 63[119,2] 64[121,2] 65[123,2] 66[125,2] 67[127,2] 68[129,2] 69[131,2] 70[133,2] 71[135,2] 72[137,2] 73[139,2] 74[141,2] 75[143,2] 76[145,2] 77[147,2] 78[149,2] 79[151,2] 80[153,2] 81[155,2] 82[157,2] 83[159,2] 84[161,2] 85[163,2] 86[165,2] 87[167,2] 88[169,2] 89[171,2] 90[173,2] 91[175,2] 92[177,2] 93[179,2] 94[181,2] 95[183,2] 96[185,2] 97[187,2] 98[189,2] 99[191,2] 100[193,2] 101[195,2] 102[197,2] 103[199,2] 104[201,2] 105[203,2] 106[205,2] 107[207,2] 108[209,2] 109[211,2] 110[213,2] 111[215,2] 112[217,2] 113[219,2] 114[221,2] 115[223,2] 116[225,2] 117[227,2] 118[229,2] 119[231,2] 120[233,2] 121[235,2] 122[237,2] 123[239,2] 124[241,2] 125[243,2] 126[245,2] 127[247,2] 134[249,1] 138[250,1] 139[251,1] 140[252,1] 141[253,1] 146[254,1] 148[255,1] 
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 138 139 148
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 134 138 139 148
;; live  kill	 14 [lr]
;; rd  in  	(10)
4, 9, 12, 15, 16, 19, 20, 23, 45, 46
;; rd  gen 	(7)
3, 7, 43, 249, 250, 251, 255
;; rd  kill	(20)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 21, 22, 23, 42, 43, 44, 249, 250, 251, 255

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 8 2 arch/arm/mm/init.c:45 (set (reg/f:SI 138)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -4 [0xfffffffffffffffc]))) 4 {*arm_addsi3} (nil))

(insn 8 6 9 2 arch/arm/mm/init.c:45 (set (reg:SI 1 r1)
        (reg/f:SI 138)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 138)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc]))
            (nil))))

(call_insn 9 8 43 2 arch/arm/mm/init.c:45 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memparse") [flags 0x41] <function_decl 0x10a58100 memparse>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 43 9 11 2 arch/arm/mm/init.c:45 (set (reg:SI 148 [ D.24930 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 11 43 12 2 arch/arm/mm/init.c:46 (set (reg/f:SI 134 [ endp.338 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 endp+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/mm/init.c:46 (set (reg:SI 139)
        (zero_extend:SI (mem:QI (reg/f:SI 134 [ endp.338 ]) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 13 12 14 2 arch/arm/mm/init.c:46 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 139)
            (const_int 44 [0x2c]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 139)
        (nil)))

(jump_insn 14 13 15 2 arch/arm/mm/init.c:46 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 27)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8010 [0x1f4a])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 148
;; rd  out 	(14)
3, 7, 12, 15, 16, 19, 20, 43, 45, 46, 249, 250, 251, 255


;; Succ edge  3 [19.9%]  (fallthru)
;; Succ edge  4 [80.1%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(11){ }u16(13){ }u17(25){ }u18(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 148
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 141 146
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 148
;; live  gen 	 0 [r0] 1 [r1] 140 141 146
;; live  kill	 14 [lr]
;; rd  in  	(14)
3, 7, 12, 15, 16, 19, 20, 43, 45, 46, 249, 250, 251, 255
;; rd  gen 	(5)
1, 5, 252, 253, 254
;; rd  kill	(16)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 21, 22, 23, 252, 253, 254

;; Pred edge  2 [19.9%]  (fallthru)
(note 15 14 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 17 3 arch/arm/mm/init.c:47 (set (reg/f:SI 140)
        (plus:SI (reg/f:SI 134 [ endp.338 ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 134 [ endp.338 ])
        (nil)))

(insn 17 16 18 3 arch/arm/mm/init.c:47 (set (reg:SI 0 r0)
        (reg/f:SI 140)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 140)
        (nil)))

(insn 18 17 19 3 arch/arm/mm/init.c:47 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 19 18 45 3 arch/arm/mm/init.c:47 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memparse") [flags 0x41] <function_decl 0x10a58100 memparse>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 45 19 21 3 arch/arm/mm/init.c:47 (set (reg:SI 146 [ D.24936 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 21 45 23 3 arch/arm/mm/init.c:49 (set (reg/f:SI 141)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 23 21 26 3 arch/arm/mm/init.c:49 (set (mem/c/i:SI (reg/f:SI 141) [0 phys_initrd_start+0 S4 A32])
        (reg:SI 148 [ D.24930 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 148 [ D.24930 ])
        (nil)))

(insn 26 23 27 3 arch/arm/mm/init.c:50 (set (mem/c/i:SI (plus:SI (reg/f:SI 141)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])
        (reg:SI 146 [ D.24936 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 146 [ D.24936 ])
        (expr_list:REG_DEAD (reg/f:SI 141)
            (nil))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(17)
1, 5, 12, 15, 16, 19, 20, 43, 45, 46, 249, 250, 251, 252, 253, 254, 255


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u29(11){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(19)
1, 3, 5, 7, 12, 15, 16, 19, 20, 43, 45, 46, 249, 250, 251, 252, 253, 254, 255
;; rd  gen 	(1)
0
;; rd  kill	(5)
0, 1, 2, 3, 4

;; Pred edge  2 [80.1%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 27 26 28 4 15 "" [1 uses])

(note 28 27 33 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 33 28 39 4 arch/arm/mm/init.c:53 (set (reg/i:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 39 33 0 4 arch/arm/mm/init.c:53 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 4 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(18)
0, 5, 7, 12, 15, 16, 19, 20, 43, 45, 46, 249, 250, 251, 252, 253, 254, 255


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function parse_tag_initrd (parse_tag_initrd)[0:1344] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)


parse_tag_initrd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 13[sp] 14[lr]
;;  ref usage 	r0={4d,4u} r1={2d} r2={2d} r3={2d} r11={1d,2u} r12={2d} r13={1d,3u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r134={1d,2u} r135={1d,1u} r136={1d,2u} r137={1d,1u} r138={1d,1u} r140={1d,1u} 
;;    total ref usage 158{136d,22u,0e} in 13{12 regular + 1 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128
0[0,4] 1[4,2] 2[6,2] 3[8,2] 11[10,1] 12[11,2] 13[13,1] 14[14,2] 15[16,1] 16[17,1] 17[18,1] 18[19,1] 19[20,1] 20[21,1] 21[22,1] 22[23,1] 23[24,1] 24[25,1] 25[26,1] 26[27,1] 27[28,1] 28[29,1] 29[30,1] 30[31,1] 31[32,1] 32[33,1] 33[34,1] 34[35,1] 35[36,1] 36[37,1] 37[38,1] 38[39,1] 39[40,1] 40[41,1] 41[42,1] 42[43,1] 43[44,1] 44[45,1] 45[46,1] 46[47,1] 47[48,1] 48[49,1] 49[50,1] 50[51,1] 51[52,1] 52[53,1] 53[54,1] 54[55,1] 55[56,1] 56[57,1] 57[58,1] 58[59,1] 59[60,1] 60[61,1] 61[62,1] 62[63,1] 63[64,1] 64[65,1] 65[66,1] 66[67,1] 67[68,1] 68[69,1] 69[70,1] 70[71,1] 71[72,1] 72[73,1] 73[74,1] 74[75,1] 75[76,1] 76[77,1] 77[78,1] 78[79,1] 79[80,1] 80[81,1] 81[82,1] 82[83,1] 83[84,1] 84[85,1] 85[86,1] 86[87,1] 87[88,1] 88[89,1] 89[90,1] 90[91,1] 91[92,1] 92[93,1] 93[94,1] 94[95,1] 95[96,1] 96[97,1] 97[98,1] 98[99,1] 99[100,1] 100[101,1] 101[102,1] 102[103,1] 103[104,1] 104[105,1] 105[106,1] 106[107,1] 107[108,1] 108[109,1] 109[110,1] 110[111,1] 111[112,1] 112[113,1] 113[114,1] 114[115,1] 115[116,1] 116[117,1] 117[118,1] 118[119,1] 119[120,1] 120[121,1] 121[122,1] 122[123,1] 123[124,1] 124[125,1] 125[126,1] 126[127,1] 127[128,1] 133[129,1] 134[130,1] 135[131,1] 136[132,1] 137[133,1] 138[134,1] 140[135,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d5(1){ }d7(2){ }d9(3){ }d10(11){ }d12(12){ }d13(13){ }d15(14){ }d26(25){ }d27(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(10)
3, 5, 7, 9, 10, 12, 13, 15, 26, 27
;; rd  kill	(18)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 26, 27
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(10)
3, 5, 7, 9, 10, 12, 13, 15, 26, 27

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ d10(bb 0 insn -1) }u1(13){ d13(bb 0 insn -1) }u2(25){ d26(bb 0 insn -1) }u3(26){ d27(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 136 137 138 140
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 133 134 135 136 137 138 140
;; live  kill	 14 [lr]
;; rd  in  	(10)
3, 5, 7, 9, 10, 12, 13, 15, 26, 27
;; rd  gen 	(8)
0, 129, 130, 131, 132, 133, 134, 135
;; rd  kill	(13)
0, 1, 2, 3, 14, 15, 129, 130, 131, 132, 133, 134, 135
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(16)
0, 5, 7, 9, 10, 12, 13, 26, 27, 129, 130, 131, 132, 133, 134, 135
;;  UD chains for artificial uses
;;   reg 11 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 25 { d26(bb 0 insn -1) }
;;   reg 26 { d27(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { d3(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 7
;;      reg 135 { d131(bb 2 insn 6) }
;;   UD chains for insn luid 3 uid 8
;;      reg 13 { d13(bb 0 insn -1) }
;;      reg 0 { d2(bb 2 insn 7) }
;;   UD chains for insn luid 5 uid 10
;;      reg 134 { d130(bb 2 insn 2) }
;;   UD chains for insn luid 6 uid 11
;;      reg 137 { d133(bb 2 insn 10) }
;;   UD chains for insn luid 7 uid 12
;;      reg 136 { d132(bb 2 insn 9) }
;;      reg 138 { d134(bb 2 insn 11) }
;;   UD chains for insn luid 8 uid 14
;;      reg 134 { d130(bb 2 insn 2) }
;;   UD chains for insn luid 9 uid 15
;;      reg 136 { d132(bb 2 insn 9) }
;;      reg 140 { d135(bb 2 insn 14) }
;;   UD chains for insn luid 11 uid 20
;;      reg 133 { d129(bb 2 insn 16) }
;;   UD chains for insn luid 12 uid 26
;;      reg 0 { d0(bb 2 insn 20) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u17(0){ d0(bb 2 insn 20) }u18(11){ d10(bb 0 insn -1) }u19(13){ d13(bb 0 insn -1) }u20(14){ }u21(25){ d26(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(16)
0, 5, 7, 9, 10, 12, 13, 26, 27, 129, 130, 131, 132, 133, 134, 135
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(16)
0, 5, 7, 9, 10, 12, 13, 26, 27, 129, 130, 131, 132, 133, 134, 135
;;  UD chains for artificial uses
;;   reg 0 { d0(bb 2 insn 20) }
;;   reg 11 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 14 { }
;;   reg 25 { d26(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 26 to worklist
  Adding insn 15 to worklist
  Adding insn 12 to worklist
  Adding insn 8 to worklist
Finished finding needed instructions:
  Adding insn 20 to worklist
Processing use of (reg 133 [ <result> ]) in insn 20:
  Adding insn 16 to worklist
Processing use of (reg 13 sp) in insn 8:
Processing use of (reg 0 r0) in insn 8:
  Adding insn 7 to worklist
Processing use of (reg 135) in insn 7:
  Adding insn 6 to worklist
Processing use of (reg 136) in insn 12:
  Adding insn 9 to worklist
Processing use of (reg 138) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 137 [ <variable>.u.initrd.start ]) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 134 [ tag ]) in insn 10:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 136) in insn 15:
Processing use of (reg 140 [ <variable>.u.initrd.size ]) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 134 [ tag ]) in insn 14:
Processing use of (reg 0 r0) in insn 26:


parse_tag_initrd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 13[sp] 14[lr]
;;  ref usage 	r0={4d,4u} r1={2d} r2={2d} r3={2d} r11={1d,2u} r12={2d} r13={1d,3u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r134={1d,2u} r135={1d,1u} r136={1d,2u} r137={1d,1u} r138={1d,1u} r140={1d,1u} 
;;    total ref usage 158{136d,22u,0e} in 13{12 regular + 1 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128
0[0,4] 1[4,2] 2[6,2] 3[8,2] 11[10,1] 12[11,2] 13[13,1] 14[14,2] 15[16,1] 16[17,1] 17[18,1] 18[19,1] 19[20,1] 20[21,1] 21[22,1] 22[23,1] 23[24,1] 24[25,1] 25[26,1] 26[27,1] 27[28,1] 28[29,1] 29[30,1] 30[31,1] 31[32,1] 32[33,1] 33[34,1] 34[35,1] 35[36,1] 36[37,1] 37[38,1] 38[39,1] 39[40,1] 40[41,1] 41[42,1] 42[43,1] 43[44,1] 44[45,1] 45[46,1] 46[47,1] 47[48,1] 48[49,1] 49[50,1] 50[51,1] 51[52,1] 52[53,1] 53[54,1] 54[55,1] 55[56,1] 56[57,1] 57[58,1] 58[59,1] 59[60,1] 60[61,1] 61[62,1] 62[63,1] 63[64,1] 64[65,1] 65[66,1] 66[67,1] 67[68,1] 68[69,1] 69[70,1] 70[71,1] 71[72,1] 72[73,1] 73[74,1] 74[75,1] 75[76,1] 76[77,1] 77[78,1] 78[79,1] 79[80,1] 80[81,1] 81[82,1] 82[83,1] 83[84,1] 84[85,1] 85[86,1] 86[87,1] 87[88,1] 88[89,1] 89[90,1] 90[91,1] 91[92,1] 92[93,1] 93[94,1] 94[95,1] 95[96,1] 96[97,1] 97[98,1] 98[99,1] 99[100,1] 100[101,1] 101[102,1] 102[103,1] 103[104,1] 104[105,1] 105[106,1] 106[107,1] 107[108,1] 108[109,1] 109[110,1] 110[111,1] 111[112,1] 112[113,1] 113[114,1] 114[115,1] 115[116,1] 116[117,1] 117[118,1] 118[119,1] 119[120,1] 120[121,1] 121[122,1] 122[123,1] 123[124,1] 124[125,1] 125[126,1] 126[127,1] 127[128,1] 133[129,1] 134[130,1] 135[131,1] 136[132,1] 137[133,1] 138[134,1] 140[135,1] 
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 136 137 138 140
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 133 134 135 136 137 138 140
;; live  kill	 14 [lr]
;; rd  in  	(10)
3, 5, 7, 9, 10, 12, 13, 15, 26, 27
;; rd  gen 	(8)
0, 129, 130, 131, 132, 133, 134, 135
;; rd  kill	(13)
0, 1, 2, 3, 14, 15, 129, 130, 131, 132, 133, 134, 135

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/mm/init.c:57 (set (reg/v/f:SI 134 [ tag ])
        (reg:SI 0 r0 [ tag ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ tag ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/mm/init.c:58 (set (reg/f:SI 135)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10ee9180>)) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/mm/init.c:58 (set (reg:SI 0 r0)
        (reg/f:SI 135)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 135)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10ee9180>)
            (nil))))

(call_insn 8 7 9 2 arch/arm/mm/init.c:58 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 9 8 10 2 arch/arm/mm/init.c:60 (set (reg/f:SI 136)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/mm/init.c:60 (set (reg:SI 137 [ <variable>.u.initrd.start ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ tag ])
                (const_int 8 [0x8])) [0 <variable>.u.initrd.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/mm/init.c:60 (set (reg:SI 138)
        (plus:SI (reg:SI 137 [ <variable>.u.initrd.start ])
            (const_int 1073741824 [0x40000000]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 137 [ <variable>.u.initrd.start ])
        (nil)))

(insn 12 11 14 2 arch/arm/mm/init.c:60 (set (mem/c/i:SI (reg/f:SI 136) [0 phys_initrd_start+0 S4 A32])
        (reg:SI 138)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 138)
        (nil)))

(insn 14 12 15 2 arch/arm/mm/init.c:61 (set (reg:SI 140 [ <variable>.u.initrd.size ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ tag ])
                (const_int 12 [0xc])) [0 <variable>.u.initrd.size+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 134 [ tag ])
        (nil)))

(insn 15 14 16 2 arch/arm/mm/init.c:61 (set (mem/c/i:SI (plus:SI (reg/f:SI 136)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])
        (reg:SI 140 [ <variable>.u.initrd.size ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 140 [ <variable>.u.initrd.size ])
        (expr_list:REG_DEAD (reg/f:SI 136)
            (nil))))

(insn 16 15 20 2 arch/arm/mm/init.c:63 (set (reg:SI 133 [ <result> ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 20 16 26 2 arch/arm/mm/init.c:63 (set (reg/i:SI 0 r0)
        (reg:SI 133 [ <result> ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 133 [ <result> ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 26 20 0 2 arch/arm/mm/init.c:63 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(16)
0, 5, 7, 9, 10, 12, 13, 26, 27, 129, 130, 131, 132, 133, 134, 135


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function free_initrd_mem (free_initrd_mem)[0:1362]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 13 n_edges 16 count 26 (    2)
df_worklist_dataflow_doublequeue:n_basic_blocks 13 n_edges 16 count 26 (    2)
df_worklist_dataflow_doublequeue:n_basic_blocks 13 n_edges 16 count 26 (    2)


free_initrd_mem

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={7d,4u} r1={7d,4u} r2={5d,1u} r3={4d} r11={1d,12u} r12={4d} r13={1d,15u} r14={4d,1u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={7d,4u} r25={1d,12u} r26={1d,11u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} r164={2d,2u} r165={2d,3u} r166={2d,2u} r167={1d,2u} r168={1d,3u} r169={1d,4u} r170={2d,2u} r171={1d,2u} r172={1d,1u} r173={1d,3u} r174={1d,2u,1d} r175={1d,1u} r176={1d,1u} r177={1d,1u,1d} r178={1d,1u} r179={1d,1u} r180={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r187={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r196={1d,1u} r198={1d,1u} 
;;    total ref usage 513{404d,107u,2e} in 55{52 regular + 3 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 24, 25, 26, 27, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371
0[0,7] 1[7,7] 2[14,5] 3[19,4] 11[23,1] 12[24,4] 13[28,1] 14[29,4] 15[33,3] 16[36,3] 17[39,3] 18[42,3] 19[45,3] 20[48,3] 21[51,3] 22[54,3] 23[57,3] 24[60,7] 25[67,1] 26[68,1] 27[69,3] 28[72,3] 29[75,3] 30[78,3] 31[81,3] 32[84,3] 33[87,3] 34[90,3] 35[93,3] 36[96,3] 37[99,3] 38[102,3] 39[105,3] 40[108,3] 41[111,3] 42[114,3] 43[117,3] 44[120,3] 45[123,3] 46[126,3] 47[129,3] 48[132,3] 49[135,3] 50[138,3] 51[141,3] 52[144,3] 53[147,3] 54[150,3] 55[153,3] 56[156,3] 57[159,3] 58[162,3] 59[165,3] 60[168,3] 61[171,3] 62[174,3] 63[177,3] 64[180,3] 65[183,3] 66[186,3] 67[189,3] 68[192,3] 69[195,3] 70[198,3] 71[201,3] 72[204,3] 73[207,3] 74[210,3] 75[213,3] 76[216,3] 77[219,3] 78[222,3] 79[225,3] 80[228,3] 81[231,3] 82[234,3] 83[237,3] 84[240,3] 85[243,3] 86[246,3] 87[249,3] 88[252,3] 89[255,3] 90[258,3] 91[261,3] 92[264,3] 93[267,3] 94[270,3] 95[273,3] 96[276,3] 97[279,3] 98[282,3] 99[285,3] 100[288,3] 101[291,3] 102[294,3] 103[297,3] 104[300,3] 105[303,3] 106[306,3] 107[309,3] 108[312,3] 109[315,3] 110[318,3] 111[321,3] 112[324,3] 113[327,3] 114[330,3] 115[333,3] 116[336,3] 117[339,3] 118[342,3] 119[345,3] 120[348,3] 121[351,3] 122[354,3] 123[357,3] 124[360,3] 125[363,3] 126[366,3] 127[369,3] 164[372,2] 165[374,2] 166[376,2] 167[378,1] 168[379,1] 169[380,1] 170[381,2] 171[383,1] 172[384,1] 173[385,1] 174[386,1] 175[387,1] 176[388,1] 177[389,1] 178[390,1] 179[391,1] 180[392,1] 182[393,1] 183[394,1] 184[395,1] 185[396,1] 187[397,1] 191[398,1] 192[399,1] 193[400,1] 194[401,1] 196[402,1] 198[403,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d6(0){ }d13(1){ }d18(2){ }d22(3){ }d23(11){ }d27(12){ }d28(13){ }d32(14){ }d67(25){ }d68(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(10)
6, 13, 18, 22, 23, 27, 28, 32, 67, 68
;; rd  kill	(35)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 67, 68
;; lr  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(10)
6, 13, 18, 22, 23, 27, 28, 32, 67, 68

( 0 )->[2]->( 3 12 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ d23(bb 0 insn -1) }u1(13){ d28(bb 0 insn -1) }u2(25){ d67(bb 0 insn -1) }u3(26){ d68(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 173 174 175 176
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 173 174 175 176
;; live  kill	
;; rd  in  	(10)
6, 13, 18, 22, 23, 27, 28, 32, 67, 68
;; rd  gen 	(5)
66, 385, 386, 387, 388
;; rd  kill	(11)
60, 61, 62, 63, 64, 65, 66, 385, 386, 387, 388
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 173 174
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 173 174
;; rd  out 	(15)
6, 13, 18, 22, 23, 27, 28, 32, 66, 67, 68, 385, 386, 387, 388
;;  UD chains for artificial uses
;;   reg 11 { d23(bb 0 insn -1) }
;;   reg 13 { d28(bb 0 insn -1) }
;;   reg 25 { d67(bb 0 insn -1) }
;;   reg 26 { d68(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 33
;;      reg 0 { d6(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 34
;;      reg 1 { d13(bb 0 insn -1) }
;;   UD chains for insn luid 3 uid 39
;;      reg 175 { d387(bb 2 insn 38) }
;;   UD chains for insn luid 4 uid 40
;;      reg 176 { d388(bb 2 insn 39) }
;;   UD chains for insn luid 5 uid 41
;;      reg 24 { d66(bb 2 insn 40) }

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(11){ d23(bb 0 insn -1) }u10(13){ d28(bb 0 insn -1) }u11(25){ d67(bb 0 insn -1) }u12(26){ d68(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 173 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 173 174
;; lr  def 	 164 170 177 178 179 180 198
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 173 174
;; live  gen 	 164 170 177 178 179 180 198
;; live  kill	
;; rd  in  	(15)
6, 13, 18, 22, 23, 27, 28, 32, 66, 67, 68, 385, 386, 387, 388
;; rd  gen 	(7)
373, 382, 389, 390, 391, 392, 403
;; rd  kill	(9)
372, 373, 381, 382, 389, 390, 391, 392, 403
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 170 173 174 198
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 170 173 174 198
;; rd  out 	(22)
6, 13, 18, 22, 23, 27, 28, 32, 66, 67, 68, 373, 382, 385, 386, 387, 388, 389, 390, 391, 392, 403
;;  UD chains for artificial uses
;;   reg 11 { d23(bb 0 insn -1) }
;;   reg 13 { d28(bb 0 insn -1) }
;;   reg 25 { d67(bb 0 insn -1) }
;;   reg 26 { d68(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 43
;;      reg 174 { d386(bb 2 insn 34) }
;;   UD chains for insn luid 1 uid 44
;;      reg 178 { d390(bb 3 insn 43) }
;;   eq_note reg 174 { }
;;   UD chains for insn luid 2 uid 45
;;      reg 177 { d389(bb 3 insn 44) }
;;   UD chains for insn luid 3 uid 46
;;      reg 180 { d392(bb 3 insn 45) }
;;   eq_note reg 177 { }
;;   UD chains for insn luid 4 uid 47
;;      reg 173 { d385(bb 2 insn 33) }
;;      reg 179 { d391(bb 3 insn 46) }
;;   UD chains for insn luid 5 uid 48
;;      reg 173 { d385(bb 2 insn 33) }

( 5 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(11){ d23(bb 0 insn -1) }u23(13){ d28(bb 0 insn -1) }u24(25){ d67(bb 0 insn -1) }u25(26){ d68(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 170 173 174 198
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 170 198
;; lr  def 	 170
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 170 173 174 198
;; live  gen 	 170
;; live  kill	
;; rd  in  	(23)
6, 13, 18, 22, 23, 27, 28, 32, 65, 67, 68, 372, 381, 382, 385, 386, 387, 388, 389, 390, 391, 392, 403
;; rd  gen 	(1)
381
;; rd  kill	(2)
381, 382
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 170 173 174 198
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 170 173 174 198
;; rd  out 	(22)
6, 13, 18, 22, 23, 27, 28, 32, 65, 67, 68, 372, 381, 385, 386, 387, 388, 389, 390, 391, 392, 403
;;  UD chains for artificial uses
;;   reg 11 { d23(bb 0 insn -1) }
;;   reg 13 { d28(bb 0 insn -1) }
;;   reg 25 { d67(bb 0 insn -1) }
;;   reg 26 { d68(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 53
;;      reg 164 { d372(bb 5 insn 57) }
;;      reg 198 { d403(bb 3 insn 52) }
;;   UD chains for insn luid 1 uid 54
;;      reg 170 { d382(bb 3 insn 47) d381(bb 4 insn 54) }

( 4 3 )->[5]->( 4 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u29(11){ d23(bb 0 insn -1) }u30(13){ d28(bb 0 insn -1) }u31(25){ d67(bb 0 insn -1) }u32(26){ d68(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 170 173 174 198
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 170
;; lr  def 	 24 [cc] 164
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 170 173 174 198
;; live  gen 	 24 [cc] 164
;; live  kill	
;; rd  in  	(25)
6, 13, 18, 22, 23, 27, 28, 32, 65, 66, 67, 68, 372, 373, 381, 382, 385, 386, 387, 388, 389, 390, 391, 392, 403
;; rd  gen 	(2)
65, 372
;; rd  kill	(9)
60, 61, 62, 63, 64, 65, 66, 372, 373
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 170 173 174 198
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 170 173 174 198
;; rd  out 	(23)
6, 13, 18, 22, 23, 27, 28, 32, 65, 67, 68, 372, 381, 382, 385, 386, 387, 388, 389, 390, 391, 392, 403
;;  UD chains for artificial uses
;;   reg 11 { d23(bb 0 insn -1) }
;;   reg 13 { d28(bb 0 insn -1) }
;;   reg 25 { d67(bb 0 insn -1) }
;;   reg 26 { d68(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 57
;;      reg 164 { d373(bb 3 insn 48) d372(bb 5 insn 57) }
;;   UD chains for insn luid 1 uid 59
;;      reg 170 { d382(bb 3 insn 47) d381(bb 4 insn 54) }
;;   UD chains for insn luid 2 uid 60
;;      reg 24 { d65(bb 5 insn 59) }

( 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u36(11){ d23(bb 0 insn -1) }u37(13){ d28(bb 0 insn -1) }u38(25){ d67(bb 0 insn -1) }u39(26){ d68(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 173 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 173 174
;; lr  def 	 165 166 167 169 171 172 182 183 184 185 194 196
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 173 174
;; live  gen 	 165 166 167 169 171 172 182 183 184 185 194 196
;; live  kill	
;; rd  in  	(23)
6, 13, 18, 22, 23, 27, 28, 32, 65, 67, 68, 372, 381, 382, 385, 386, 387, 388, 389, 390, 391, 392, 403
;; rd  gen 	(12)
375, 377, 378, 380, 383, 384, 393, 394, 395, 396, 401, 402
;; rd  kill	(14)
374, 375, 376, 377, 378, 380, 383, 384, 393, 394, 395, 396, 401, 402
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 167 169 171 172 194 196
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 167 169 171 172 194 196
;; rd  out 	(35)
6, 13, 18, 22, 23, 27, 28, 32, 65, 67, 68, 372, 375, 377, 378, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 401, 402, 403
;;  UD chains for artificial uses
;;   reg 11 { d23(bb 0 insn -1) }
;;   reg 13 { d28(bb 0 insn -1) }
;;   reg 25 { d67(bb 0 insn -1) }
;;   reg 26 { d68(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 63
;;      reg 182 { d393(bb 6 insn 62) }
;;   UD chains for insn luid 2 uid 64
;;      reg 173 { d385(bb 2 insn 33) }
;;   UD chains for insn luid 3 uid 65
;;      reg 183 { d394(bb 6 insn 64) }
;;   UD chains for insn luid 4 uid 66
;;      reg 174 { d386(bb 2 insn 34) }
;;   UD chains for insn luid 5 uid 67
;;      reg 184 { d395(bb 6 insn 66) }
;;   UD chains for insn luid 6 uid 68
;;      reg 169 { d380(bb 6 insn 65) }
;;      reg 171 { d383(bb 6 insn 67) }
;;   UD chains for insn luid 7 uid 69
;;      reg 185 { d396(bb 6 insn 68) }
;;   UD chains for insn luid 8 uid 70
;;      reg 169 { d380(bb 6 insn 65) }
;;   UD chains for insn luid 9 uid 71
;;      reg 169 { d380(bb 6 insn 65) }

( 8 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u50(11){ d23(bb 0 insn -1) }u51(13){ d28(bb 0 insn -1) }u52(25){ d67(bb 0 insn -1) }u53(26){ d68(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 167 169 171 172 194 196
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 194 196
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 165 166 168 187
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 167 169 171 172 194 196
;; live  gen 	 0 [r0] 1 [r1] 165 166 168 187
;; live  kill	 14 [lr]
;; rd  in  	(39)
6, 13, 18, 22, 23, 27, 28, 32, 62, 67, 68, 372, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 401, 402, 403
;; rd  gen 	(4)
374, 376, 379, 397
;; rd  kill	(10)
29, 30, 31, 32, 374, 375, 376, 377, 379, 397
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 167 169 171 172 194 196
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 167 169 171 172 194 196
;; rd  out 	(36)
6, 13, 18, 22, 23, 27, 28, 62, 67, 68, 372, 374, 376, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 401, 402, 403
;;  UD chains for artificial uses
;;   reg 11 { d23(bb 0 insn -1) }
;;   reg 13 { d28(bb 0 insn -1) }
;;   reg 25 { d67(bb 0 insn -1) }
;;   reg 26 { d68(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 76
;;      reg 194 { d401(bb 6 insn 75) }
;;   UD chains for insn luid 1 uid 77
;;      reg 166 { d377(bb 6 insn 70) d376(bb 7 insn 87) }
;;      reg 187 { d397(bb 7 insn 76) }
;;   UD chains for insn luid 3 uid 79
;;      reg 168 { d379(bb 7 insn 77) }
;;   UD chains for insn luid 4 uid 80
;;      reg 13 { d28(bb 0 insn -1) }
;;      reg 0 { d0(bb 7 insn 119) }
;;      reg 1 { d12(bb 7 insn 79) }
;;   UD chains for insn luid 5 uid 82
;;      reg 168 { d379(bb 7 insn 77) }
;;      reg 196 { d402(bb 6 insn 81) }
;;   UD chains for insn luid 6 uid 83
;;      reg 168 { d379(bb 7 insn 77) }
;;   UD chains for insn luid 8 uid 85
;;      reg 13 { d28(bb 0 insn -1) }
;;      reg 0 { d4(bb 7 insn 83) }
;;      reg 1 { d7(bb 7 insn 121) }
;;   UD chains for insn luid 9 uid 86
;;      reg 165 { d375(bb 6 insn 71) d374(bb 7 insn 86) }
;;   UD chains for insn luid 10 uid 87
;;      reg 166 { d377(bb 6 insn 70) d376(bb 7 insn 87) }

( 7 6 )->[8]->( 7 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u69(11){ d23(bb 0 insn -1) }u70(13){ d28(bb 0 insn -1) }u71(25){ d67(bb 0 insn -1) }u72(26){ d68(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 167 169 171 172 194 196
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 171
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 167 169 171 172 194 196
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(40)
6, 13, 18, 22, 23, 27, 28, 32, 62, 65, 67, 68, 372, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 401, 402, 403
;; rd  gen 	(1)
62
;; rd  kill	(7)
60, 61, 62, 63, 64, 65, 66
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 167 169 171 172 194 196
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 167 169 171 172 194 196
;; rd  out 	(39)
6, 13, 18, 22, 23, 27, 28, 32, 62, 67, 68, 372, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 401, 402, 403
;;  UD chains for artificial uses
;;   reg 11 { d23(bb 0 insn -1) }
;;   reg 13 { d28(bb 0 insn -1) }
;;   reg 25 { d67(bb 0 insn -1) }
;;   reg 26 { d68(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 91
;;      reg 165 { d375(bb 6 insn 71) d374(bb 7 insn 86) }
;;      reg 171 { d383(bb 6 insn 67) }
;;   UD chains for insn luid 1 uid 92
;;      reg 24 { d62(bb 8 insn 91) }

( 8 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u76(11){ d23(bb 0 insn -1) }u77(13){ d28(bb 0 insn -1) }u78(25){ d67(bb 0 insn -1) }u79(26){ d68(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 167 169 172
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 167 169 172
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(39)
6, 13, 18, 22, 23, 27, 28, 32, 62, 67, 68, 372, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 401, 402, 403
;; rd  gen 	(1)
61
;; rd  kill	(7)
60, 61, 62, 63, 64, 65, 66
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 167 169 172
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 167 169 172
;; rd  out 	(39)
6, 13, 18, 22, 23, 27, 28, 32, 61, 67, 68, 372, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 401, 402, 403
;;  UD chains for artificial uses
;;   reg 11 { d23(bb 0 insn -1) }
;;   reg 13 { d28(bb 0 insn -1) }
;;   reg 25 { d67(bb 0 insn -1) }
;;   reg 26 { d68(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 94
;;      reg 167 { d378(bb 6 insn 69) }
;;   UD chains for insn luid 1 uid 95
;;      reg 24 { d61(bb 9 insn 94) }

( 9 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u82(11){ d23(bb 0 insn -1) }u83(13){ d28(bb 0 insn -1) }u84(25){ d67(bb 0 insn -1) }u85(26){ d68(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 167 169 172
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 167 169 172
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	 14 [lr]
;; rd  in  	(39)
6, 13, 18, 22, 23, 27, 28, 32, 61, 67, 68, 372, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 401, 402, 403
;; rd  gen 	(1)
2
;; rd  kill	(11)
0, 1, 2, 3, 4, 5, 6, 29, 30, 31, 32
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 169 172
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 169 172
;; rd  out 	(38)
2, 13, 18, 22, 23, 27, 28, 61, 67, 68, 372, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 401, 402, 403
;;  UD chains for artificial uses
;;   reg 11 { d23(bb 0 insn -1) }
;;   reg 13 { d28(bb 0 insn -1) }
;;   reg 25 { d67(bb 0 insn -1) }
;;   reg 26 { d68(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 101
;;      reg 167 { d378(bb 6 insn 69) }
;;   UD chains for insn luid 3 uid 102
;;      reg 13 { d28(bb 0 insn -1) }
;;      reg 0 { d1(bb 10 insn 99) }
;;      reg 1 { d8(bb 10 insn 100) }
;;      reg 2 { d15(bb 10 insn 101) }

( 9 10 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u91(11){ d23(bb 0 insn -1) }u92(13){ d28(bb 0 insn -1) }u93(25){ d67(bb 0 insn -1) }u94(26){ d68(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 169 172
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 169 172
;; lr  def 	 191 192 193
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 169 172
;; live  gen 	 191 192 193
;; live  kill	
;; rd  in  	(40)
2, 6, 13, 18, 22, 23, 27, 28, 32, 61, 67, 68, 372, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 401, 402, 403
;; rd  gen 	(3)
398, 399, 400
;; rd  kill	(3)
398, 399, 400
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(43)
2, 6, 13, 18, 22, 23, 27, 28, 32, 61, 67, 68, 372, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403
;;  UD chains for artificial uses
;;   reg 11 { d23(bb 0 insn -1) }
;;   reg 13 { d28(bb 0 insn -1) }
;;   reg 25 { d67(bb 0 insn -1) }
;;   reg 26 { d68(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 106
;;      reg 169 { d380(bb 6 insn 65) }
;;      reg 172 { d384(bb 6 insn 63) }
;;   UD chains for insn luid 2 uid 107
;;      reg 165 { d375(bb 6 insn 71) d374(bb 7 insn 86) }
;;      reg 192 { d399(bb 11 insn 106) }
;;   UD chains for insn luid 3 uid 108
;;      reg 191 { d398(bb 11 insn 105) }
;;      reg 193 { d400(bb 11 insn 107) }

( 11 2 )->[12]->( 1 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u101(11){ d23(bb 0 insn -1) }u102(13){ d28(bb 0 insn -1) }u103(25){ d67(bb 0 insn -1) }u104(26){ d68(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(44)
2, 6, 13, 18, 22, 23, 27, 28, 32, 61, 66, 67, 68, 372, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(44)
2, 6, 13, 18, 22, 23, 27, 28, 32, 61, 66, 67, 68, 372, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403
;;  UD chains for artificial uses
;;   reg 11 { d23(bb 0 insn -1) }
;;   reg 13 { d28(bb 0 insn -1) }
;;   reg 25 { d67(bb 0 insn -1) }
;;   reg 26 { d68(bb 0 insn -1) }

( 12 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u105(11){ d23(bb 0 insn -1) }u106(13){ d28(bb 0 insn -1) }u107(14){ d32(bb 0 insn -1) }u108(25){ d67(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(44)
2, 6, 13, 18, 22, 23, 27, 28, 32, 61, 66, 67, 68, 372, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(44)
2, 6, 13, 18, 22, 23, 27, 28, 32, 61, 66, 67, 68, 372, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403
;;  UD chains for artificial uses
;;   reg 11 { d23(bb 0 insn -1) }
;;   reg 13 { d28(bb 0 insn -1) }
;;   reg 14 { d32(bb 0 insn -1) }
;;   reg 25 { d67(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 41 to worklist
  Adding insn 123 to worklist
  Adding insn 53 to worklist
  Adding insn 60 to worklist
  Adding insn 125 to worklist
  Adding insn 85 to worklist
  Adding insn 82 to worklist
  Adding insn 80 to worklist
  Adding insn 92 to worklist
  Adding insn 95 to worklist
  Adding insn 102 to worklist
  Adding insn 108 to worklist
Finished finding needed instructions:
Processing use of (reg 191) in insn 108:
  Adding insn 105 to worklist
Processing use of (reg 193) in insn 108:
  Adding insn 107 to worklist
Processing use of (reg 165 [ pfn.581 ]) in insn 107:
  Adding insn 71 to worklist
  Adding insn 86 to worklist
Processing use of (reg 192) in insn 107:
  Adding insn 106 to worklist
Processing use of (reg 169 [ pfn ]) in insn 106:
  Adding insn 65 to worklist
Processing use of (reg 172 [ totalram_pages.414 ]) in insn 106:
  Adding insn 63 to worklist
Processing use of (reg 182) in insn 63:
  Adding insn 62 to worklist
Processing use of (reg 183) in insn 65:
  Adding insn 64 to worklist
Processing use of (reg 173 [ start ]) in insn 64:
  Adding insn 33 to worklist
Processing use of (reg 0 r0) in insn 33:
Processing use of (reg 165 [ pfn.581 ]) in insn 86:
Processing use of (reg 169 [ pfn ]) in insn 71:
Processing use of (reg 13 sp) in insn 102:
Processing use of (reg 0 r0) in insn 102:
  Adding insn 99 to worklist
Processing use of (reg 1 r1) in insn 102:
  Adding insn 100 to worklist
Processing use of (reg 2 r2) in insn 102:
  Adding insn 101 to worklist
Processing use of (reg 167 [ size ]) in insn 101:
  Adding insn 69 to worklist
Processing use of (reg 185) in insn 69:
  Adding insn 68 to worklist
Processing use of (reg 169 [ pfn ]) in insn 68:
Processing use of (reg 171 [ D.25487 ]) in insn 68:
  Adding insn 67 to worklist
Processing use of (reg 184) in insn 67:
  Adding insn 66 to worklist
Processing use of (reg 174 [ end ]) in insn 66:
  Adding insn 34 to worklist
Processing use of (reg 1 r1) in insn 34:
Processing use of (reg 24 cc) in insn 95:
  Adding insn 94 to worklist
Processing use of (reg 167 [ size ]) in insn 94:
Processing use of (reg 24 cc) in insn 92:
  Adding insn 91 to worklist
Processing use of (reg 165 [ pfn.581 ]) in insn 91:
Processing use of (reg 171 [ D.25487 ]) in insn 91:
Processing use of (reg 13 sp) in insn 80:
Processing use of (reg 0 r0) in insn 80:
  Adding insn 119 to worklist
Processing use of (reg 1 r1) in insn 80:
  Adding insn 79 to worklist
Processing use of (reg 168 [ page ]) in insn 79:
  Adding insn 77 to worklist
Processing use of (reg 166 [ ivtmp.563 ]) in insn 77:
  Adding insn 70 to worklist
  Adding insn 87 to worklist
Processing use of (reg 187 [ mem_map ]) in insn 77:
  Adding insn 76 to worklist
Processing use of (reg 194) in insn 76:
  Adding insn 75 to worklist
Processing use of (reg 166 [ ivtmp.563 ]) in insn 87:
Processing use of (reg 169 [ pfn ]) in insn 70:
Processing use of (reg 168 [ page ]) in insn 82:
Processing use of (reg 196) in insn 82:
  Adding insn 81 to worklist
Processing use of (reg 13 sp) in insn 85:
Processing use of (reg 0 r0) in insn 85:
  Adding insn 83 to worklist
Processing use of (reg 1 r1) in insn 85:
  Adding insn 121 to worklist
Processing use of (reg 168 [ page ]) in insn 83:
Processing use of (reg 24 cc) in insn 60:
  Adding insn 59 to worklist
Processing use of (reg 170 [ count ]) in insn 59:
  Adding insn 47 to worklist
  Adding insn 54 to worklist
Processing use of (reg 170 [ count ]) in insn 54:
Processing use of (reg 173 [ start ]) in insn 47:
Processing use of (reg 179) in insn 47:
  Adding insn 46 to worklist
Processing use of (reg 180) in insn 46:
  Adding insn 45 to worklist
Processing use of (reg 177) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 178) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 174 [ end ]) in insn 43:
Processing use of (reg 164 [ start.582 ]) in insn 53:
  Adding insn 57 to worklist
Processing use of (reg 198) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 164 [ start.582 ]) in insn 57:
  Adding insn 48 to worklist
Processing use of (reg 173 [ start ]) in insn 48:
Processing use of (reg 24 cc) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 176 [ keep_initrd ]) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 175) in insn 39:
  Adding insn 38 to worklist


free_initrd_mem

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={7d,4u} r1={7d,4u} r2={5d,1u} r3={4d} r11={1d,12u} r12={4d} r13={1d,15u} r14={4d,1u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={7d,4u} r25={1d,12u} r26={1d,11u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} r164={2d,2u} r165={2d,3u} r166={2d,2u} r167={1d,2u} r168={1d,3u} r169={1d,4u} r170={2d,2u} r171={1d,2u} r172={1d,1u} r173={1d,3u} r174={1d,2u,1d} r175={1d,1u} r176={1d,1u} r177={1d,1u,1d} r178={1d,1u} r179={1d,1u} r180={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r187={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r196={1d,1u} r198={1d,1u} 
;;    total ref usage 513{404d,107u,2e} in 55{52 regular + 3 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 24, 25, 26, 27, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371
0[0,7] 1[7,7] 2[14,5] 3[19,4] 11[23,1] 12[24,4] 13[28,1] 14[29,4] 15[33,3] 16[36,3] 17[39,3] 18[42,3] 19[45,3] 20[48,3] 21[51,3] 22[54,3] 23[57,3] 24[60,7] 25[67,1] 26[68,1] 27[69,3] 28[72,3] 29[75,3] 30[78,3] 31[81,3] 32[84,3] 33[87,3] 34[90,3] 35[93,3] 36[96,3] 37[99,3] 38[102,3] 39[105,3] 40[108,3] 41[111,3] 42[114,3] 43[117,3] 44[120,3] 45[123,3] 46[126,3] 47[129,3] 48[132,3] 49[135,3] 50[138,3] 51[141,3] 52[144,3] 53[147,3] 54[150,3] 55[153,3] 56[156,3] 57[159,3] 58[162,3] 59[165,3] 60[168,3] 61[171,3] 62[174,3] 63[177,3] 64[180,3] 65[183,3] 66[186,3] 67[189,3] 68[192,3] 69[195,3] 70[198,3] 71[201,3] 72[204,3] 73[207,3] 74[210,3] 75[213,3] 76[216,3] 77[219,3] 78[222,3] 79[225,3] 80[228,3] 81[231,3] 82[234,3] 83[237,3] 84[240,3] 85[243,3] 86[246,3] 87[249,3] 88[252,3] 89[255,3] 90[258,3] 91[261,3] 92[264,3] 93[267,3] 94[270,3] 95[273,3] 96[276,3] 97[279,3] 98[282,3] 99[285,3] 100[288,3] 101[291,3] 102[294,3] 103[297,3] 104[300,3] 105[303,3] 106[306,3] 107[309,3] 108[312,3] 109[315,3] 110[318,3] 111[321,3] 112[324,3] 113[327,3] 114[330,3] 115[333,3] 116[336,3] 117[339,3] 118[342,3] 119[345,3] 120[348,3] 121[351,3] 122[354,3] 123[357,3] 124[360,3] 125[363,3] 126[366,3] 127[369,3] 164[372,2] 165[374,2] 166[376,2] 167[378,1] 168[379,1] 169[380,1] 170[381,2] 171[383,1] 172[384,1] 173[385,1] 174[386,1] 175[387,1] 176[388,1] 177[389,1] 178[390,1] 179[391,1] 180[392,1] 182[393,1] 183[394,1] 184[395,1] 185[396,1] 187[397,1] 191[398,1] 192[399,1] 193[400,1] 194[401,1] 196[402,1] 198[403,1] 
(note 32 0 36 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 173 174 175 176
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 173 174 175 176
;; live  kill	
;; rd  in  	(10)
6, 13, 18, 22, 23, 27, 28, 32, 67, 68
;; rd  gen 	(5)
66, 385, 386, 387, 388
;; rd  kill	(11)
60, 61, 62, 63, 64, 65, 66, 385, 386, 387, 388

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 36 32 33 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 33 36 34 2 arch/arm/mm/init.c:755 (set (reg/v:SI 173 [ start ])
        (reg:SI 0 r0 [ start ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ start ])
        (nil)))

(insn 34 33 35 2 arch/arm/mm/init.c:755 (set (reg/v:SI 174 [ end ])
        (reg:SI 1 r1 [ end ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ end ])
        (nil)))

(note 35 34 38 2 NOTE_INSN_FUNCTION_BEG)

(insn 38 35 39 2 arch/arm/mm/init.c:756 (set (reg/f:SI 175)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 2 arch/arm/mm/init.c:756 (set (reg:SI 176 [ keep_initrd ])
        (mem/c/i:SI (reg/f:SI 175) [0 keep_initrd+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 175)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]) [0 keep_initrd+0 S4 A32])
            (nil))))

(insn 40 39 41 2 arch/arm/mm/init.c:756 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 176 [ keep_initrd ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 176 [ keep_initrd ])
        (nil)))

(jump_insn 41 40 42 2 arch/arm/mm/init.c:756 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 114)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 2 -> ( 3 12)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 173 174
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 173 174
;; rd  out 	(15)
6, 13, 18, 22, 23, 27, 28, 32, 66, 67, 68, 385, 386, 387, 388


;; Succ edge  3 [61.0%]  (fallthru)
;; Succ edge  12 [39.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(11){ }u10(13){ }u11(25){ }u12(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 173 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 173 174
;; lr  def 	 164 170 177 178 179 180 198
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 173 174
;; live  gen 	 164 170 177 178 179 180 198
;; live  kill	
;; rd  in  	(15)
6, 13, 18, 22, 23, 27, 28, 32, 66, 67, 68, 385, 386, 387, 388
;; rd  gen 	(7)
373, 382, 389, 390, 391, 392, 403
;; rd  kill	(9)
372, 373, 381, 382, 389, 390, 391, 392, 403

;; Pred edge  2 [61.0%]  (fallthru)
(note 42 41 43 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 43 42 44 3 arch/arm/mm/init.c:757 (set (reg:SI 178)
        (plus:SI (reg/v:SI 174 [ end ])
            (const_int 4080 [0xff0]))) 4 {*arm_addsi3} (nil))

(insn 44 43 45 3 arch/arm/mm/init.c:757 (set (reg:SI 177)
        (plus:SI (reg:SI 178)
            (const_int 15 [0xf]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 178)
        (expr_list:REG_EQUAL (plus:SI (reg/v:SI 174 [ end ])
                (const_int 4095 [0xfff]))
            (nil))))

(insn 45 44 46 3 arch/arm/mm/init.c:757 (set (reg:SI 180)
        (and:SI (reg:SI 177)
            (const_int -4081 [0xfffffffffffff00f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 177)
        (nil)))

(insn 46 45 47 3 arch/arm/mm/init.c:757 (set (reg:SI 179)
        (and:SI (reg:SI 180)
            (const_int -16 [0xfffffffffffffff0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 180)
        (expr_list:REG_EQUAL (and:SI (reg:SI 177)
                (const_int -4096 [0xfffffffffffff000]))
            (nil))))

(insn 47 46 48 3 arch/arm/mm/init.c:757 (set (reg/v:SI 170 [ count ])
        (minus:SI (reg:SI 179)
            (reg/v:SI 173 [ start ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 179)
        (nil)))

(insn 48 47 52 3 arch/arm/mm/init.c:757 (set (reg/v:SI 164 [ start.582 ])
        (reg/v:SI 173 [ start ])) 167 {*arm_movsi_insn} (nil))

(insn 52 48 123 3 arch/arm/mm/init.c:445 (set (reg:SI 198)
        (const_int -402792720 [0xffffffffe7fddef0])) 167 {*arm_movsi_insn} (nil))

(jump_insn 123 52 124 3 (set (pc)
        (label_ref 55)) -1 (nil))
;; End of basic block 3 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 170 173 174 198
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 170 173 174 198
;; rd  out 	(22)
6, 13, 18, 22, 23, 27, 28, 32, 66, 67, 68, 373, 382, 385, 386, 387, 388, 389, 390, 391, 392, 403


;; Succ edge  5 [100.0%] 

(barrier 124 123 58)

;; Start of basic block ( 5) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(11){ }u23(13){ }u24(25){ }u25(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 170 173 174 198
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 170 198
;; lr  def 	 170
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 170 173 174 198
;; live  gen 	 170
;; live  kill	
;; rd  in  	(23)
6, 13, 18, 22, 23, 27, 28, 32, 65, 67, 68, 372, 381, 382, 385, 386, 387, 388, 389, 390, 391, 392, 403
;; rd  gen 	(1)
381
;; rd  kill	(2)
381, 382

;; Pred edge  5 [91.0%] 
(code_label 58 124 51 4 26 "" [1 uses])

(note 51 58 53 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 53 51 54 4 arch/arm/mm/init.c:445 (set (mem:SI (plus:SI (reg/v:SI 164 [ start.582 ])
                (const_int -4 [0xfffffffffffffffc])) [0 S4 A32])
        (reg:SI 198)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int -402792720 [0xffffffffe7fddef0])
        (nil)))

(insn 54 53 55 4 arch/arm/mm/init.c:444 discrim 2 (set (reg/v:SI 170 [ count ])
        (plus:SI (reg/v:SI 170 [ count ])
            (const_int -4 [0xfffffffffffffffc]))) 4 {*arm_addsi3} (nil))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 170 173 174 198
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 170 173 174 198
;; rd  out 	(22)
6, 13, 18, 22, 23, 27, 28, 32, 65, 67, 68, 372, 381, 385, 386, 387, 388, 389, 390, 391, 392, 403


;; Succ edge  5 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u29(11){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 170 173 174 198
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 170
;; lr  def 	 24 [cc] 164
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 170 173 174 198
;; live  gen 	 24 [cc] 164
;; live  kill	
;; rd  in  	(25)
6, 13, 18, 22, 23, 27, 28, 32, 65, 66, 67, 68, 372, 373, 381, 382, 385, 386, 387, 388, 389, 390, 391, 392, 403
;; rd  gen 	(2)
65, 372
;; rd  kill	(9)
60, 61, 62, 63, 64, 65, 66, 372, 373

;; Pred edge  4 [100.0%]  (fallthru,dfs_back)
;; Pred edge  3 [100.0%] 
(code_label 55 54 56 5 25 "" [1 uses])

(note 56 55 57 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 57 56 59 5 arch/arm/mm/init.c:444 discrim 2 (set (reg/v:SI 164 [ start.582 ])
        (plus:SI (reg/v:SI 164 [ start.582 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 59 57 60 5 arch/arm/mm/init.c:444 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 170 [ count ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 60 59 61 5 arch/arm/mm/init.c:444 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 58)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 5 -> ( 4 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 170 173 174 198
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 170 173 174 198
;; rd  out 	(23)
6, 13, 18, 22, 23, 27, 28, 32, 65, 67, 68, 372, 381, 382, 385, 386, 387, 388, 389, 390, 391, 392, 403


;; Succ edge  4 [91.0%] 
;; Succ edge  6 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u36(11){ }u37(13){ }u38(25){ }u39(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 173 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 173 174
;; lr  def 	 165 166 167 169 171 172 182 183 184 185 194 196
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 173 174
;; live  gen 	 165 166 167 169 171 172 182 183 184 185 194 196
;; live  kill	
;; rd  in  	(23)
6, 13, 18, 22, 23, 27, 28, 32, 65, 67, 68, 372, 381, 382, 385, 386, 387, 388, 389, 390, 391, 392, 403
;; rd  gen 	(12)
375, 377, 378, 380, 383, 384, 393, 394, 395, 396, 401, 402
;; rd  kill	(14)
374, 375, 376, 377, 378, 380, 383, 384, 393, 394, 395, 396, 401, 402

;; Pred edge  5 [9.0%]  (fallthru,loop_exit)
(note 61 60 62 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 62 61 63 6 arch/arm/mm/init.c:758 (set (reg/f:SI 182)
        (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>)) 167 {*arm_movsi_insn} (nil))

(insn 63 62 64 6 arch/arm/mm/init.c:758 (set (reg:SI 172 [ totalram_pages.414 ])
        (mem/c/i:SI (reg/f:SI 182) [0 totalram_pages+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 182)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>) [0 totalram_pages+0 S4 A32])
            (nil))))

(insn 64 63 65 6 arch/arm/mm/init.c:758 (set (reg:SI 183)
        (plus:SI (reg/v:SI 173 [ start ])
            (const_int 1073741824 [0x40000000]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 173 [ start ])
        (nil)))

(insn 65 64 66 6 arch/arm/mm/init.c:758 (set (reg/v:SI 169 [ pfn ])
        (lshiftrt:SI (reg:SI 183)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 183)
        (nil)))

(insn 66 65 67 6 arch/arm/mm/init.c:758 (set (reg:SI 184)
        (plus:SI (reg/v:SI 174 [ end ])
            (const_int 1073741824 [0x40000000]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 174 [ end ])
        (nil)))

(insn 67 66 68 6 arch/arm/mm/init.c:758 (set (reg:SI 171 [ D.25487 ])
        (lshiftrt:SI (reg:SI 184)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 184)
        (nil)))

(insn 68 67 69 6 arch/arm/mm/init.c:421 (set (reg:SI 185)
        (minus:SI (reg:SI 171 [ D.25487 ])
            (reg/v:SI 169 [ pfn ]))) 28 {*arm_subsi3_insn} (nil))

(insn 69 68 70 6 arch/arm/mm/init.c:421 (set (reg/v:SI 167 [ size ])
        (ashift:SI (reg:SI 185)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 185)
        (nil)))

(insn 70 69 71 6 arch/arm/mm/init.c:421 (set (reg:SI 166 [ ivtmp.563 ])
        (ashift:SI (reg/v:SI 169 [ pfn ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn 71 70 75 6 arch/arm/mm/init.c:421 (set (reg/v:SI 165 [ pfn.581 ])
        (reg/v:SI 169 [ pfn ])) 167 {*arm_movsi_insn} (nil))

(insn 75 71 81 6 arch/arm/mm/init.c:424 (set (reg/f:SI 194)
        (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>)) 167 {*arm_movsi_insn} (nil))

(insn 81 75 125 6 include/linux/mm.h:417 (set (reg:SI 196)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(jump_insn 125 81 126 6 (set (pc)
        (label_ref 88)) -1 (nil))
;; End of basic block 6 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 167 169 171 172 194 196
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 167 169 171 172 194 196
;; rd  out 	(35)
6, 13, 18, 22, 23, 27, 28, 32, 65, 67, 68, 372, 375, 377, 378, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 401, 402, 403


;; Succ edge  8 [100.0%] 

(barrier 126 125 90)

;; Start of basic block ( 8) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u50(11){ }u51(13){ }u52(25){ }u53(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 167 169 171 172 194 196
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 194 196
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 165 166 168 187
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 167 169 171 172 194 196
;; live  gen 	 0 [r0] 1 [r1] 165 166 168 187
;; live  kill	 14 [lr]
;; rd  in  	(39)
6, 13, 18, 22, 23, 27, 28, 32, 62, 67, 68, 372, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 401, 402, 403
;; rd  gen 	(4)
374, 376, 379, 397
;; rd  kill	(10)
29, 30, 31, 32, 374, 375, 376, 377, 379, 397

;; Pred edge  8 [91.0%] 
(code_label 90 126 74 7 28 "" [1 uses])

(note 74 90 76 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 76 74 77 7 arch/arm/mm/init.c:424 (set (reg/f:SI 187 [ mem_map ])
        (mem/f/c/i:SI (reg/f:SI 194) [0 mem_map+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>) [0 mem_map+0 S4 A32])
        (nil)))

(insn 77 76 119 7 arch/arm/mm/init.c:424 (set (reg/v/f:SI 168 [ page ])
        (plus:SI (reg/f:SI 187 [ mem_map ])
            (reg:SI 166 [ ivtmp.563 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 187 [ mem_map ])
        (nil)))

(insn 119 77 79 7 include/linux/page-flags.h:207 (set (reg:SI 0 r0)
        (const_int 10 [0xa])) 167 {*arm_movsi_insn} (nil))

(insn 79 119 80 7 include/linux/page-flags.h:207 (set (reg:SI 1 r1)
        (reg/v/f:SI 168 [ page ])) 167 {*arm_movsi_insn} (nil))

(call_insn 80 79 82 7 include/linux/page-flags.h:207 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x512e0080 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 82 80 83 7 include/linux/mm.h:417 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 168 [ page ])
                (const_int 16 [0x10])) [0 <variable>.D.8033.D.8032.D.8031._count.counter+0 S4 A32])
        (reg:SI 196)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 83 82 121 7 arch/arm/mm/init.c:427 (set (reg:SI 0 r0)
        (reg/v/f:SI 168 [ page ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 168 [ page ])
        (nil)))

(insn 121 83 85 7 arch/arm/mm/init.c:427 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 85 121 86 7 arch/arm/mm/init.c:427 (parallel [
            (call (mem:SI (symbol_ref:SI ("__free_pages") [flags 0x41] <function_decl 0x10f4c580 __free_pages>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 86 85 87 7 arch/arm/mm/init.c:423 discrim 2 (set (reg/v:SI 165 [ pfn.581 ])
        (plus:SI (reg/v:SI 165 [ pfn.581 ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 87 86 88 7 arch/arm/mm/init.c:423 discrim 2 (set (reg:SI 166 [ ivtmp.563 ])
        (plus:SI (reg:SI 166 [ ivtmp.563 ])
            (const_int 32 [0x20]))) 4 {*arm_addsi3} (nil))
;; End of basic block 7 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 167 169 171 172 194 196
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 167 169 171 172 194 196
;; rd  out 	(36)
6, 13, 18, 22, 23, 27, 28, 62, 67, 68, 372, 374, 376, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 401, 402, 403


;; Succ edge  8 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 7 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u69(11){ }u70(13){ }u71(25){ }u72(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 167 169 171 172 194 196
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 171
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 167 169 171 172 194 196
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(40)
6, 13, 18, 22, 23, 27, 28, 32, 62, 65, 67, 68, 372, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 401, 402, 403
;; rd  gen 	(1)
62
;; rd  kill	(7)
60, 61, 62, 63, 64, 65, 66

;; Pred edge  7 [100.0%]  (fallthru,dfs_back)
;; Pred edge  6 [100.0%] 
(code_label 88 87 89 8 27 "" [1 uses])

(note 89 88 91 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 91 89 92 8 arch/arm/mm/init.c:423 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 165 [ pfn.581 ])
            (reg:SI 171 [ D.25487 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 92 91 93 8 arch/arm/mm/init.c:423 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 90)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 8 -> ( 7 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 167 169 171 172 194 196
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 167 169 171 172 194 196
;; rd  out 	(39)
6, 13, 18, 22, 23, 27, 28, 32, 62, 67, 68, 372, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 401, 402, 403


;; Succ edge  7 [91.0%] 
;; Succ edge  9 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u76(11){ }u77(13){ }u78(25){ }u79(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 167 169 172
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 167 169 172
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(39)
6, 13, 18, 22, 23, 27, 28, 32, 62, 67, 68, 372, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 401, 402, 403
;; rd  gen 	(1)
61
;; rd  kill	(7)
60, 61, 62, 63, 64, 65, 66

;; Pred edge  8 [9.0%]  (fallthru,loop_exit)
(note 93 92 94 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 94 93 95 9 arch/arm/mm/init.c:431 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 167 [ size ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 95 94 96 9 arch/arm/mm/init.c:431 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 103)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 9 -> ( 10 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 167 169 172
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 167 169 172
;; rd  out 	(39)
6, 13, 18, 22, 23, 27, 28, 32, 61, 67, 68, 372, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 401, 402, 403


;; Succ edge  10 [0.0%]  (fallthru)
;; Succ edge  11 [100.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u82(11){ }u83(13){ }u84(25){ }u85(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 167 169 172
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 167 169 172
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	 14 [lr]
;; rd  in  	(39)
6, 13, 18, 22, 23, 27, 28, 32, 61, 67, 68, 372, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 401, 402, 403
;; rd  gen 	(1)
2
;; rd  kill	(11)
0, 1, 2, 3, 4, 5, 6, 29, 30, 31, 32

;; Pred edge  9 [0.0%]  (fallthru)
(note 96 95 99 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 99 96 100 10 arch/arm/mm/init.c:432 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x1161a480>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x1161a480>)
        (nil)))

(insn 100 99 101 10 arch/arm/mm/init.c:432 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x11686560>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x11686560>)
        (nil)))

(insn 101 100 102 10 arch/arm/mm/init.c:432 (set (reg:SI 2 r2)
        (reg/v:SI 167 [ size ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 167 [ size ])
        (nil)))

(call_insn 102 101 103 10 arch/arm/mm/init.c:432 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 10 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 169 172
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 169 172
;; rd  out 	(38)
2, 13, 18, 22, 23, 27, 28, 61, 67, 68, 372, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 401, 402, 403


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 9 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u91(11){ }u92(13){ }u93(25){ }u94(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 169 172
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 169 172
;; lr  def 	 191 192 193
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 169 172
;; live  gen 	 191 192 193
;; live  kill	
;; rd  in  	(40)
2, 6, 13, 18, 22, 23, 27, 28, 32, 61, 67, 68, 372, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 401, 402, 403
;; rd  gen 	(3)
398, 399, 400
;; rd  kill	(3)
398, 399, 400

;; Pred edge  9 [100.0%] 
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 103 102 104 11 29 "" [1 uses])

(note 104 103 105 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 11 arch/arm/mm/init.c:758 (set (reg/f:SI 191)
        (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>)) 167 {*arm_movsi_insn} (nil))

(insn 106 105 107 11 arch/arm/mm/init.c:758 (set (reg:SI 192)
        (minus:SI (reg:SI 172 [ totalram_pages.414 ])
            (reg/v:SI 169 [ pfn ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 172 [ totalram_pages.414 ])
        (expr_list:REG_DEAD (reg/v:SI 169 [ pfn ])
            (nil))))

(insn 107 106 108 11 arch/arm/mm/init.c:758 (set (reg:SI 193)
        (plus:SI (reg:SI 192)
            (reg/v:SI 165 [ pfn.581 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 192)
        (expr_list:REG_DEAD (reg/v:SI 165 [ pfn.581 ])
            (nil))))

(insn 108 107 114 11 arch/arm/mm/init.c:758 (set (mem/c/i:SI (reg/f:SI 191) [0 totalram_pages+0 S4 A32])
        (reg:SI 193)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 193)
        (expr_list:REG_DEAD (reg/f:SI 191)
            (nil))))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(43)
2, 6, 13, 18, 22, 23, 27, 28, 32, 61, 67, 68, 372, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 11 2) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u101(11){ }u102(13){ }u103(25){ }u104(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(44)
2, 6, 13, 18, 22, 23, 27, 28, 32, 61, 66, 67, 68, 372, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  2 [39.0%] 
(code_label 114 108 117 12 30 "" [1 uses])

(note 117 114 0 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 12 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(44)
2, 6, 13, 18, 22, 23, 27, 28, 32, 61, 66, 67, 68, 372, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function free_initmem (free_initmem)[0:1361]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 11 n_edges 13 count 22 (    2)
df_worklist_dataflow_doublequeue:n_basic_blocks 11 n_edges 13 count 22 (    2)
df_worklist_dataflow_doublequeue:n_basic_blocks 11 n_edges 13 count 22 (    2)


free_initmem

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={7d,3u} r1={7d,3u} r2={5d,1u} r3={4d} r11={1d,10u} r12={4d} r13={1d,13u} r14={4d,1u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={6d,3u} r25={1d,10u} r26={1d,9u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} r133={2d,3u} r134={2d,3u} r135={2d,2u} r136={1d,2u} r137={1d,3u} r138={1d,4u} r139={1d,2u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,2u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r152={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r161={1d,1u} r163={1d,1u} r164={1d,1u} 
;;    total ref usage 486{397d,89u,0e} in 47{44 regular + 3 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 24, 25, 26, 27, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370
0[0,7] 1[7,7] 2[14,5] 3[19,4] 11[23,1] 12[24,4] 13[28,1] 14[29,4] 15[33,3] 16[36,3] 17[39,3] 18[42,3] 19[45,3] 20[48,3] 21[51,3] 22[54,3] 23[57,3] 24[60,6] 25[66,1] 26[67,1] 27[68,3] 28[71,3] 29[74,3] 30[77,3] 31[80,3] 32[83,3] 33[86,3] 34[89,3] 35[92,3] 36[95,3] 37[98,3] 38[101,3] 39[104,3] 40[107,3] 41[110,3] 42[113,3] 43[116,3] 44[119,3] 45[122,3] 46[125,3] 47[128,3] 48[131,3] 49[134,3] 50[137,3] 51[140,3] 52[143,3] 53[146,3] 54[149,3] 55[152,3] 56[155,3] 57[158,3] 58[161,3] 59[164,3] 60[167,3] 61[170,3] 62[173,3] 63[176,3] 64[179,3] 65[182,3] 66[185,3] 67[188,3] 68[191,3] 69[194,3] 70[197,3] 71[200,3] 72[203,3] 73[206,3] 74[209,3] 75[212,3] 76[215,3] 77[218,3] 78[221,3] 79[224,3] 80[227,3] 81[230,3] 82[233,3] 83[236,3] 84[239,3] 85[242,3] 86[245,3] 87[248,3] 88[251,3] 89[254,3] 90[257,3] 91[260,3] 92[263,3] 93[266,3] 94[269,3] 95[272,3] 96[275,3] 97[278,3] 98[281,3] 99[284,3] 100[287,3] 101[290,3] 102[293,3] 103[296,3] 104[299,3] 105[302,3] 106[305,3] 107[308,3] 108[311,3] 109[314,3] 110[317,3] 111[320,3] 112[323,3] 113[326,3] 114[329,3] 115[332,3] 116[335,3] 117[338,3] 118[341,3] 119[344,3] 120[347,3] 121[350,3] 122[353,3] 123[356,3] 124[359,3] 125[362,3] 126[365,3] 127[368,3] 133[371,2] 134[373,2] 135[375,2] 136[377,1] 137[378,1] 138[379,1] 139[380,1] 140[381,1] 141[382,1] 142[383,1] 143[384,1] 147[385,1] 148[386,1] 149[387,1] 150[388,1] 152[389,1] 156[390,1] 157[391,1] 158[392,1] 159[393,1] 161[394,1] 163[395,1] 164[396,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d6(0){ }d13(1){ }d18(2){ }d22(3){ }d23(11){ }d27(12){ }d28(13){ }d32(14){ }d66(25){ }d67(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(10)
6, 13, 18, 22, 23, 27, 28, 32, 66, 67
;; rd  kill	(35)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 66, 67
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(10)
6, 13, 18, 22, 23, 27, 28, 32, 66, 67

( 0 )->[2]->( 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ d23(bb 0 insn -1) }u1(13){ d28(bb 0 insn -1) }u2(25){ d66(bb 0 insn -1) }u3(26){ d67(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 141 142 143 163 164
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 141 142 143 163 164
;; live  kill	
;; rd  in  	(10)
6, 13, 18, 22, 23, 27, 28, 32, 66, 67
;; rd  gen 	(6)
374, 382, 383, 384, 395, 396
;; rd  kill	(7)
373, 374, 382, 383, 384, 395, 396
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141 163 164
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141 163 164
;; rd  out 	(16)
6, 13, 18, 22, 23, 27, 28, 32, 66, 67, 374, 382, 383, 384, 395, 396
;;  UD chains for artificial uses
;;   reg 11 { d23(bb 0 insn -1) }
;;   reg 13 { d28(bb 0 insn -1) }
;;   reg 25 { d66(bb 0 insn -1) }
;;   reg 26 { d67(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 7
;;      reg 142 { d383(bb 2 insn 5) }
;;      reg 143 { d384(bb 2 insn 6) }
;;   UD chains for insn luid 4 uid 12
;;      reg 143 { d384(bb 2 insn 6) }

( 4 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(11){ d23(bb 0 insn -1) }u8(13){ d28(bb 0 insn -1) }u9(25){ d66(bb 0 insn -1) }u10(26){ d67(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141 163 164
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 163 164
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141 163 164
;; live  gen 	 134
;; live  kill	
;; rd  in  	(18)
6, 13, 18, 22, 23, 27, 28, 32, 65, 66, 67, 373, 374, 382, 383, 384, 395, 396
;; rd  gen 	(1)
373
;; rd  kill	(2)
373, 374
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141 163 164
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141 163 164
;; rd  out 	(17)
6, 13, 18, 22, 23, 27, 28, 32, 65, 66, 67, 373, 382, 383, 384, 395, 396
;;  UD chains for artificial uses
;;   reg 11 { d23(bb 0 insn -1) }
;;   reg 13 { d28(bb 0 insn -1) }
;;   reg 25 { d66(bb 0 insn -1) }
;;   reg 26 { d67(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 15
;;      reg 134 { d374(bb 2 insn 8) d373(bb 3 insn 16) }
;;      reg 163 { d395(bb 2 insn 12) }
;;      reg 164 { d396(bb 2 insn 14) }
;;   UD chains for insn luid 1 uid 16
;;      reg 134 { d374(bb 2 insn 8) d373(bb 3 insn 16) }

( 3 2 )->[4]->( 3 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(11){ d23(bb 0 insn -1) }u18(13){ d28(bb 0 insn -1) }u19(25){ d66(bb 0 insn -1) }u20(26){ d67(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141 163 164
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 141
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141 163 164
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(18)
6, 13, 18, 22, 23, 27, 28, 32, 65, 66, 67, 373, 374, 382, 383, 384, 395, 396
;; rd  gen 	(1)
65
;; rd  kill	(6)
60, 61, 62, 63, 64, 65
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141 163 164
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141 163 164
;; rd  out 	(18)
6, 13, 18, 22, 23, 27, 28, 32, 65, 66, 67, 373, 374, 382, 383, 384, 395, 396
;;  UD chains for artificial uses
;;   reg 11 { d23(bb 0 insn -1) }
;;   reg 13 { d28(bb 0 insn -1) }
;;   reg 25 { d66(bb 0 insn -1) }
;;   reg 26 { d67(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 20
;;      reg 134 { d374(bb 2 insn 8) d373(bb 3 insn 16) }
;;      reg 141 { d382(bb 2 insn 7) }
;;   UD chains for insn luid 1 uid 21
;;      reg 24 { d65(bb 4 insn 20) }

( 4 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(11){ d23(bb 0 insn -1) }u25(13){ d28(bb 0 insn -1) }u26(25){ d66(bb 0 insn -1) }u27(26){ d67(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133 135 136 138 139 140 147 148 149 150 159 161
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133 135 136 138 139 140 147 148 149 150 159 161
;; live  kill	
;; rd  in  	(18)
6, 13, 18, 22, 23, 27, 28, 32, 65, 66, 67, 373, 374, 382, 383, 384, 395, 396
;; rd  gen 	(12)
372, 376, 377, 379, 380, 381, 385, 386, 387, 388, 393, 394
;; rd  kill	(14)
371, 372, 375, 376, 377, 379, 380, 381, 385, 386, 387, 388, 393, 394
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135 136 138 139 140 159 161
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135 136 138 139 140 159 161
;; rd  out 	(30)
6, 13, 18, 22, 23, 27, 28, 32, 65, 66, 67, 372, 373, 374, 376, 377, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 393, 394, 395, 396
;;  UD chains for artificial uses
;;   reg 11 { d23(bb 0 insn -1) }
;;   reg 13 { d28(bb 0 insn -1) }
;;   reg 25 { d66(bb 0 insn -1) }
;;   reg 26 { d67(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 24
;;      reg 147 { d385(bb 5 insn 23) }
;;   UD chains for insn luid 3 uid 26
;;      reg 148 { d386(bb 5 insn 25) }
;;   UD chains for insn luid 5 uid 28
;;      reg 149 { d387(bb 5 insn 27) }
;;   UD chains for insn luid 6 uid 29
;;      reg 138 { d379(bb 5 insn 26) }
;;      reg 139 { d380(bb 5 insn 28) }
;;   UD chains for insn luid 7 uid 30
;;      reg 150 { d388(bb 5 insn 29) }
;;   UD chains for insn luid 8 uid 31
;;      reg 138 { d379(bb 5 insn 26) }
;;   UD chains for insn luid 9 uid 32
;;      reg 138 { d379(bb 5 insn 26) }

( 7 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u36(11){ d23(bb 0 insn -1) }u37(13){ d28(bb 0 insn -1) }u38(25){ d66(bb 0 insn -1) }u39(26){ d67(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 138 139 140 159 161
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 159 161
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 135 137 152
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 138 139 140 159 161
;; live  gen 	 0 [r0] 1 [r1] 133 135 137 152
;; live  kill	 14 [lr]
;; rd  in  	(34)
6, 13, 18, 22, 23, 27, 28, 32, 62, 66, 67, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 393, 394, 395, 396
;; rd  gen 	(4)
371, 375, 378, 389
;; rd  kill	(10)
29, 30, 31, 32, 371, 372, 375, 376, 378, 389
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135 136 138 139 140 159 161
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 138 139 140 159 161
;; rd  out 	(31)
6, 13, 18, 22, 23, 27, 28, 62, 66, 67, 371, 373, 374, 375, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 393, 394, 395, 396
;;  UD chains for artificial uses
;;   reg 11 { d23(bb 0 insn -1) }
;;   reg 13 { d28(bb 0 insn -1) }
;;   reg 25 { d66(bb 0 insn -1) }
;;   reg 26 { d67(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 37
;;      reg 159 { d393(bb 5 insn 36) }
;;   UD chains for insn luid 1 uid 38
;;      reg 135 { d376(bb 5 insn 31) d375(bb 6 insn 48) }
;;      reg 152 { d389(bb 6 insn 37) }
;;   UD chains for insn luid 3 uid 40
;;      reg 137 { d378(bb 6 insn 38) }
;;   UD chains for insn luid 4 uid 41
;;      reg 13 { d28(bb 0 insn -1) }
;;      reg 0 { d0(bb 6 insn 78) }
;;      reg 1 { d12(bb 6 insn 40) }
;;   UD chains for insn luid 5 uid 43
;;      reg 137 { d378(bb 6 insn 38) }
;;      reg 161 { d394(bb 5 insn 42) }
;;   UD chains for insn luid 6 uid 44
;;      reg 137 { d378(bb 6 insn 38) }
;;   UD chains for insn luid 8 uid 46
;;      reg 13 { d28(bb 0 insn -1) }
;;      reg 0 { d4(bb 6 insn 44) }
;;      reg 1 { d7(bb 6 insn 80) }
;;   UD chains for insn luid 9 uid 47
;;      reg 133 { d372(bb 5 insn 32) d371(bb 6 insn 47) }
;;   UD chains for insn luid 10 uid 48
;;      reg 135 { d376(bb 5 insn 31) d375(bb 6 insn 48) }

( 6 5 )->[7]->( 6 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u55(11){ d23(bb 0 insn -1) }u56(13){ d28(bb 0 insn -1) }u57(25){ d66(bb 0 insn -1) }u58(26){ d67(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135 136 138 139 140 159 161
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135 136 138 139 140 159 161
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(35)
6, 13, 18, 22, 23, 27, 28, 32, 62, 65, 66, 67, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 393, 394, 395, 396
;; rd  gen 	(1)
62
;; rd  kill	(6)
60, 61, 62, 63, 64, 65
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135 136 138 139 140 159 161
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135 136 138 139 140 159 161
;; rd  out 	(34)
6, 13, 18, 22, 23, 27, 28, 32, 62, 66, 67, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 393, 394, 395, 396
;;  UD chains for artificial uses
;;   reg 11 { d23(bb 0 insn -1) }
;;   reg 13 { d28(bb 0 insn -1) }
;;   reg 25 { d66(bb 0 insn -1) }
;;   reg 26 { d67(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 52
;;      reg 133 { d372(bb 5 insn 32) d371(bb 6 insn 47) }
;;      reg 139 { d380(bb 5 insn 28) }
;;   UD chains for insn luid 1 uid 53
;;      reg 24 { d62(bb 7 insn 52) }

( 7 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u62(11){ d23(bb 0 insn -1) }u63(13){ d28(bb 0 insn -1) }u64(25){ d66(bb 0 insn -1) }u65(26){ d67(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 136 138 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 136 138 140
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(34)
6, 13, 18, 22, 23, 27, 28, 32, 62, 66, 67, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 393, 394, 395, 396
;; rd  gen 	(1)
61
;; rd  kill	(6)
60, 61, 62, 63, 64, 65
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 136 138 140
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 136 138 140
;; rd  out 	(34)
6, 13, 18, 22, 23, 27, 28, 32, 61, 66, 67, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 393, 394, 395, 396
;;  UD chains for artificial uses
;;   reg 11 { d23(bb 0 insn -1) }
;;   reg 13 { d28(bb 0 insn -1) }
;;   reg 25 { d66(bb 0 insn -1) }
;;   reg 26 { d67(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 55
;;      reg 136 { d377(bb 5 insn 30) }
;;   UD chains for insn luid 1 uid 56
;;      reg 24 { d61(bb 8 insn 55) }

( 8 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u68(11){ d23(bb 0 insn -1) }u69(13){ d28(bb 0 insn -1) }u70(25){ d66(bb 0 insn -1) }u71(26){ d67(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 138 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 138 140
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	 14 [lr]
;; rd  in  	(34)
6, 13, 18, 22, 23, 27, 28, 32, 61, 66, 67, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 393, 394, 395, 396
;; rd  gen 	(1)
2
;; rd  kill	(11)
0, 1, 2, 3, 4, 5, 6, 29, 30, 31, 32
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 140
;; rd  out 	(33)
2, 13, 18, 22, 23, 27, 28, 61, 66, 67, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 393, 394, 395, 396
;;  UD chains for artificial uses
;;   reg 11 { d23(bb 0 insn -1) }
;;   reg 13 { d28(bb 0 insn -1) }
;;   reg 25 { d66(bb 0 insn -1) }
;;   reg 26 { d67(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 62
;;      reg 136 { d377(bb 5 insn 30) }
;;   UD chains for insn luid 3 uid 63
;;      reg 13 { d28(bb 0 insn -1) }
;;      reg 0 { d1(bb 9 insn 60) }
;;      reg 1 { d8(bb 9 insn 61) }
;;      reg 2 { d15(bb 9 insn 62) }

( 8 9 )->[10]->( 1 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u77(11){ d23(bb 0 insn -1) }u78(13){ d28(bb 0 insn -1) }u79(25){ d66(bb 0 insn -1) }u80(26){ d67(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 140
;; lr  def 	 156 157 158
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138 140
;; live  gen 	 156 157 158
;; live  kill	
;; rd  in  	(35)
2, 6, 13, 18, 22, 23, 27, 28, 32, 61, 66, 67, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 393, 394, 395, 396
;; rd  gen 	(3)
390, 391, 392
;; rd  kill	(3)
390, 391, 392
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(38)
2, 6, 13, 18, 22, 23, 27, 28, 32, 61, 66, 67, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396
;;  UD chains for artificial uses
;;   reg 11 { d23(bb 0 insn -1) }
;;   reg 13 { d28(bb 0 insn -1) }
;;   reg 25 { d66(bb 0 insn -1) }
;;   reg 26 { d67(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 67
;;      reg 138 { d379(bb 5 insn 26) }
;;      reg 140 { d381(bb 5 insn 24) }
;;   UD chains for insn luid 2 uid 68
;;      reg 133 { d372(bb 5 insn 32) d371(bb 6 insn 47) }
;;      reg 157 { d391(bb 10 insn 67) }
;;   UD chains for insn luid 3 uid 69
;;      reg 156 { d390(bb 10 insn 66) }
;;      reg 158 { d392(bb 10 insn 68) }

( 10 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u87(11){ d23(bb 0 insn -1) }u88(13){ d28(bb 0 insn -1) }u89(14){ d32(bb 0 insn -1) }u90(25){ d66(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(38)
2, 6, 13, 18, 22, 23, 27, 28, 32, 61, 66, 67, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(38)
2, 6, 13, 18, 22, 23, 27, 28, 32, 61, 66, 67, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396
;;  UD chains for artificial uses
;;   reg 11 { d23(bb 0 insn -1) }
;;   reg 13 { d28(bb 0 insn -1) }
;;   reg 14 { d32(bb 0 insn -1) }
;;   reg 25 { d66(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 83 to worklist
  Adding insn 15 to worklist
  Adding insn 21 to worklist
  Adding insn 85 to worklist
  Adding insn 46 to worklist
  Adding insn 43 to worklist
  Adding insn 41 to worklist
  Adding insn 53 to worklist
  Adding insn 56 to worklist
  Adding insn 63 to worklist
  Adding insn 69 to worklist
Finished finding needed instructions:
Processing use of (reg 156) in insn 69:
  Adding insn 66 to worklist
Processing use of (reg 158) in insn 69:
  Adding insn 68 to worklist
Processing use of (reg 133 [ pfn.633 ]) in insn 68:
  Adding insn 32 to worklist
  Adding insn 47 to worklist
Processing use of (reg 157) in insn 68:
  Adding insn 67 to worklist
Processing use of (reg 138 [ pfn ]) in insn 67:
  Adding insn 26 to worklist
Processing use of (reg 140 [ totalram_pages.408 ]) in insn 67:
  Adding insn 24 to worklist
Processing use of (reg 147) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 148) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 133 [ pfn.633 ]) in insn 47:
Processing use of (reg 138 [ pfn ]) in insn 32:
Processing use of (reg 13 sp) in insn 63:
Processing use of (reg 0 r0) in insn 63:
  Adding insn 60 to worklist
Processing use of (reg 1 r1) in insn 63:
  Adding insn 61 to worklist
Processing use of (reg 2 r2) in insn 63:
  Adding insn 62 to worklist
Processing use of (reg 136 [ size ]) in insn 62:
  Adding insn 30 to worklist
Processing use of (reg 150) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 138 [ pfn ]) in insn 29:
Processing use of (reg 139 [ D.25467 ]) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 149) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 24 cc) in insn 56:
  Adding insn 55 to worklist
Processing use of (reg 136 [ size ]) in insn 55:
Processing use of (reg 24 cc) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 133 [ pfn.633 ]) in insn 52:
Processing use of (reg 139 [ D.25467 ]) in insn 52:
Processing use of (reg 13 sp) in insn 41:
Processing use of (reg 0 r0) in insn 41:
  Adding insn 78 to worklist
Processing use of (reg 1 r1) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 137 [ page ]) in insn 40:
  Adding insn 38 to worklist
Processing use of (reg 135 [ ivtmp.616 ]) in insn 38:
  Adding insn 31 to worklist
  Adding insn 48 to worklist
Processing use of (reg 152 [ mem_map ]) in insn 38:
  Adding insn 37 to worklist
Processing use of (reg 159) in insn 37:
  Adding insn 36 to worklist
Processing use of (reg 135 [ ivtmp.616 ]) in insn 48:
Processing use of (reg 138 [ pfn ]) in insn 31:
Processing use of (reg 137 [ page ]) in insn 43:
Processing use of (reg 161) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 13 sp) in insn 46:
Processing use of (reg 0 r0) in insn 46:
  Adding insn 44 to worklist
Processing use of (reg 1 r1) in insn 46:
  Adding insn 80 to worklist
Processing use of (reg 137 [ page ]) in insn 44:
Processing use of (reg 24 cc) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 134 [ ivtmp.624 ]) in insn 20:
  Adding insn 8 to worklist
  Adding insn 16 to worklist
Processing use of (reg 141 [ D.25457 ]) in insn 20:
  Adding insn 7 to worklist
Processing use of (reg 142) in insn 7:
  Adding insn 5 to worklist
Processing use of (reg 143) in insn 7:
  Adding insn 6 to worklist
Processing use of (reg 134 [ ivtmp.624 ]) in insn 16:
Processing use of (reg 134 [ ivtmp.624 ]) in insn 15:
Processing use of (reg 163) in insn 15:
  Adding insn 12 to worklist
Processing use of (reg 164) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 143) in insn 12:


free_initmem

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={7d,3u} r1={7d,3u} r2={5d,1u} r3={4d} r11={1d,10u} r12={4d} r13={1d,13u} r14={4d,1u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={6d,3u} r25={1d,10u} r26={1d,9u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} r133={2d,3u} r134={2d,3u} r135={2d,2u} r136={1d,2u} r137={1d,3u} r138={1d,4u} r139={1d,2u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,2u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r152={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r161={1d,1u} r163={1d,1u} r164={1d,1u} 
;;    total ref usage 486{397d,89u,0e} in 47{44 regular + 3 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 24, 25, 26, 27, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370
0[0,7] 1[7,7] 2[14,5] 3[19,4] 11[23,1] 12[24,4] 13[28,1] 14[29,4] 15[33,3] 16[36,3] 17[39,3] 18[42,3] 19[45,3] 20[48,3] 21[51,3] 22[54,3] 23[57,3] 24[60,6] 25[66,1] 26[67,1] 27[68,3] 28[71,3] 29[74,3] 30[77,3] 31[80,3] 32[83,3] 33[86,3] 34[89,3] 35[92,3] 36[95,3] 37[98,3] 38[101,3] 39[104,3] 40[107,3] 41[110,3] 42[113,3] 43[116,3] 44[119,3] 45[122,3] 46[125,3] 47[128,3] 48[131,3] 49[134,3] 50[137,3] 51[140,3] 52[143,3] 53[146,3] 54[149,3] 55[152,3] 56[155,3] 57[158,3] 58[161,3] 59[164,3] 60[167,3] 61[170,3] 62[173,3] 63[176,3] 64[179,3] 65[182,3] 66[185,3] 67[188,3] 68[191,3] 69[194,3] 70[197,3] 71[200,3] 72[203,3] 73[206,3] 74[209,3] 75[212,3] 76[215,3] 77[218,3] 78[221,3] 79[224,3] 80[227,3] 81[230,3] 82[233,3] 83[236,3] 84[239,3] 85[242,3] 86[245,3] 87[248,3] 88[251,3] 89[254,3] 90[257,3] 91[260,3] 92[263,3] 93[266,3] 94[269,3] 95[272,3] 96[275,3] 97[278,3] 98[281,3] 99[284,3] 100[287,3] 101[290,3] 102[293,3] 103[296,3] 104[299,3] 105[302,3] 106[305,3] 107[308,3] 108[311,3] 109[314,3] 110[317,3] 111[320,3] 112[323,3] 113[326,3] 114[329,3] 115[332,3] 116[335,3] 117[338,3] 118[341,3] 119[344,3] 120[347,3] 121[350,3] 122[353,3] 123[356,3] 124[359,3] 125[362,3] 126[365,3] 127[368,3] 133[371,2] 134[373,2] 135[375,2] 136[377,1] 137[378,1] 138[379,1] 139[380,1] 140[381,1] 141[382,1] 142[383,1] 143[384,1] 147[385,1] 148[386,1] 149[387,1] 150[388,1] 152[389,1] 156[390,1] 157[391,1] 158[392,1] 159[393,1] 161[394,1] 163[395,1] 164[396,1] 
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 141 142 143 163 164
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 141 142 143 163 164
;; live  kill	
;; rd  in  	(10)
6, 13, 18, 22, 23, 27, 28, 32, 66, 67
;; rd  gen 	(6)
374, 382, 383, 384, 395, 396
;; rd  kill	(7)
373, 374, 382, 383, 384, 395, 396

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 arch/arm/mm/init.c:743 (set (reg/f:SI 142)
        (symbol_ref:SI ("__init_end") [flags 0xc0] <var_decl 0x114781e0 __init_end>)) 167 {*arm_movsi_insn} (nil))

(insn 6 5 7 2 arch/arm/mm/init.c:743 (set (reg/f:SI 143)
        (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>)) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/mm/init.c:743 (set (reg:SI 141 [ D.25457 ])
        (minus:SI (reg/f:SI 142)
            (reg/f:SI 143))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg/f:SI 142)
        (expr_list:REG_EQUAL (minus:SI (symbol_ref:SI ("__init_end") [flags 0xc0] <var_decl 0x114781e0 __init_end>)
                (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>))
            (nil))))

(insn 8 7 12 2 arch/arm/mm/init.c:743 (set (reg:SI 134 [ ivtmp.624 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 12 8 14 2 arch/arm/mm/init.c:445 (set (reg/f:SI 163)
        (reg/f:SI 143)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 143)
        (expr_list:REG_EQUAL (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>)
            (nil))))

(insn 14 12 83 2 arch/arm/mm/init.c:445 (set (reg:SI 164)
        (const_int -402792720 [0xffffffffe7fddef0])) 167 {*arm_movsi_insn} (nil))

(jump_insn 83 14 84 2 (set (pc)
        (label_ref 17)) -1 (nil))
;; End of basic block 2 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141 163 164
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141 163 164
;; rd  out 	(16)
6, 13, 18, 22, 23, 27, 28, 32, 66, 67, 374, 382, 383, 384, 395, 396


;; Succ edge  4 [100.0%] 

(barrier 84 83 19)

;; Start of basic block ( 4) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(11){ }u8(13){ }u9(25){ }u10(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141 163 164
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 163 164
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141 163 164
;; live  gen 	 134
;; live  kill	
;; rd  in  	(18)
6, 13, 18, 22, 23, 27, 28, 32, 65, 66, 67, 373, 374, 382, 383, 384, 395, 396
;; rd  gen 	(1)
373
;; rd  kill	(2)
373, 374

;; Pred edge  4 [91.0%] 
(code_label 19 84 11 3 35 "" [1 uses])

(note 11 19 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 15 11 16 3 arch/arm/mm/init.c:445 (set (mem:SI (plus:SI (reg:SI 134 [ ivtmp.624 ])
                (reg/f:SI 163)) [0 S4 A32])
        (reg:SI 164)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int -402792720 [0xffffffffe7fddef0])
        (nil)))

(insn 16 15 17 3 arch/arm/mm/init.c:445 (set (reg:SI 134 [ ivtmp.624 ])
        (plus:SI (reg:SI 134 [ ivtmp.624 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141 163 164
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141 163 164
;; rd  out 	(17)
6, 13, 18, 22, 23, 27, 28, 32, 65, 66, 67, 373, 382, 383, 384, 395, 396


;; Succ edge  4 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 3 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(11){ }u18(13){ }u19(25){ }u20(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141 163 164
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 141
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141 163 164
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(18)
6, 13, 18, 22, 23, 27, 28, 32, 65, 66, 67, 373, 374, 382, 383, 384, 395, 396
;; rd  gen 	(1)
65
;; rd  kill	(6)
60, 61, 62, 63, 64, 65

;; Pred edge  3 [100.0%]  (fallthru,dfs_back)
;; Pred edge  2 [100.0%] 
(code_label 17 16 18 4 34 "" [1 uses])

(note 18 17 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 20 18 21 4 arch/arm/mm/init.c:732 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141 [ D.25457 ])
            (reg:SI 134 [ ivtmp.624 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 21 20 22 4 arch/arm/mm/init.c:732 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 19)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 4 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141 163 164
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141 163 164
;; rd  out 	(18)
6, 13, 18, 22, 23, 27, 28, 32, 65, 66, 67, 373, 374, 382, 383, 384, 395, 396


;; Succ edge  3 [91.0%] 
;; Succ edge  5 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(11){ }u25(13){ }u26(25){ }u27(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133 135 136 138 139 140 147 148 149 150 159 161
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133 135 136 138 139 140 147 148 149 150 159 161
;; live  kill	
;; rd  in  	(18)
6, 13, 18, 22, 23, 27, 28, 32, 65, 66, 67, 373, 374, 382, 383, 384, 395, 396
;; rd  gen 	(12)
372, 376, 377, 379, 380, 381, 385, 386, 387, 388, 393, 394
;; rd  kill	(14)
371, 372, 375, 376, 377, 379, 380, 381, 385, 386, 387, 388, 393, 394

;; Pred edge  4 [9.0%]  (fallthru,loop_exit)
(note 22 21 23 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 24 5 arch/arm/mm/init.c:745 (set (reg/f:SI 147)
        (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>)) 167 {*arm_movsi_insn} (nil))

(insn 24 23 25 5 arch/arm/mm/init.c:745 (set (reg:SI 140 [ totalram_pages.408 ])
        (mem/c/i:SI (reg/f:SI 147) [0 totalram_pages+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 147)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>) [0 totalram_pages+0 S4 A32])
            (nil))))

(insn 25 24 26 5 arch/arm/mm/init.c:745 (set (reg/f:SI 148)
        (const:SI (plus:SI (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>)
                (const_int 1073741824 [0x40000000])))) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 5 arch/arm/mm/init.c:745 (set (reg/v:SI 138 [ pfn ])
        (lshiftrt:SI (reg/f:SI 148)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/f:SI 148)
        (expr_list:REG_EQUAL (lshiftrt:SI (const:SI (plus:SI (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>)
                        (const_int 1073741824 [0x40000000])))
                (const_int 12 [0xc]))
            (nil))))

(insn 27 26 28 5 arch/arm/mm/init.c:745 (set (reg/f:SI 149)
        (const:SI (plus:SI (symbol_ref:SI ("__init_end") [flags 0xc0] <var_decl 0x114781e0 __init_end>)
                (const_int 1073741824 [0x40000000])))) 167 {*arm_movsi_insn} (nil))

(insn 28 27 29 5 arch/arm/mm/init.c:745 (set (reg:SI 139 [ D.25467 ])
        (lshiftrt:SI (reg/f:SI 149)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/f:SI 149)
        (expr_list:REG_EQUAL (lshiftrt:SI (const:SI (plus:SI (symbol_ref:SI ("__init_end") [flags 0xc0] <var_decl 0x114781e0 __init_end>)
                        (const_int 1073741824 [0x40000000])))
                (const_int 12 [0xc]))
            (nil))))

(insn 29 28 30 5 arch/arm/mm/init.c:421 (set (reg:SI 150)
        (minus:SI (reg:SI 139 [ D.25467 ])
            (reg/v:SI 138 [ pfn ]))) 28 {*arm_subsi3_insn} (nil))

(insn 30 29 31 5 arch/arm/mm/init.c:421 (set (reg/v:SI 136 [ size ])
        (ashift:SI (reg:SI 150)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 150)
        (nil)))

(insn 31 30 32 5 arch/arm/mm/init.c:421 (set (reg:SI 135 [ ivtmp.616 ])
        (ashift:SI (reg/v:SI 138 [ pfn ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn 32 31 36 5 arch/arm/mm/init.c:421 (set (reg/v:SI 133 [ pfn.633 ])
        (reg/v:SI 138 [ pfn ])) 167 {*arm_movsi_insn} (nil))

(insn 36 32 42 5 arch/arm/mm/init.c:424 (set (reg/f:SI 159)
        (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>)) 167 {*arm_movsi_insn} (nil))

(insn 42 36 85 5 include/linux/mm.h:417 (set (reg:SI 161)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(jump_insn 85 42 86 5 (set (pc)
        (label_ref 49)) -1 (nil))
;; End of basic block 5 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135 136 138 139 140 159 161
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135 136 138 139 140 159 161
;; rd  out 	(30)
6, 13, 18, 22, 23, 27, 28, 32, 65, 66, 67, 372, 373, 374, 376, 377, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 393, 394, 395, 396


;; Succ edge  7 [100.0%] 

(barrier 86 85 51)

;; Start of basic block ( 7) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u36(11){ }u37(13){ }u38(25){ }u39(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 138 139 140 159 161
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 159 161
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 135 137 152
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 138 139 140 159 161
;; live  gen 	 0 [r0] 1 [r1] 133 135 137 152
;; live  kill	 14 [lr]
;; rd  in  	(34)
6, 13, 18, 22, 23, 27, 28, 32, 62, 66, 67, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 393, 394, 395, 396
;; rd  gen 	(4)
371, 375, 378, 389
;; rd  kill	(10)
29, 30, 31, 32, 371, 372, 375, 376, 378, 389

;; Pred edge  7 [91.0%] 
(code_label 51 86 35 6 37 "" [1 uses])

(note 35 51 37 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 37 35 38 6 arch/arm/mm/init.c:424 (set (reg/f:SI 152 [ mem_map ])
        (mem/f/c/i:SI (reg/f:SI 159) [0 mem_map+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>) [0 mem_map+0 S4 A32])
        (nil)))

(insn 38 37 78 6 arch/arm/mm/init.c:424 (set (reg/v/f:SI 137 [ page ])
        (plus:SI (reg/f:SI 152 [ mem_map ])
            (reg:SI 135 [ ivtmp.616 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 152 [ mem_map ])
        (nil)))

(insn 78 38 40 6 include/linux/page-flags.h:207 (set (reg:SI 0 r0)
        (const_int 10 [0xa])) 167 {*arm_movsi_insn} (nil))

(insn 40 78 41 6 include/linux/page-flags.h:207 (set (reg:SI 1 r1)
        (reg/v/f:SI 137 [ page ])) 167 {*arm_movsi_insn} (nil))

(call_insn 41 40 43 6 include/linux/page-flags.h:207 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x512e0080 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 43 41 44 6 include/linux/mm.h:417 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ page ])
                (const_int 16 [0x10])) [0 <variable>.D.8033.D.8032.D.8031._count.counter+0 S4 A32])
        (reg:SI 161)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 44 43 80 6 arch/arm/mm/init.c:427 (set (reg:SI 0 r0)
        (reg/v/f:SI 137 [ page ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 137 [ page ])
        (nil)))

(insn 80 44 46 6 arch/arm/mm/init.c:427 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 46 80 47 6 arch/arm/mm/init.c:427 (parallel [
            (call (mem:SI (symbol_ref:SI ("__free_pages") [flags 0x41] <function_decl 0x10f4c580 __free_pages>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 47 46 48 6 arch/arm/mm/init.c:423 discrim 2 (set (reg/v:SI 133 [ pfn.633 ])
        (plus:SI (reg/v:SI 133 [ pfn.633 ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 48 47 49 6 arch/arm/mm/init.c:423 discrim 2 (set (reg:SI 135 [ ivtmp.616 ])
        (plus:SI (reg:SI 135 [ ivtmp.616 ])
            (const_int 32 [0x20]))) 4 {*arm_addsi3} (nil))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135 136 138 139 140 159 161
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 138 139 140 159 161
;; rd  out 	(31)
6, 13, 18, 22, 23, 27, 28, 62, 66, 67, 371, 373, 374, 375, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 393, 394, 395, 396


;; Succ edge  7 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 6 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u55(11){ }u56(13){ }u57(25){ }u58(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135 136 138 139 140 159 161
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135 136 138 139 140 159 161
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(35)
6, 13, 18, 22, 23, 27, 28, 32, 62, 65, 66, 67, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 393, 394, 395, 396
;; rd  gen 	(1)
62
;; rd  kill	(6)
60, 61, 62, 63, 64, 65

;; Pred edge  6 [100.0%]  (fallthru,dfs_back)
;; Pred edge  5 [100.0%] 
(code_label 49 48 50 7 36 "" [1 uses])

(note 50 49 52 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 52 50 53 7 arch/arm/mm/init.c:423 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ pfn.633 ])
            (reg:SI 139 [ D.25467 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 53 52 54 7 arch/arm/mm/init.c:423 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 7 -> ( 6 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135 136 138 139 140 159 161
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135 136 138 139 140 159 161
;; rd  out 	(34)
6, 13, 18, 22, 23, 27, 28, 32, 62, 66, 67, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 393, 394, 395, 396


;; Succ edge  6 [91.0%] 
;; Succ edge  8 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u62(11){ }u63(13){ }u64(25){ }u65(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 136 138 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 136 138 140
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(34)
6, 13, 18, 22, 23, 27, 28, 32, 62, 66, 67, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 393, 394, 395, 396
;; rd  gen 	(1)
61
;; rd  kill	(6)
60, 61, 62, 63, 64, 65

;; Pred edge  7 [9.0%]  (fallthru,loop_exit)
(note 54 53 55 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 55 54 56 8 arch/arm/mm/init.c:431 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ size ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 56 55 57 8 arch/arm/mm/init.c:431 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 8 -> ( 9 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 136 138 140
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 136 138 140
;; rd  out 	(34)
6, 13, 18, 22, 23, 27, 28, 32, 61, 66, 67, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 393, 394, 395, 396


;; Succ edge  9 [100.0%]  (fallthru)
;; Succ edge  10 [0.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u68(11){ }u69(13){ }u70(25){ }u71(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 138 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 138 140
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	 14 [lr]
;; rd  in  	(34)
6, 13, 18, 22, 23, 27, 28, 32, 61, 66, 67, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 393, 394, 395, 396
;; rd  gen 	(1)
2
;; rd  kill	(11)
0, 1, 2, 3, 4, 5, 6, 29, 30, 31, 32

;; Pred edge  8 [100.0%]  (fallthru)
(note 57 56 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 60 57 61 9 arch/arm/mm/init.c:432 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x1161a480>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x1161a480>)
        (nil)))

(insn 61 60 62 9 arch/arm/mm/init.c:432 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x1169b720>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x1169b720>)
        (nil)))

(insn 62 61 63 9 arch/arm/mm/init.c:432 (set (reg:SI 2 r2)
        (reg/v:SI 136 [ size ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 136 [ size ])
        (nil)))

(call_insn 63 62 64 9 arch/arm/mm/init.c:432 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 9 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 140
;; rd  out 	(33)
2, 13, 18, 22, 23, 27, 28, 61, 66, 67, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 393, 394, 395, 396


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 8 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u77(11){ }u78(13){ }u79(25){ }u80(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 140
;; lr  def 	 156 157 158
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138 140
;; live  gen 	 156 157 158
;; live  kill	
;; rd  in  	(35)
2, 6, 13, 18, 22, 23, 27, 28, 32, 61, 66, 67, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 393, 394, 395, 396
;; rd  gen 	(3)
390, 391, 392
;; rd  kill	(3)
390, 391, 392

;; Pred edge  8 [0.0%] 
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 64 63 65 10 38 "" [1 uses])

(note 65 64 66 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 67 10 arch/arm/mm/init.c:745 (set (reg/f:SI 156)
        (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>)) 167 {*arm_movsi_insn} (nil))

(insn 67 66 68 10 arch/arm/mm/init.c:745 (set (reg:SI 157)
        (minus:SI (reg:SI 140 [ totalram_pages.408 ])
            (reg/v:SI 138 [ pfn ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 140 [ totalram_pages.408 ])
        (expr_list:REG_DEAD (reg/v:SI 138 [ pfn ])
            (nil))))

(insn 68 67 69 10 arch/arm/mm/init.c:745 (set (reg:SI 158)
        (plus:SI (reg:SI 157)
            (reg/v:SI 133 [ pfn.633 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg/v:SI 133 [ pfn.633 ])
            (nil))))

(insn 69 68 0 10 arch/arm/mm/init.c:745 (set (mem/c/i:SI (reg/f:SI 156) [0 totalram_pages+0 S4 A32])
        (reg:SI 158)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 158)
        (expr_list:REG_DEAD (reg/f:SI 156)
            (nil))))
;; End of basic block 10 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(38)
2, 6, 13, 18, 22, 23, 27, 28, 32, 61, 66, 67, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function mem_init (mem_init)[0:1360] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 44 n_edges 61 count 120 (  2.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 44 n_edges 61 count 139 (  3.2)
df_worklist_dataflow_doublequeue:n_basic_blocks 44 n_edges 61 count 131 (    3)


mem_init

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={22d,11u} r1={21d,9u} r2={14d,2u} r3={14d,2u} r11={1d,43u} r12={12d} r13={1d,85u} r14={12d,1u} r15={11d} r16={11d} r17={11d} r18={11d} r19={11d} r20={11d} r21={11d} r22={11d} r23={11d} r24={39d,24u} r25={1d,43u} r26={1d,42u} r27={11d} r28={11d} r29={11d} r30={11d} r31={11d} r32={11d} r33={11d} r34={11d} r35={11d} r36={11d} r37={11d} r38={11d} r39={11d} r40={11d} r41={11d} r42={11d} r43={11d} r44={11d} r45={11d} r46={11d} r47={11d} r48={11d} r49={11d} r50={11d} r51={11d} r52={11d} r53={11d} r54={11d} r55={11d} r56={11d} r57={11d} r58={11d} r59={11d} r60={11d} r61={11d} r62={11d} r63={11d} r64={11d} r65={11d} r66={11d} r67={11d} r68={11d} r69={11d} r70={11d} r71={11d} r72={11d} r73={11d} r74={11d} r75={11d} r76={11d} r77={11d} r78={11d} r79={11d} r80={11d} r81={11d} r82={11d} r83={11d} r84={11d} r85={11d} r86={11d} r87={11d} r88={11d} r89={11d} r90={11d} r91={11d} r92={11d} r93={11d} r94={11d} r95={11d} r96={11d} r97={11d} r98={11d} r99={11d} r100={11d} r101={11d} r102={11d} r103={11d} r104={11d} r105={11d} r106={11d} r107={11d} r108={11d} r109={11d} r110={11d} r111={11d} r112={11d} r113={11d} r114={11d} r115={11d} r116={11d} r117={11d} r118={11d} r119={11d} r120={11d} r121={11d} r122={11d} r123={11d} r124={11d} r125={11d} r126={11d} r127={11d} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,2u} r140={1d,2u} r141={2d,1u} r142={1d,1u} r144={2d,3u} r145={3d,11u} r146={1d,2u} r147={1d,1u} r148={1d,7u} r149={1d,1u} r150={1d,2u} r151={1d,3u} r152={2d,4u,1d} r153={2d,2u} r154={2d,2u} r155={1d,2u} r156={2d,5u,1d} r157={2d,4u} r158={1d,1u} r159={1d,1u} r160={1d,2u,1d} r162={1d,1u} r163={1d,1u} r165={1d,1u} r166={1d,1u} r167={2d,4u} r168={2d,4u} r169={1d,2u} r170={1d,2u,1d} r171={1d,2u} r172={1d,3u} r173={1d,3u} r174={1d,1u,1d} r175={2d,3u} r176={2d,2u} r177={1d,2u} r178={1d,3u} r179={1d,2u} r180={1d,2u} r181={1d,1u} r182={2d,6u} r183={2d,2u} r184={2d,2u} r185={2d,2u} r186={1d,2u} r187={1d,3u} r188={1d,1u} r189={1d,2u} r190={1d,2u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u,1d} r196={1d,1u} r197={1d,1u} r200={1d,1u} r201={1d,1u} r203={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r210={1d,1u} r211={1d,1u,1d} r212={1d,1u,1d} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u,1d} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u,1d} r224={1d,1u,1d} r225={1d,1u} r226={1d,1u} r228={1d,1u} r229={1d,2u} r231={1d,1u} r232={1d,1u} r233={1d,2u} r234={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} r239={1d,1u,1d} r240={1d,1u} r241={1d,1u} r242={1d,1u} r245={1d,1u} r248={1d,1u} r249={1d,1u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r255={1d,1u} r258={1d,1u} r261={1d,1u} r262={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,2u} r270={1d,1u} r272={1d,1u} r273={1d,1u} r274={1d,1u} r275={1d,1u} r276={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r282={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={1d,1u} r288={1d,2u} r289={1d,1u} r290={1d,2u} r291={1d,1u} r292={1d,1u} r293={1d,1u} r294={1d,1u} r295={1d,1u} r296={1d,1u} r299={1d,1u} r300={1d,1u} r302={1d,1u} r305={1d,1u} r306={1d,1u} r307={1d,1u} r308={1d,1u} r311={1d,1u} r312={1d,1u} r314={1d,1u} r315={1d,1u} r316={1d,1u} r317={1d,1u} r318={1d,1u} r319={1d,1u} r320={1d,1u} r321={1d,1u} r322={1d,1u,1d} r323={1d,1u} r325={1d,1u} r326={1d,1u} r327={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,2u} r331={1d,1u} r332={1d,1u} r333={1d,1u} r334={1d,2u} r335={1d,1u} r336={1d,1u} r337={1d,2u} r339={1d,1u} r340={1d,1u} r343={1d,2u} r344={1d,1u} r345={1d,3u,2d} r346={1d,1u} r349={1d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r353={1d,2u} r354={1d,1u} r355={1d,3u,2d} r356={1d,1u} r359={1d,1u} r360={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,2u} r364={1d,1u} r365={1d,3u,2d} r366={1d,1u} r369={1d,1u} r370={1d,1u} r371={1d,1u} r372={1d,1u} r373={1d,2u} r374={1d,1u} r375={1d,3u,2d} r376={1d,1u} r379={1d,1u} r380={1d,1u} r381={1d,1u} r382={1d,1u} r383={1d,1u} r384={1d,2u} r385={1d,2u} r387={2d,2u} r404={1d,5u} r405={1d,4u} r406={1d,2u} r407={1d,2u} r413={1d,2u} r414={1d,1u} r415={1d,1u} 
;;    total ref usage 2176{1577d,578u,21e} in 353{342 regular + 11 call} insns.
;; Reaching defs:

  sparse invalidated 	24
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347
0[0,22] 1[22,21] 2[43,14] 3[57,14] 11[71,1] 12[72,12] 13[84,1] 14[85,12] 15[97,11] 16[108,11] 17[119,11] 18[130,11] 19[141,11] 20[152,11] 21[163,11] 22[174,11] 23[185,11] 24[196,39] 25[235,1] 26[236,1] 27[237,11] 28[248,11] 29[259,11] 30[270,11] 31[281,11] 32[292,11] 33[303,11] 34[314,11] 35[325,11] 36[336,11] 37[347,11] 38[358,11] 39[369,11] 40[380,11] 41[391,11] 42[402,11] 43[413,11] 44[424,11] 45[435,11] 46[446,11] 47[457,11] 48[468,11] 49[479,11] 50[490,11] 51[501,11] 52[512,11] 53[523,11] 54[534,11] 55[545,11] 56[556,11] 57[567,11] 58[578,11] 59[589,11] 60[600,11] 61[611,11] 62[622,11] 63[633,11] 64[644,11] 65[655,11] 66[666,11] 67[677,11] 68[688,11] 69[699,11] 70[710,11] 71[721,11] 72[732,11] 73[743,11] 74[754,11] 75[765,11] 76[776,11] 77[787,11] 78[798,11] 79[809,11] 80[820,11] 81[831,11] 82[842,11] 83[853,11] 84[864,11] 85[875,11] 86[886,11] 87[897,11] 88[908,11] 89[919,11] 90[930,11] 91[941,11] 92[952,11] 93[963,11] 94[974,11] 95[985,11] 96[996,11] 97[1007,11] 98[1018,11] 99[1029,11] 100[1040,11] 101[1051,11] 102[1062,11] 103[1073,11] 104[1084,11] 105[1095,11] 106[1106,11] 107[1117,11] 108[1128,11] 109[1139,11] 110[1150,11] 111[1161,11] 112[1172,11] 113[1183,11] 114[1194,11] 115[1205,11] 116[1216,11] 117[1227,11] 118[1238,11] 119[1249,11] 120[1260,11] 121[1271,11] 122[1282,11] 123[1293,11] 124[1304,11] 125[1315,11] 126[1326,11] 127[1337,11] 136[1348,1] 137[1349,1] 138[1350,1] 139[1351,1] 140[1352,1] 141[1353,2] 142[1355,1] 144[1356,2] 145[1358,3] 146[1361,1] 147[1362,1] 148[1363,1] 149[1364,1] 150[1365,1] 151[1366,1] 152[1367,2] 153[1369,2] 154[1371,2] 155[1373,1] 156[1374,2] 157[1376,2] 158[1378,1] 159[1379,1] 160[1380,1] 162[1381,1] 163[1382,1] 165[1383,1] 166[1384,1] 167[1385,2] 168[1387,2] 169[1389,1] 170[1390,1] 171[1391,1] 172[1392,1] 173[1393,1] 174[1394,1] 175[1395,2] 176[1397,2] 177[1399,1] 178[1400,1] 179[1401,1] 180[1402,1] 181[1403,1] 182[1404,2] 183[1406,2] 184[1408,2] 185[1410,2] 186[1412,1] 187[1413,1] 188[1414,1] 189[1415,1] 190[1416,1] 191[1417,1] 192[1418,1] 193[1419,1] 194[1420,1] 195[1421,1] 196[1422,1] 197[1423,1] 200[1424,1] 201[1425,1] 203[1426,1] 205[1427,1] 206[1428,1] 207[1429,1] 208[1430,1] 210[1431,1] 211[1432,1] 212[1433,1] 213[1434,1] 214[1435,1] 215[1436,1] 216[1437,1] 217[1438,1] 218[1439,1] 219[1440,1] 220[1441,1] 221[1442,1] 222[1443,1] 223[1444,1] 224[1445,1] 225[1446,1] 226[1447,1] 228[1448,1] 229[1449,1] 231[1450,1] 232[1451,1] 233[1452,1] 234[1453,1] 235[1454,1] 236[1455,1] 237[1456,1] 239[1457,1] 240[1458,1] 241[1459,1] 242[1460,1] 245[1461,1] 248[1462,1] 249[1463,1] 252[1464,1] 253[1465,1] 254[1466,1] 255[1467,1] 258[1468,1] 261[1469,1] 262[1470,1] 265[1471,1] 266[1472,1] 267[1473,1] 268[1474,1] 269[1475,1] 270[1476,1] 272[1477,1] 273[1478,1] 274[1479,1] 275[1480,1] 276[1481,1] 279[1482,1] 280[1483,1] 281[1484,1] 282[1485,1] 283[1486,1] 284[1487,1] 285[1488,1] 286[1489,1] 288[1490,1] 289[1491,1] 290[1492,1] 291[1493,1] 292[1494,1] 293[1495,1] 294[1496,1] 295[1497,1] 296[1498,1] 299[1499,1] 300[1500,1] 302[1501,1] 305[1502,1] 306[1503,1] 307[1504,1] 308[1505,1] 311[1506,1] 312[1507,1] 314[1508,1] 315[1509,1] 316[1510,1] 317[1511,1] 318[1512,1] 319[1513,1] 320[1514,1] 321[1515,1] 322[1516,1] 323[1517,1] 325[1518,1] 326[1519,1] 327[1520,1] 328[1521,1] 329[1522,1] 330[1523,1] 331[1524,1] 332[1525,1] 333[1526,1] 334[1527,1] 335[1528,1] 336[1529,1] 337[1530,1] 339[1531,1] 340[1532,1] 343[1533,1] 344[1534,1] 345[1535,1] 346[1536,1] 349[1537,1] 350[1538,1] 351[1539,1] 352[1540,1] 353[1541,1] 354[1542,1] 355[1543,1] 356[1544,1] 359[1545,1] 360[1546,1] 361[1547,1] 362[1548,1] 363[1549,1] 364[1550,1] 365[1551,1] 366[1552,1] 369[1553,1] 370[1554,1] 371[1555,1] 372[1556,1] 373[1557,1] 374[1558,1] 375[1559,1] 376[1560,1] 379[1561,1] 380[1562,1] 381[1563,1] 382[1564,1] 383[1565,1] 384[1566,1] 385[1567,1] 387[1568,2] 404[1570,1] 405[1571,1] 406[1572,1] 407[1573,1] 413[1574,1] 414[1575,1] 415[1576,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d21(0){ }d42(1){ }d56(2){ }d70(3){ }d71(11){ }d83(12){ }d84(13){ }d96(14){ }d235(25){ }d236(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(10)
21, 42, 56, 70, 71, 83, 84, 96, 235, 236
;; rd  kill	(99)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 235, 236
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(10)
21, 42, 56, 70, 71, 83, 84, 96, 235, 236

( 0 )->[2]->( 7 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ d71(bb 0 insn -1) }u1(13){ d84(bb 0 insn -1) }u2(25){ d235(bb 0 insn -1) }u3(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 152 175 176 193 194 195 196 197 413 414 415
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 152 175 176 193 194 195 196 197 413 414 415
;; live  kill	
;; rd  in  	(10)
21, 42, 56, 70, 71, 83, 84, 96, 235, 236
;; rd  gen 	(11)
1368, 1395, 1397, 1419, 1420, 1421, 1422, 1423, 1574, 1575, 1576
;; rd  kill	(14)
1367, 1368, 1395, 1396, 1397, 1398, 1419, 1420, 1421, 1422, 1423, 1574, 1575, 1576
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 175 176 413 414 415
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 175 176 413 414 415
;; rd  out 	(21)
21, 42, 56, 70, 71, 83, 84, 96, 235, 236, 1368, 1395, 1397, 1419, 1420, 1421, 1422, 1423, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 10
;;      reg 194 { d1420(bb 2 insn 9) }
;;   UD chains for insn luid 3 uid 11
;;      reg 196 { d1422(bb 2 insn 10) }
;;   UD chains for insn luid 4 uid 12
;;      reg 195 { d1421(bb 2 insn 11) }
;;   eq_note reg 195 { }
;;   UD chains for insn luid 5 uid 13
;;      reg 193 { d1419(bb 2 insn 8) }
;;      reg 197 { d1423(bb 2 insn 12) }
;;   UD chains for insn luid 7 uid 15
;;      reg 152 { d1368(bb 2 insn 14) }
;;   UD chains for insn luid 8 uid 16
;;      reg 152 { d1368(bb 2 insn 14) }
;;   UD chains for insn luid 10 uid 21
;;      reg 413 { d1574(bb 2 insn 74) }

( 7 )->[3]->( 4 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(11){ d71(bb 0 insn -1) }u14(13){ d84(bb 0 insn -1) }u15(25){ d235(bb 0 insn -1) }u16(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 175 176 413 414 415
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 175 414
;; lr  def 	 24 [cc] 150 151 174 200 201 203 205 206 207 208
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 175 176 413 414 415
;; live  gen 	 24 [cc] 150 151 174 200 201 203 205 206 207 208
;; live  kill	
;; rd  in  	(56)
21, 42, 56, 70, 71, 83, 84, 96, 229, 235, 236, 1365, 1366, 1367, 1368, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1574, 1575, 1576
;; rd  gen 	(11)
232, 1365, 1366, 1394, 1424, 1425, 1426, 1427, 1428, 1429, 1430
;; rd  kill	(10)
1365, 1366, 1394, 1424, 1425, 1426, 1427, 1428, 1429, 1430
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 152 175 176 413 414 415
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 152 175 176 413 414 415
;; rd  out 	(56)
21, 42, 56, 70, 71, 83, 84, 96, 232, 235, 236, 1365, 1366, 1367, 1368, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 22
;;      reg 152 { d1368(bb 2 insn 14) d1367(bb 6 insn 70) }
;;      reg 414 { d1575(bb 2 insn 21) }
;;   eq_note reg 152 { }
;;   UD chains for insn luid 1 uid 23
;;      reg 151 { d1366(bb 3 insn 22) }
;;   UD chains for insn luid 2 uid 24
;;      reg 200 { d1424(bb 3 insn 23) }
;;   UD chains for insn luid 3 uid 25
;;      reg 174 { d1394(bb 3 insn 24) }
;;   UD chains for insn luid 4 uid 26
;;      reg 201 { d1425(bb 3 insn 25) }
;;   eq_note reg 174 { }
;;   UD chains for insn luid 5 uid 27
;;      reg 150 { d1365(bb 3 insn 26) }
;;      reg 175 { d1396(bb 6 insn 68) d1395(bb 2 insn 16) }
;;   UD chains for insn luid 6 uid 28
;;      reg 24 { d234(bb 3 insn 27) }
;;   UD chains for insn luid 7 uid 30
;;      reg 175 { d1396(bb 6 insn 68) d1395(bb 2 insn 16) }
;;   UD chains for insn luid 8 uid 31
;;      reg 24 { d233(bb 3 insn 30) }
;;   UD chains for insn luid 9 uid 33
;;      reg 203 { d1426(bb 3 insn 28) }
;;      reg 205 { d1427(bb 3 insn 31) }
;;   UD chains for insn luid 10 uid 34
;;      reg 206 { d1428(bb 3 insn 33) }
;;   UD chains for insn luid 11 uid 35
;;      reg 207 { d1429(bb 3 insn 34) }
;;   UD chains for insn luid 12 uid 36
;;      reg 208 { d1430(bb 3 insn 35) }
;;   UD chains for insn luid 13 uid 37
;;      reg 24 { d232(bb 3 insn 36) }

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u36(11){ d71(bb 0 insn -1) }u37(13){ d84(bb 0 insn -1) }u38(25){ d235(bb 0 insn -1) }u39(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 152 175 176 413 414 415
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 175 415
;; lr  def 	 24 [cc] 177 178 179 210 211 212 213 214 215 216 217 218
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 152 175 176 413 414 415
;; live  gen 	 24 [cc] 177 178 179 210 211 212 213 214 215 216 217 218
;; live  kill	
;; rd  in  	(56)
21, 42, 56, 70, 71, 83, 84, 96, 232, 235, 236, 1365, 1366, 1367, 1368, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1574, 1575, 1576
;; rd  gen 	(13)
231, 1399, 1400, 1401, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439
;; rd  kill	(12)
1399, 1400, 1401, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 176 177 178 413 414 415
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 176 177 178 413 414 415
;; rd  out 	(56)
21, 42, 56, 70, 71, 83, 84, 96, 231, 235, 236, 1365, 1366, 1367, 1368, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 40
;;      reg 415 { d1576(bb 2 insn 39) }
;;   UD chains for insn luid 1 uid 41
;;      reg 175 { d1396(bb 6 insn 68) d1395(bb 2 insn 16) }
;;   UD chains for insn luid 2 uid 42
;;      reg 179 { d1401(bb 4 insn 40) }
;;      reg 210 { d1431(bb 4 insn 41) }
;;   UD chains for insn luid 3 uid 43
;;      reg 211 { d1432(bb 4 insn 42) }
;;   UD chains for insn luid 4 uid 44
;;      reg 213 { d1434(bb 4 insn 43) }
;;   eq_note reg 211 { }
;;   UD chains for insn luid 5 uid 45
;;      reg 212 { d1433(bb 4 insn 44) }
;;   UD chains for insn luid 6 uid 46
;;      reg 214 { d1435(bb 4 insn 45) }
;;   eq_note reg 212 { }
;;   UD chains for insn luid 7 uid 47
;;      reg 150 { d1365(bb 3 insn 26) }
;;   UD chains for insn luid 8 uid 48
;;      reg 179 { d1401(bb 4 insn 40) }
;;      reg 215 { d1436(bb 4 insn 47) }
;;   UD chains for insn luid 9 uid 49
;;      reg 216 { d1437(bb 4 insn 48) }
;;   UD chains for insn luid 10 uid 50
;;      reg 217 { d1438(bb 4 insn 49) }
;;   UD chains for insn luid 11 uid 51
;;      reg 218 { d1439(bb 4 insn 50) }
;;   eq_note reg 217 { }
;;   UD chains for insn luid 12 uid 52
;;      reg 177 { d1399(bb 4 insn 51) }
;;      reg 178 { d1400(bb 4 insn 46) }
;;   UD chains for insn luid 13 uid 53
;;      reg 24 { d231(bb 4 insn 52) }

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u60(11){ d71(bb 0 insn -1) }u61(13){ d84(bb 0 insn -1) }u62(25){ d235(bb 0 insn -1) }u63(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 176 177 178 413 414 415
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 177 178
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 219
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 176 177 178 413 414 415
;; live  gen 	 0 [r0] 1 [r1] 219
;; live  kill	 14 [lr]
;; rd  in  	(56)
21, 42, 56, 70, 71, 83, 84, 96, 231, 235, 236, 1365, 1366, 1367, 1368, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1574, 1575, 1576
;; rd  gen 	(1)
1440
;; rd  kill	(13)
85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 1440
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 176 413 414 415
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 176 413 414 415
;; rd  out 	(55)
21, 42, 56, 70, 71, 83, 84, 231, 235, 236, 1365, 1366, 1367, 1368, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 55
;;      reg 177 { d1399(bb 4 insn 51) }
;;      reg 178 { d1400(bb 4 insn 46) }
;;   UD chains for insn luid 1 uid 56
;;      reg 178 { d1400(bb 4 insn 46) }
;;   UD chains for insn luid 2 uid 57
;;      reg 219 { d1440(bb 5 insn 55) }
;;   UD chains for insn luid 3 uid 58
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 0 { d20(bb 5 insn 56) }
;;      reg 1 { d41(bb 5 insn 57) }

( 3 4 5 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u71(11){ d71(bb 0 insn -1) }u72(13){ d84(bb 0 insn -1) }u73(25){ d235(bb 0 insn -1) }u74(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 176 413 414 415
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 176
;; lr  def 	 152 175 176 220 221 222 223 224 225 226
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 176 413 414 415
;; live  gen 	 152 175 176 220 221 222 223 224 225 226
;; live  kill	
;; rd  in  	(57)
21, 42, 56, 70, 71, 83, 84, 96, 231, 232, 235, 236, 1365, 1366, 1367, 1368, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1574, 1575, 1576
;; rd  gen 	(10)
1367, 1396, 1398, 1441, 1442, 1443, 1444, 1445, 1446, 1447
;; rd  kill	(13)
1367, 1368, 1395, 1396, 1397, 1398, 1441, 1442, 1443, 1444, 1445, 1446, 1447
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 175 176 413 414 415
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 175 176 413 414 415
;; rd  out 	(54)
21, 42, 56, 70, 71, 83, 84, 96, 231, 232, 235, 236, 1365, 1366, 1367, 1394, 1396, 1398, 1399, 1400, 1401, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 61
;;      reg 151 { d1366(bb 3 insn 22) }
;;   UD chains for insn luid 1 uid 62
;;      reg 151 { d1366(bb 3 insn 22) }
;;   UD chains for insn luid 2 uid 63
;;      reg 221 { d1442(bb 6 insn 61) }
;;      reg 222 { d1443(bb 6 insn 62) }
;;   UD chains for insn luid 3 uid 64
;;      reg 220 { d1441(bb 6 insn 63) }
;;   UD chains for insn luid 4 uid 65
;;      reg 223 { d1444(bb 6 insn 64) }
;;   UD chains for insn luid 5 uid 66
;;      reg 225 { d1446(bb 6 insn 65) }
;;   eq_note reg 223 { }
;;   UD chains for insn luid 6 uid 67
;;      reg 224 { d1445(bb 6 insn 66) }
;;   UD chains for insn luid 7 uid 68
;;      reg 226 { d1447(bb 6 insn 67) }
;;   eq_note reg 224 { }
;;   UD chains for insn luid 8 uid 69
;;      reg 176 { d1398(bb 6 insn 69) d1397(bb 2 insn 15) }
;;   UD chains for insn luid 9 uid 70
;;      reg 152 { d1368(bb 2 insn 14) d1367(bb 6 insn 70) }

( 6 2 )->[7]->( 3 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u88(11){ d71(bb 0 insn -1) }u89(13){ d84(bb 0 insn -1) }u90(25){ d235(bb 0 insn -1) }u91(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 175 176 413 414 415
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 176 413
;; lr  def 	 24 [cc] 228
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 175 176 413 414 415
;; live  gen 	 24 [cc] 228
;; live  kill	
;; rd  in  	(57)
21, 42, 56, 70, 71, 83, 84, 96, 231, 232, 235, 236, 1365, 1366, 1367, 1368, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1574, 1575, 1576
;; rd  gen 	(2)
229, 1448
;; rd  kill	(1)
1448
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 175 176 413 414 415
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 175 176 413 414 415
;; rd  out 	(56)
21, 42, 56, 70, 71, 83, 84, 96, 229, 235, 236, 1365, 1366, 1367, 1368, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 75
;;      reg 413 { d1574(bb 2 insn 74) }
;;   UD chains for insn luid 1 uid 76
;;      reg 176 { d1398(bb 6 insn 69) d1397(bb 2 insn 15) }
;;      reg 228 { d1448(bb 7 insn 75) }
;;   UD chains for insn luid 2 uid 77
;;      reg 24 { d229(bb 7 insn 76) }

( 7 )->[8]->( 27 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u96(11){ d71(bb 0 insn -1) }u97(13){ d84(bb 0 insn -1) }u98(25){ d235(bb 0 insn -1) }u99(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 167 169 191 192 229 231 232 233 404 405 406 407
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 167 169 191 192 229 231 232 233 404 405 406 407
;; live  kill	 14 [lr]
;; rd  in  	(56)
21, 42, 56, 70, 71, 83, 84, 96, 229, 235, 236, 1365, 1366, 1367, 1368, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1574, 1575, 1576
;; rd  gen 	(13)
18, 1386, 1389, 1417, 1418, 1449, 1450, 1451, 1452, 1570, 1571, 1572, 1573
;; rd  kill	(47)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 1385, 1386, 1389, 1417, 1418, 1449, 1450, 1451, 1452, 1570, 1571, 1572, 1573
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169 404 405 406 407
;; rd  out 	(67)
18, 42, 56, 70, 71, 83, 84, 229, 235, 236, 1365, 1366, 1367, 1368, 1386, 1389, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 80
;;      reg 229 { d1449(bb 8 insn 79) }
;;   UD chains for insn luid 2 uid 81
;;      reg 13 { d84(bb 0 insn -1) }
;;   UD chains for insn luid 3 uid 82
;;      reg 0 { d18(bb 8 insn 81) }
;;   UD chains for insn luid 4 uid 84
;;      reg 191 { d1417(bb 8 insn 82) }
;;      reg 192 { d1418(bb 8 insn 80) }
;;   UD chains for insn luid 5 uid 85
;;      reg 229 { d1449(bb 8 insn 79) }
;;      reg 231 { d1450(bb 8 insn 84) }
;;   UD chains for insn luid 7 uid 87
;;      reg 232 { d1451(bb 8 insn 86) }
;;   UD chains for insn luid 9 uid 89
;;      reg 233 { d1452(bb 8 insn 88) }
;;   UD chains for insn luid 10 uid 216
;;      reg 233 { d1452(bb 8 insn 88) }

( 27 )->[9]->( 26 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u110(11){ d71(bb 0 insn -1) }u111(13){ d84(bb 0 insn -1) }u112(25){ d235(bb 0 insn -1) }u113(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169 404 405 406 407
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169
;; lr  def 	 24 [cc] 148 170 234 235
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169 404 405 406 407
;; live  gen 	 24 [cc] 148 170 234 235
;; live  kill	
;; rd  in  	(115)
18, 42, 56, 70, 71, 83, 84, 212, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(5)
227, 1363, 1390, 1453, 1454
;; rd  kill	(4)
1363, 1390, 1453, 1454
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 167 169 170 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 167 169 170 404 405 406 407
;; rd  out 	(115)
18, 42, 56, 70, 71, 83, 84, 227, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 93
;;      reg 167 { d1386(bb 8 insn 89) d1385(bb 26 insn 212) }
;;   UD chains for insn luid 1 uid 94
;;      reg 167 { d1386(bb 8 insn 89) d1385(bb 26 insn 212) }
;;   UD chains for insn luid 2 uid 95
;;      reg 170 { d1390(bb 9 insn 93) }
;;      reg 235 { d1454(bb 9 insn 94) }
;;   UD chains for insn luid 3 uid 96
;;      reg 234 { d1453(bb 9 insn 95) }
;;   UD chains for insn luid 4 uid 97
;;      reg 148 { d1363(bb 9 insn 96) }
;;      reg 169 { d1389(bb 8 insn 87) }
;;   UD chains for insn luid 5 uid 98
;;      reg 24 { d227(bb 9 insn 97) }

( 9 )->[10]->( 20 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u122(11){ d71(bb 0 insn -1) }u123(13){ d84(bb 0 insn -1) }u124(25){ d235(bb 0 insn -1) }u125(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 167 169 170 404 405 406 407
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169 170 404
;; lr  def 	 24 [cc] 145 149 168 236 237
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 167 169 170 404 405 406 407
;; live  gen 	 145 149 168 236 237
;; live  kill	 24 [cc]
;; rd  in  	(115)
18, 42, 56, 70, 71, 83, 84, 227, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(5)
1360, 1364, 1387, 1455, 1456
;; rd  kill	(8)
1358, 1359, 1360, 1364, 1387, 1388, 1455, 1456
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169 404 405 406 407
;; rd  out 	(111)
18, 42, 56, 70, 71, 83, 84, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 100
;;      reg 170 { d1390(bb 9 insn 93) }
;;   UD chains for insn luid 1 uid 101
;;      reg 237 { d1456(bb 10 insn 100) }
;;   eq_note reg 170 { }
;;   UD chains for insn luid 2 uid 102
;;      reg 236 { d1455(bb 10 insn 101) }
;;   UD chains for insn luid 3 uid 103
;;      reg 149 { d1364(bb 10 insn 102) }
;;      reg 169 { d1389(bb 8 insn 87) }
;;   UD chains for insn luid 4 uid 105
;;      reg 404 { d1570(bb 8 insn 216) }

( 20 )->[11]->( 19 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u133(11){ d71(bb 0 insn -1) }u134(13){ d84(bb 0 insn -1) }u135(25){ d235(bb 0 insn -1) }u136(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169 404 405 406 407
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 168
;; lr  def 	 24 [cc] 146 171 239 240 241 242
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169 404 405 406 407
;; live  gen 	 24 [cc] 146 171 239 240 241 242
;; live  kill	
;; rd  in  	(114)
18, 42, 56, 70, 71, 83, 84, 216, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(7)
225, 1361, 1391, 1457, 1458, 1459, 1460
;; rd  kill	(6)
1361, 1391, 1457, 1458, 1459, 1460
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 148 167 168 169 171 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 148 167 168 169 171 404 405 406 407
;; rd  out 	(114)
18, 42, 56, 70, 71, 83, 84, 225, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 109
;;      reg 168 { d1388(bb 19 insn 163) d1387(bb 10 insn 105) }
;;   UD chains for insn luid 1 uid 110
;;      reg 168 { d1388(bb 19 insn 163) d1387(bb 10 insn 105) }
;;   UD chains for insn luid 2 uid 111
;;      reg 171 { d1391(bb 11 insn 109) }
;;      reg 240 { d1458(bb 11 insn 110) }
;;   UD chains for insn luid 3 uid 112
;;      reg 239 { d1457(bb 11 insn 111) }
;;   UD chains for insn luid 4 uid 113
;;      reg 242 { d1460(bb 11 insn 112) }
;;   eq_note reg 239 { }
;;   UD chains for insn luid 5 uid 114
;;      reg 241 { d1459(bb 11 insn 113) }
;;   UD chains for insn luid 6 uid 115
;;      reg 145 { d1360(bb 10 insn 103) d1359(bb 18 insn 160) }
;;      reg 146 { d1361(bb 11 insn 114) }
;;   UD chains for insn luid 7 uid 116
;;      reg 24 { d225(bb 11 insn 115) }

( 11 )->[12]->( 13 17 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u148(11){ d71(bb 0 insn -1) }u149(13){ d84(bb 0 insn -1) }u150(25){ d235(bb 0 insn -1) }u151(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 148 167 168 169 171 404 405 406 407
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 148 171
;; lr  def 	 24 [cc] 138 139 140 147
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 148 167 168 169 171 404 405 406 407
;; live  gen 	 24 [cc] 138 139 140 147
;; live  kill	 24 [cc]
;; rd  in  	(114)
18, 42, 56, 70, 71, 83, 84, 225, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(5)
221, 1350, 1351, 1352, 1362
;; rd  kill	(4)
1350, 1351, 1352, 1362
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 145 148 167 168 169 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 145 148 167 168 169 404 405 406 407
;; rd  out 	(114)
18, 42, 56, 70, 71, 83, 84, 221, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 118
;;      reg 171 { d1391(bb 11 insn 109) }
;;   UD chains for insn luid 1 uid 119
;;      reg 145 { d1360(bb 10 insn 103) d1359(bb 18 insn 160) }
;;      reg 147 { d1362(bb 12 insn 118) }
;;   UD chains for insn luid 2 uid 120
;;      reg 138 { d1350(bb 12 insn 119) }
;;      reg 148 { d1363(bb 9 insn 96) }
;;   UD chains for insn luid 3 uid 121
;;      reg 146 { d1361(bb 11 insn 114) }
;;      reg 148 { d1363(bb 9 insn 96) }
;;   UD chains for insn luid 4 uid 122
;;      reg 140 { d1352(bb 12 insn 120) }
;;      reg 145 { d1360(bb 10 insn 103) d1359(bb 18 insn 160) }
;;   UD chains for insn luid 5 uid 123
;;      reg 24 { d221(bb 12 insn 122) }

( 12 )->[13]->( 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u162(11){ d71(bb 0 insn -1) }u163(13){ d84(bb 0 insn -1) }u164(25){ d235(bb 0 insn -1) }u165(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 145 148 167 168 169 404 405 406 407
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 405
;; lr  def 	 144 153 166
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 145 148 167 168 169 404 405 406 407
;; live  gen 	 144 153 166
;; live  kill	
;; rd  in  	(114)
18, 42, 56, 70, 71, 83, 84, 221, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(3)
1357, 1370, 1384
;; rd  kill	(5)
1356, 1357, 1369, 1370, 1384
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 144 145 148 153 166 167 168 169 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 144 145 148 153 166 167 168 169 404 405 406 407
;; rd  out 	(112)
18, 42, 56, 70, 71, 83, 84, 221, 235, 236, 1349, 1350, 1351, 1352, 1355, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 126
;;      reg 405 { d1571(bb 8 insn 125) }
;;   UD chains for insn luid 1 uid 127
;;      reg 145 { d1360(bb 10 insn 103) d1359(bb 18 insn 160) }
;;   UD chains for insn luid 2 uid 128
;;      reg 145 { d1360(bb 10 insn 103) d1359(bb 18 insn 160) }

( 15 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u169(11){ d71(bb 0 insn -1) }u170(13){ d84(bb 0 insn -1) }u171(25){ d235(bb 0 insn -1) }u172(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 144 145 148 153 166 167 168 169 404 405 406 407
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 153 406 407
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 144 153 172 245
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 144 145 148 153 166 167 168 169 404 405 406 407
;; live  gen 	 0 [r0] 1 [r1] 144 153 172 245
;; live  kill	 14 [lr]
;; rd  in  	(114)
18, 42, 56, 70, 71, 83, 84, 218, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(4)
1356, 1369, 1392, 1461
;; rd  kill	(18)
85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 1356, 1357, 1369, 1370, 1392, 1461
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 144 145 148 153 166 167 168 169 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 144 145 148 153 166 167 168 169 404 405 406 407
;; rd  out 	(112)
18, 42, 56, 70, 71, 83, 84, 218, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 133
;;      reg 406 { d1572(bb 8 insn 132) }
;;   UD chains for insn luid 1 uid 134
;;      reg 153 { d1370(bb 13 insn 127) d1369(bb 14 insn 144) }
;;      reg 245 { d1461(bb 14 insn 133) }
;;   UD chains for insn luid 3 uid 136
;;      reg 172 { d1392(bb 14 insn 134) }
;;   UD chains for insn luid 4 uid 137
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 0 { d2(bb 14 insn 491) }
;;      reg 1 { d38(bb 14 insn 136) }
;;   UD chains for insn luid 5 uid 139
;;      reg 172 { d1392(bb 14 insn 134) }
;;      reg 407 { d1573(bb 8 insn 138) }
;;   UD chains for insn luid 6 uid 140
;;      reg 172 { d1392(bb 14 insn 134) }
;;   UD chains for insn luid 8 uid 142
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 0 { d16(bb 14 insn 140) }
;;      reg 1 { d23(bb 14 insn 493) }
;;   UD chains for insn luid 9 uid 143
;;      reg 144 { d1357(bb 13 insn 128) d1356(bb 14 insn 143) }
;;   UD chains for insn luid 10 uid 144
;;      reg 153 { d1370(bb 13 insn 127) d1369(bb 14 insn 144) }

( 14 13 )->[15]->( 14 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u188(11){ d71(bb 0 insn -1) }u189(13){ d84(bb 0 insn -1) }u190(25){ d235(bb 0 insn -1) }u191(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 144 145 148 153 166 167 168 169 404 405 406 407
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 144
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 144 145 148 153 166 167 168 169 404 405 406 407
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(115)
18, 42, 56, 70, 71, 83, 84, 218, 221, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(1)
218
;; rd  kill	(0)

;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 144 145 148 153 166 167 168 169 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 144 145 148 153 166 167 168 169 404 405 406 407
;; rd  out 	(114)
18, 42, 56, 70, 71, 83, 84, 218, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 148
;;      reg 140 { d1352(bb 12 insn 120) }
;;      reg 144 { d1357(bb 13 insn 128) d1356(bb 14 insn 143) }
;;   UD chains for insn luid 1 uid 149
;;      reg 24 { d218(bb 15 insn 148) }

( 15 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u195(11){ d71(bb 0 insn -1) }u196(13){ d84(bb 0 insn -1) }u197(25){ d235(bb 0 insn -1) }u198(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 144 145 148 166 167 168 169 404 405 406 407
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 166 405
;; lr  def 	 248 249
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 144 145 148 166 167 168 169 404 405 406 407
;; live  gen 	 248 249
;; live  kill	
;; rd  in  	(114)
18, 42, 56, 70, 71, 83, 84, 218, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(2)
1462, 1463
;; rd  kill	(2)
1462, 1463
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 148 167 168 169 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 148 167 168 169 404 405 406 407
;; rd  out 	(114)
18, 42, 56, 70, 71, 83, 84, 218, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 152
;;      reg 145 { d1360(bb 10 insn 103) d1359(bb 18 insn 160) }
;;      reg 166 { d1384(bb 13 insn 126) }
;;   UD chains for insn luid 1 uid 153
;;      reg 144 { d1357(bb 13 insn 128) d1356(bb 14 insn 143) }
;;      reg 248 { d1462(bb 16 insn 152) }
;;   UD chains for insn luid 2 uid 154
;;      reg 249 { d1463(bb 16 insn 153) }
;;      reg 405 { d1571(bb 8 insn 125) }

( 12 16 )->[17]->( 26 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u205(11){ d71(bb 0 insn -1) }u206(13){ d84(bb 0 insn -1) }u207(25){ d235(bb 0 insn -1) }u208(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 148 167 168 169 404 405 406 407
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 148
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 148 167 168 169 404 405 406 407
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(115)
18, 42, 56, 70, 71, 83, 84, 218, 221, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(1)
217
;; rd  kill	(0)

;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 148 167 168 169 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 148 167 168 169 404 405 406 407
;; rd  out 	(114)
18, 42, 56, 70, 71, 83, 84, 217, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 157
;;      reg 139 { d1351(bb 12 insn 121) }
;;      reg 148 { d1363(bb 9 insn 96) }
;;   UD chains for insn luid 1 uid 158
;;      reg 24 { d217(bb 17 insn 157) }

( 17 )->[18]->( 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u212(11){ d71(bb 0 insn -1) }u213(13){ d84(bb 0 insn -1) }u214(25){ d235(bb 0 insn -1) }u215(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 148 167 168 169 404 405 406 407
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 145
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 148 167 168 169 404 405 406 407
;; live  gen 	 145
;; live  kill	
;; rd  in  	(114)
18, 42, 56, 70, 71, 83, 84, 217, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(1)
1359
;; rd  kill	(3)
1358, 1359, 1360
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169 404 405 406 407
;; rd  out 	(113)
18, 42, 56, 70, 71, 83, 84, 217, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 160
;;      reg 139 { d1351(bb 12 insn 121) }

( 11 18 )->[19]->( 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u217(11){ d71(bb 0 insn -1) }u218(13){ d84(bb 0 insn -1) }u219(25){ d235(bb 0 insn -1) }u220(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169 404 405 406 407
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 168
;; lr  def 	 168
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169 404 405 406 407
;; live  gen 	 168
;; live  kill	
;; rd  in  	(115)
18, 42, 56, 70, 71, 83, 84, 217, 225, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(1)
1388
;; rd  kill	(2)
1387, 1388
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169 404 405 406 407
;; rd  out 	(114)
18, 42, 56, 70, 71, 83, 84, 217, 225, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 163
;;      reg 168 { d1388(bb 19 insn 163) d1387(bb 10 insn 105) }

( 19 10 )->[20]->( 11 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u222(11){ d71(bb 0 insn -1) }u223(13){ d84(bb 0 insn -1) }u224(25){ d235(bb 0 insn -1) }u225(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169 404 405 406 407
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 168 404
;; lr  def 	 24 [cc] 252 253 254 255
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169 404 405 406 407
;; live  gen 	 24 [cc] 252 253 254 255
;; live  kill	
;; rd  in  	(115)
18, 42, 56, 70, 71, 83, 84, 217, 225, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(5)
216, 1464, 1465, 1466, 1467
;; rd  kill	(4)
1464, 1465, 1466, 1467
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169 404 405 406 407
;; rd  out 	(114)
18, 42, 56, 70, 71, 83, 84, 216, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 169
;;      reg 404 { d1570(bb 8 insn 216) }
;;   UD chains for insn luid 1 uid 170
;;      reg 253 { d1465(bb 20 insn 169) }
;;   UD chains for insn luid 2 uid 171
;;      reg 404 { d1570(bb 8 insn 216) }
;;   UD chains for insn luid 3 uid 172
;;      reg 252 { d1464(bb 20 insn 170) }
;;      reg 255 { d1467(bb 20 insn 171) }
;;   UD chains for insn luid 4 uid 173
;;      reg 168 { d1388(bb 19 insn 163) d1387(bb 10 insn 105) }
;;      reg 254 { d1466(bb 20 insn 172) }
;;   UD chains for insn luid 5 uid 174
;;      reg 24 { d216(bb 20 insn 173) }

( 20 )->[21]->( 22 26 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u234(11){ d71(bb 0 insn -1) }u235(13){ d84(bb 0 insn -1) }u236(25){ d235(bb 0 insn -1) }u237(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 169 404 405 406 407
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148
;; lr  def 	 24 [cc] 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 169 404 405 406 407
;; live  gen 	 24 [cc] 137
;; live  kill	
;; rd  in  	(114)
18, 42, 56, 70, 71, 83, 84, 216, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(2)
200, 1349
;; rd  kill	(1)
1349
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 145 148 167 169 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 145 148 167 169 404 405 406 407
;; rd  out 	(114)
18, 42, 56, 70, 71, 83, 84, 200, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 176
;;      reg 145 { d1360(bb 10 insn 103) d1359(bb 18 insn 160) }
;;   UD chains for insn luid 1 uid 178
;;      reg 145 { d1360(bb 10 insn 103) d1359(bb 18 insn 160) }
;;      reg 148 { d1363(bb 9 insn 96) }
;;   UD chains for insn luid 2 uid 179
;;      reg 24 { d200(bb 21 insn 178) }

( 21 )->[22]->( 24 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u242(11){ d71(bb 0 insn -1) }u243(13){ d84(bb 0 insn -1) }u244(25){ d235(bb 0 insn -1) }u245(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 145 148 167 169 404 405 406 407
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 405
;; lr  def 	 142 154
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 145 148 167 169 404 405 406 407
;; live  gen 	 142 154
;; live  kill	
;; rd  in  	(114)
18, 42, 56, 70, 71, 83, 84, 200, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(2)
1355, 1371
;; rd  kill	(3)
1355, 1371, 1372
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 145 148 154 167 169 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 145 148 154 167 169 404 405 406 407
;; rd  out 	(113)
18, 42, 56, 70, 71, 83, 84, 200, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 182
;;      reg 405 { d1571(bb 8 insn 125) }
;;   UD chains for insn luid 1 uid 183
;;      reg 145 { d1360(bb 10 insn 103) d1359(bb 18 insn 160) }

( 24 )->[23]->( 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u248(11){ d71(bb 0 insn -1) }u249(13){ d84(bb 0 insn -1) }u250(25){ d235(bb 0 insn -1) }u251(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 145 148 154 167 169 404 405 406 407
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 406 407
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 145 154 173 258
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 145 148 154 167 169 404 405 406 407
;; live  gen 	 0 [r0] 1 [r1] 145 154 173 258
;; live  kill	 14 [lr]
;; rd  in  	(115)
18, 42, 56, 70, 71, 83, 84, 213, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(4)
1358, 1372, 1393, 1468
;; rd  kill	(19)
85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 1358, 1359, 1360, 1371, 1372, 1393, 1468
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 145 148 154 167 169 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 145 148 154 167 169 404 405 406 407
;; rd  out 	(112)
18, 42, 56, 70, 71, 83, 84, 213, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 188
;;      reg 406 { d1572(bb 8 insn 132) }
;;   UD chains for insn luid 1 uid 189
;;      reg 154 { d1372(bb 23 insn 199) d1371(bb 22 insn 183) }
;;      reg 258 { d1468(bb 23 insn 188) }
;;   UD chains for insn luid 3 uid 191
;;      reg 173 { d1393(bb 23 insn 189) }
;;   UD chains for insn luid 4 uid 192
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 0 { d1(bb 23 insn 487) }
;;      reg 1 { d35(bb 23 insn 191) }
;;   UD chains for insn luid 5 uid 194
;;      reg 173 { d1393(bb 23 insn 189) }
;;      reg 407 { d1573(bb 8 insn 138) }
;;   UD chains for insn luid 6 uid 195
;;      reg 173 { d1393(bb 23 insn 189) }
;;   UD chains for insn luid 8 uid 197
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 0 { d13(bb 23 insn 195) }
;;      reg 1 { d22(bb 23 insn 489) }
;;   UD chains for insn luid 9 uid 198
;;      reg 145 { d1360(bb 10 insn 103) d1359(bb 18 insn 160) d1358(bb 23 insn 198) }
;;   UD chains for insn luid 10 uid 199
;;      reg 154 { d1372(bb 23 insn 199) d1371(bb 22 insn 183) }

( 23 22 )->[24]->( 23 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u267(11){ d71(bb 0 insn -1) }u268(13){ d84(bb 0 insn -1) }u269(25){ d235(bb 0 insn -1) }u270(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 145 148 154 167 169 404 405 406 407
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 145 148 154 167 169 404 405 406 407
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(116)
18, 42, 56, 70, 71, 83, 84, 200, 213, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(1)
213
;; rd  kill	(0)

;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 145 148 154 167 169 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 145 148 154 167 169 404 405 406 407
;; rd  out 	(115)
18, 42, 56, 70, 71, 83, 84, 213, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 203
;;      reg 145 { d1360(bb 10 insn 103) d1359(bb 18 insn 160) d1358(bb 23 insn 198) }
;;      reg 148 { d1363(bb 9 insn 96) }
;;   UD chains for insn luid 1 uid 204
;;      reg 24 { d213(bb 24 insn 203) }

( 24 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u274(11){ d71(bb 0 insn -1) }u275(13){ d84(bb 0 insn -1) }u276(25){ d235(bb 0 insn -1) }u277(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 148 167 169 404 405 406 407
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 148 405
;; lr  def 	 261 262
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 148 167 169 404 405 406 407
;; live  gen 	 261 262
;; live  kill	
;; rd  in  	(115)
18, 42, 56, 70, 71, 83, 84, 213, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(2)
1469, 1470
;; rd  kill	(2)
1469, 1470
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169 404 405 406 407
;; rd  out 	(115)
18, 42, 56, 70, 71, 83, 84, 213, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 207
;;      reg 142 { d1355(bb 22 insn 182) }
;;      reg 148 { d1363(bb 9 insn 96) }
;;   UD chains for insn luid 1 uid 208
;;      reg 137 { d1349(bb 21 insn 176) }
;;      reg 261 { d1469(bb 25 insn 207) }
;;   UD chains for insn luid 2 uid 209
;;      reg 262 { d1470(bb 25 insn 208) }
;;      reg 405 { d1571(bb 8 insn 125) }

( 9 21 25 17 )->[26]->( 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u284(11){ d71(bb 0 insn -1) }u285(13){ d84(bb 0 insn -1) }u286(25){ d235(bb 0 insn -1) }u287(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169 404 405 406 407
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; lr  def 	 167
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169 404 405 406 407
;; live  gen 	 167
;; live  kill	
;; rd  in  	(118)
18, 42, 56, 70, 71, 83, 84, 200, 213, 217, 227, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(1)
1385
;; rd  kill	(2)
1385, 1386
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169 404 405 406 407
;; rd  out 	(117)
18, 42, 56, 70, 71, 83, 84, 200, 213, 217, 227, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 212
;;      reg 167 { d1386(bb 8 insn 89) d1385(bb 26 insn 212) }

( 26 8 )->[27]->( 9 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u289(11){ d71(bb 0 insn -1) }u290(13){ d84(bb 0 insn -1) }u291(25){ d235(bb 0 insn -1) }u292(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169 404 405 406 407
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 404
;; lr  def 	 24 [cc] 265 266 267 268
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169 404 405 406 407
;; live  gen 	 24 [cc] 265 266 267 268
;; live  kill	
;; rd  in  	(119)
18, 42, 56, 70, 71, 83, 84, 200, 213, 217, 227, 229, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(5)
212, 1471, 1472, 1473, 1474
;; rd  kill	(4)
1471, 1472, 1473, 1474
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169 404 405 406 407
;; rd  out 	(115)
18, 42, 56, 70, 71, 83, 84, 212, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 218
;;      reg 404 { d1570(bb 8 insn 216) }
;;   UD chains for insn luid 1 uid 219
;;      reg 266 { d1472(bb 27 insn 218) }
;;   UD chains for insn luid 2 uid 220
;;      reg 404 { d1570(bb 8 insn 216) }
;;   UD chains for insn luid 3 uid 221
;;      reg 265 { d1471(bb 27 insn 219) }
;;      reg 268 { d1474(bb 27 insn 220) }
;;   UD chains for insn luid 4 uid 222
;;      reg 167 { d1386(bb 8 insn 89) d1385(bb 26 insn 212) }
;;      reg 267 { d1473(bb 27 insn 221) }
;;   UD chains for insn luid 5 uid 223
;;      reg 24 { d212(bb 27 insn 222) }

( 27 )->[28]->( 39 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u301(11){ d71(bb 0 insn -1) }u302(13){ d84(bb 0 insn -1) }u303(25){ d235(bb 0 insn -1) }u304(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 156 183 184 185 188 189 269 270 272 273 274 275 276 387
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 156 183 184 185 188 189 269 270 272 273 274 275 276 387
;; live  kill	
;; rd  in  	(115)
18, 42, 56, 70, 71, 83, 84, 212, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(14)
1375, 1406, 1408, 1410, 1414, 1415, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1569
;; rd  kill	(19)
1374, 1375, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1568, 1569
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 183 184 185 188 189 387
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 183 184 185 188 189 387
;; rd  out 	(129)
18, 42, 56, 70, 71, 83, 84, 212, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1375, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1406, 1408, 1410, 1414, 1415, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 228
;;      reg 270 { d1476(bb 28 insn 226) }
;;   UD chains for insn luid 3 uid 229
;;      reg 269 { d1475(bb 28 insn 225) }
;;   UD chains for insn luid 4 uid 230
;;      reg 272 { d1477(bb 28 insn 228) }
;;      reg 273 { d1478(bb 28 insn 229) }
;;   UD chains for insn luid 5 uid 231
;;      reg 269 { d1475(bb 28 insn 225) }
;;      reg 274 { d1479(bb 28 insn 230) }
;;   UD chains for insn luid 7 uid 524
;;      reg 275 { d1480(bb 28 insn 232) }
;;   UD chains for insn luid 8 uid 233
;;      reg 387 { d1568(bb 28 insn 524) }
;;   UD chains for insn luid 10 uid 235
;;      reg 276 { d1481(bb 28 insn 234) }
;;   UD chains for insn luid 12 uid 237
;;      reg 156 { d1375(bb 28 insn 236) }
;;   UD chains for insn luid 13 uid 238
;;      reg 156 { d1375(bb 28 insn 236) }
;;   UD chains for insn luid 14 uid 239
;;      reg 156 { d1375(bb 28 insn 236) }

( 39 )->[29]->( 30 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u317(11){ d71(bb 0 insn -1) }u318(13){ d84(bb 0 insn -1) }u319(25){ d235(bb 0 insn -1) }u320(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 183 184 185 188 189 387
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 189 387
;; lr  def 	 155 181 182 190 279 280 281 282 283 284
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 183 184 185 188 189 387
;; live  gen 	 155 181 182 190 279 280 281 282 283 284
;; live  kill	
;; rd  in  	(150)
18, 42, 56, 70, 71, 83, 84, 207, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(10)
1373, 1403, 1405, 1416, 1482, 1483, 1484, 1485, 1486, 1487
;; rd  kill	(11)
1373, 1403, 1404, 1405, 1416, 1482, 1483, 1484, 1485, 1486, 1487
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; rd  out 	(150)
18, 42, 56, 70, 71, 83, 84, 207, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 245
;;      reg 156 { d1375(bb 28 insn 236) d1374(bb 38 insn 294) }
;;      reg 387 { d1569(bb 28 insn 233) }
;;   eq_note reg 156 { }
;;   UD chains for insn luid 1 uid 246
;;      reg 155 { d1373(bb 29 insn 245) }
;;   UD chains for insn luid 2 uid 247
;;      reg 190 { d1416(bb 29 insn 246) }
;;   UD chains for insn luid 3 uid 248
;;      reg 279 { d1482(bb 29 insn 247) }
;;   UD chains for insn luid 4 uid 249
;;      reg 189 { d1415(bb 28 insn 235) }
;;      reg 280 { d1483(bb 29 insn 248) }
;;   UD chains for insn luid 5 uid 250
;;      reg 155 { d1373(bb 29 insn 245) }
;;   UD chains for insn luid 6 uid 251
;;      reg 190 { d1416(bb 29 insn 246) }
;;      reg 282 { d1485(bb 29 insn 250) }
;;   UD chains for insn luid 7 uid 252
;;      reg 281 { d1484(bb 29 insn 251) }
;;   UD chains for insn luid 8 uid 253
;;      reg 283 { d1486(bb 29 insn 252) }
;;   UD chains for insn luid 9 uid 254
;;      reg 189 { d1415(bb 28 insn 235) }
;;      reg 284 { d1487(bb 29 insn 253) }

( 29 37 )->[30]->( 31 32 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u336(11){ d71(bb 0 insn -1) }u337(13){ d84(bb 0 insn -1) }u338(25){ d235(bb 0 insn -1) }u339(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 182
;; lr  def 	 24 [cc] 165 285
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; live  gen 	 24 [cc] 165 285
;; live  kill	
;; rd  in  	(152)
18, 42, 56, 70, 71, 83, 84, 207, 208, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(3)
211, 1383, 1488
;; rd  kill	(2)
1383, 1488
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; rd  out 	(151)
18, 42, 56, 70, 71, 83, 84, 211, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 257
;;      reg 182 { d1405(bb 29 insn 249) d1404(bb 37 insn 288) }
;;   UD chains for insn luid 1 uid 258
;;      reg 165 { d1383(bb 30 insn 257) }
;;   UD chains for insn luid 2 uid 259
;;      reg 285 { d1488(bb 30 insn 258) }
;;   UD chains for insn luid 3 uid 260
;;      reg 24 { d211(bb 30 insn 259) }

( 30 )->[31]->( 37 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u344(11){ d71(bb 0 insn -1) }u345(13){ d84(bb 0 insn -1) }u346(25){ d235(bb 0 insn -1) }u347(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 185
;; lr  def 	 185
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; live  gen 	 185
;; live  kill	
;; rd  in  	(151)
18, 42, 56, 70, 71, 83, 84, 211, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(1)
1411
;; rd  kill	(2)
1410, 1411
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; rd  out 	(150)
18, 42, 56, 70, 71, 83, 84, 211, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 262
;;      reg 185 { d1411(bb 31 insn 262) d1410(bb 28 insn 239) }

( 30 )->[32]->( 34 33 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u349(11){ d71(bb 0 insn -1) }u350(13){ d84(bb 0 insn -1) }u351(25){ d235(bb 0 insn -1) }u352(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 182
;; lr  def 	 24 [cc] 162 286
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; live  gen 	 24 [cc] 162 286
;; live  kill	
;; rd  in  	(151)
18, 42, 56, 70, 71, 83, 84, 211, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(3)
210, 1381, 1489
;; rd  kill	(2)
1381, 1489
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; rd  out 	(151)
18, 42, 56, 70, 71, 83, 84, 210, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 267
;;      reg 182 { d1405(bb 29 insn 249) d1404(bb 37 insn 288) }
;;   UD chains for insn luid 1 uid 268
;;      reg 162 { d1381(bb 32 insn 267) }
;;   UD chains for insn luid 2 uid 269
;;      reg 286 { d1489(bb 32 insn 268) }
;;   UD chains for insn luid 3 uid 270
;;      reg 24 { d210(bb 32 insn 269) }

( 32 )->[33]->( 35 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u357(11){ d71(bb 0 insn -1) }u358(13){ d84(bb 0 insn -1) }u359(25){ d235(bb 0 insn -1) }u360(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 182
;; lr  def 	 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; live  gen 	 141
;; live  kill	
;; rd  in  	(151)
18, 42, 56, 70, 71, 83, 84, 210, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(1)
1354
;; rd  kill	(2)
1353, 1354
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 156 181 182 183 184 185 188 189 387
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 156 181 182 183 184 185 188 189 387
;; rd  out 	(150)
18, 42, 56, 70, 71, 83, 84, 210, 235, 236, 1349, 1350, 1351, 1352, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 272
;;      reg 182 { d1405(bb 29 insn 249) d1404(bb 37 insn 288) }

( 32 )->[34]->( 35 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u362(11){ d71(bb 0 insn -1) }u363(13){ d84(bb 0 insn -1) }u364(25){ d235(bb 0 insn -1) }u365(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 182
;; lr  def 	 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; live  gen 	 141
;; live  kill	
;; rd  in  	(151)
18, 42, 56, 70, 71, 83, 84, 210, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(1)
1353
;; rd  kill	(2)
1353, 1354
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 156 181 182 183 184 185 188 189 387
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 156 181 182 183 184 185 188 189 387
;; rd  out 	(150)
18, 42, 56, 70, 71, 83, 84, 210, 235, 236, 1349, 1350, 1351, 1352, 1353, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 277
;;      reg 182 { d1405(bb 29 insn 249) d1404(bb 37 insn 288) }

( 34 33 )->[35]->( 36 37 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u367(11){ d71(bb 0 insn -1) }u368(13){ d84(bb 0 insn -1) }u369(25){ d235(bb 0 insn -1) }u370(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 156 181 182 183 184 185 188 189 387
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 156 181 182 183 184 185 188 189 387
;; live  gen 	 24 [cc] 163
;; live  kill	
;; rd  in  	(151)
18, 42, 56, 70, 71, 83, 84, 210, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(2)
209, 1382
;; rd  kill	(1)
1382
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; rd  out 	(151)
18, 42, 56, 70, 71, 83, 84, 209, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 281
;;      reg 141 { d1354(bb 33 insn 272) d1353(bb 34 insn 277) }
;;   UD chains for insn luid 1 uid 282
;;      reg 163 { d1382(bb 35 insn 281) }
;;   UD chains for insn luid 2 uid 283
;;      reg 24 { d209(bb 35 insn 282) }

( 35 )->[36]->( 37 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u375(11){ d71(bb 0 insn -1) }u376(13){ d84(bb 0 insn -1) }u377(25){ d235(bb 0 insn -1) }u378(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 184
;; lr  def 	 184
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; live  gen 	 184
;; live  kill	
;; rd  in  	(151)
18, 42, 56, 70, 71, 83, 84, 209, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(1)
1409
;; rd  kill	(2)
1408, 1409
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; rd  out 	(150)
18, 42, 56, 70, 71, 83, 84, 209, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1405, 1406, 1407, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 285
;;      reg 184 { d1409(bb 36 insn 285) d1408(bb 28 insn 238) }

( 36 35 31 )->[37]->( 30 38 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u380(11){ d71(bb 0 insn -1) }u381(13){ d84(bb 0 insn -1) }u382(25){ d235(bb 0 insn -1) }u383(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181 182
;; lr  def 	 24 [cc] 182
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; live  gen 	 24 [cc] 182
;; live  kill	
;; rd  in  	(152)
18, 42, 56, 70, 71, 83, 84, 209, 211, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(2)
208, 1404
;; rd  kill	(2)
1404, 1405
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; rd  out 	(150)
18, 42, 56, 70, 71, 83, 84, 208, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 288
;;      reg 182 { d1405(bb 29 insn 249) d1404(bb 37 insn 288) }
;;   UD chains for insn luid 1 uid 290
;;      reg 181 { d1403(bb 29 insn 254) }
;;      reg 182 { d1404(bb 37 insn 288) }
;;   UD chains for insn luid 2 uid 291
;;      reg 24 { d208(bb 37 insn 290) }

( 37 )->[38]->( 39 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u388(11){ d71(bb 0 insn -1) }u389(13){ d84(bb 0 insn -1) }u390(25){ d235(bb 0 insn -1) }u391(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 183 184 185 188 189 387
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 183
;; lr  def 	 156 183
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 183 184 185 188 189 387
;; live  gen 	 156 183
;; live  kill	
;; rd  in  	(150)
18, 42, 56, 70, 71, 83, 84, 208, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(2)
1374, 1407
;; rd  kill	(4)
1374, 1375, 1406, 1407
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 183 184 185 188 189 387
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 183 184 185 188 189 387
;; rd  out 	(148)
18, 42, 56, 70, 71, 83, 84, 208, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 293
;;      reg 183 { d1407(bb 38 insn 293) d1406(bb 28 insn 237) }
;;   UD chains for insn luid 1 uid 294
;;      reg 156 { d1375(bb 28 insn 236) d1374(bb 38 insn 294) }

( 38 28 )->[39]->( 29 40 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u394(11){ d71(bb 0 insn -1) }u395(13){ d84(bb 0 insn -1) }u396(25){ d235(bb 0 insn -1) }u397(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 183 184 185 188 189 387
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183 188
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 183 184 185 188 189 387
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(151)
18, 42, 56, 70, 71, 83, 84, 208, 212, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(1)
207
;; rd  kill	(0)

;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 183 184 185 188 189 387
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 183 184 185 188 189 387
;; rd  out 	(150)
18, 42, 56, 70, 71, 83, 84, 207, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 298
;;      reg 183 { d1407(bb 38 insn 293) d1406(bb 28 insn 237) }
;;      reg 188 { d1414(bb 28 insn 233) }
;;   UD chains for insn luid 1 uid 299
;;      reg 24 { d207(bb 39 insn 298) }

( 39 )->[40]->( 42 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u401(11){ d71(bb 0 insn -1) }u402(13){ d84(bb 0 insn -1) }u403(25){ d235(bb 0 insn -1) }u404(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 184 185
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 157 288 289 290 384 385
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 184 185
;; live  gen 	 0 [r0] 157 288 289 290 384 385
;; live  kill	 14 [lr]
;; rd  in  	(150)
18, 42, 56, 70, 71, 83, 84, 207, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(7)
11, 1377, 1490, 1491, 1492, 1566, 1567
;; rd  kill	(41)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 1376, 1377, 1490, 1491, 1492, 1566, 1567
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 184 185 384 385
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 184 185 384 385
;; rd  out 	(156)
11, 42, 56, 70, 71, 83, 84, 207, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1377, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1566, 1567, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 303
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 0 { d6(bb 40 insn 302) }
;;   UD chains for insn luid 4 uid 306
;;      reg 288 { d1490(bb 40 insn 304) }
;;      reg 289 { d1491(bb 40 insn 305) }
;;   UD chains for insn luid 6 uid 308
;;      reg 290 { d1492(bb 40 insn 307) }
;;   UD chains for insn luid 7 uid 335
;;      reg 290 { d1492(bb 40 insn 307) }
;;   UD chains for insn luid 8 uid 478
;;      reg 288 { d1490(bb 40 insn 304) }

( 42 )->[41]->( 42 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u412(11){ d71(bb 0 insn -1) }u413(13){ d84(bb 0 insn -1) }u414(25){ d235(bb 0 insn -1) }u415(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 184 185 384 385
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 385
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 160 180 291 292 293 294 295 296 299 300 302
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 184 185 384 385
;; live  gen 	 0 [r0] 1 [r1] 160 180 291 292 293 294 295 296 299 300 302
;; live  kill	 14 [lr]
;; rd  in  	(174)
10, 11, 42, 56, 70, 71, 83, 84, 204, 235, 236, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1565, 1566, 1567, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(12)
10, 1380, 1402, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501
;; rd  kill	(45)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 1380, 1402, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 184 185 384 385
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 184 185 384 385
;; rd  out 	(173)
10, 42, 56, 70, 71, 83, 84, 204, 235, 236, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1565, 1566, 1567, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 312
;;      reg 157 { d1376(bb 42 insn 333) }
;;   UD chains for insn luid 1 uid 313
;;      reg 157 { d1376(bb 42 insn 333) }
;;   UD chains for insn luid 2 uid 314
;;      reg 160 { d1380(bb 41 insn 312) }
;;      reg 292 { d1494(bb 41 insn 313) }
;;   UD chains for insn luid 3 uid 315
;;      reg 291 { d1493(bb 41 insn 314) }
;;   UD chains for insn luid 4 uid 316
;;      reg 160 { d1380(bb 41 insn 312) }
;;   UD chains for insn luid 5 uid 317
;;      reg 295 { d1497(bb 41 insn 316) }
;;   eq_note reg 160 { }
;;   UD chains for insn luid 6 uid 318
;;      reg 294 { d1496(bb 41 insn 317) }
;;   UD chains for insn luid 7 uid 319
;;      reg 293 { d1495(bb 41 insn 315) }
;;      reg 296 { d1498(bb 41 insn 318) }
;;   UD chains for insn luid 8 uid 322
;;      reg 385 { d1567(bb 40 insn 478) }
;;   UD chains for insn luid 9 uid 323
;;      reg 180 { d1402(bb 41 insn 319) }
;;      reg 299 { d1499(bb 41 insn 322) }
;;   UD chains for insn luid 10 uid 324
;;      reg 300 { d1500(bb 41 insn 323) }
;;      reg 385 { d1567(bb 40 insn 478) }
;;   UD chains for insn luid 11 uid 326
;;      reg 180 { d1402(bb 41 insn 319) }
;;   UD chains for insn luid 13 uid 328
;;      reg 302 { d1501(bb 41 insn 326) }
;;   UD chains for insn luid 14 uid 329
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 0 { d0(bb 41 insn 484) }
;;      reg 1 { d31(bb 41 insn 328) }

( 41 40 )->[42]->( 41 43 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u437(11){ d71(bb 0 insn -1) }u438(13){ d84(bb 0 insn -1) }u439(25){ d235(bb 0 insn -1) }u440(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 184 185 384 385
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 384
;; lr  def 	 24 [cc] 136 157 305 306 307 308 383
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 184 185 384 385
;; live  gen 	 24 [cc] 136 157 305 306 307 308 383
;; live  kill	
;; rd  in  	(176)
10, 11, 42, 56, 70, 71, 83, 84, 204, 207, 235, 236, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1565, 1566, 1567, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(8)
204, 1348, 1376, 1502, 1503, 1504, 1505, 1565
;; rd  kill	(8)
1348, 1376, 1377, 1502, 1503, 1504, 1505, 1565
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 184 185 383 384 385
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 184 185 383 384 385
;; rd  out 	(174)
10, 11, 42, 56, 70, 71, 83, 84, 204, 235, 236, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1565, 1566, 1567, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 332
;;      reg 157 { d1377(bb 40 insn 308) d1376(bb 42 insn 333) }
;;   UD chains for insn luid 1 uid 333
;;      reg 157 { d1377(bb 40 insn 308) d1376(bb 42 insn 333) }
;;   UD chains for insn luid 2 uid 337
;;      reg 384 { d1566(bb 40 insn 335) }
;;   UD chains for insn luid 3 uid 338
;;      reg 306 { d1503(bb 42 insn 337) }
;;   UD chains for insn luid 4 uid 339
;;      reg 384 { d1566(bb 40 insn 335) }
;;   UD chains for insn luid 5 uid 340
;;      reg 305 { d1502(bb 42 insn 338) }
;;      reg 308 { d1505(bb 42 insn 339) }
;;   UD chains for insn luid 6 uid 341
;;      reg 136 { d1348(bb 42 insn 332) }
;;      reg 307 { d1504(bb 42 insn 340) }
;;   UD chains for insn luid 8 uid 342
;;      reg 24 { d204(bb 42 insn 341) }

( 42 )->[43]->( 1 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u451(11){ d71(bb 0 insn -1) }u452(13){ d84(bb 0 insn -1) }u453(25){ d235(bb 0 insn -1) }u454(26){ d236(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 184 185 383
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 184 185 383
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 158 159 186 187 311 312 314 315 316 317 318 319 320 321 322 323 325 326 327 328 329 330 331 332 333 334 335 336 337 339 340 343 344 345 346 349 350 351 352 353 354 355 356 359 360 361 362 363 364 365 366 369 370 371 372 373 374 375 376 379 380 381 382
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 184 185 383
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 158 159 186 187 311 312 314 315 316 317 318 319 320 321 322 323 325 326 327 328 329 330 331 332 333 334 335 336 337 339 340 343 344 345 346 349 350 351 352 353 354 355 356 359 360 361 362 363 364 365 366 369 370 371 372 373 374 375 376 379 380 381 382
;; live  kill	 14 [lr]
;; rd  in  	(174)
10, 11, 42, 56, 70, 71, 83, 84, 204, 235, 236, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1565, 1566, 1567, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(64)
7, 1378, 1379, 1412, 1413, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564
;; rd  kill	(97)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 1378, 1379, 1412, 1413, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(236)
7, 42, 56, 70, 71, 83, 84, 204, 235, 236, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 25 { d235(bb 0 insn -1) }
;;   reg 26 { d236(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 346
;;      reg 383 { d1565(bb 42 insn 483) }
;;   UD chains for insn luid 1 uid 347
;;      reg 312 { d1507(bb 43 insn 346) }
;;   UD chains for insn luid 3 uid 349
;;      reg 311 { d1506(bb 43 insn 347) }
;;   UD chains for insn luid 4 uid 350
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 0 { d5(bb 43 insn 348) }
;;      reg 1 { d29(bb 43 insn 349) }
;;   UD chains for insn luid 6 uid 352
;;      reg 159 { d1379(bb 43 insn 351) }
;;   UD chains for insn luid 7 uid 354
;;      reg 158 { d1378(bb 43 insn 352) }
;;   UD chains for insn luid 8 uid 355
;;      reg 314 { d1508(bb 43 insn 354) }
;;   UD chains for insn luid 9 uid 356
;;      reg 184 { d1409(bb 36 insn 285) d1408(bb 28 insn 238) }
;;   UD chains for insn luid 10 uid 357
;;      reg 185 { d1411(bb 31 insn 262) d1410(bb 28 insn 239) }
;;   UD chains for insn luid 12 uid 359
;;      reg 318 { d1512(bb 43 insn 358) }
;;   UD chains for insn luid 13 uid 360
;;      reg 320 { d1514(bb 43 insn 359) }
;;   UD chains for insn luid 14 uid 361
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 319 { d1513(bb 43 insn 360) }
;;   UD chains for insn luid 16 uid 363
;;      reg 315 { d1509(bb 43 insn 355) }
;;   UD chains for insn luid 17 uid 364
;;      reg 316 { d1510(bb 43 insn 356) }
;;   UD chains for insn luid 18 uid 365
;;      reg 317 { d1511(bb 43 insn 357) }
;;   UD chains for insn luid 19 uid 366
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 0 { d4(bb 43 insn 362) }
;;      reg 1 { d27(bb 43 insn 363) }
;;      reg 2 { d46(bb 43 insn 364) }
;;      reg 3 { d60(bb 43 insn 365) }
;;   UD chains for insn luid 21 uid 368
;;      reg 321 { d1515(bb 43 insn 367) }
;;   UD chains for insn luid 22 uid 369
;;      reg 187 { d1413(bb 43 insn 368) }
;;   UD chains for insn luid 23 uid 370
;;      reg 322 { d1516(bb 43 insn 369) }
;;   UD chains for insn luid 24 uid 371
;;      reg 323 { d1517(bb 43 insn 370) }
;;   eq_note reg 322 { }
;;   UD chains for insn luid 26 uid 374
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 325 { d1518(bb 43 insn 373) }
;;   UD chains for insn luid 28 uid 376
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 326 { d1519(bb 43 insn 375) }
;;   UD chains for insn luid 30 uid 378
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 327 { d1520(bb 43 insn 377) }
;;   UD chains for insn luid 32 uid 380
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 328 { d1521(bb 43 insn 379) }
;;   UD chains for insn luid 34 uid 382
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 329 { d1522(bb 43 insn 381) }
;;   UD chains for insn luid 36 uid 384
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 330 { d1523(bb 43 insn 383) }
;;   UD chains for insn luid 37 uid 385
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 186 { d1412(bb 43 insn 371) }
;;   UD chains for insn luid 39 uid 387
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 331 { d1524(bb 43 insn 386) }
;;   UD chains for insn luid 40 uid 388
;;      reg 186 { d1412(bb 43 insn 371) }
;;   UD chains for insn luid 41 uid 389
;;      reg 332 { d1525(bb 43 insn 388) }
;;   UD chains for insn luid 42 uid 390
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 333 { d1526(bb 43 insn 389) }
;;   UD chains for insn luid 44 uid 392
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 334 { d1527(bb 43 insn 391) }
;;   UD chains for insn luid 45 uid 393
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 187 { d1413(bb 43 insn 368) }
;;   UD chains for insn luid 46 uid 394
;;      reg 187 { d1413(bb 43 insn 368) }
;;   UD chains for insn luid 47 uid 395
;;      reg 335 { d1528(bb 43 insn 394) }
;;   UD chains for insn luid 48 uid 396
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 336 { d1529(bb 43 insn 395) }
;;   UD chains for insn luid 50 uid 398
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 337 { d1530(bb 43 insn 397) }
;;   UD chains for insn luid 51 uid 400
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 334 { d1527(bb 43 insn 391) }
;;   UD chains for insn luid 53 uid 402
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 339 { d1531(bb 43 insn 401) }
;;   UD chains for insn luid 55 uid 404
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 340 { d1532(bb 43 insn 403) }
;;   UD chains for insn luid 56 uid 406
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 337 { d1530(bb 43 insn 397) }
;;   UD chains for insn luid 57 uid 408
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 330 { d1523(bb 43 insn 383) }
;;   UD chains for insn luid 59 uid 410
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 343 { d1533(bb 43 insn 409) }
;;   UD chains for insn luid 61 uid 412
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 344 { d1534(bb 43 insn 411) }
;;   UD chains for insn luid 63 uid 415
;;      reg 343 { d1533(bb 43 insn 409) }
;;      reg 346 { d1536(bb 43 insn 413) }
;;   UD chains for insn luid 64 uid 417
;;      reg 345 { d1535(bb 43 insn 415) }
;;   UD chains for insn luid 65 uid 418
;;      reg 351 { d1539(bb 43 insn 417) }
;;   eq_note reg 345 { }
;;   UD chains for insn luid 66 uid 419
;;      reg 345 { d1535(bb 43 insn 415) }
;;   UD chains for insn luid 67 uid 420
;;      reg 24 { d199(bb 43 insn 419) }
;;      reg 345 { d1535(bb 43 insn 415) }
;;      reg 350 { d1538(bb 43 insn 418) }
;;   UD chains for insn luid 68 uid 421
;;      reg 349 { d1537(bb 43 insn 420) }
;;   eq_note reg 345 { }
;;   UD chains for insn luid 69 uid 422
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 352 { d1540(bb 43 insn 421) }
;;   UD chains for insn luid 71 uid 424
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 353 { d1541(bb 43 insn 423) }
;;   UD chains for insn luid 73 uid 426
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 354 { d1542(bb 43 insn 425) }
;;   UD chains for insn luid 75 uid 429
;;      reg 353 { d1541(bb 43 insn 423) }
;;      reg 356 { d1544(bb 43 insn 427) }
;;   UD chains for insn luid 76 uid 431
;;      reg 355 { d1543(bb 43 insn 429) }
;;   UD chains for insn luid 77 uid 432
;;      reg 361 { d1547(bb 43 insn 431) }
;;   eq_note reg 355 { }
;;   UD chains for insn luid 78 uid 433
;;      reg 355 { d1543(bb 43 insn 429) }
;;   UD chains for insn luid 79 uid 434
;;      reg 24 { d198(bb 43 insn 433) }
;;      reg 355 { d1543(bb 43 insn 429) }
;;      reg 360 { d1546(bb 43 insn 432) }
;;   UD chains for insn luid 80 uid 435
;;      reg 359 { d1545(bb 43 insn 434) }
;;   eq_note reg 355 { }
;;   UD chains for insn luid 81 uid 436
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 362 { d1548(bb 43 insn 435) }
;;   UD chains for insn luid 83 uid 438
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 363 { d1549(bb 43 insn 437) }
;;   UD chains for insn luid 85 uid 440
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 364 { d1550(bb 43 insn 439) }
;;   UD chains for insn luid 87 uid 443
;;      reg 363 { d1549(bb 43 insn 437) }
;;      reg 366 { d1552(bb 43 insn 441) }
;;   UD chains for insn luid 88 uid 445
;;      reg 365 { d1551(bb 43 insn 443) }
;;   UD chains for insn luid 89 uid 446
;;      reg 371 { d1555(bb 43 insn 445) }
;;   eq_note reg 365 { }
;;   UD chains for insn luid 90 uid 447
;;      reg 365 { d1551(bb 43 insn 443) }
;;   UD chains for insn luid 91 uid 448
;;      reg 24 { d197(bb 43 insn 447) }
;;      reg 365 { d1551(bb 43 insn 443) }
;;      reg 370 { d1554(bb 43 insn 446) }
;;   UD chains for insn luid 92 uid 449
;;      reg 369 { d1553(bb 43 insn 448) }
;;   eq_note reg 365 { }
;;   UD chains for insn luid 93 uid 450
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 372 { d1556(bb 43 insn 449) }
;;   UD chains for insn luid 95 uid 452
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 373 { d1557(bb 43 insn 451) }
;;   UD chains for insn luid 97 uid 454
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 374 { d1558(bb 43 insn 453) }
;;   UD chains for insn luid 99 uid 457
;;      reg 373 { d1557(bb 43 insn 451) }
;;      reg 376 { d1560(bb 43 insn 455) }
;;   UD chains for insn luid 100 uid 459
;;      reg 375 { d1559(bb 43 insn 457) }
;;   UD chains for insn luid 101 uid 460
;;      reg 381 { d1563(bb 43 insn 459) }
;;   eq_note reg 375 { }
;;   UD chains for insn luid 102 uid 461
;;      reg 375 { d1559(bb 43 insn 457) }
;;   UD chains for insn luid 103 uid 462
;;      reg 24 { d196(bb 43 insn 461) }
;;      reg 375 { d1559(bb 43 insn 457) }
;;      reg 380 { d1562(bb 43 insn 460) }
;;   UD chains for insn luid 104 uid 463
;;      reg 379 { d1561(bb 43 insn 462) }
;;   eq_note reg 375 { }
;;   UD chains for insn luid 105 uid 464
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 382 { d1564(bb 43 insn 463) }
;;   UD chains for insn luid 110 uid 469
;;      reg 13 { d84(bb 0 insn -1) }
;;      reg 0 { d3(bb 43 insn 465) }
;;      reg 1 { d25(bb 43 insn 466) }
;;      reg 2 { d44(bb 43 insn 467) }
;;      reg 3 { d58(bb 43 insn 468) }

( 43 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u596(11){ d71(bb 0 insn -1) }u597(13){ d84(bb 0 insn -1) }u598(14){ }u599(25){ d235(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(236)
7, 42, 56, 70, 71, 83, 84, 204, 235, 236, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(236)
7, 42, 56, 70, 71, 83, 84, 204, 235, 236, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;;  UD chains for artificial uses
;;   reg 11 { d71(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 14 { }
;;   reg 25 { d235(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 525 to worklist
  Adding insn 13 to worklist
  Adding insn 37 to worklist
  Adding insn 53 to worklist
  Adding insn 58 to worklist
  Adding insn 77 to worklist
  Adding insn 527 to worklist
  Adding insn 85 to worklist
  Adding insn 81 to worklist
  Adding insn 98 to worklist
  Adding insn 529 to worklist
  Adding insn 116 to worklist
  Adding insn 123 to worklist
  Adding insn 531 to worklist
  Adding insn 142 to worklist
  Adding insn 139 to worklist
  Adding insn 137 to worklist
  Adding insn 149 to worklist
  Adding insn 154 to worklist
  Adding insn 158 to worklist
  Adding insn 174 to worklist
  Adding insn 179 to worklist
  Adding insn 533 to worklist
  Adding insn 197 to worklist
  Adding insn 194 to worklist
  Adding insn 192 to worklist
  Adding insn 204 to worklist
  Adding insn 209 to worklist
  Adding insn 223 to worklist
  Adding insn 535 to worklist
  Adding insn 231 to worklist
  Adding insn 260 to worklist
  Adding insn 257 to worklist
  Adding insn 537 to worklist
  Adding insn 270 to worklist
  Adding insn 267 to worklist
  Adding insn 539 to worklist
  Adding insn 283 to worklist
  Adding insn 281 to worklist
  Adding insn 291 to worklist
  Adding insn 299 to worklist
  Adding insn 541 to worklist
  Adding insn 306 to worklist
  Adding insn 303 to worklist
  Adding insn 329 to worklist
  Adding insn 324 to worklist
  Adding insn 342 to worklist
  Adding insn 469 to worklist
  Adding insn 464 to worklist
  Adding insn 454 to worklist
  Adding insn 452 to worklist
  Adding insn 450 to worklist
  Adding insn 440 to worklist
  Adding insn 438 to worklist
  Adding insn 436 to worklist
  Adding insn 426 to worklist
  Adding insn 424 to worklist
  Adding insn 422 to worklist
  Adding insn 412 to worklist
  Adding insn 410 to worklist
  Adding insn 408 to worklist
  Adding insn 406 to worklist
  Adding insn 404 to worklist
  Adding insn 402 to worklist
  Adding insn 400 to worklist
  Adding insn 398 to worklist
  Adding insn 396 to worklist
  Adding insn 393 to worklist
  Adding insn 392 to worklist
  Adding insn 390 to worklist
  Adding insn 387 to worklist
  Adding insn 385 to worklist
  Adding insn 384 to worklist
  Adding insn 382 to worklist
  Adding insn 380 to worklist
  Adding insn 378 to worklist
  Adding insn 376 to worklist
  Adding insn 374 to worklist
  Adding insn 366 to worklist
  Adding insn 361 to worklist
  Adding insn 352 to worklist
  Adding insn 350 to worklist
Finished finding needed instructions:
Processing use of (reg 13 sp) in insn 350:
Processing use of (reg 0 r0) in insn 350:
  Adding insn 348 to worklist
Processing use of (reg 1 r1) in insn 350:
  Adding insn 349 to worklist
Processing use of (reg 311) in insn 349:
  Adding insn 347 to worklist
Processing use of (reg 312 [ num_physpages ]) in insn 347:
  Adding insn 346 to worklist
Processing use of (reg 383) in insn 346:
  Adding insn 483 to worklist
Processing use of (reg 159 [ D.25815 ]) in insn 352:
  Adding insn 351 to worklist
Processing use of (reg 13 sp) in insn 361:
Processing use of (reg 319) in insn 361:
  Adding insn 360 to worklist
Processing use of (reg 320 [ totalhigh_pages ]) in insn 360:
  Adding insn 359 to worklist
Processing use of (reg 318) in insn 359:
  Adding insn 358 to worklist
Processing use of (reg 13 sp) in insn 366:
Processing use of (reg 0 r0) in insn 366:
  Adding insn 362 to worklist
Processing use of (reg 1 r1) in insn 366:
  Adding insn 363 to worklist
Processing use of (reg 2 r2) in insn 366:
  Adding insn 364 to worklist
Processing use of (reg 3 r3) in insn 366:
  Adding insn 365 to worklist
Processing use of (reg 317) in insn 365:
  Adding insn 357 to worklist
Processing use of (reg 185 [ reserved_pages ]) in insn 357:
  Adding insn 262 to worklist
  Adding insn 239 to worklist
Processing use of (reg 156 [ ivtmp.710 ]) in insn 239:
  Adding insn 236 to worklist
Processing use of (reg 185 [ reserved_pages ]) in insn 262:
Processing use of (reg 316) in insn 364:
  Adding insn 356 to worklist
Processing use of (reg 184 [ free_pages ]) in insn 356:
  Adding insn 285 to worklist
  Adding insn 238 to worklist
Processing use of (reg 156 [ ivtmp.710 ]) in insn 238:
Processing use of (reg 184 [ free_pages ]) in insn 285:
Processing use of (reg 315) in insn 363:
  Adding insn 355 to worklist
Processing use of (reg 314) in insn 355:
  Adding insn 354 to worklist
Processing use of (reg 158 [ x ]) in insn 354:
Processing use of (reg 13 sp) in insn 374:
Processing use of (reg 325) in insn 374:
  Adding insn 373 to worklist
Processing use of (reg 13 sp) in insn 376:
Processing use of (reg 326) in insn 376:
  Adding insn 375 to worklist
Processing use of (reg 13 sp) in insn 378:
Processing use of (reg 327) in insn 378:
  Adding insn 377 to worklist
Processing use of (reg 13 sp) in insn 380:
Processing use of (reg 328) in insn 380:
  Adding insn 379 to worklist
Processing use of (reg 13 sp) in insn 382:
Processing use of (reg 329) in insn 382:
  Adding insn 381 to worklist
Processing use of (reg 13 sp) in insn 384:
Processing use of (reg 330) in insn 384:
  Adding insn 383 to worklist
Processing use of (reg 13 sp) in insn 385:
Processing use of (reg 186 [ D.25409 ]) in insn 385:
  Adding insn 371 to worklist
Processing use of (reg 323) in insn 371:
  Adding insn 370 to worklist
Processing use of (reg 322) in insn 370:
  Adding insn 369 to worklist
Processing use of (reg 187 [ high_memory.397 ]) in insn 369:
  Adding insn 368 to worklist
Processing use of (reg 321) in insn 368:
  Adding insn 367 to worklist
Processing use of (reg 13 sp) in insn 387:
Processing use of (reg 331) in insn 387:
  Adding insn 386 to worklist
Processing use of (reg 13 sp) in insn 390:
Processing use of (reg 333) in insn 390:
  Adding insn 389 to worklist
Processing use of (reg 332) in insn 389:
  Adding insn 388 to worklist
Processing use of (reg 186 [ D.25409 ]) in insn 388:
Processing use of (reg 13 sp) in insn 392:
Processing use of (reg 334) in insn 392:
  Adding insn 391 to worklist
Processing use of (reg 13 sp) in insn 393:
Processing use of (reg 187 [ high_memory.397 ]) in insn 393:
Processing use of (reg 13 sp) in insn 396:
Processing use of (reg 336) in insn 396:
  Adding insn 395 to worklist
Processing use of (reg 335) in insn 395:
  Adding insn 394 to worklist
Processing use of (reg 187 [ high_memory.397 ]) in insn 394:
Processing use of (reg 13 sp) in insn 398:
Processing use of (reg 337) in insn 398:
  Adding insn 397 to worklist
Processing use of (reg 13 sp) in insn 400:
Processing use of (reg 334) in insn 400:
Processing use of (reg 13 sp) in insn 402:
Processing use of (reg 339) in insn 402:
  Adding insn 401 to worklist
Processing use of (reg 13 sp) in insn 404:
Processing use of (reg 340) in insn 404:
  Adding insn 403 to worklist
Processing use of (reg 13 sp) in insn 406:
Processing use of (reg 337) in insn 406:
Processing use of (reg 13 sp) in insn 408:
Processing use of (reg 330) in insn 408:
Processing use of (reg 13 sp) in insn 410:
Processing use of (reg 343) in insn 410:
  Adding insn 409 to worklist
Processing use of (reg 13 sp) in insn 412:
Processing use of (reg 344) in insn 412:
  Adding insn 411 to worklist
Processing use of (reg 13 sp) in insn 422:
Processing use of (reg 352) in insn 422:
  Adding insn 421 to worklist
Processing use of (reg 349) in insn 421:
  Adding insn 420 to worklist
Processing use of (reg 24 cc) in insn 420:
  Adding insn 419 to worklist
Processing use of (reg 345) in insn 420:
  Adding insn 415 to worklist
Processing use of (reg 350) in insn 420:
  Adding insn 418 to worklist
Processing use of (reg 351) in insn 418:
  Adding insn 417 to worklist
Processing use of (reg 345) in insn 417:
Processing use of (reg 343) in insn 415:
Processing use of (reg 346) in insn 415:
  Adding insn 413 to worklist
Processing use of (reg 345) in insn 419:
Processing use of (reg 13 sp) in insn 424:
Processing use of (reg 353) in insn 424:
  Adding insn 423 to worklist
Processing use of (reg 13 sp) in insn 426:
Processing use of (reg 354) in insn 426:
  Adding insn 425 to worklist
Processing use of (reg 13 sp) in insn 436:
Processing use of (reg 362) in insn 436:
  Adding insn 435 to worklist
Processing use of (reg 359) in insn 435:
  Adding insn 434 to worklist
Processing use of (reg 24 cc) in insn 434:
  Adding insn 433 to worklist
Processing use of (reg 355) in insn 434:
  Adding insn 429 to worklist
Processing use of (reg 360) in insn 434:
  Adding insn 432 to worklist
Processing use of (reg 361) in insn 432:
  Adding insn 431 to worklist
Processing use of (reg 355) in insn 431:
Processing use of (reg 353) in insn 429:
Processing use of (reg 356) in insn 429:
  Adding insn 427 to worklist
Processing use of (reg 355) in insn 433:
Processing use of (reg 13 sp) in insn 438:
Processing use of (reg 363) in insn 438:
  Adding insn 437 to worklist
Processing use of (reg 13 sp) in insn 440:
Processing use of (reg 364) in insn 440:
  Adding insn 439 to worklist
Processing use of (reg 13 sp) in insn 450:
Processing use of (reg 372) in insn 450:
  Adding insn 449 to worklist
Processing use of (reg 369) in insn 449:
  Adding insn 448 to worklist
Processing use of (reg 24 cc) in insn 448:
  Adding insn 447 to worklist
Processing use of (reg 365) in insn 448:
  Adding insn 443 to worklist
Processing use of (reg 370) in insn 448:
  Adding insn 446 to worklist
Processing use of (reg 371) in insn 446:
  Adding insn 445 to worklist
Processing use of (reg 365) in insn 445:
Processing use of (reg 363) in insn 443:
Processing use of (reg 366) in insn 443:
  Adding insn 441 to worklist
Processing use of (reg 365) in insn 447:
Processing use of (reg 13 sp) in insn 452:
Processing use of (reg 373) in insn 452:
  Adding insn 451 to worklist
Processing use of (reg 13 sp) in insn 454:
Processing use of (reg 374) in insn 454:
  Adding insn 453 to worklist
Processing use of (reg 13 sp) in insn 464:
Processing use of (reg 382) in insn 464:
  Adding insn 463 to worklist
Processing use of (reg 379) in insn 463:
  Adding insn 462 to worklist
Processing use of (reg 24 cc) in insn 462:
  Adding insn 461 to worklist
Processing use of (reg 375) in insn 462:
  Adding insn 457 to worklist
Processing use of (reg 380) in insn 462:
  Adding insn 460 to worklist
Processing use of (reg 381) in insn 460:
  Adding insn 459 to worklist
Processing use of (reg 375) in insn 459:
Processing use of (reg 373) in insn 457:
Processing use of (reg 376) in insn 457:
  Adding insn 455 to worklist
Processing use of (reg 375) in insn 461:
Processing use of (reg 13 sp) in insn 469:
Processing use of (reg 0 r0) in insn 469:
  Adding insn 465 to worklist
Processing use of (reg 1 r1) in insn 469:
  Adding insn 466 to worklist
Processing use of (reg 2 r2) in insn 469:
  Adding insn 467 to worklist
Processing use of (reg 3 r3) in insn 469:
  Adding insn 468 to worklist
Processing use of (reg 24 cc) in insn 342:
  Adding insn 341 to worklist
Processing use of (reg 136 [ reg.773 ]) in insn 341:
  Adding insn 332 to worklist
Processing use of (reg 307) in insn 341:
  Adding insn 340 to worklist
Processing use of (reg 305) in insn 340:
  Adding insn 338 to worklist
Processing use of (reg 308 [ memblock.memory.regions ]) in insn 340:
  Adding insn 339 to worklist
Processing use of (reg 384) in insn 339:
  Adding insn 335 to worklist
Processing use of (reg 290) in insn 335:
  Adding insn 307 to worklist
Processing use of (reg 306 [ memblock.memory.cnt ]) in insn 338:
  Adding insn 337 to worklist
Processing use of (reg 384) in insn 337:
Processing use of (reg 157 [ ivtmp.692 ]) in insn 332:
  Adding insn 308 to worklist
  Adding insn 333 to worklist
Processing use of (reg 157 [ ivtmp.692 ]) in insn 333:
Processing use of (reg 290) in insn 308:
Processing use of (reg 300) in insn 324:
  Adding insn 323 to worklist
Processing use of (reg 385) in insn 324:
  Adding insn 478 to worklist
Processing use of (reg 288) in insn 478:
  Adding insn 304 to worklist
Processing use of (reg 180 [ pages ]) in insn 323:
  Adding insn 319 to worklist
Processing use of (reg 299 [ num_physpages ]) in insn 323:
  Adding insn 322 to worklist
Processing use of (reg 385) in insn 322:
Processing use of (reg 293) in insn 319:
  Adding insn 315 to worklist
Processing use of (reg 296) in insn 319:
  Adding insn 318 to worklist
Processing use of (reg 294) in insn 318:
  Adding insn 317 to worklist
Processing use of (reg 295) in insn 317:
  Adding insn 316 to worklist
Processing use of (reg 160 [ D.25802 ]) in insn 316:
  Adding insn 312 to worklist
Processing use of (reg 157 [ ivtmp.692 ]) in insn 312:
Processing use of (reg 291) in insn 315:
  Adding insn 314 to worklist
Processing use of (reg 160 [ D.25802 ]) in insn 314:
Processing use of (reg 292 [ <variable>.size ]) in insn 314:
  Adding insn 313 to worklist
Processing use of (reg 157 [ ivtmp.692 ]) in insn 313:
Processing use of (reg 13 sp) in insn 329:
Processing use of (reg 0 r0) in insn 329:
  Adding insn 484 to worklist
Processing use of (reg 1 r1) in insn 329:
  Adding insn 328 to worklist
Processing use of (reg 302) in insn 328:
  Adding insn 326 to worklist
Processing use of (reg 180 [ pages ]) in insn 326:
Processing use of (reg 13 sp) in insn 303:
Processing use of (reg 0 r0) in insn 303:
  Adding insn 302 to worklist
Processing use of (reg 288) in insn 306:
Processing use of (reg 289) in insn 306:
  Adding insn 305 to worklist
Processing use of (reg 24 cc) in insn 299:
  Adding insn 298 to worklist
Processing use of (reg 183 [ i ]) in insn 298:
  Adding insn 293 to worklist
  Adding insn 237 to worklist
Processing use of (reg 188 [ D.25389 ]) in insn 298:
  Adding insn 233 to worklist
Processing use of (reg 387) in insn 233:
  Adding insn 524 to worklist
Processing use of (reg 275) in insn 524:
  Adding insn 232 to worklist
Processing use of (reg 156 [ ivtmp.710 ]) in insn 237:
Processing use of (reg 183 [ i ]) in insn 293:
Processing use of (reg 24 cc) in insn 291:
  Adding insn 290 to worklist
Processing use of (reg 181 [ end ]) in insn 290:
  Adding insn 254 to worklist
Processing use of (reg 182 [ page ]) in insn 290:
  Adding insn 288 to worklist
Processing use of (reg 182 [ page ]) in insn 288:
  Adding insn 249 to worklist
Processing use of (reg 189 [ mem_map.392 ]) in insn 249:
  Adding insn 235 to worklist
Processing use of (reg 280) in insn 249:
  Adding insn 248 to worklist
Processing use of (reg 279) in insn 248:
  Adding insn 247 to worklist
Processing use of (reg 190 [ D.25376 ]) in insn 247:
  Adding insn 246 to worklist
Processing use of (reg 155 [ D.26304 ]) in insn 246:
  Adding insn 245 to worklist
Processing use of (reg 156 [ ivtmp.710 ]) in insn 245:
  Adding insn 294 to worklist
Processing use of (reg 387) in insn 245:
Processing use of (reg 156 [ ivtmp.710 ]) in insn 294:
Processing use of (reg 276) in insn 235:
  Adding insn 234 to worklist
Processing use of (reg 189 [ mem_map.392 ]) in insn 254:
Processing use of (reg 284) in insn 254:
  Adding insn 253 to worklist
Processing use of (reg 283) in insn 253:
  Adding insn 252 to worklist
Processing use of (reg 281) in insn 252:
  Adding insn 251 to worklist
Processing use of (reg 190 [ D.25376 ]) in insn 251:
Processing use of (reg 282 [ <variable>.size ]) in insn 251:
  Adding insn 250 to worklist
Processing use of (reg 155 [ D.26304 ]) in insn 250:
Processing use of (reg 141 [ page.767 ]) in insn 281:
  Adding insn 272 to worklist
  Adding insn 277 to worklist
Processing use of (reg 182 [ page ]) in insn 277:
Processing use of (reg 182 [ page ]) in insn 272:
Processing use of (reg 24 cc) in insn 283:
  Adding insn 282 to worklist
Processing use of (reg 163 [ D.25786 ]) in insn 282:
Processing use of (reg 182 [ page ]) in insn 267:
Processing use of (reg 24 cc) in insn 270:
  Adding insn 269 to worklist
Processing use of (reg 286) in insn 269:
  Adding insn 268 to worklist
Processing use of (reg 162 [ D.25790 ]) in insn 268:
Processing use of (reg 182 [ page ]) in insn 257:
Processing use of (reg 24 cc) in insn 260:
  Adding insn 259 to worklist
Processing use of (reg 285) in insn 259:
  Adding insn 258 to worklist
Processing use of (reg 165 [ D.25775 ]) in insn 258:
Processing use of (reg 269) in insn 231:
  Adding insn 225 to worklist
Processing use of (reg 274) in insn 231:
  Adding insn 230 to worklist
Processing use of (reg 272 [ totalhigh_pages ]) in insn 230:
  Adding insn 228 to worklist
Processing use of (reg 273 [ totalram_pages ]) in insn 230:
  Adding insn 229 to worklist
Processing use of (reg 269) in insn 229:
Processing use of (reg 270) in insn 228:
  Adding insn 226 to worklist
Processing use of (reg 24 cc) in insn 223:
  Adding insn 222 to worklist
Processing use of (reg 167 [ mem ]) in insn 222:
  Adding insn 89 to worklist
  Adding insn 212 to worklist
Processing use of (reg 267) in insn 222:
  Adding insn 221 to worklist
Processing use of (reg 265) in insn 221:
  Adding insn 219 to worklist
Processing use of (reg 268 [ memblock.memory.regions ]) in insn 221:
  Adding insn 220 to worklist
Processing use of (reg 404) in insn 220:
  Adding insn 216 to worklist
Processing use of (reg 233) in insn 216:
  Adding insn 88 to worklist
Processing use of (reg 266 [ memblock.memory.cnt ]) in insn 219:
  Adding insn 218 to worklist
Processing use of (reg 404) in insn 218:
Processing use of (reg 167 [ mem ]) in insn 212:
Processing use of (reg 233) in insn 89:
Processing use of (reg 262) in insn 209:
  Adding insn 208 to worklist
Processing use of (reg 405) in insn 209:
  Adding insn 125 to worklist
Processing use of (reg 137 [ start.772 ]) in insn 208:
  Adding insn 176 to worklist
Processing use of (reg 261) in insn 208:
  Adding insn 207 to worklist
Processing use of (reg 142 [ totalhigh_pages.765 ]) in insn 207:
  Adding insn 182 to worklist
Processing use of (reg 148 [ start.759 ]) in insn 207:
  Adding insn 96 to worklist
Processing use of (reg 234) in insn 96:
  Adding insn 95 to worklist
Processing use of (reg 170 [ D.25753 ]) in insn 95:
  Adding insn 93 to worklist
Processing use of (reg 235 [ <variable>.size ]) in insn 95:
  Adding insn 94 to worklist
Processing use of (reg 167 [ mem ]) in insn 94:
Processing use of (reg 167 [ mem ]) in insn 93:
Processing use of (reg 405) in insn 182:
Processing use of (reg 145 [ start.762 ]) in insn 176:
  Adding insn 103 to worklist
  Adding insn 160 to worklist
Processing use of (reg 139 [ start.769 ]) in insn 160:
  Adding insn 121 to worklist
Processing use of (reg 146 [ start.761 ]) in insn 121:
  Adding insn 114 to worklist
Processing use of (reg 148 [ start.759 ]) in insn 121:
Processing use of (reg 241) in insn 114:
  Adding insn 113 to worklist
Processing use of (reg 242) in insn 113:
  Adding insn 112 to worklist
Processing use of (reg 239) in insn 112:
  Adding insn 111 to worklist
Processing use of (reg 171 [ D.25749 ]) in insn 111:
  Adding insn 109 to worklist
Processing use of (reg 240 [ <variable>.size ]) in insn 111:
  Adding insn 110 to worklist
Processing use of (reg 168 [ res ]) in insn 110:
  Adding insn 163 to worklist
  Adding insn 105 to worklist
Processing use of (reg 404) in insn 105:
Processing use of (reg 168 [ res ]) in insn 163:
Processing use of (reg 168 [ res ]) in insn 109:
Processing use of (reg 149 [ start.758 ]) in insn 103:
  Adding insn 102 to worklist
Processing use of (reg 169 [ start ]) in insn 103:
  Adding insn 87 to worklist
Processing use of (reg 232) in insn 87:
  Adding insn 86 to worklist
Processing use of (reg 236) in insn 102:
  Adding insn 101 to worklist
Processing use of (reg 237) in insn 101:
  Adding insn 100 to worklist
Processing use of (reg 170 [ D.25753 ]) in insn 100:
Processing use of (reg 24 cc) in insn 204:
  Adding insn 203 to worklist
Processing use of (reg 145 [ start.762 ]) in insn 203:
  Adding insn 198 to worklist
Processing use of (reg 148 [ start.759 ]) in insn 203:
Processing use of (reg 145 [ start.762 ]) in insn 198:
Processing use of (reg 13 sp) in insn 192:
Processing use of (reg 0 r0) in insn 192:
  Adding insn 487 to worklist
Processing use of (reg 1 r1) in insn 192:
  Adding insn 191 to worklist
Processing use of (reg 173 [ page ]) in insn 191:
  Adding insn 189 to worklist
Processing use of (reg 154 [ ivtmp.722 ]) in insn 189:
  Adding insn 199 to worklist
  Adding insn 183 to worklist
Processing use of (reg 258 [ mem_map ]) in insn 189:
  Adding insn 188 to worklist
Processing use of (reg 406) in insn 188:
  Adding insn 132 to worklist
Processing use of (reg 145 [ start.762 ]) in insn 183:
Processing use of (reg 154 [ ivtmp.722 ]) in insn 199:
Processing use of (reg 173 [ page ]) in insn 194:
Processing use of (reg 407) in insn 194:
  Adding insn 138 to worklist
Processing use of (reg 13 sp) in insn 197:
Processing use of (reg 0 r0) in insn 197:
  Adding insn 195 to worklist
Processing use of (reg 1 r1) in insn 197:
  Adding insn 489 to worklist
Processing use of (reg 173 [ page ]) in insn 195:
Processing use of (reg 24 cc) in insn 179:
  Adding insn 178 to worklist
Processing use of (reg 145 [ start.762 ]) in insn 178:
Processing use of (reg 148 [ start.759 ]) in insn 178:
Processing use of (reg 24 cc) in insn 174:
  Adding insn 173 to worklist
Processing use of (reg 168 [ res ]) in insn 173:
Processing use of (reg 254) in insn 173:
  Adding insn 172 to worklist
Processing use of (reg 252) in insn 172:
  Adding insn 170 to worklist
Processing use of (reg 255 [ memblock.reserved.regions ]) in insn 172:
  Adding insn 171 to worklist
Processing use of (reg 404) in insn 171:
Processing use of (reg 253 [ memblock.reserved.cnt ]) in insn 170:
  Adding insn 169 to worklist
Processing use of (reg 404) in insn 169:
Processing use of (reg 24 cc) in insn 158:
  Adding insn 157 to worklist
Processing use of (reg 139 [ start.769 ]) in insn 157:
Processing use of (reg 148 [ start.759 ]) in insn 157:
Processing use of (reg 249) in insn 154:
  Adding insn 153 to worklist
Processing use of (reg 405) in insn 154:
Processing use of (reg 144 [ start.763 ]) in insn 153:
  Adding insn 128 to worklist
  Adding insn 143 to worklist
Processing use of (reg 248) in insn 153:
  Adding insn 152 to worklist
Processing use of (reg 145 [ start.762 ]) in insn 152:
Processing use of (reg 166 [ totalhigh_pages.382 ]) in insn 152:
  Adding insn 126 to worklist
Processing use of (reg 405) in insn 126:
Processing use of (reg 144 [ start.763 ]) in insn 143:
Processing use of (reg 145 [ start.762 ]) in insn 128:
Processing use of (reg 24 cc) in insn 149:
  Adding insn 148 to worklist
Processing use of (reg 140 [ start.768 ]) in insn 148:
  Adding insn 120 to worklist
Processing use of (reg 144 [ start.763 ]) in insn 148:
Processing use of (reg 138 [ start.770 ]) in insn 120:
  Adding insn 119 to worklist
Processing use of (reg 148 [ start.759 ]) in insn 120:
Processing use of (reg 145 [ start.762 ]) in insn 119:
Processing use of (reg 147 [ start.760 ]) in insn 119:
  Adding insn 118 to worklist
Processing use of (reg 171 [ D.25749 ]) in insn 118:
Processing use of (reg 13 sp) in insn 137:
Processing use of (reg 0 r0) in insn 137:
  Adding insn 491 to worklist
Processing use of (reg 1 r1) in insn 137:
  Adding insn 136 to worklist
Processing use of (reg 172 [ page ]) in insn 136:
  Adding insn 134 to worklist
Processing use of (reg 153 [ ivtmp.734 ]) in insn 134:
  Adding insn 127 to worklist
  Adding insn 144 to worklist
Processing use of (reg 245 [ mem_map ]) in insn 134:
  Adding insn 133 to worklist
Processing use of (reg 406) in insn 133:
Processing use of (reg 153 [ ivtmp.734 ]) in insn 144:
Processing use of (reg 145 [ start.762 ]) in insn 127:
Processing use of (reg 172 [ page ]) in insn 139:
Processing use of (reg 407) in insn 139:
Processing use of (reg 13 sp) in insn 142:
Processing use of (reg 0 r0) in insn 142:
  Adding insn 140 to worklist
Processing use of (reg 1 r1) in insn 142:
  Adding insn 493 to worklist
Processing use of (reg 172 [ page ]) in insn 140:
Processing use of (reg 24 cc) in insn 123:
  Adding insn 122 to worklist
Processing use of (reg 140 [ start.768 ]) in insn 122:
Processing use of (reg 145 [ start.762 ]) in insn 122:
Processing use of (reg 24 cc) in insn 116:
  Adding insn 115 to worklist
Processing use of (reg 145 [ start.762 ]) in insn 115:
Processing use of (reg 146 [ start.761 ]) in insn 115:
Processing use of (reg 24 cc) in insn 98:
  Adding insn 97 to worklist
Processing use of (reg 148 [ start.759 ]) in insn 97:
Processing use of (reg 169 [ start ]) in insn 97:
Processing use of (reg 13 sp) in insn 81:
Processing use of (reg 229) in insn 85:
  Adding insn 79 to worklist
Processing use of (reg 231) in insn 85:
  Adding insn 84 to worklist
Processing use of (reg 191 [ D.25372 ]) in insn 84:
  Adding insn 82 to worklist
Processing use of (reg 192 [ totalram_pages.389 ]) in insn 84:
  Adding insn 80 to worklist
Processing use of (reg 229) in insn 80:
Processing use of (reg 0 r0) in insn 82:
Processing use of (reg 24 cc) in insn 77:
  Adding insn 76 to worklist
Processing use of (reg 176 [ i ]) in insn 76:
  Adding insn 69 to worklist
  Adding insn 15 to worklist
Processing use of (reg 228 [ meminfo.nr_banks ]) in insn 76:
  Adding insn 75 to worklist
Processing use of (reg 413) in insn 75:
  Adding insn 74 to worklist
Processing use of (reg 152 [ ivtmp.752 ]) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 176 [ i ]) in insn 69:
Processing use of (reg 13 sp) in insn 58:
Processing use of (reg 0 r0) in insn 58:
  Adding insn 56 to worklist
Processing use of (reg 1 r1) in insn 58:
  Adding insn 57 to worklist
Processing use of (reg 219) in insn 57:
  Adding insn 55 to worklist
Processing use of (reg 177 [ pgend ]) in insn 55:
  Adding insn 51 to worklist
Processing use of (reg 178 [ pg ]) in insn 55:
  Adding insn 46 to worklist
Processing use of (reg 214) in insn 46:
  Adding insn 45 to worklist
Processing use of (reg 212) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 213) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 211) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 179 [ mem_map.375 ]) in insn 42:
  Adding insn 40 to worklist
Processing use of (reg 210) in insn 42:
  Adding insn 41 to worklist
Processing use of (reg 175 [ prev_bank_end ]) in insn 41:
  Adding insn 68 to worklist
  Adding insn 16 to worklist
Processing use of (reg 152 [ ivtmp.752 ]) in insn 16:
Processing use of (reg 226) in insn 68:
  Adding insn 67 to worklist
Processing use of (reg 224) in insn 67:
  Adding insn 66 to worklist
Processing use of (reg 225) in insn 66:
  Adding insn 65 to worklist
Processing use of (reg 223) in insn 65:
  Adding insn 64 to worklist
Processing use of (reg 220) in insn 64:
  Adding insn 63 to worklist
Processing use of (reg 221 [ <variable>.size ]) in insn 63:
  Adding insn 61 to worklist
Processing use of (reg 222 [ <variable>.start ]) in insn 63:
  Adding insn 62 to worklist
Processing use of (reg 151 [ D.26350 ]) in insn 62:
  Adding insn 22 to worklist
Processing use of (reg 152 [ ivtmp.752 ]) in insn 22:
  Adding insn 70 to worklist
Processing use of (reg 414) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 413) in insn 21:
Processing use of (reg 152 [ ivtmp.752 ]) in insn 70:
Processing use of (reg 151 [ D.26350 ]) in insn 61:
Processing use of (reg 415) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 218) in insn 51:
  Adding insn 50 to worklist
Processing use of (reg 217) in insn 50:
  Adding insn 49 to worklist
Processing use of (reg 216) in insn 49:
  Adding insn 48 to worklist
Processing use of (reg 179 [ mem_map.375 ]) in insn 48:
Processing use of (reg 215) in insn 48:
  Adding insn 47 to worklist
Processing use of (reg 150 [ bank_start.756 ]) in insn 47:
  Adding insn 26 to worklist
Processing use of (reg 201) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 174 [ bank_start ]) in insn 25:
  Adding insn 24 to worklist
Processing use of (reg 200 [ <variable>.start ]) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 151 [ D.26350 ]) in insn 23:
Processing use of (reg 178 [ pg ]) in insn 56:
Processing use of (reg 24 cc) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 177 [ pgend ]) in insn 52:
Processing use of (reg 178 [ pg ]) in insn 52:
Processing use of (reg 24 cc) in insn 37:
  Adding insn 36 to worklist
Processing use of (reg 208) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 207) in insn 35:
  Adding insn 34 to worklist
Processing use of (subreg (reg 206) 0) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 203) in insn 33:
  Adding insn 28 to worklist
Processing use of (reg 205) in insn 33:
  Adding insn 31 to worklist
Processing use of (reg 24 cc) in insn 31:
  Adding insn 30 to worklist
Processing use of (reg 175 [ prev_bank_end ]) in insn 30:
Processing use of (reg 24 cc) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 150 [ bank_start.756 ]) in insn 27:
Processing use of (reg 175 [ prev_bank_end ]) in insn 27:
Processing use of (reg 193) in insn 13:
  Adding insn 8 to worklist
Processing use of (reg 197) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 195) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 196 [ max_pfn ]) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 194) in insn 10:
  Adding insn 9 to worklist


mem_init

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={22d,11u} r1={21d,9u} r2={14d,2u} r3={14d,2u} r11={1d,43u} r12={12d} r13={1d,85u} r14={12d,1u} r15={11d} r16={11d} r17={11d} r18={11d} r19={11d} r20={11d} r21={11d} r22={11d} r23={11d} r24={39d,24u} r25={1d,43u} r26={1d,42u} r27={11d} r28={11d} r29={11d} r30={11d} r31={11d} r32={11d} r33={11d} r34={11d} r35={11d} r36={11d} r37={11d} r38={11d} r39={11d} r40={11d} r41={11d} r42={11d} r43={11d} r44={11d} r45={11d} r46={11d} r47={11d} r48={11d} r49={11d} r50={11d} r51={11d} r52={11d} r53={11d} r54={11d} r55={11d} r56={11d} r57={11d} r58={11d} r59={11d} r60={11d} r61={11d} r62={11d} r63={11d} r64={11d} r65={11d} r66={11d} r67={11d} r68={11d} r69={11d} r70={11d} r71={11d} r72={11d} r73={11d} r74={11d} r75={11d} r76={11d} r77={11d} r78={11d} r79={11d} r80={11d} r81={11d} r82={11d} r83={11d} r84={11d} r85={11d} r86={11d} r87={11d} r88={11d} r89={11d} r90={11d} r91={11d} r92={11d} r93={11d} r94={11d} r95={11d} r96={11d} r97={11d} r98={11d} r99={11d} r100={11d} r101={11d} r102={11d} r103={11d} r104={11d} r105={11d} r106={11d} r107={11d} r108={11d} r109={11d} r110={11d} r111={11d} r112={11d} r113={11d} r114={11d} r115={11d} r116={11d} r117={11d} r118={11d} r119={11d} r120={11d} r121={11d} r122={11d} r123={11d} r124={11d} r125={11d} r126={11d} r127={11d} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,2u} r140={1d,2u} r141={2d,1u} r142={1d,1u} r144={2d,3u} r145={3d,11u} r146={1d,2u} r147={1d,1u} r148={1d,7u} r149={1d,1u} r150={1d,2u} r151={1d,3u} r152={2d,4u,1d} r153={2d,2u} r154={2d,2u} r155={1d,2u} r156={2d,5u,1d} r157={2d,4u} r158={1d,1u} r159={1d,1u} r160={1d,2u,1d} r162={1d,1u} r163={1d,1u} r165={1d,1u} r166={1d,1u} r167={2d,4u} r168={2d,4u} r169={1d,2u} r170={1d,2u,1d} r171={1d,2u} r172={1d,3u} r173={1d,3u} r174={1d,1u,1d} r175={2d,3u} r176={2d,2u} r177={1d,2u} r178={1d,3u} r179={1d,2u} r180={1d,2u} r181={1d,1u} r182={2d,6u} r183={2d,2u} r184={2d,2u} r185={2d,2u} r186={1d,2u} r187={1d,3u} r188={1d,1u} r189={1d,2u} r190={1d,2u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u,1d} r196={1d,1u} r197={1d,1u} r200={1d,1u} r201={1d,1u} r203={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r210={1d,1u} r211={1d,1u,1d} r212={1d,1u,1d} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u,1d} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u,1d} r224={1d,1u,1d} r225={1d,1u} r226={1d,1u} r228={1d,1u} r229={1d,2u} r231={1d,1u} r232={1d,1u} r233={1d,2u} r234={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} r239={1d,1u,1d} r240={1d,1u} r241={1d,1u} r242={1d,1u} r245={1d,1u} r248={1d,1u} r249={1d,1u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r255={1d,1u} r258={1d,1u} r261={1d,1u} r262={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,2u} r270={1d,1u} r272={1d,1u} r273={1d,1u} r274={1d,1u} r275={1d,1u} r276={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r282={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={1d,1u} r288={1d,2u} r289={1d,1u} r290={1d,2u} r291={1d,1u} r292={1d,1u} r293={1d,1u} r294={1d,1u} r295={1d,1u} r296={1d,1u} r299={1d,1u} r300={1d,1u} r302={1d,1u} r305={1d,1u} r306={1d,1u} r307={1d,1u} r308={1d,1u} r311={1d,1u} r312={1d,1u} r314={1d,1u} r315={1d,1u} r316={1d,1u} r317={1d,1u} r318={1d,1u} r319={1d,1u} r320={1d,1u} r321={1d,1u} r322={1d,1u,1d} r323={1d,1u} r325={1d,1u} r326={1d,1u} r327={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,2u} r331={1d,1u} r332={1d,1u} r333={1d,1u} r334={1d,2u} r335={1d,1u} r336={1d,1u} r337={1d,2u} r339={1d,1u} r340={1d,1u} r343={1d,2u} r344={1d,1u} r345={1d,3u,2d} r346={1d,1u} r349={1d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r353={1d,2u} r354={1d,1u} r355={1d,3u,2d} r356={1d,1u} r359={1d,1u} r360={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,2u} r364={1d,1u} r365={1d,3u,2d} r366={1d,1u} r369={1d,1u} r370={1d,1u} r371={1d,1u} r372={1d,1u} r373={1d,2u} r374={1d,1u} r375={1d,3u,2d} r376={1d,1u} r379={1d,1u} r380={1d,1u} r381={1d,1u} r382={1d,1u} r383={1d,1u} r384={1d,2u} r385={1d,2u} r387={2d,2u} r404={1d,5u} r405={1d,4u} r406={1d,2u} r407={1d,2u} r413={1d,2u} r414={1d,1u} r415={1d,1u} 
;;    total ref usage 2176{1577d,578u,21e} in 353{342 regular + 11 call} insns.
;; Reaching defs:

  sparse invalidated 	24
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347
0[0,22] 1[22,21] 2[43,14] 3[57,14] 11[71,1] 12[72,12] 13[84,1] 14[85,12] 15[97,11] 16[108,11] 17[119,11] 18[130,11] 19[141,11] 20[152,11] 21[163,11] 22[174,11] 23[185,11] 24[196,39] 25[235,1] 26[236,1] 27[237,11] 28[248,11] 29[259,11] 30[270,11] 31[281,11] 32[292,11] 33[303,11] 34[314,11] 35[325,11] 36[336,11] 37[347,11] 38[358,11] 39[369,11] 40[380,11] 41[391,11] 42[402,11] 43[413,11] 44[424,11] 45[435,11] 46[446,11] 47[457,11] 48[468,11] 49[479,11] 50[490,11] 51[501,11] 52[512,11] 53[523,11] 54[534,11] 55[545,11] 56[556,11] 57[567,11] 58[578,11] 59[589,11] 60[600,11] 61[611,11] 62[622,11] 63[633,11] 64[644,11] 65[655,11] 66[666,11] 67[677,11] 68[688,11] 69[699,11] 70[710,11] 71[721,11] 72[732,11] 73[743,11] 74[754,11] 75[765,11] 76[776,11] 77[787,11] 78[798,11] 79[809,11] 80[820,11] 81[831,11] 82[842,11] 83[853,11] 84[864,11] 85[875,11] 86[886,11] 87[897,11] 88[908,11] 89[919,11] 90[930,11] 91[941,11] 92[952,11] 93[963,11] 94[974,11] 95[985,11] 96[996,11] 97[1007,11] 98[1018,11] 99[1029,11] 100[1040,11] 101[1051,11] 102[1062,11] 103[1073,11] 104[1084,11] 105[1095,11] 106[1106,11] 107[1117,11] 108[1128,11] 109[1139,11] 110[1150,11] 111[1161,11] 112[1172,11] 113[1183,11] 114[1194,11] 115[1205,11] 116[1216,11] 117[1227,11] 118[1238,11] 119[1249,11] 120[1260,11] 121[1271,11] 122[1282,11] 123[1293,11] 124[1304,11] 125[1315,11] 126[1326,11] 127[1337,11] 136[1348,1] 137[1349,1] 138[1350,1] 139[1351,1] 140[1352,1] 141[1353,2] 142[1355,1] 144[1356,2] 145[1358,3] 146[1361,1] 147[1362,1] 148[1363,1] 149[1364,1] 150[1365,1] 151[1366,1] 152[1367,2] 153[1369,2] 154[1371,2] 155[1373,1] 156[1374,2] 157[1376,2] 158[1378,1] 159[1379,1] 160[1380,1] 162[1381,1] 163[1382,1] 165[1383,1] 166[1384,1] 167[1385,2] 168[1387,2] 169[1389,1] 170[1390,1] 171[1391,1] 172[1392,1] 173[1393,1] 174[1394,1] 175[1395,2] 176[1397,2] 177[1399,1] 178[1400,1] 179[1401,1] 180[1402,1] 181[1403,1] 182[1404,2] 183[1406,2] 184[1408,2] 185[1410,2] 186[1412,1] 187[1413,1] 188[1414,1] 189[1415,1] 190[1416,1] 191[1417,1] 192[1418,1] 193[1419,1] 194[1420,1] 195[1421,1] 196[1422,1] 197[1423,1] 200[1424,1] 201[1425,1] 203[1426,1] 205[1427,1] 206[1428,1] 207[1429,1] 208[1430,1] 210[1431,1] 211[1432,1] 212[1433,1] 213[1434,1] 214[1435,1] 215[1436,1] 216[1437,1] 217[1438,1] 218[1439,1] 219[1440,1] 220[1441,1] 221[1442,1] 222[1443,1] 223[1444,1] 224[1445,1] 225[1446,1] 226[1447,1] 228[1448,1] 229[1449,1] 231[1450,1] 232[1451,1] 233[1452,1] 234[1453,1] 235[1454,1] 236[1455,1] 237[1456,1] 239[1457,1] 240[1458,1] 241[1459,1] 242[1460,1] 245[1461,1] 248[1462,1] 249[1463,1] 252[1464,1] 253[1465,1] 254[1466,1] 255[1467,1] 258[1468,1] 261[1469,1] 262[1470,1] 265[1471,1] 266[1472,1] 267[1473,1] 268[1474,1] 269[1475,1] 270[1476,1] 272[1477,1] 273[1478,1] 274[1479,1] 275[1480,1] 276[1481,1] 279[1482,1] 280[1483,1] 281[1484,1] 282[1485,1] 283[1486,1] 284[1487,1] 285[1488,1] 286[1489,1] 288[1490,1] 289[1491,1] 290[1492,1] 291[1493,1] 292[1494,1] 293[1495,1] 294[1496,1] 295[1497,1] 296[1498,1] 299[1499,1] 300[1500,1] 302[1501,1] 305[1502,1] 306[1503,1] 307[1504,1] 308[1505,1] 311[1506,1] 312[1507,1] 314[1508,1] 315[1509,1] 316[1510,1] 317[1511,1] 318[1512,1] 319[1513,1] 320[1514,1] 321[1515,1] 322[1516,1] 323[1517,1] 325[1518,1] 326[1519,1] 327[1520,1] 328[1521,1] 329[1522,1] 330[1523,1] 331[1524,1] 332[1525,1] 333[1526,1] 334[1527,1] 335[1528,1] 336[1529,1] 337[1530,1] 339[1531,1] 340[1532,1] 343[1533,1] 344[1534,1] 345[1535,1] 346[1536,1] 349[1537,1] 350[1538,1] 351[1539,1] 352[1540,1] 353[1541,1] 354[1542,1] 355[1543,1] 356[1544,1] 359[1545,1] 360[1546,1] 361[1547,1] 362[1548,1] 363[1549,1] 364[1550,1] 365[1551,1] 366[1552,1] 369[1553,1] 370[1554,1] 371[1555,1] 372[1556,1] 373[1557,1] 374[1558,1] 375[1559,1] 376[1560,1] 379[1561,1] 380[1562,1] 381[1563,1] 382[1564,1] 383[1565,1] 384[1566,1] 385[1567,1] 387[1568,2] 404[1570,1] 405[1571,1] 406[1572,1] 407[1573,1] 413[1574,1] 414[1575,1] 415[1576,1] 
(note 4 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 152 175 176 193 194 195 196 197 413 414 415
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 152 175 176 193 194 195 196 197 413 414 415
;; live  kill	
;; rd  in  	(10)
21, 42, 56, 70, 71, 83, 84, 96, 235, 236
;; rd  gen 	(11)
1368, 1395, 1397, 1419, 1420, 1421, 1422, 1423, 1574, 1575, 1576
;; rd  kill	(14)
1367, 1368, 1395, 1396, 1397, 1398, 1419, 1420, 1421, 1422, 1423, 1574, 1575, 1576

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 4 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 5 6 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 9 2 arch/arm/mm/init.c:595 (set (reg/f:SI 193)
        (symbol_ref:SI ("max_mapnr") [flags 0xc0] <var_decl 0x110aed20 max_mapnr>)) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/mm/init.c:595 (set (reg/f:SI 194)
        (symbol_ref:SI ("max_pfn") [flags 0xc0] <var_decl 0x1108fae0 max_pfn>)) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/mm/init.c:595 (set (reg:SI 196 [ max_pfn ])
        (mem/c/i:SI (reg/f:SI 194) [0 max_pfn+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 194)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("max_pfn") [flags 0xc0] <var_decl 0x1108fae0 max_pfn>) [0 max_pfn+0 S4 A32])
            (nil))))

(insn 11 10 12 2 arch/arm/mm/init.c:595 (set (reg:SI 195)
        (ashift:SI (reg:SI 196 [ max_pfn ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 196 [ max_pfn ])
        (nil)))

(insn 12 11 13 2 arch/arm/mm/init.c:595 (set (reg:SI 197)
        (ashiftrt:SI (reg:SI 195)
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 195)
        (expr_list:REG_EQUAL (div:SI (reg:SI 195)
                (const_int 32 [0x20]))
            (nil))))

(insn 13 12 14 2 arch/arm/mm/init.c:595 (set (mem/c/i:SI (reg/f:SI 193) [0 max_mapnr+0 S4 A32])
        (reg:SI 197)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 197)
        (expr_list:REG_DEAD (reg/f:SI 193)
            (nil))))

(insn 14 13 15 2 arch/arm/mm/init.c:595 (set (reg:SI 152 [ ivtmp.752 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 2 arch/arm/mm/init.c:487 (set (reg/v:SI 176 [ i ])
        (reg:SI 152 [ ivtmp.752 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 16 15 74 2 arch/arm/mm/init.c:480 (set (reg/v:SI 175 [ prev_bank_end ])
        (reg:SI 152 [ ivtmp.752 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 74 16 21 2 arch/arm/mm/init.c:487 discrim 1 (set (reg/f:SI 413)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 21 74 39 2 arch/arm/mm/init.c:584 (set (reg/f:SI 414)
        (plus:SI (reg/f:SI 413)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(insn 39 21 525 2 arch/arm/mm/init.c:457 (set (reg/f:SI 415)
        (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>)) 167 {*arm_movsi_insn} (nil))

(jump_insn 525 39 526 2 (set (pc)
        (label_ref 71)) -1 (nil))
;; End of basic block 2 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 175 176 413 414 415
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 175 176 413 414 415
;; rd  out 	(21)
21, 42, 56, 70, 71, 83, 84, 96, 235, 236, 1368, 1395, 1397, 1419, 1420, 1421, 1422, 1423, 1574, 1575, 1576


;; Succ edge  7 [100.0%] 

(barrier 526 525 73)

;; Start of basic block ( 7) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(11){ }u14(13){ }u15(25){ }u16(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 175 176 413 414 415
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 175 414
;; lr  def 	 24 [cc] 150 151 174 200 201 203 205 206 207 208
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 175 176 413 414 415
;; live  gen 	 24 [cc] 150 151 174 200 201 203 205 206 207 208
;; live  kill	
;; rd  in  	(56)
21, 42, 56, 70, 71, 83, 84, 96, 229, 235, 236, 1365, 1366, 1367, 1368, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1574, 1575, 1576
;; rd  gen 	(11)
232, 1365, 1366, 1394, 1424, 1425, 1426, 1427, 1428, 1429, 1430
;; rd  kill	(10)
1365, 1366, 1394, 1424, 1425, 1426, 1427, 1428, 1429, 1430

;; Pred edge  7 [88.9%] 
(code_label 73 526 19 3 45 "" [1 uses])

(note 19 73 22 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 22 19 23 3 arch/arm/mm/init.c:584 (set (reg/f:SI 151 [ D.26350 ])
        (plus:SI (reg/f:SI 414)
            (reg:SI 152 [ ivtmp.752 ]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 152 [ ivtmp.752 ])
            (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                    (const_int 4 [0x4]))))
        (nil)))

(insn 23 22 24 3 arch/arm/mm/init.c:490 (set (reg:SI 200 [ <variable>.start ])
        (mem/s/j:SI (plus:SI (reg/f:SI 151 [ D.26350 ])
                (const_int 4 [0x4])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 24 23 25 3 arch/arm/mm/init.c:490 (set (reg/v:SI 174 [ bank_start ])
        (lshiftrt:SI (reg:SI 200 [ <variable>.start ])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 200 [ <variable>.start ])
        (nil)))

(insn 25 24 26 3 arch/arm/mm/init.c:505 (set (reg:SI 201)
        (and:SI (reg/v:SI 174 [ bank_start ])
            (const_int -1021 [0xfffffffffffffc03]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 174 [ bank_start ])
        (nil)))

(insn 26 25 27 3 arch/arm/mm/init.c:505 (set (reg/v:SI 150 [ bank_start.756 ])
        (and:SI (reg:SI 201)
            (const_int -4 [0xfffffffffffffffc]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 201)
        (expr_list:REG_EQUAL (and:SI (reg/v:SI 174 [ bank_start ])
                (const_int -1024 [0xfffffffffffffc00]))
            (nil))))

(insn 27 26 28 3 arch/arm/mm/init.c:511 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 175 [ prev_bank_end ])
            (reg/v:SI 150 [ bank_start.756 ]))) 219 {*arm_cmpsi_insn} (nil))

(insn 28 27 30 3 arch/arm/mm/init.c:511 (set (reg:SI 203)
        (ltu:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 30 28 31 3 arch/arm/mm/init.c:511 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 175 [ prev_bank_end ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 31 30 33 3 arch/arm/mm/init.c:511 (set (reg:SI 205)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 33 31 34 3 arch/arm/mm/init.c:511 (set (reg:SI 206)
        (and:SI (reg:SI 203)
            (reg:SI 205))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 205)
        (expr_list:REG_DEAD (reg:SI 203)
            (nil))))

(insn 34 33 35 3 arch/arm/mm/init.c:511 (set (reg:QI 207)
        (subreg:QI (reg:SI 206) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 206)
        (nil)))

(insn 35 34 36 3 arch/arm/mm/init.c:511 (set (reg:SI 208)
        (zero_extend:SI (reg:QI 207))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 207)
        (nil)))

(insn 36 35 37 3 arch/arm/mm/init.c:511 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 208)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 208)
        (nil)))

(jump_insn 37 36 38 3 arch/arm/mm/init.c:511 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 59)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3 -> ( 4 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 152 175 176 413 414 415
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 152 175 176 413 414 415
;; rd  out 	(56)
21, 42, 56, 70, 71, 83, 84, 96, 232, 235, 236, 1365, 1366, 1367, 1368, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1574, 1575, 1576


;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  6 [50.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u36(11){ }u37(13){ }u38(25){ }u39(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 152 175 176 413 414 415
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 175 415
;; lr  def 	 24 [cc] 177 178 179 210 211 212 213 214 215 216 217 218
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 152 175 176 413 414 415
;; live  gen 	 24 [cc] 177 178 179 210 211 212 213 214 215 216 217 218
;; live  kill	
;; rd  in  	(56)
21, 42, 56, 70, 71, 83, 84, 96, 232, 235, 236, 1365, 1366, 1367, 1368, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1574, 1575, 1576
;; rd  gen 	(13)
231, 1399, 1400, 1401, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439
;; rd  kill	(12)
1399, 1400, 1401, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439

;; Pred edge  3 [50.0%]  (fallthru)
(note 38 37 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 40 38 41 4 arch/arm/mm/init.c:457 (set (reg/f:SI 179 [ mem_map.375 ])
        (mem/f/c/i:SI (reg/f:SI 415) [0 mem_map+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>) [0 mem_map+0 S4 A32])
        (nil)))

(insn 41 40 42 4 arch/arm/mm/init.c:464 (set (reg:SI 210)
        (ashift:SI (reg/v:SI 175 [ prev_bank_end ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 175 [ prev_bank_end ])
        (nil)))

(insn 42 41 43 4 arch/arm/mm/init.c:464 (set (reg:SI 211)
        (plus:SI (reg/f:SI 179 [ mem_map.375 ])
            (reg:SI 210))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 210)
        (nil)))

(insn 43 42 44 4 arch/arm/mm/init.c:464 (set (reg:SI 213)
        (plus:SI (reg:SI 211)
            (const_int 4080 [0xff0]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 211)
        (nil)))

(insn 44 43 45 4 arch/arm/mm/init.c:464 (set (reg:SI 212)
        (plus:SI (reg:SI 213)
            (const_int 1073741839 [0x4000000f]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 213)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 211)
                (const_int 1073745919 [0x40000fff]))
            (nil))))

(insn 45 44 46 4 arch/arm/mm/init.c:464 (set (reg:SI 214)
        (and:SI (reg:SI 212)
            (const_int -4081 [0xfffffffffffff00f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 212)
        (nil)))

(insn 46 45 47 4 arch/arm/mm/init.c:464 (set (reg/v:SI 178 [ pg ])
        (and:SI (reg:SI 214)
            (const_int -16 [0xfffffffffffffff0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 214)
        (expr_list:REG_EQUAL (and:SI (reg:SI 212)
                (const_int -4096 [0xfffffffffffff000]))
            (nil))))

(insn 47 46 48 4 arch/arm/mm/init.c:465 (set (reg:SI 215)
        (ashift:SI (reg/v:SI 150 [ bank_start.756 ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 150 [ bank_start.756 ])
        (nil)))

(insn 48 47 49 4 arch/arm/mm/init.c:465 (set (reg:SI 216)
        (plus:SI (reg/f:SI 179 [ mem_map.375 ])
            (reg:SI 215))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 215)
        (expr_list:REG_DEAD (reg/f:SI 179 [ mem_map.375 ])
            (nil))))

(insn 49 48 50 4 arch/arm/mm/init.c:465 (set (reg:SI 217)
        (plus:SI (reg:SI 216)
            (const_int 1073741824 [0x40000000]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 216)
        (nil)))

(insn 50 49 51 4 arch/arm/mm/init.c:465 (set (reg:SI 218)
        (and:SI (reg:SI 217)
            (const_int -4081 [0xfffffffffffff00f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 217)
        (nil)))

(insn 51 50 52 4 arch/arm/mm/init.c:465 (set (reg/v:SI 177 [ pgend ])
        (and:SI (reg:SI 218)
            (const_int -16 [0xfffffffffffffff0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 218)
        (expr_list:REG_EQUAL (and:SI (reg:SI 217)
                (const_int -4096 [0xfffffffffffff000]))
            (nil))))

(insn 52 51 53 4 arch/arm/mm/init.c:471 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 178 [ pg ])
            (reg/v:SI 177 [ pgend ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 53 52 54 4 arch/arm/mm/init.c:471 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 59)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 176 177 178 413 414 415
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 176 177 178 413 414 415
;; rd  out 	(56)
21, 42, 56, 70, 71, 83, 84, 96, 231, 235, 236, 1365, 1366, 1367, 1368, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1574, 1575, 1576


;; Succ edge  5 [29.0%]  (fallthru)
;; Succ edge  6 [71.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u60(11){ }u61(13){ }u62(25){ }u63(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 176 177 178 413 414 415
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 177 178
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 219
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 176 177 178 413 414 415
;; live  gen 	 0 [r0] 1 [r1] 219
;; live  kill	 14 [lr]
;; rd  in  	(56)
21, 42, 56, 70, 71, 83, 84, 96, 231, 235, 236, 1365, 1366, 1367, 1368, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1574, 1575, 1576
;; rd  gen 	(1)
1440
;; rd  kill	(13)
85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 1440

;; Pred edge  4 [29.0%]  (fallthru)
(note 54 53 55 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 55 54 56 5 arch/arm/mm/init.c:472 (set (reg:SI 219)
        (minus:SI (reg/v:SI 177 [ pgend ])
            (reg/v:SI 178 [ pg ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg/v:SI 177 [ pgend ])
        (nil)))

(insn 56 55 57 5 arch/arm/mm/init.c:472 (set (reg:SI 0 r0)
        (reg/v:SI 178 [ pg ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 178 [ pg ])
        (nil)))

(insn 57 56 58 5 arch/arm/mm/init.c:472 (set (reg:SI 1 r1)
        (reg:SI 219)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 219)
        (nil)))

(call_insn 58 57 59 5 arch/arm/mm/init.c:472 (parallel [
            (call (mem:SI (symbol_ref:SI ("free_bootmem") [flags 0x41] <function_decl 0x11095600 free_bootmem>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 176 413 414 415
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 176 413 414 415
;; rd  out 	(55)
21, 42, 56, 70, 71, 83, 84, 231, 235, 236, 1365, 1366, 1367, 1368, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1574, 1575, 1576


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 3 4 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u71(11){ }u72(13){ }u73(25){ }u74(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 176 413 414 415
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 176
;; lr  def 	 152 175 176 220 221 222 223 224 225 226
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 176 413 414 415
;; live  gen 	 152 175 176 220 221 222 223 224 225 226
;; live  kill	
;; rd  in  	(57)
21, 42, 56, 70, 71, 83, 84, 96, 231, 232, 235, 236, 1365, 1366, 1367, 1368, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1574, 1575, 1576
;; rd  gen 	(10)
1367, 1396, 1398, 1441, 1442, 1443, 1444, 1445, 1446, 1447
;; rd  kill	(13)
1367, 1368, 1395, 1396, 1397, 1398, 1441, 1442, 1443, 1444, 1445, 1446, 1447

;; Pred edge  3 [50.0%] 
;; Pred edge  4 [71.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 59 58 60 6 44 "" [2 uses])

(note 60 59 61 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 62 6 arch/arm/mm/init.c:519 (set (reg:SI 221 [ <variable>.size ])
        (mem/s/j:SI (plus:SI (reg/f:SI 151 [ D.26350 ])
                (const_int 8 [0x8])) [0 <variable>.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 62 61 63 6 arch/arm/mm/init.c:519 (set (reg:SI 222 [ <variable>.start ])
        (mem/s/j:SI (plus:SI (reg/f:SI 151 [ D.26350 ])
                (const_int 4 [0x4])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 151 [ D.26350 ])
        (nil)))

(insn 63 62 64 6 arch/arm/mm/init.c:519 (set (reg:SI 220)
        (plus:SI (reg:SI 221 [ <variable>.size ])
            (reg:SI 222 [ <variable>.start ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 222 [ <variable>.start ])
        (expr_list:REG_DEAD (reg:SI 221 [ <variable>.size ])
            (nil))))

(insn 64 63 65 6 arch/arm/mm/init.c:519 (set (reg:SI 223)
        (lshiftrt:SI (reg:SI 220)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 220)
        (nil)))

(insn 65 64 66 6 arch/arm/mm/init.c:519 (set (reg:SI 225)
        (plus:SI (reg:SI 223)
            (const_int 1020 [0x3fc]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 223)
        (nil)))

(insn 66 65 67 6 arch/arm/mm/init.c:519 (set (reg:SI 224)
        (plus:SI (reg:SI 225)
            (const_int 3 [0x3]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 225)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 223)
                (const_int 1023 [0x3ff]))
            (nil))))

(insn 67 66 68 6 arch/arm/mm/init.c:519 (set (reg:SI 226)
        (and:SI (reg:SI 224)
            (const_int -1021 [0xfffffffffffffc03]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 224)
        (nil)))

(insn 68 67 69 6 arch/arm/mm/init.c:519 (set (reg/v:SI 175 [ prev_bank_end ])
        (and:SI (reg:SI 226)
            (const_int -4 [0xfffffffffffffffc]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 226)
        (expr_list:REG_EQUAL (and:SI (reg:SI 224)
                (const_int -1024 [0xfffffffffffffc00]))
            (nil))))

(insn 69 68 70 6 arch/arm/mm/init.c:487 (set (reg/v:SI 176 [ i ])
        (plus:SI (reg/v:SI 176 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 70 69 71 6 arch/arm/mm/init.c:487 (set (reg:SI 152 [ ivtmp.752 ])
        (plus:SI (reg:SI 152 [ ivtmp.752 ])
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (nil))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 175 176 413 414 415
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 175 176 413 414 415
;; rd  out 	(54)
21, 42, 56, 70, 71, 83, 84, 96, 231, 232, 235, 236, 1365, 1366, 1367, 1394, 1396, 1398, 1399, 1400, 1401, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1574, 1575, 1576


;; Succ edge  7 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 6 2) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u88(11){ }u89(13){ }u90(25){ }u91(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 175 176 413 414 415
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 176 413
;; lr  def 	 24 [cc] 228
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 175 176 413 414 415
;; live  gen 	 24 [cc] 228
;; live  kill	
;; rd  in  	(57)
21, 42, 56, 70, 71, 83, 84, 96, 231, 232, 235, 236, 1365, 1366, 1367, 1368, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1574, 1575, 1576
;; rd  gen 	(2)
229, 1448
;; rd  kill	(1)
1448

;; Pred edge  6 [100.0%]  (fallthru,dfs_back)
;; Pred edge  2 [100.0%] 
(code_label 71 70 72 7 43 "" [1 uses])

(note 72 71 75 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 75 72 76 7 arch/arm/mm/init.c:487 discrim 1 (set (reg:SI 228 [ meminfo.nr_banks ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 413)
                (const_int 4 [0x4])) [0 meminfo.nr_banks+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                    (const_int 4 [0x4]))) [0 meminfo.nr_banks+0 S4 A32])
        (nil)))

(insn 76 75 77 7 arch/arm/mm/init.c:487 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 176 [ i ])
            (reg:SI 228 [ meminfo.nr_banks ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 228 [ meminfo.nr_banks ])
        (nil)))

(jump_insn 77 76 78 7 arch/arm/mm/init.c:487 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 73)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8889 [0x22b9])
            (nil))))
;; End of basic block 7 -> ( 3 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 175 176 413 414 415
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 175 176 413 414 415
;; rd  out 	(56)
21, 42, 56, 70, 71, 83, 84, 96, 229, 235, 236, 1365, 1366, 1367, 1368, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1574, 1575, 1576


;; Succ edge  3 [88.9%] 
;; Succ edge  8 [11.1%]  (fallthru,loop_exit)

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u96(11){ }u97(13){ }u98(25){ }u99(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 167 169 191 192 229 231 232 233 404 405 406 407
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 167 169 191 192 229 231 232 233 404 405 406 407
;; live  kill	 14 [lr]
;; rd  in  	(56)
21, 42, 56, 70, 71, 83, 84, 96, 229, 235, 236, 1365, 1366, 1367, 1368, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1574, 1575, 1576
;; rd  gen 	(13)
18, 1386, 1389, 1417, 1418, 1449, 1450, 1451, 1452, 1570, 1571, 1572, 1573
;; rd  kill	(47)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 1385, 1386, 1389, 1417, 1418, 1449, 1450, 1451, 1452, 1570, 1571, 1572, 1573

;; Pred edge  7 [11.1%]  (fallthru,loop_exit)
(note 78 77 79 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 79 78 80 8 arch/arm/mm/init.c:600 (set (reg/f:SI 229)
        (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>)) 167 {*arm_movsi_insn} (nil))

(insn 80 79 81 8 arch/arm/mm/init.c:600 (set (reg:SI 192 [ totalram_pages.389 ])
        (mem/c/i:SI (reg/f:SI 229) [0 totalram_pages+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>) [0 totalram_pages+0 S4 A32])
        (nil)))

(call_insn 81 80 82 8 arch/arm/mm/init.c:600 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("free_all_bootmem") [flags 0x41] <function_decl 0x11095500 free_all_bootmem>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (nil))

(insn 82 81 84 8 arch/arm/mm/init.c:600 (set (reg:SI 191 [ D.25372 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 84 82 85 8 arch/arm/mm/init.c:600 (set (reg:SI 231)
        (plus:SI (reg:SI 191 [ D.25372 ])
            (reg:SI 192 [ totalram_pages.389 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 192 [ totalram_pages.389 ])
        (expr_list:REG_DEAD (reg:SI 191 [ D.25372 ])
            (nil))))

(insn 85 84 86 8 arch/arm/mm/init.c:600 (set (mem/c/i:SI (reg/f:SI 229) [0 totalram_pages+0 S4 A32])
        (reg:SI 231)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 231)
        (expr_list:REG_DEAD (reg/f:SI 229)
            (nil))))

(insn 86 85 87 8 arch/arm/mm/init.c:532 (set (reg/f:SI 232)
        (symbol_ref:SI ("max_low_pfn") [flags 0xc0] <var_decl 0x1108fa20 max_low_pfn>)) 167 {*arm_movsi_insn} (nil))

(insn 87 86 88 8 arch/arm/mm/init.c:532 (set (reg/v:SI 169 [ start ])
        (mem/c/i:SI (reg/f:SI 232) [0 max_low_pfn+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 232)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("max_low_pfn") [flags 0xc0] <var_decl 0x1108fa20 max_low_pfn>) [0 max_low_pfn+0 S4 A32])
            (nil))))

(insn 88 87 89 8 arch/arm/mm/init.c:536 (set (reg/f:SI 233)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) 167 {*arm_movsi_insn} (nil))

(insn 89 88 216 8 arch/arm/mm/init.c:536 (set (reg/v/f:SI 167 [ mem ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 233)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
                    (const_int 16 [0x10]))) [0 memblock.memory.regions+0 S4 A32])
        (nil)))

(insn 216 89 125 8 arch/arm/mm/init.c:536 discrim 1 (set (reg/f:SI 404)
        (reg/f:SI 233)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 233)
        (expr_list:REG_EQUAL (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
            (nil))))

(insn 125 216 132 8 arch/arm/mm/init.c:564 (set (reg/f:SI 405)
        (symbol_ref:SI ("totalhigh_pages") [flags 0xc0] <var_decl 0x113a4600 totalhigh_pages>)) 167 {*arm_movsi_insn} (nil))

(insn 132 125 138 8 arch/arm/mm/init.c:424 (set (reg/f:SI 406)
        (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>)) 167 {*arm_movsi_insn} (nil))

(insn 138 132 527 8 include/linux/mm.h:417 (set (reg:SI 407)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(jump_insn 527 138 528 8 (set (pc)
        (label_ref 213)) -1 (nil))
;; End of basic block 8 -> ( 27)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169 404 405 406 407
;; rd  out 	(67)
18, 42, 56, 70, 71, 83, 84, 229, 235, 236, 1365, 1366, 1367, 1368, 1386, 1389, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1570, 1571, 1572, 1573, 1574, 1575, 1576


;; Succ edge  27 [100.0%] 

(barrier 528 527 215)

;; Start of basic block ( 27) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u110(11){ }u111(13){ }u112(25){ }u113(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169 404 405 406 407
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169
;; lr  def 	 24 [cc] 148 170 234 235
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169 404 405 406 407
;; live  gen 	 24 [cc] 148 170 234 235
;; live  kill	
;; rd  in  	(115)
18, 42, 56, 70, 71, 83, 84, 212, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(5)
227, 1363, 1390, 1453, 1454
;; rd  kill	(4)
1363, 1390, 1453, 1454

;; Pred edge  27 [91.0%] 
(code_label 215 528 92 9 56 "" [1 uses])

(note 92 215 93 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 93 92 94 9 include/linux/memblock.h:120 (set (reg:SI 170 [ D.25753 ])
        (mem/s/j:SI (reg/v/f:SI 167 [ mem ]) [0 <variable>.base+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 94 93 95 9 include/linux/memblock.h:129 (set (reg:SI 235 [ <variable>.size ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 167 [ mem ])
                (const_int 4 [0x4])) [0 <variable>.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 95 94 96 9 include/linux/memblock.h:129 (set (reg:SI 234)
        (plus:SI (reg:SI 170 [ D.25753 ])
            (reg:SI 235 [ <variable>.size ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 235 [ <variable>.size ])
        (nil)))

(insn 96 95 97 9 include/linux/memblock.h:129 (set (reg/v:SI 148 [ start.759 ])
        (lshiftrt:SI (reg:SI 234)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 234)
        (nil)))

(insn 97 96 98 9 arch/arm/mm/init.c:541 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ start.759 ])
            (reg/v:SI 169 [ start ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 98 97 99 9 arch/arm/mm/init.c:541 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 210)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9 -> ( 26 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 167 169 170 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 167 169 170 404 405 406 407
;; rd  out 	(115)
18, 42, 56, 70, 71, 83, 84, 227, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576


;; Succ edge  26 [50.0%] 
;; Succ edge  10 [50.0%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u122(11){ }u123(13){ }u124(25){ }u125(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 167 169 170 404 405 406 407
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169 170 404
;; lr  def 	 24 [cc] 145 149 168 236 237
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 167 169 170 404 405 406 407
;; live  gen 	 145 149 168 236 237
;; live  kill	 24 [cc]
;; rd  in  	(115)
18, 42, 56, 70, 71, 83, 84, 227, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(5)
1360, 1364, 1387, 1455, 1456
;; rd  kill	(8)
1358, 1359, 1360, 1364, 1387, 1388, 1455, 1456

;; Pred edge  9 [50.0%]  (fallthru)
(note 99 98 100 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 100 99 101 10 include/linux/memblock.h:120 (set (reg:SI 237)
        (plus:SI (reg:SI 170 [ D.25753 ])
            (const_int 4080 [0xff0]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 170 [ D.25753 ])
        (nil)))

(insn 101 100 102 10 include/linux/memblock.h:120 (set (reg:SI 236)
        (plus:SI (reg:SI 237)
            (const_int 15 [0xf]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 237)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 170 [ D.25753 ])
                (const_int 4095 [0xfff]))
            (nil))))

(insn 102 101 103 10 include/linux/memblock.h:120 (set (reg/v:SI 149 [ start.758 ])
        (lshiftrt:SI (reg:SI 236)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 236)
        (nil)))

(insn 103 102 105 10 include/linux/memblock.h:120 (parallel [
            (set (reg/v:SI 145 [ start.762 ])
                (umax:SI (reg/v:SI 149 [ start.758 ])
                    (reg/v:SI 169 [ start ])))
            (clobber (reg:CC 24 cc))
        ]) 106 {*arm_umaxsi3} (expr_list:REG_DEAD (reg/v:SI 149 [ start.758 ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 105 103 529 10 arch/arm/mm/init.c:549 (set (reg/v/f:SI 168 [ res ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 404)
                (const_int 28 [0x1c])) [0 memblock.reserved.regions+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
                    (const_int 28 [0x1c]))) [0 memblock.reserved.regions+0 S4 A32])
        (nil)))

(jump_insn 529 105 530 10 (set (pc)
        (label_ref 164)) -1 (nil))
;; End of basic block 10 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169 404 405 406 407
;; rd  out 	(111)
18, 42, 56, 70, 71, 83, 84, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576


;; Succ edge  20 [100.0%] 

(barrier 530 529 166)

;; Start of basic block ( 20) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u133(11){ }u134(13){ }u135(25){ }u136(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169 404 405 406 407
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 168
;; lr  def 	 24 [cc] 146 171 239 240 241 242
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169 404 405 406 407
;; live  gen 	 24 [cc] 146 171 239 240 241 242
;; live  kill	
;; rd  in  	(114)
18, 42, 56, 70, 71, 83, 84, 216, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(7)
225, 1361, 1391, 1457, 1458, 1459, 1460
;; rd  kill	(6)
1361, 1391, 1457, 1458, 1459, 1460

;; Pred edge  20 [95.5%] 
(code_label 166 530 108 11 53 "" [1 uses])

(note 108 166 109 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 110 11 include/linux/memblock.h:138 (set (reg:SI 171 [ D.25749 ])
        (mem/s/j:SI (reg/v/f:SI 168 [ res ]) [0 <variable>.base+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 110 109 111 11 include/linux/memblock.h:147 (set (reg:SI 240 [ <variable>.size ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 168 [ res ])
                (const_int 4 [0x4])) [0 <variable>.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 111 110 112 11 include/linux/memblock.h:147 (set (reg:SI 239)
        (plus:SI (reg:SI 171 [ D.25749 ])
            (reg:SI 240 [ <variable>.size ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 240 [ <variable>.size ])
        (nil)))

(insn 112 111 113 11 include/linux/memblock.h:147 (set (reg:SI 242)
        (plus:SI (reg:SI 239)
            (const_int 4080 [0xff0]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 239)
        (nil)))

(insn 113 112 114 11 include/linux/memblock.h:147 (set (reg:SI 241)
        (plus:SI (reg:SI 242)
            (const_int 15 [0xf]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 242)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 239)
                (const_int 4095 [0xfff]))
            (nil))))

(insn 114 113 115 11 include/linux/memblock.h:147 (set (reg/v:SI 146 [ start.761 ])
        (lshiftrt:SI (reg:SI 241)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 241)
        (nil)))

(insn 115 114 116 11 arch/arm/mm/init.c:555 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 146 [ start.761 ])
            (reg/v:SI 145 [ start.762 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 116 115 117 11 arch/arm/mm/init.c:555 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 161)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 11 -> ( 19 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 148 167 168 169 171 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 148 167 168 169 171 404 405 406 407
;; rd  out 	(114)
18, 42, 56, 70, 71, 83, 84, 225, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576


;; Succ edge  19 [50.0%] 
;; Succ edge  12 [50.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u148(11){ }u149(13){ }u150(25){ }u151(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 148 167 168 169 171 404 405 406 407
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 148 171
;; lr  def 	 24 [cc] 138 139 140 147
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 148 167 168 169 171 404 405 406 407
;; live  gen 	 24 [cc] 138 139 140 147
;; live  kill	 24 [cc]
;; rd  in  	(114)
18, 42, 56, 70, 71, 83, 84, 225, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(5)
221, 1350, 1351, 1352, 1362
;; rd  kill	(4)
1350, 1351, 1352, 1362

;; Pred edge  11 [50.0%]  (fallthru)
(note 117 116 118 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 118 117 119 12 include/linux/memblock.h:138 (set (reg/v:SI 147 [ start.760 ])
        (lshiftrt:SI (reg:SI 171 [ D.25749 ])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 171 [ D.25749 ])
        (nil)))

(insn 119 118 120 12 include/linux/memblock.h:138 (parallel [
            (set (reg/v:SI 138 [ start.770 ])
                (umax:SI (reg/v:SI 145 [ start.762 ])
                    (reg/v:SI 147 [ start.760 ])))
            (clobber (reg:CC 24 cc))
        ]) 106 {*arm_umaxsi3} (expr_list:REG_DEAD (reg/v:SI 147 [ start.760 ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 120 119 121 12 include/linux/memblock.h:138 (parallel [
            (set (reg/v:SI 140 [ start.768 ])
                (umin:SI (reg/v:SI 138 [ start.770 ])
                    (reg/v:SI 148 [ start.759 ])))
            (clobber (reg:CC 24 cc))
        ]) 107 {*arm_uminsi3} (expr_list:REG_DEAD (reg/v:SI 138 [ start.770 ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 121 120 122 12 include/linux/memblock.h:138 (parallel [
            (set (reg/v:SI 139 [ start.769 ])
                (umin:SI (reg/v:SI 146 [ start.761 ])
                    (reg/v:SI 148 [ start.759 ])))
            (clobber (reg:CC 24 cc))
        ]) 107 {*arm_uminsi3} (expr_list:REG_DEAD (reg/v:SI 146 [ start.761 ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 122 121 123 12 arch/arm/mm/init.c:563 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ start.768 ])
            (reg/v:SI 145 [ start.762 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 123 122 124 12 arch/arm/mm/init.c:563 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 155)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 12 -> ( 13 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 145 148 167 168 169 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 145 148 167 168 169 404 405 406 407
;; rd  out 	(114)
18, 42, 56, 70, 71, 83, 84, 221, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576


;; Succ edge  13 [72.0%]  (fallthru)
;; Succ edge  17 [28.0%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u162(11){ }u163(13){ }u164(25){ }u165(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 145 148 167 168 169 404 405 406 407
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 405
;; lr  def 	 144 153 166
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 145 148 167 168 169 404 405 406 407
;; live  gen 	 144 153 166
;; live  kill	
;; rd  in  	(114)
18, 42, 56, 70, 71, 83, 84, 221, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(3)
1357, 1370, 1384
;; rd  kill	(5)
1356, 1357, 1369, 1370, 1384

;; Pred edge  12 [72.0%]  (fallthru)
(note 124 123 126 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 126 124 127 13 arch/arm/mm/init.c:564 (set (reg:SI 166 [ totalhigh_pages.382 ])
        (mem/c/i:SI (reg/f:SI 405) [0 totalhigh_pages+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("totalhigh_pages") [flags 0xc0] <var_decl 0x113a4600 totalhigh_pages>) [0 totalhigh_pages+0 S4 A32])
        (nil)))

(insn 127 126 128 13 arch/arm/mm/init.c:564 (set (reg:SI 153 [ ivtmp.734 ])
        (ashift:SI (reg/v:SI 145 [ start.762 ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn 128 127 531 13 arch/arm/mm/init.c:564 (set (reg/v:SI 144 [ start.763 ])
        (reg/v:SI 145 [ start.762 ])) 167 {*arm_movsi_insn} (nil))

(jump_insn 531 128 532 13 (set (pc)
        (label_ref 145)) -1 (nil))
;; End of basic block 13 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 144 145 148 153 166 167 168 169 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 144 145 148 153 166 167 168 169 404 405 406 407
;; rd  out 	(112)
18, 42, 56, 70, 71, 83, 84, 221, 235, 236, 1349, 1350, 1351, 1352, 1355, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576


;; Succ edge  15 [100.0%] 

(barrier 532 531 147)

;; Start of basic block ( 15) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u169(11){ }u170(13){ }u171(25){ }u172(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 144 145 148 153 166 167 168 169 404 405 406 407
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 153 406 407
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 144 153 172 245
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 144 145 148 153 166 167 168 169 404 405 406 407
;; live  gen 	 0 [r0] 1 [r1] 144 153 172 245
;; live  kill	 14 [lr]
;; rd  in  	(114)
18, 42, 56, 70, 71, 83, 84, 218, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(4)
1356, 1369, 1392, 1461
;; rd  kill	(18)
85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 1356, 1357, 1369, 1370, 1392, 1461

;; Pred edge  15 [91.0%] 
(code_label 147 532 131 14 52 "" [1 uses])

(note 131 147 133 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 133 131 134 14 arch/arm/mm/init.c:424 (set (reg/f:SI 245 [ mem_map ])
        (mem/f/c/i:SI (reg/f:SI 406) [0 mem_map+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>) [0 mem_map+0 S4 A32])
        (nil)))

(insn 134 133 491 14 arch/arm/mm/init.c:424 (set (reg/v/f:SI 172 [ page ])
        (plus:SI (reg/f:SI 245 [ mem_map ])
            (reg:SI 153 [ ivtmp.734 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 245 [ mem_map ])
        (nil)))

(insn 491 134 136 14 include/linux/page-flags.h:207 (set (reg:SI 0 r0)
        (const_int 10 [0xa])) 167 {*arm_movsi_insn} (nil))

(insn 136 491 137 14 include/linux/page-flags.h:207 (set (reg:SI 1 r1)
        (reg/v/f:SI 172 [ page ])) 167 {*arm_movsi_insn} (nil))

(call_insn 137 136 139 14 include/linux/page-flags.h:207 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x512e0080 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 139 137 140 14 include/linux/mm.h:417 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 172 [ page ])
                (const_int 16 [0x10])) [0 <variable>.D.8033.D.8032.D.8031._count.counter+0 S4 A32])
        (reg:SI 407)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 140 139 493 14 arch/arm/mm/init.c:427 (set (reg:SI 0 r0)
        (reg/v/f:SI 172 [ page ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 172 [ page ])
        (nil)))

(insn 493 140 142 14 arch/arm/mm/init.c:427 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 142 493 143 14 arch/arm/mm/init.c:427 (parallel [
            (call (mem:SI (symbol_ref:SI ("__free_pages") [flags 0x41] <function_decl 0x10f4c580 __free_pages>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 143 142 144 14 arch/arm/mm/init.c:423 discrim 2 (set (reg/v:SI 144 [ start.763 ])
        (plus:SI (reg/v:SI 144 [ start.763 ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 144 143 145 14 arch/arm/mm/init.c:423 discrim 2 (set (reg:SI 153 [ ivtmp.734 ])
        (plus:SI (reg:SI 153 [ ivtmp.734 ])
            (const_int 32 [0x20]))) 4 {*arm_addsi3} (nil))
;; End of basic block 14 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 144 145 148 153 166 167 168 169 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 144 145 148 153 166 167 168 169 404 405 406 407
;; rd  out 	(112)
18, 42, 56, 70, 71, 83, 84, 218, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576


;; Succ edge  15 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 14 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u188(11){ }u189(13){ }u190(25){ }u191(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 144 145 148 153 166 167 168 169 404 405 406 407
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 144
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 144 145 148 153 166 167 168 169 404 405 406 407
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(115)
18, 42, 56, 70, 71, 83, 84, 218, 221, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(1)
218
;; rd  kill	(0)


;; Pred edge  14 [100.0%]  (fallthru,dfs_back)
;; Pred edge  13 [100.0%] 
(code_label 145 144 146 15 51 "" [1 uses])

(note 146 145 148 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 148 146 149 15 arch/arm/mm/init.c:423 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ start.763 ])
            (reg/v:SI 140 [ start.768 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 149 148 150 15 arch/arm/mm/init.c:423 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 147)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 15 -> ( 14 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 144 145 148 153 166 167 168 169 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 144 145 148 153 166 167 168 169 404 405 406 407
;; rd  out 	(114)
18, 42, 56, 70, 71, 83, 84, 218, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576


;; Succ edge  14 [91.0%] 
;; Succ edge  16 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u195(11){ }u196(13){ }u197(25){ }u198(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 144 145 148 166 167 168 169 404 405 406 407
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 166 405
;; lr  def 	 248 249
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 144 145 148 166 167 168 169 404 405 406 407
;; live  gen 	 248 249
;; live  kill	
;; rd  in  	(114)
18, 42, 56, 70, 71, 83, 84, 218, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(2)
1462, 1463
;; rd  kill	(2)
1462, 1463

;; Pred edge  15 [9.0%]  (fallthru,loop_exit)
(note 150 149 152 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 152 150 153 16 arch/arm/mm/init.c:564 (set (reg:SI 248)
        (minus:SI (reg:SI 166 [ totalhigh_pages.382 ])
            (reg/v:SI 145 [ start.762 ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 166 [ totalhigh_pages.382 ])
        (expr_list:REG_DEAD (reg/v:SI 145 [ start.762 ])
            (nil))))

(insn 153 152 154 16 arch/arm/mm/init.c:564 (set (reg:SI 249)
        (plus:SI (reg:SI 248)
            (reg/v:SI 144 [ start.763 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 248)
        (expr_list:REG_DEAD (reg/v:SI 144 [ start.763 ])
            (nil))))

(insn 154 153 155 16 arch/arm/mm/init.c:564 (set (mem/c/i:SI (reg/f:SI 405) [0 totalhigh_pages+0 S4 A32])
        (reg:SI 249)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 249)
        (nil)))
;; End of basic block 16 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 148 167 168 169 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 148 167 168 169 404 405 406 407
;; rd  out 	(114)
18, 42, 56, 70, 71, 83, 84, 218, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 12 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u205(11){ }u206(13){ }u207(25){ }u208(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 148 167 168 169 404 405 406 407
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 148
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 148 167 168 169 404 405 406 407
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(115)
18, 42, 56, 70, 71, 83, 84, 218, 221, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(1)
217
;; rd  kill	(0)


;; Pred edge  12 [28.0%] 
;; Pred edge  16 [100.0%]  (fallthru)
(code_label 155 154 156 17 50 "" [1 uses])

(note 156 155 157 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 157 156 158 17 arch/arm/mm/init.c:567 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ start.769 ])
            (reg/v:SI 148 [ start.759 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 158 157 159 17 arch/arm/mm/init.c:567 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 210)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
            (nil))))
;; End of basic block 17 -> ( 26 18)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 148 167 168 169 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 148 167 168 169 404 405 406 407
;; rd  out 	(114)
18, 42, 56, 70, 71, 83, 84, 217, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576


;; Succ edge  26 [4.5%]  (loop_exit)
;; Succ edge  18 [95.5%]  (fallthru)

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u212(11){ }u213(13){ }u214(25){ }u215(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 148 167 168 169 404 405 406 407
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 145
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 148 167 168 169 404 405 406 407
;; live  gen 	 145
;; live  kill	
;; rd  in  	(114)
18, 42, 56, 70, 71, 83, 84, 217, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(1)
1359
;; rd  kill	(3)
1358, 1359, 1360

;; Pred edge  17 [95.5%]  (fallthru)
(note 159 158 160 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 160 159 161 18 arch/arm/mm/init.c:567 (set (reg/v:SI 145 [ start.762 ])
        (reg/v:SI 139 [ start.769 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 139 [ start.769 ])
        (nil)))
;; End of basic block 18 -> ( 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169 404 405 406 407
;; rd  out 	(113)
18, 42, 56, 70, 71, 83, 84, 217, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576


;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 11 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u217(11){ }u218(13){ }u219(25){ }u220(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169 404 405 406 407
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 168
;; lr  def 	 168
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169 404 405 406 407
;; live  gen 	 168
;; live  kill	
;; rd  in  	(115)
18, 42, 56, 70, 71, 83, 84, 217, 225, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(1)
1388
;; rd  kill	(2)
1387, 1388

;; Pred edge  11 [50.0%] 
;; Pred edge  18 [100.0%]  (fallthru)
(code_label 161 160 162 19 49 "" [1 uses])

(note 162 161 163 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 163 162 164 19 arch/arm/mm/init.c:549 (set (reg/v/f:SI 168 [ res ])
        (plus:SI (reg/v/f:SI 168 [ res ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))
;; End of basic block 19 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169 404 405 406 407
;; rd  out 	(114)
18, 42, 56, 70, 71, 83, 84, 217, 225, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576


;; Succ edge  20 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 19 10) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u222(11){ }u223(13){ }u224(25){ }u225(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169 404 405 406 407
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 168 404
;; lr  def 	 24 [cc] 252 253 254 255
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169 404 405 406 407
;; live  gen 	 24 [cc] 252 253 254 255
;; live  kill	
;; rd  in  	(115)
18, 42, 56, 70, 71, 83, 84, 217, 225, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(5)
216, 1464, 1465, 1466, 1467
;; rd  kill	(4)
1464, 1465, 1466, 1467

;; Pred edge  19 [100.0%]  (fallthru,dfs_back)
;; Pred edge  10 [100.0%] 
(code_label 164 163 165 20 48 "" [1 uses])

(note 165 164 169 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 169 165 170 20 arch/arm/mm/init.c:549 discrim 1 (set (reg:SI 253 [ memblock.reserved.cnt ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 404)
                (const_int 20 [0x14])) [0 memblock.reserved.cnt+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
                    (const_int 20 [0x14]))) [0 memblock.reserved.cnt+0 S4 A32])
        (nil)))

(insn 170 169 171 20 arch/arm/mm/init.c:549 discrim 1 (set (reg:SI 252)
        (ashift:SI (reg:SI 253 [ memblock.reserved.cnt ])
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 253 [ memblock.reserved.cnt ])
        (nil)))

(insn 171 170 172 20 arch/arm/mm/init.c:549 discrim 1 (set (reg/f:SI 255 [ memblock.reserved.regions ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 404)
                (const_int 28 [0x1c])) [0 memblock.reserved.regions+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
                    (const_int 28 [0x1c]))) [0 memblock.reserved.regions+0 S4 A32])
        (nil)))

(insn 172 171 173 20 arch/arm/mm/init.c:549 discrim 1 (set (reg:SI 254)
        (plus:SI (reg/f:SI 255 [ memblock.reserved.regions ])
            (reg:SI 252))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 255 [ memblock.reserved.regions ])
        (expr_list:REG_DEAD (reg:SI 252)
            (nil))))

(insn 173 172 174 20 arch/arm/mm/init.c:549 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 168 [ res ])
            (reg:SI 254))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 254)
        (nil)))

(jump_insn 174 173 175 20 arch/arm/mm/init.c:549 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 166)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 20 -> ( 11 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 168 169 404 405 406 407
;; rd  out 	(114)
18, 42, 56, 70, 71, 83, 84, 216, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576


;; Succ edge  11 [95.5%] 
;; Succ edge  21 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u234(11){ }u235(13){ }u236(25){ }u237(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 169 404 405 406 407
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148
;; lr  def 	 24 [cc] 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 167 169 404 405 406 407
;; live  gen 	 24 [cc] 137
;; live  kill	
;; rd  in  	(114)
18, 42, 56, 70, 71, 83, 84, 216, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(2)
200, 1349
;; rd  kill	(1)
1349

;; Pred edge  20 [4.5%]  (fallthru,loop_exit)
(note 175 174 176 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 176 175 178 21 arch/arm/mm/init.c:549 discrim 1 (set (reg/v:SI 137 [ start.772 ])
        (reg/v:SI 145 [ start.762 ])) 167 {*arm_movsi_insn} (nil))

(insn 178 176 179 21 arch/arm/mm/init.c:572 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 145 [ start.762 ])
            (reg/v:SI 148 [ start.759 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 179 178 180 21 arch/arm/mm/init.c:572 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 210)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2628 [0xa44])
            (nil))))
;; End of basic block 21 -> ( 22 26)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 145 148 167 169 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 145 148 167 169 404 405 406 407
;; rd  out 	(114)
18, 42, 56, 70, 71, 83, 84, 200, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576


;; Succ edge  22 [73.7%]  (fallthru)
;; Succ edge  26 [26.3%] 

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u242(11){ }u243(13){ }u244(25){ }u245(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 145 148 167 169 404 405 406 407
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 405
;; lr  def 	 142 154
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 145 148 167 169 404 405 406 407
;; live  gen 	 142 154
;; live  kill	
;; rd  in  	(114)
18, 42, 56, 70, 71, 83, 84, 200, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(2)
1355, 1371
;; rd  kill	(3)
1355, 1371, 1372

;; Pred edge  21 [73.7%]  (fallthru)
(note 180 179 182 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 182 180 183 22 arch/arm/mm/init.c:573 (set (reg:SI 142 [ totalhigh_pages.765 ])
        (mem/c/i:SI (reg/f:SI 405) [0 totalhigh_pages+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("totalhigh_pages") [flags 0xc0] <var_decl 0x113a4600 totalhigh_pages>) [0 totalhigh_pages+0 S4 A32])
        (nil)))

(insn 183 182 533 22 arch/arm/mm/init.c:573 (set (reg:SI 154 [ ivtmp.722 ])
        (ashift:SI (reg/v:SI 145 [ start.762 ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(jump_insn 533 183 534 22 (set (pc)
        (label_ref 200)) -1 (nil))
;; End of basic block 22 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 145 148 154 167 169 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 145 148 154 167 169 404 405 406 407
;; rd  out 	(113)
18, 42, 56, 70, 71, 83, 84, 200, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576


;; Succ edge  24 [100.0%] 

(barrier 534 533 202)

;; Start of basic block ( 24) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u248(11){ }u249(13){ }u250(25){ }u251(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 145 148 154 167 169 404 405 406 407
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 406 407
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 145 154 173 258
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 145 148 154 167 169 404 405 406 407
;; live  gen 	 0 [r0] 1 [r1] 145 154 173 258
;; live  kill	 14 [lr]
;; rd  in  	(115)
18, 42, 56, 70, 71, 83, 84, 213, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(4)
1358, 1372, 1393, 1468
;; rd  kill	(19)
85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 1358, 1359, 1360, 1371, 1372, 1393, 1468

;; Pred edge  24 [91.0%] 
(code_label 202 534 186 23 55 "" [1 uses])

(note 186 202 188 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 188 186 189 23 arch/arm/mm/init.c:424 (set (reg/f:SI 258 [ mem_map ])
        (mem/f/c/i:SI (reg/f:SI 406) [0 mem_map+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>) [0 mem_map+0 S4 A32])
        (nil)))

(insn 189 188 487 23 arch/arm/mm/init.c:424 (set (reg/v/f:SI 173 [ page ])
        (plus:SI (reg/f:SI 258 [ mem_map ])
            (reg:SI 154 [ ivtmp.722 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 258 [ mem_map ])
        (nil)))

(insn 487 189 191 23 include/linux/page-flags.h:207 (set (reg:SI 0 r0)
        (const_int 10 [0xa])) 167 {*arm_movsi_insn} (nil))

(insn 191 487 192 23 include/linux/page-flags.h:207 (set (reg:SI 1 r1)
        (reg/v/f:SI 173 [ page ])) 167 {*arm_movsi_insn} (nil))

(call_insn 192 191 194 23 include/linux/page-flags.h:207 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x512e0080 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 194 192 195 23 include/linux/mm.h:417 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 173 [ page ])
                (const_int 16 [0x10])) [0 <variable>.D.8033.D.8032.D.8031._count.counter+0 S4 A32])
        (reg:SI 407)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 195 194 489 23 arch/arm/mm/init.c:427 (set (reg:SI 0 r0)
        (reg/v/f:SI 173 [ page ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 173 [ page ])
        (nil)))

(insn 489 195 197 23 arch/arm/mm/init.c:427 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 197 489 198 23 arch/arm/mm/init.c:427 (parallel [
            (call (mem:SI (symbol_ref:SI ("__free_pages") [flags 0x41] <function_decl 0x10f4c580 __free_pages>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 198 197 199 23 arch/arm/mm/init.c:423 discrim 2 (set (reg/v:SI 145 [ start.762 ])
        (plus:SI (reg/v:SI 145 [ start.762 ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 199 198 200 23 arch/arm/mm/init.c:423 discrim 2 (set (reg:SI 154 [ ivtmp.722 ])
        (plus:SI (reg:SI 154 [ ivtmp.722 ])
            (const_int 32 [0x20]))) 4 {*arm_addsi3} (nil))
;; End of basic block 23 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 145 148 154 167 169 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 145 148 154 167 169 404 405 406 407
;; rd  out 	(112)
18, 42, 56, 70, 71, 83, 84, 213, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576


;; Succ edge  24 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 23 22) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u267(11){ }u268(13){ }u269(25){ }u270(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 145 148 154 167 169 404 405 406 407
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 145 148 154 167 169 404 405 406 407
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(116)
18, 42, 56, 70, 71, 83, 84, 200, 213, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(1)
213
;; rd  kill	(0)


;; Pred edge  23 [100.0%]  (fallthru,dfs_back)
;; Pred edge  22 [100.0%] 
(code_label 200 199 201 24 54 "" [1 uses])

(note 201 200 203 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 203 201 204 24 arch/arm/mm/init.c:423 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 145 [ start.762 ])
            (reg/v:SI 148 [ start.759 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 204 203 205 24 arch/arm/mm/init.c:423 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 202)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 24 -> ( 23 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 145 148 154 167 169 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 145 148 154 167 169 404 405 406 407
;; rd  out 	(115)
18, 42, 56, 70, 71, 83, 84, 213, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576


;; Succ edge  23 [91.0%] 
;; Succ edge  25 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u274(11){ }u275(13){ }u276(25){ }u277(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 148 167 169 404 405 406 407
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 148 405
;; lr  def 	 261 262
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142 148 167 169 404 405 406 407
;; live  gen 	 261 262
;; live  kill	
;; rd  in  	(115)
18, 42, 56, 70, 71, 83, 84, 213, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(2)
1469, 1470
;; rd  kill	(2)
1469, 1470

;; Pred edge  24 [9.0%]  (fallthru,loop_exit)
(note 205 204 207 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 207 205 208 25 arch/arm/mm/init.c:573 (set (reg:SI 261)
        (plus:SI (reg/v:SI 148 [ start.759 ])
            (reg:SI 142 [ totalhigh_pages.765 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 148 [ start.759 ])
        (expr_list:REG_DEAD (reg:SI 142 [ totalhigh_pages.765 ])
            (nil))))

(insn 208 207 209 25 arch/arm/mm/init.c:573 (set (reg:SI 262)
        (minus:SI (reg:SI 261)
            (reg/v:SI 137 [ start.772 ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 261)
        (expr_list:REG_DEAD (reg/v:SI 137 [ start.772 ])
            (nil))))

(insn 209 208 210 25 arch/arm/mm/init.c:573 (set (mem/c/i:SI (reg/f:SI 405) [0 totalhigh_pages+0 S4 A32])
        (reg:SI 262)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 262)
        (nil)))
;; End of basic block 25 -> ( 26)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169 404 405 406 407
;; rd  out 	(115)
18, 42, 56, 70, 71, 83, 84, 213, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576


;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 9 21 25 17) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u284(11){ }u285(13){ }u286(25){ }u287(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169 404 405 406 407
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; lr  def 	 167
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169 404 405 406 407
;; live  gen 	 167
;; live  kill	
;; rd  in  	(118)
18, 42, 56, 70, 71, 83, 84, 200, 213, 217, 227, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(1)
1385
;; rd  kill	(2)
1385, 1386

;; Pred edge  9 [50.0%] 
;; Pred edge  21 [26.3%] 
;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  17 [4.5%]  (loop_exit)
(code_label 210 209 211 26 47 "" [3 uses])

(note 211 210 212 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 212 211 213 26 arch/arm/mm/init.c:536 (set (reg/v/f:SI 167 [ mem ])
        (plus:SI (reg/v/f:SI 167 [ mem ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))
;; End of basic block 26 -> ( 27)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169 404 405 406 407
;; rd  out 	(117)
18, 42, 56, 70, 71, 83, 84, 200, 213, 217, 227, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576


;; Succ edge  27 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 26 8) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u289(11){ }u290(13){ }u291(25){ }u292(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169 404 405 406 407
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 404
;; lr  def 	 24 [cc] 265 266 267 268
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169 404 405 406 407
;; live  gen 	 24 [cc] 265 266 267 268
;; live  kill	
;; rd  in  	(119)
18, 42, 56, 70, 71, 83, 84, 200, 213, 217, 227, 229, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(5)
212, 1471, 1472, 1473, 1474
;; rd  kill	(4)
1471, 1472, 1473, 1474

;; Pred edge  26 [100.0%]  (fallthru,dfs_back)
;; Pred edge  8 [100.0%] 
(code_label 213 212 214 27 46 "" [1 uses])

(note 214 213 218 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 218 214 219 27 arch/arm/mm/init.c:536 discrim 1 (set (reg:SI 266 [ memblock.memory.cnt ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 404)
                (const_int 8 [0x8])) [0 memblock.memory.cnt+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
                    (const_int 8 [0x8]))) [0 memblock.memory.cnt+0 S4 A32])
        (nil)))

(insn 219 218 220 27 arch/arm/mm/init.c:536 discrim 1 (set (reg:SI 265)
        (ashift:SI (reg:SI 266 [ memblock.memory.cnt ])
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 266 [ memblock.memory.cnt ])
        (nil)))

(insn 220 219 221 27 arch/arm/mm/init.c:536 discrim 1 (set (reg/f:SI 268 [ memblock.memory.regions ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 404)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
                    (const_int 16 [0x10]))) [0 memblock.memory.regions+0 S4 A32])
        (nil)))

(insn 221 220 222 27 arch/arm/mm/init.c:536 discrim 1 (set (reg:SI 267)
        (plus:SI (reg/f:SI 268 [ memblock.memory.regions ])
            (reg:SI 265))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 268 [ memblock.memory.regions ])
        (expr_list:REG_DEAD (reg:SI 265)
            (nil))))

(insn 222 221 223 27 arch/arm/mm/init.c:536 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 167 [ mem ])
            (reg:SI 267))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 267)
        (nil)))

(jump_insn 223 222 224 27 arch/arm/mm/init.c:536 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 215)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 27 -> ( 9 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169 404 405 406 407
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 169 404 405 406 407
;; rd  out 	(115)
18, 42, 56, 70, 71, 83, 84, 212, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576


;; Succ edge  9 [91.0%] 
;; Succ edge  28 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u301(11){ }u302(13){ }u303(25){ }u304(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 156 183 184 185 188 189 269 270 272 273 274 275 276 387
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 156 183 184 185 188 189 269 270 272 273 274 275 276 387
;; live  kill	
;; rd  in  	(115)
18, 42, 56, 70, 71, 83, 84, 212, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(14)
1375, 1406, 1408, 1410, 1414, 1415, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1569
;; rd  kill	(19)
1374, 1375, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1568, 1569

;; Pred edge  27 [9.0%]  (fallthru,loop_exit)
(note 224 223 225 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 225 224 226 28 arch/arm/mm/init.c:575 (set (reg/f:SI 269)
        (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>)) 167 {*arm_movsi_insn} (nil))

(insn 226 225 228 28 arch/arm/mm/init.c:575 (set (reg/f:SI 270)
        (symbol_ref:SI ("totalhigh_pages") [flags 0xc0] <var_decl 0x113a4600 totalhigh_pages>)) 167 {*arm_movsi_insn} (nil))

(insn 228 226 229 28 arch/arm/mm/init.c:575 (set (reg:SI 272 [ totalhigh_pages ])
        (mem/c/i:SI (reg/f:SI 270) [0 totalhigh_pages+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 270)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("totalhigh_pages") [flags 0xc0] <var_decl 0x113a4600 totalhigh_pages>) [0 totalhigh_pages+0 S4 A32])
            (nil))))

(insn 229 228 230 28 arch/arm/mm/init.c:575 (set (reg:SI 273 [ totalram_pages ])
        (mem/c/i:SI (reg/f:SI 269) [0 totalram_pages+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>) [0 totalram_pages+0 S4 A32])
        (nil)))

(insn 230 229 231 28 arch/arm/mm/init.c:575 (set (reg:SI 274)
        (plus:SI (reg:SI 272 [ totalhigh_pages ])
            (reg:SI 273 [ totalram_pages ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 273 [ totalram_pages ])
        (expr_list:REG_DEAD (reg:SI 272 [ totalhigh_pages ])
            (nil))))

(insn 231 230 232 28 arch/arm/mm/init.c:575 (set (mem/c/i:SI (reg/f:SI 269) [0 totalram_pages+0 S4 A32])
        (reg:SI 274)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 274)
        (expr_list:REG_DEAD (reg/f:SI 269)
            (nil))))

(insn 232 231 524 28 arch/arm/mm/init.c:612 discrim 1 (set (reg/f:SI 275)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 524 232 233 28 arch/arm/mm/init.c:612 discrim 1 (set (reg/f:SI 387)
        (reg/f:SI 275)) -1 (expr_list:REG_DEAD (reg/f:SI 275)
        (nil)))

(insn 233 524 234 28 arch/arm/mm/init.c:612 discrim 1 (set (reg:SI 188 [ D.25389 ])
        (mem/s/j/c:SI (pre_inc:SI (reg/f:SI 387)) [0 meminfo.nr_banks+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_INC (reg/f:SI 387)
        (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 4 [0x4]))) [0 meminfo.nr_banks+0 S4 A32])
            (nil))))

(insn 234 233 235 28 arch/arm/mm/init.c:620 (set (reg/f:SI 276)
        (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>)) 167 {*arm_movsi_insn} (nil))

(insn 235 234 236 28 arch/arm/mm/init.c:620 (set (reg/f:SI 189 [ mem_map.392 ])
        (mem/f/c/i:SI (reg/f:SI 276) [0 mem_map+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 276)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>) [0 mem_map+0 S4 A32])
            (nil))))

(insn 236 235 237 28 arch/arm/mm/init.c:620 (set (reg:SI 156 [ ivtmp.710 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 237 236 238 28 arch/arm/mm/init.c:612 (set (reg/v:SI 183 [ i ])
        (reg:SI 156 [ ivtmp.710 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 238 237 239 28 arch/arm/mm/init.c:610 (set (reg/v:SI 184 [ free_pages ])
        (reg:SI 156 [ ivtmp.710 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 239 238 535 28 arch/arm/mm/init.c:610 (set (reg/v:SI 185 [ reserved_pages ])
        (reg:SI 156 [ ivtmp.710 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(jump_insn 535 239 536 28 arch/arm/mm/init.c:612 (set (pc)
        (label_ref 295)) -1 (nil))
;; End of basic block 28 -> ( 39)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 183 184 185 188 189 387
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 183 184 185 188 189 387
;; rd  out 	(129)
18, 42, 56, 70, 71, 83, 84, 212, 235, 236, 1349, 1350, 1351, 1352, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1375, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1406, 1408, 1410, 1414, 1415, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576


;; Succ edge  39 [100.0%] 

(barrier 536 535 297)

;; Start of basic block ( 39) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u317(11){ }u318(13){ }u319(25){ }u320(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 183 184 185 188 189 387
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 189 387
;; lr  def 	 155 181 182 190 279 280 281 282 283 284
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 183 184 185 188 189 387
;; live  gen 	 155 181 182 190 279 280 281 282 283 284
;; live  kill	
;; rd  in  	(150)
18, 42, 56, 70, 71, 83, 84, 207, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(10)
1373, 1403, 1405, 1416, 1482, 1483, 1484, 1485, 1486, 1487
;; rd  kill	(11)
1373, 1403, 1404, 1405, 1416, 1482, 1483, 1484, 1485, 1486, 1487

;; Pred edge  39 [91.0%] 
(code_label 297 536 242 29 63 "" [1 uses])

(note 242 297 245 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 245 242 246 29 arch/arm/mm/init.c:584 (set (reg/f:SI 155 [ D.26304 ])
        (plus:SI (reg/f:SI 387)
            (reg:SI 156 [ ivtmp.710 ]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 156 [ ivtmp.710 ])
            (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                    (const_int 4 [0x4]))))
        (nil)))

(insn 246 245 247 29 arch/arm/mm/init.c:617 (set (reg:SI 190 [ D.25376 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 155 [ D.26304 ])
                (const_int 4 [0x4])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 247 246 248 29 arch/arm/mm/init.c:620 (set (reg:SI 279)
        (lshiftrt:SI (reg:SI 190 [ D.25376 ])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 248 247 249 29 arch/arm/mm/init.c:620 (set (reg:SI 280)
        (ashift:SI (reg:SI 279)
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 279)
        (nil)))

(insn 249 248 250 29 arch/arm/mm/init.c:620 (set (reg/v/f:SI 182 [ page ])
        (plus:SI (reg/f:SI 189 [ mem_map.392 ])
            (reg:SI 280))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 280)
        (nil)))

(insn 250 249 251 29 arch/arm/mm/init.c:621 (set (reg:SI 282 [ <variable>.size ])
        (mem/s/j:SI (plus:SI (reg/f:SI 155 [ D.26304 ])
                (const_int 8 [0x8])) [0 <variable>.size+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 155 [ D.26304 ])
        (nil)))

(insn 251 250 252 29 arch/arm/mm/init.c:621 (set (reg:SI 281)
        (plus:SI (reg:SI 190 [ D.25376 ])
            (reg:SI 282 [ <variable>.size ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 282 [ <variable>.size ])
        (expr_list:REG_DEAD (reg:SI 190 [ D.25376 ])
            (nil))))

(insn 252 251 253 29 arch/arm/mm/init.c:621 (set (reg:SI 283)
        (lshiftrt:SI (reg:SI 281)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 281)
        (nil)))

(insn 253 252 254 29 arch/arm/mm/init.c:621 (set (reg:SI 284)
        (ashift:SI (reg:SI 283)
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 283)
        (nil)))

(insn 254 253 289 29 arch/arm/mm/init.c:621 (set (reg/v/f:SI 181 [ end ])
        (plus:SI (reg/f:SI 189 [ mem_map.392 ])
            (reg:SI 284))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 284)
        (nil)))
;; End of basic block 29 -> ( 30)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; rd  out 	(150)
18, 42, 56, 70, 71, 83, 84, 207, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576


;; Succ edge  30 [100.0%]  (fallthru)

;; Start of basic block ( 29 37) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u336(11){ }u337(13){ }u338(25){ }u339(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 182
;; lr  def 	 24 [cc] 165 285
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; live  gen 	 24 [cc] 165 285
;; live  kill	
;; rd  in  	(152)
18, 42, 56, 70, 71, 83, 84, 207, 208, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(3)
211, 1383, 1488
;; rd  kill	(2)
1383, 1488

;; Pred edge  29 [100.0%]  (fallthru)
;; Pred edge  37 [86.0%]  (dfs_back)
(code_label 289 254 255 30 62 "" [1 uses])

(note 255 289 257 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 257 255 258 30 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 165 [ D.25775 ])
        (mem/v:SI (reg/v/f:SI 182 [ page ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 258 257 259 30 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 285)
        (and:SI (reg:SI 165 [ D.25775 ])
            (const_int 1024 [0x400]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 165 [ D.25775 ])
        (nil)))

(insn 259 258 260 30 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 285)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 285)
        (nil)))

(jump_insn 260 259 261 30 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 265)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 30 -> ( 31 32)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; rd  out 	(151)
18, 42, 56, 70, 71, 83, 84, 211, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576


;; Succ edge  31 [50.0%]  (fallthru)
;; Succ edge  32 [50.0%] 

;; Start of basic block ( 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u344(11){ }u345(13){ }u346(25){ }u347(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 185
;; lr  def 	 185
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; live  gen 	 185
;; live  kill	
;; rd  in  	(151)
18, 42, 56, 70, 71, 83, 84, 211, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(1)
1411
;; rd  kill	(2)
1410, 1411

;; Pred edge  30 [50.0%]  (fallthru)
(note 261 260 262 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 262 261 537 31 arch/arm/mm/init.c:625 (set (reg/v:SI 185 [ reserved_pages ])
        (plus:SI (reg/v:SI 185 [ reserved_pages ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(jump_insn 537 262 538 31 (set (pc)
        (label_ref 286)) -1 (nil))
;; End of basic block 31 -> ( 37)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; rd  out 	(150)
18, 42, 56, 70, 71, 83, 84, 211, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576


;; Succ edge  37 [100.0%] 

(barrier 538 537 265)

;; Start of basic block ( 30) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u349(11){ }u350(13){ }u351(25){ }u352(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 182
;; lr  def 	 24 [cc] 162 286
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; live  gen 	 24 [cc] 162 286
;; live  kill	
;; rd  in  	(151)
18, 42, 56, 70, 71, 83, 84, 211, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(3)
210, 1381, 1489
;; rd  kill	(2)
1381, 1489

;; Pred edge  30 [50.0%] 
(code_label 265 538 266 32 58 "" [1 uses])

(note 266 265 267 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 267 266 268 32 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 162 [ D.25790 ])
        (mem/v:SI (reg/v/f:SI 182 [ page ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 268 267 269 32 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 286)
        (and:SI (reg:SI 162 [ D.25790 ])
            (const_int 32768 [0x8000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 162 [ D.25790 ])
        (nil)))

(insn 269 268 270 32 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 286)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 286)
        (nil)))

(jump_insn 270 269 271 32 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 275)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 32 -> ( 34 33)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; rd  out 	(151)
18, 42, 56, 70, 71, 83, 84, 210, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576


;; Succ edge  34 [0.0%] 
;; Succ edge  33 [100.0%]  (fallthru)

;; Start of basic block ( 32) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u357(11){ }u358(13){ }u359(25){ }u360(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 182
;; lr  def 	 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; live  gen 	 141
;; live  kill	
;; rd  in  	(151)
18, 42, 56, 70, 71, 83, 84, 210, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(1)
1354
;; rd  kill	(2)
1353, 1354

;; Pred edge  32 [100.0%]  (fallthru)
(note 271 270 272 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 272 271 539 33 include/linux/mm.h:356 (set (reg/v/f:SI 141 [ page.767 ])
        (reg/v/f:SI 182 [ page ])) 167 {*arm_movsi_insn} (nil))

(jump_insn 539 272 540 33 (set (pc)
        (label_ref 278)) -1 (nil))
;; End of basic block 33 -> ( 35)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 156 181 182 183 184 185 188 189 387
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 156 181 182 183 184 185 188 189 387
;; rd  out 	(150)
18, 42, 56, 70, 71, 83, 84, 210, 235, 236, 1349, 1350, 1351, 1352, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576


;; Succ edge  35 [100.0%] 

(barrier 540 539 275)

;; Start of basic block ( 32) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u362(11){ }u363(13){ }u364(25){ }u365(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 182
;; lr  def 	 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; live  gen 	 141
;; live  kill	
;; rd  in  	(151)
18, 42, 56, 70, 71, 83, 84, 210, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(1)
1353
;; rd  kill	(2)
1353, 1354

;; Pred edge  32 [0.0%] 
(code_label 275 540 276 34 60 "" [1 uses])

(note 276 275 277 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 277 276 278 34 include/linux/mm.h:355 (set (reg/v/f:SI 141 [ page.767 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 182 [ page ])
                (const_int 28 [0x1c])) [0 <variable>.D.8040.first_page+0 S4 A32])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 34 -> ( 35)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 156 181 182 183 184 185 188 189 387
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 156 181 182 183 184 185 188 189 387
;; rd  out 	(150)
18, 42, 56, 70, 71, 83, 84, 210, 235, 236, 1349, 1350, 1351, 1352, 1353, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576


;; Succ edge  35 [100.0%]  (fallthru)

;; Start of basic block ( 34 33) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u367(11){ }u368(13){ }u369(25){ }u370(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 156 181 182 183 184 185 188 189 387
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 156 181 182 183 184 185 188 189 387
;; live  gen 	 24 [cc] 163
;; live  kill	
;; rd  in  	(151)
18, 42, 56, 70, 71, 83, 84, 210, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(2)
209, 1382
;; rd  kill	(1)
1382

;; Pred edge  34 [100.0%]  (fallthru)
;; Pred edge  33 [100.0%] 
(code_label 278 277 279 35 61 "" [1 uses])

(note 279 278 281 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 281 279 282 35 include/linux/mm.h:376 (set (reg:SI 163 [ D.25786 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 141 [ page.767 ])
                (const_int 16 [0x10])) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 141 [ page.767 ])
        (nil)))

(insn 282 281 283 35 arch/arm/mm/init.c:626 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 163 [ D.25786 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 163 [ D.25786 ])
        (nil)))

(jump_insn 283 282 284 35 arch/arm/mm/init.c:626 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 286)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 35 -> ( 36 37)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; rd  out 	(151)
18, 42, 56, 70, 71, 83, 84, 209, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576


;; Succ edge  36 [50.0%]  (fallthru)
;; Succ edge  37 [50.0%] 

;; Start of basic block ( 35) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u375(11){ }u376(13){ }u377(25){ }u378(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 184
;; lr  def 	 184
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; live  gen 	 184
;; live  kill	
;; rd  in  	(151)
18, 42, 56, 70, 71, 83, 84, 209, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(1)
1409
;; rd  kill	(2)
1408, 1409

;; Pred edge  35 [50.0%]  (fallthru)
(note 284 283 285 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 285 284 286 36 arch/arm/mm/init.c:627 (set (reg/v:SI 184 [ free_pages ])
        (plus:SI (reg/v:SI 184 [ free_pages ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 36 -> ( 37)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; rd  out 	(150)
18, 42, 56, 70, 71, 83, 84, 209, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1405, 1406, 1407, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576


;; Succ edge  37 [100.0%]  (fallthru)

;; Start of basic block ( 36 35 31) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u380(11){ }u381(13){ }u382(25){ }u383(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181 182
;; lr  def 	 24 [cc] 182
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; live  gen 	 24 [cc] 182
;; live  kill	
;; rd  in  	(152)
18, 42, 56, 70, 71, 83, 84, 209, 211, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(2)
208, 1404
;; rd  kill	(2)
1404, 1405

;; Pred edge  36 [100.0%]  (fallthru)
;; Pred edge  35 [50.0%] 
;; Pred edge  31 [100.0%] 
(code_label 286 285 287 37 59 "" [2 uses])

(note 287 286 288 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 288 287 290 37 arch/arm/mm/init.c:628 (set (reg/v/f:SI 182 [ page ])
        (plus:SI (reg/v/f:SI 182 [ page ])
            (const_int 32 [0x20]))) 4 {*arm_addsi3} (nil))

(insn 290 288 291 37 arch/arm/mm/init.c:629 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 182 [ page ])
            (reg/v/f:SI 181 [ end ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 291 290 292 37 arch/arm/mm/init.c:629 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 289)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
            (nil))))
;; End of basic block 37 -> ( 30 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 181 182 183 184 185 188 189 387
;; rd  out 	(150)
18, 42, 56, 70, 71, 83, 84, 208, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576


;; Succ edge  30 [86.0%]  (dfs_back)
;; Succ edge  38 [14.0%]  (fallthru,loop_exit)

;; Start of basic block ( 37) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u388(11){ }u389(13){ }u390(25){ }u391(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 183 184 185 188 189 387
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 183
;; lr  def 	 156 183
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 183 184 185 188 189 387
;; live  gen 	 156 183
;; live  kill	
;; rd  in  	(150)
18, 42, 56, 70, 71, 83, 84, 208, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(2)
1374, 1407
;; rd  kill	(4)
1374, 1375, 1406, 1407

;; Pred edge  37 [14.0%]  (fallthru,loop_exit)
(note 292 291 293 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 293 292 294 38 arch/arm/mm/init.c:612 (set (reg/v:SI 183 [ i ])
        (plus:SI (reg/v:SI 183 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 294 293 295 38 arch/arm/mm/init.c:612 (set (reg:SI 156 [ ivtmp.710 ])
        (plus:SI (reg:SI 156 [ ivtmp.710 ])
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (nil))
;; End of basic block 38 -> ( 39)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 183 184 185 188 189 387
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 183 184 185 188 189 387
;; rd  out 	(148)
18, 42, 56, 70, 71, 83, 84, 208, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576


;; Succ edge  39 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 38 28) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u394(11){ }u395(13){ }u396(25){ }u397(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 183 184 185 188 189 387
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183 188
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 183 184 185 188 189 387
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(151)
18, 42, 56, 70, 71, 83, 84, 208, 212, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(1)
207
;; rd  kill	(0)


;; Pred edge  38 [100.0%]  (fallthru,dfs_back)
;; Pred edge  28 [100.0%] 
(code_label 295 294 296 39 57 "" [1 uses])

(note 296 295 298 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 298 296 299 39 arch/arm/mm/init.c:612 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 183 [ i ])
            (reg:SI 188 [ D.25389 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 299 298 300 39 arch/arm/mm/init.c:612 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 297)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 39 -> ( 29 40)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 183 184 185 188 189 387
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 183 184 185 188 189 387
;; rd  out 	(150)
18, 42, 56, 70, 71, 83, 84, 207, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576


;; Succ edge  29 [91.0%] 
;; Succ edge  40 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 39) -> 40
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u401(11){ }u402(13){ }u403(25){ }u404(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 184 185
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 157 288 289 290 384 385
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 184 185
;; live  gen 	 0 [r0] 157 288 289 290 384 385
;; live  kill	 14 [lr]
;; rd  in  	(150)
18, 42, 56, 70, 71, 83, 84, 207, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(7)
11, 1377, 1490, 1491, 1492, 1566, 1567
;; rd  kill	(41)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 1376, 1377, 1490, 1491, 1492, 1566, 1567

;; Pred edge  39 [9.0%]  (fallthru,loop_exit)
(note 300 299 302 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 302 300 303 40 arch/arm/mm/init.c:636 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x116e6fc0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x116e6fc0>)
        (nil)))

(call_insn 303 302 304 40 arch/arm/mm/init.c:636 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 304 303 305 40 arch/arm/mm/init.c:637 (set (reg/f:SI 288)
        (symbol_ref:SI ("num_physpages") [flags 0xc0] <var_decl 0x110aed80 num_physpages>)) 167 {*arm_movsi_insn} (nil))

(insn 305 304 306 40 arch/arm/mm/init.c:637 (set (reg:SI 289)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 306 305 307 40 arch/arm/mm/init.c:637 (set (mem/c/i:SI (reg/f:SI 288) [0 num_physpages+0 S4 A32])
        (reg:SI 289)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 289)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 307 306 308 40 arch/arm/mm/init.c:637 (set (reg/f:SI 290)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) 167 {*arm_movsi_insn} (nil))

(insn 308 307 335 40 arch/arm/mm/init.c:637 (set (reg:SI 157 [ ivtmp.692 ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 290)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
                    (const_int 16 [0x10]))) [0 memblock.memory.regions+0 S4 A32])
        (nil)))

(insn 335 308 478 40 arch/arm/mm/init.c:638 discrim 1 (set (reg/f:SI 384)
        (reg/f:SI 290)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 290)
        (expr_list:REG_EQUAL (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
            (nil))))

(insn 478 335 541 40 (set (reg/f:SI 385)
        (reg/f:SI 288)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 288)
        (expr_list:REG_EQUAL (symbol_ref:SI ("num_physpages") [flags 0xc0] <var_decl 0x110aed80 num_physpages>)
            (nil))))

(jump_insn 541 478 542 40 arch/arm/mm/init.c:638 (set (pc)
        (label_ref 330)) -1 (nil))
;; End of basic block 40 -> ( 42)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 184 185 384 385
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 184 185 384 385
;; rd  out 	(156)
11, 42, 56, 70, 71, 83, 84, 207, 235, 236, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1377, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1566, 1567, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576


;; Succ edge  42 [100.0%] 

(barrier 542 541 334)

;; Start of basic block ( 42) -> 41
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u412(11){ }u413(13){ }u414(25){ }u415(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 184 185 384 385
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 385
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 160 180 291 292 293 294 295 296 299 300 302
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 184 185 384 385
;; live  gen 	 0 [r0] 1 [r1] 160 180 291 292 293 294 295 296 299 300 302
;; live  kill	 14 [lr]
;; rd  in  	(174)
10, 11, 42, 56, 70, 71, 83, 84, 204, 235, 236, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1565, 1566, 1567, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(12)
10, 1380, 1402, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501
;; rd  kill	(45)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 1380, 1402, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501

;; Pred edge  42 [0.0%] 
(code_label 334 542 311 41 65 "" [1 uses])

(note 311 334 312 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 312 311 313 41 include/linux/memblock.h:129 (set (reg:SI 160 [ D.25802 ])
        (mem/s/j:SI (plus:SI (reg:SI 157 [ ivtmp.692 ])
                (const_int -8 [0xfffffffffffffff8])) [0 <variable>.base+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 313 312 314 41 arch/arm/mm/init.c:640 (set (reg:SI 292 [ <variable>.size ])
        (mem/s/j:SI (plus:SI (reg:SI 157 [ ivtmp.692 ])
                (const_int -4 [0xfffffffffffffffc])) [0 <variable>.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 314 313 315 41 arch/arm/mm/init.c:640 (set (reg:SI 291)
        (plus:SI (reg:SI 160 [ D.25802 ])
            (reg:SI 292 [ <variable>.size ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 292 [ <variable>.size ])
        (nil)))

(insn 315 314 316 41 arch/arm/mm/init.c:640 (set (reg:SI 293)
        (lshiftrt:SI (reg:SI 291)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 291)
        (nil)))

(insn 316 315 317 41 arch/arm/mm/init.c:640 (set (reg:SI 295)
        (plus:SI (reg:SI 160 [ D.25802 ])
            (const_int 4080 [0xff0]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 160 [ D.25802 ])
        (nil)))

(insn 317 316 318 41 arch/arm/mm/init.c:640 (set (reg:SI 294)
        (plus:SI (reg:SI 295)
            (const_int 15 [0xf]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 295)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 160 [ D.25802 ])
                (const_int 4095 [0xfff]))
            (nil))))

(insn 318 317 319 41 arch/arm/mm/init.c:640 (set (reg:SI 296)
        (lshiftrt:SI (reg:SI 294)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 294)
        (nil)))

(insn 319 318 322 41 arch/arm/mm/init.c:640 (set (reg/v:SI 180 [ pages ])
        (minus:SI (reg:SI 293)
            (reg:SI 296))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 296)
        (expr_list:REG_DEAD (reg:SI 293)
            (nil))))

(insn 322 319 323 41 arch/arm/mm/init.c:641 (set (reg:SI 299 [ num_physpages ])
        (mem/c/i:SI (reg/f:SI 385) [0 num_physpages+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("num_physpages") [flags 0xc0] <var_decl 0x110aed80 num_physpages>) [0 num_physpages+0 S4 A32])
        (nil)))

(insn 323 322 324 41 arch/arm/mm/init.c:641 (set (reg:SI 300)
        (plus:SI (reg/v:SI 180 [ pages ])
            (reg:SI 299 [ num_physpages ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 299 [ num_physpages ])
        (nil)))

(insn 324 323 326 41 arch/arm/mm/init.c:641 (set (mem/c/i:SI (reg/f:SI 385) [0 num_physpages+0 S4 A32])
        (reg:SI 300)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 300)
        (nil)))

(insn 326 324 484 41 arch/arm/mm/init.c:642 (set (reg:SI 302)
        (lshiftrt:SI (reg/v:SI 180 [ pages ])
            (const_int 8 [0x8]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 180 [ pages ])
        (nil)))

(insn 484 326 328 41 arch/arm/mm/init.c:642 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x116e5440>)) 167 {*arm_movsi_insn} (nil))

(insn 328 484 329 41 arch/arm/mm/init.c:642 (set (reg:SI 1 r1)
        (reg:SI 302)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 302)
        (nil)))

(call_insn 329 328 330 41 arch/arm/mm/init.c:642 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 41 -> ( 42)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 184 185 384 385
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 184 185 384 385
;; rd  out 	(173)
10, 42, 56, 70, 71, 83, 84, 204, 235, 236, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1565, 1566, 1567, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576


;; Succ edge  42 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 41 40) -> 42
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u437(11){ }u438(13){ }u439(25){ }u440(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 184 185 384 385
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 384
;; lr  def 	 24 [cc] 136 157 305 306 307 308 383
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 184 185 384 385
;; live  gen 	 24 [cc] 136 157 305 306 307 308 383
;; live  kill	
;; rd  in  	(176)
10, 11, 42, 56, 70, 71, 83, 84, 204, 207, 235, 236, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1565, 1566, 1567, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(8)
204, 1348, 1376, 1502, 1503, 1504, 1505, 1565
;; rd  kill	(8)
1348, 1376, 1377, 1502, 1503, 1504, 1505, 1565

;; Pred edge  41 [100.0%]  (fallthru,dfs_back)
;; Pred edge  40 [100.0%] 
(code_label 330 329 331 42 64 "" [1 uses])

(note 331 330 332 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 332 331 333 42 arch/arm/mm/init.c:642 (set (reg/v/f:SI 136 [ reg.773 ])
        (reg:SI 157 [ ivtmp.692 ])) 167 {*arm_movsi_insn} (nil))

(insn 333 332 337 42 arch/arm/mm/init.c:642 (set (reg:SI 157 [ ivtmp.692 ])
        (plus:SI (reg:SI 157 [ ivtmp.692 ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn 337 333 338 42 arch/arm/mm/init.c:638 discrim 1 (set (reg:SI 306 [ memblock.memory.cnt ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 384)
                (const_int 8 [0x8])) [0 memblock.memory.cnt+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
                    (const_int 8 [0x8]))) [0 memblock.memory.cnt+0 S4 A32])
        (nil)))

(insn 338 337 339 42 arch/arm/mm/init.c:638 discrim 1 (set (reg:SI 305)
        (ashift:SI (reg:SI 306 [ memblock.memory.cnt ])
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 306 [ memblock.memory.cnt ])
        (nil)))

(insn 339 338 340 42 arch/arm/mm/init.c:638 discrim 1 (set (reg/f:SI 308 [ memblock.memory.regions ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 384)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
                    (const_int 16 [0x10]))) [0 memblock.memory.regions+0 S4 A32])
        (nil)))

(insn 340 339 341 42 arch/arm/mm/init.c:638 discrim 1 (set (reg:SI 307)
        (plus:SI (reg/f:SI 308 [ memblock.memory.regions ])
            (reg:SI 305))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 308 [ memblock.memory.regions ])
        (expr_list:REG_DEAD (reg:SI 305)
            (nil))))

(insn 341 340 483 42 arch/arm/mm/init.c:638 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 136 [ reg.773 ])
            (reg:SI 307))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 307)
        (expr_list:REG_DEAD (reg/v/f:SI 136 [ reg.773 ])
            (nil))))

(insn 483 341 342 42 (set (reg/f:SI 383)
        (symbol_ref:SI ("num_physpages") [flags 0xc0] <var_decl 0x110aed80 num_physpages>)) 167 {*arm_movsi_insn} (nil))

(jump_insn 342 483 343 42 arch/arm/mm/init.c:638 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 334)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 42 -> ( 41 43)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 184 185 383 384 385
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 184 185 383 384 385
;; rd  out 	(174)
10, 11, 42, 56, 70, 71, 83, 84, 204, 235, 236, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1565, 1566, 1567, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576


;; Succ edge  41 [0.0%] 
;; Succ edge  43 [100.0%]  (fallthru,loop_exit)

;; Start of basic block ( 42) -> 43
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u451(11){ }u452(13){ }u453(25){ }u454(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 184 185 383
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 184 185 383
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 158 159 186 187 311 312 314 315 316 317 318 319 320 321 322 323 325 326 327 328 329 330 331 332 333 334 335 336 337 339 340 343 344 345 346 349 350 351 352 353 354 355 356 359 360 361 362 363 364 365 366 369 370 371 372 373 374 375 376 379 380 381 382
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 184 185 383
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 158 159 186 187 311 312 314 315 316 317 318 319 320 321 322 323 325 326 327 328 329 330 331 332 333 334 335 336 337 339 340 343 344 345 346 349 350 351 352 353 354 355 356 359 360 361 362 363 364 365 366 369 370 371 372 373 374 375 376 379 380 381 382
;; live  kill	 14 [lr]
;; rd  in  	(174)
10, 11, 42, 56, 70, 71, 83, 84, 204, 235, 236, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1565, 1566, 1567, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576
;; rd  gen 	(64)
7, 1378, 1379, 1412, 1413, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564
;; rd  kill	(97)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 1378, 1379, 1412, 1413, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564

;; Pred edge  42 [100.0%]  (fallthru,loop_exit)
(note 343 342 346 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 346 343 347 43 arch/arm/mm/init.c:644 (set (reg:SI 312 [ num_physpages ])
        (mem/c/i:SI (reg/f:SI 383) [0 num_physpages+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 383)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("num_physpages") [flags 0xc0] <var_decl 0x110aed80 num_physpages>) [0 num_physpages+0 S4 A32])
            (nil))))

(insn 347 346 348 43 arch/arm/mm/init.c:644 (set (reg:SI 311)
        (lshiftrt:SI (reg:SI 312 [ num_physpages ])
            (const_int 8 [0x8]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 312 [ num_physpages ])
        (nil)))

(insn 348 347 349 43 arch/arm/mm/init.c:644 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x116e82a0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x116e82a0>)
        (nil)))

(insn 349 348 350 43 arch/arm/mm/init.c:644 (set (reg:SI 1 r1)
        (reg:SI 311)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 311)
        (nil)))

(call_insn 350 349 351 43 arch/arm/mm/init.c:644 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 351 350 352 43 include/asm-generic/atomic-long.h:148 (set (reg/f:SI 159 [ D.25815 ])
        (symbol_ref:SI ("vm_stat") [flags 0xc0] <var_decl 0x1119ef00 vm_stat>)) 167 {*arm_movsi_insn} (nil))

(insn 352 351 354 43 include/asm-generic/atomic-long.h:148 (set (reg/v:SI 158 [ x ])
        (mem/v:SI (reg/f:SI 159 [ D.25815 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 159 [ D.25815 ])
        (expr_list:REG_EQUAL (mem/v:SI (symbol_ref:SI ("vm_stat") [flags 0xc0] <var_decl 0x1119ef00 vm_stat>) [0 S4 A32])
            (nil))))

(insn 354 352 355 43 arch/arm/mm/init.c:646 (set (reg:SI 314)
        (smax:SI (reg/v:SI 158 [ x ])
            (const_int 0 [0x0]))) 101 {*smax_0} (expr_list:REG_DEAD (reg/v:SI 158 [ x ])
        (nil)))

(insn 355 354 356 43 arch/arm/mm/init.c:646 (set (reg:SI 315)
        (ashift:SI (reg:SI 314)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 314)
        (nil)))

(insn 356 355 357 43 arch/arm/mm/init.c:646 (set (reg:SI 316)
        (ashift:SI (reg/v:SI 184 [ free_pages ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 184 [ free_pages ])
        (nil)))

(insn 357 356 358 43 arch/arm/mm/init.c:646 (set (reg:SI 317)
        (ashift:SI (reg/v:SI 185 [ reserved_pages ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 185 [ reserved_pages ])
        (nil)))

(insn 358 357 359 43 arch/arm/mm/init.c:646 (set (reg/f:SI 318)
        (symbol_ref:SI ("totalhigh_pages") [flags 0xc0] <var_decl 0x113a4600 totalhigh_pages>)) 167 {*arm_movsi_insn} (nil))

(insn 359 358 360 43 arch/arm/mm/init.c:646 (set (reg:SI 320 [ totalhigh_pages ])
        (mem/c/i:SI (reg/f:SI 318) [0 totalhigh_pages+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 318)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("totalhigh_pages") [flags 0xc0] <var_decl 0x113a4600 totalhigh_pages>) [0 totalhigh_pages+0 S4 A32])
            (nil))))

(insn 360 359 361 43 arch/arm/mm/init.c:646 (set (reg:SI 319)
        (ashift:SI (reg:SI 320 [ totalhigh_pages ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 320 [ totalhigh_pages ])
        (nil)))

(insn 361 360 362 43 arch/arm/mm/init.c:646 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 319)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 319)
        (nil)))

(insn 362 361 363 43 arch/arm/mm/init.c:646 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x110f07e0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x110f07e0>)
        (nil)))

(insn 363 362 364 43 arch/arm/mm/init.c:646 (set (reg:SI 1 r1)
        (reg:SI 315)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 315)
        (nil)))

(insn 364 363 365 43 arch/arm/mm/init.c:646 (set (reg:SI 2 r2)
        (reg:SI 316)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 316)
        (nil)))

(insn 365 364 366 43 arch/arm/mm/init.c:646 (set (reg:SI 3 r3)
        (reg:SI 317)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 317)
        (nil)))

(call_insn 366 365 367 43 arch/arm/mm/init.c:646 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 367 366 368 43 arch/arm/mm/init.c:687 (set (reg/f:SI 321)
        (symbol_ref:SI ("high_memory") [flags 0xc0] <var_decl 0x110aee40 high_memory>)) 167 {*arm_movsi_insn} (nil))

(insn 368 367 369 43 arch/arm/mm/init.c:687 (set (reg:SI 187 [ high_memory.397 ])
        (mem/f/c/i:SI (reg/f:SI 321) [0 high_memory+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 321)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("high_memory") [flags 0xc0] <var_decl 0x110aee40 high_memory>) [0 high_memory+0 S4 A32])
            (nil))))

(insn 369 368 370 43 arch/arm/mm/init.c:687 (set (reg:SI 322)
        (plus:SI (reg:SI 187 [ high_memory.397 ])
            (const_int 8388608 [0x800000]))) 4 {*arm_addsi3} (nil))

(insn 370 369 371 43 arch/arm/mm/init.c:687 (set (reg:SI 323)
        (lshiftrt:SI (reg:SI 322)
            (const_int 23 [0x17]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 322)
        (nil)))

(insn 371 370 373 43 arch/arm/mm/init.c:687 (set (reg:SI 186 [ D.25409 ])
        (ashift:SI (reg:SI 323)
            (const_int 23 [0x17]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 323)
        (expr_list:REG_EQUAL (and:SI (reg:SI 322)
                (const_int -8388608 [0xffffffffff800000]))
            (nil))))

(insn 373 371 374 43 arch/arm/mm/init.c:656 (set (reg:SI 325)
        (const_int -1048576 [0xfffffffffff00000])) 167 {*arm_movsi_insn} (nil))

(insn 374 373 375 43 arch/arm/mm/init.c:656 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 325)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 325)
        (expr_list:REG_EQUAL (const_int -1048576 [0xfffffffffff00000])
            (nil))))

(insn 375 374 376 43 arch/arm/mm/init.c:656 (set (reg:SI 326)
        (const_int -131072 [0xfffffffffffe0000])) 167 {*arm_movsi_insn} (nil))

(insn 376 375 377 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 326)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 326)
        (expr_list:REG_EQUAL (const_int -131072 [0xfffffffffffe0000])
            (nil))))

(insn 377 376 378 43 arch/arm/mm/init.c:656 (set (reg:SI 327)
        (const_int 896 [0x380])) 167 {*arm_movsi_insn} (nil))

(insn 378 377 379 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg:SI 327)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 327)
        (expr_list:REG_EQUAL (const_int 896 [0x380])
            (nil))))

(insn 379 378 380 43 arch/arm/mm/init.c:656 (set (reg:SI 328)
        (const_int -16777216 [0xffffffffff000000])) 167 {*arm_movsi_insn} (nil))

(insn 380 379 381 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg:SI 328)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 328)
        (expr_list:REG_EQUAL (const_int -16777216 [0xffffffffff000000])
            (nil))))

(insn 381 380 382 43 arch/arm/mm/init.c:656 (set (reg:SI 329)
        (const_int -2097152 [0xffffffffffe00000])) 167 {*arm_movsi_insn} (nil))

(insn 382 381 383 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 S4 A32])
        (reg:SI 329)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 329)
        (expr_list:REG_EQUAL (const_int -2097152 [0xffffffffffe00000])
            (nil))))

(insn 383 382 384 43 arch/arm/mm/init.c:656 (set (reg:SI 330)
        (const_int 14 [0xe])) 167 {*arm_movsi_insn} (nil))

(insn 384 383 385 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 S4 A32])
        (reg:SI 330)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 14 [0xe])
        (nil)))

(insn 385 384 386 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 24 [0x18])) [0 S4 A32])
        (reg:SI 186 [ D.25409 ])) 167 {*arm_movsi_insn} (nil))

(insn 386 385 387 43 arch/arm/mm/init.c:656 (set (reg:SI 331)
        (const_int -134217728 [0xfffffffff8000000])) 167 {*arm_movsi_insn} (nil))

(insn 387 386 388 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 28 [0x1c])) [0 S4 A32])
        (reg:SI 331)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 331)
        (expr_list:REG_EQUAL (const_int -134217728 [0xfffffffff8000000])
            (nil))))

(insn 388 387 389 43 arch/arm/mm/init.c:656 (set (reg:SI 332)
        (minus:SI (const_int -134217728 [0xfffffffff8000000])
            (reg:SI 186 [ D.25409 ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 186 [ D.25409 ])
        (nil)))

(insn 389 388 390 43 arch/arm/mm/init.c:656 (set (reg:SI 333)
        (lshiftrt:SI (reg:SI 332)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 332)
        (nil)))

(insn 390 389 391 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 32 [0x20])) [0 S4 A32])
        (reg:SI 333)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 333)
        (nil)))

(insn 391 390 392 43 arch/arm/mm/init.c:656 (set (reg:SI 334)
        (const_int -1073741824 [0xffffffffc0000000])) 167 {*arm_movsi_insn} (nil))

(insn 392 391 393 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 36 [0x24])) [0 S4 A32])
        (reg:SI 334)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int -1073741824 [0xffffffffc0000000])
        (nil)))

(insn 393 392 394 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 40 [0x28])) [0 S4 A32])
        (reg:SI 187 [ high_memory.397 ])) 167 {*arm_movsi_insn} (nil))

(insn 394 393 395 43 arch/arm/mm/init.c:656 (set (reg:SI 335)
        (plus:SI (reg:SI 187 [ high_memory.397 ])
            (const_int 1073741824 [0x40000000]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 187 [ high_memory.397 ])
        (nil)))

(insn 395 394 396 43 arch/arm/mm/init.c:656 (set (reg:SI 336)
        (lshiftrt:SI (reg:SI 335)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 335)
        (nil)))

(insn 396 395 397 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 44 [0x2c])) [0 S4 A32])
        (reg:SI 336)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 336)
        (nil)))

(insn 397 396 398 43 arch/arm/mm/init.c:656 (set (reg:SI 337)
        (const_int -1075838976 [0xffffffffbfe00000])) 167 {*arm_movsi_insn} (nil))

(insn 398 397 400 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 48 [0x30])) [0 S4 A32])
        (reg:SI 337)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int -1075838976 [0xffffffffbfe00000])
        (nil)))

(insn 400 398 401 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 52 [0x34])) [0 S4 A32])
        (reg:SI 334)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 334)
        (expr_list:REG_EQUAL (const_int -1073741824 [0xffffffffc0000000])
            (nil))))

(insn 401 400 402 43 arch/arm/mm/init.c:656 (set (reg:SI 339)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 402 401 403 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 56 [0x38])) [0 S4 A32])
        (reg:SI 339)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 339)
        (expr_list:REG_EQUAL (const_int 2 [0x2])
            (nil))))

(insn 403 402 404 43 arch/arm/mm/init.c:656 (set (reg:SI 340)
        (const_int -1090519040 [0xffffffffbf000000])) 167 {*arm_movsi_insn} (nil))

(insn 404 403 406 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [0 S4 A32])
        (reg:SI 340)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 340)
        (expr_list:REG_EQUAL (const_int -1090519040 [0xffffffffbf000000])
            (nil))))

(insn 406 404 408 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 64 [0x40])) [0 S4 A32])
        (reg:SI 337)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 337)
        (expr_list:REG_EQUAL (const_int -1075838976 [0xffffffffbfe00000])
            (nil))))

(insn 408 406 409 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 68 [0x44])) [0 S4 A32])
        (reg:SI 330)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 330)
        (expr_list:REG_EQUAL (const_int 14 [0xe])
            (nil))))

(insn 409 408 410 43 arch/arm/mm/init.c:656 (set (reg/f:SI 343)
        (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f96c0 _text>)) 167 {*arm_movsi_insn} (nil))

(insn 410 409 411 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 72 [0x48])) [0 S4 A32])
        (reg/f:SI 343)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f96c0 _text>)
        (nil)))

(insn 411 410 412 43 arch/arm/mm/init.c:656 (set (reg/f:SI 344)
        (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f9780 _etext>)) 167 {*arm_movsi_insn} (nil))

(insn 412 411 413 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 76 [0x4c])) [0 S4 A32])
        (reg/f:SI 344)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 344)
        (expr_list:REG_EQUAL (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f9780 _etext>)
            (nil))))

(insn 413 412 415 43 arch/arm/mm/init.c:656 (set (reg/f:SI 346)
        (const:SI (plus:SI (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f9780 _etext>)
                (const_int 1023 [0x3ff])))) 167 {*arm_movsi_insn} (nil))

(insn 415 413 417 43 arch/arm/mm/init.c:656 (set (reg:SI 345)
        (minus:SI (reg/f:SI 346)
            (reg/f:SI 343))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg/f:SI 346)
        (expr_list:REG_DEAD (reg/f:SI 343)
            (expr_list:REG_EQUAL (minus:SI (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f9780 _etext>)
                    (const:SI (plus:SI (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f96c0 _text>)
                            (const_int -1023 [0xfffffffffffffc01]))))
                (nil)))))

(insn 417 415 418 43 arch/arm/mm/init.c:656 (set (reg:SI 351)
        (plus:SI (reg:SI 345)
            (const_int 1020 [0x3fc]))) 4 {*arm_addsi3} (nil))

(insn 418 417 419 43 arch/arm/mm/init.c:656 (set (reg:SI 350)
        (plus:SI (reg:SI 351)
            (const_int 3 [0x3]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 351)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 345)
                (const_int 1023 [0x3ff]))
            (nil))))

(insn 419 418 420 43 arch/arm/mm/init.c:656 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 345)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 420 419 421 43 arch/arm/mm/init.c:656 (set (reg:SI 349)
        (if_then_else:SI (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 350)
            (reg:SI 345))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:SI 350)
        (expr_list:REG_DEAD (reg:SI 345)
            (expr_list:REG_DEAD (reg:CC 24 cc)
                (nil)))))

(insn 421 420 422 43 arch/arm/mm/init.c:656 (set (reg:SI 352)
        (ashiftrt:SI (reg:SI 349)
            (const_int 10 [0xa]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 349)
        (expr_list:REG_EQUAL (div:SI (reg:SI 345)
                (const_int 1024 [0x400]))
            (nil))))

(insn 422 421 423 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 80 [0x50])) [0 S4 A32])
        (reg:SI 352)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 352)
        (nil)))

(insn 423 422 424 43 arch/arm/mm/init.c:656 (set (reg/f:SI 353)
        (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>)) 167 {*arm_movsi_insn} (nil))

(insn 424 423 425 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 84 [0x54])) [0 S4 A32])
        (reg/f:SI 353)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>)
        (nil)))

(insn 425 424 426 43 arch/arm/mm/init.c:656 (set (reg/f:SI 354)
        (symbol_ref:SI ("__init_end") [flags 0xc0] <var_decl 0x114781e0 __init_end>)) 167 {*arm_movsi_insn} (nil))

(insn 426 425 427 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 88 [0x58])) [0 S4 A32])
        (reg/f:SI 354)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 354)
        (expr_list:REG_EQUAL (symbol_ref:SI ("__init_end") [flags 0xc0] <var_decl 0x114781e0 __init_end>)
            (nil))))

(insn 427 426 429 43 arch/arm/mm/init.c:656 (set (reg/f:SI 356)
        (const:SI (plus:SI (symbol_ref:SI ("__init_end") [flags 0xc0] <var_decl 0x114781e0 __init_end>)
                (const_int 1023 [0x3ff])))) 167 {*arm_movsi_insn} (nil))

(insn 429 427 431 43 arch/arm/mm/init.c:656 (set (reg:SI 355)
        (minus:SI (reg/f:SI 356)
            (reg/f:SI 353))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg/f:SI 356)
        (expr_list:REG_DEAD (reg/f:SI 353)
            (expr_list:REG_EQUAL (minus:SI (symbol_ref:SI ("__init_end") [flags 0xc0] <var_decl 0x114781e0 __init_end>)
                    (const:SI (plus:SI (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>)
                            (const_int -1023 [0xfffffffffffffc01]))))
                (nil)))))

(insn 431 429 432 43 arch/arm/mm/init.c:656 (set (reg:SI 361)
        (plus:SI (reg:SI 355)
            (const_int 1020 [0x3fc]))) 4 {*arm_addsi3} (nil))

(insn 432 431 433 43 arch/arm/mm/init.c:656 (set (reg:SI 360)
        (plus:SI (reg:SI 361)
            (const_int 3 [0x3]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 361)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 355)
                (const_int 1023 [0x3ff]))
            (nil))))

(insn 433 432 434 43 arch/arm/mm/init.c:656 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 355)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 434 433 435 43 arch/arm/mm/init.c:656 (set (reg:SI 359)
        (if_then_else:SI (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 360)
            (reg:SI 355))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:SI 360)
        (expr_list:REG_DEAD (reg:SI 355)
            (expr_list:REG_DEAD (reg:CC 24 cc)
                (nil)))))

(insn 435 434 436 43 arch/arm/mm/init.c:656 (set (reg:SI 362)
        (ashiftrt:SI (reg:SI 359)
            (const_int 10 [0xa]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 359)
        (expr_list:REG_EQUAL (div:SI (reg:SI 355)
                (const_int 1024 [0x400]))
            (nil))))

(insn 436 435 437 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 92 [0x5c])) [0 S4 A32])
        (reg:SI 362)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 362)
        (nil)))

(insn 437 436 438 43 arch/arm/mm/init.c:656 (set (reg/f:SI 363)
        (symbol_ref:SI ("_sdata") [flags 0xc0] <var_decl 0x11478000 _sdata>)) 167 {*arm_movsi_insn} (nil))

(insn 438 437 439 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 96 [0x60])) [0 S4 A32])
        (reg/f:SI 363)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("_sdata") [flags 0xc0] <var_decl 0x11478000 _sdata>)
        (nil)))

(insn 439 438 440 43 arch/arm/mm/init.c:656 (set (reg/f:SI 364)
        (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x11478060 _edata>)) 167 {*arm_movsi_insn} (nil))

(insn 440 439 441 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 100 [0x64])) [0 S4 A32])
        (reg/f:SI 364)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 364)
        (expr_list:REG_EQUAL (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x11478060 _edata>)
            (nil))))

(insn 441 440 443 43 arch/arm/mm/init.c:656 (set (reg/f:SI 366)
        (const:SI (plus:SI (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x11478060 _edata>)
                (const_int 1023 [0x3ff])))) 167 {*arm_movsi_insn} (nil))

(insn 443 441 445 43 arch/arm/mm/init.c:656 (set (reg:SI 365)
        (minus:SI (reg/f:SI 366)
            (reg/f:SI 363))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg/f:SI 366)
        (expr_list:REG_DEAD (reg/f:SI 363)
            (expr_list:REG_EQUAL (minus:SI (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x11478060 _edata>)
                    (const:SI (plus:SI (symbol_ref:SI ("_sdata") [flags 0xc0] <var_decl 0x11478000 _sdata>)
                            (const_int -1023 [0xfffffffffffffc01]))))
                (nil)))))

(insn 445 443 446 43 arch/arm/mm/init.c:656 (set (reg:SI 371)
        (plus:SI (reg:SI 365)
            (const_int 1020 [0x3fc]))) 4 {*arm_addsi3} (nil))

(insn 446 445 447 43 arch/arm/mm/init.c:656 (set (reg:SI 370)
        (plus:SI (reg:SI 371)
            (const_int 3 [0x3]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 371)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 365)
                (const_int 1023 [0x3ff]))
            (nil))))

(insn 447 446 448 43 arch/arm/mm/init.c:656 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 365)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 448 447 449 43 arch/arm/mm/init.c:656 (set (reg:SI 369)
        (if_then_else:SI (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 370)
            (reg:SI 365))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:SI 370)
        (expr_list:REG_DEAD (reg:SI 365)
            (expr_list:REG_DEAD (reg:CC 24 cc)
                (nil)))))

(insn 449 448 450 43 arch/arm/mm/init.c:656 (set (reg:SI 372)
        (ashiftrt:SI (reg:SI 369)
            (const_int 10 [0xa]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 369)
        (expr_list:REG_EQUAL (div:SI (reg:SI 365)
                (const_int 1024 [0x400]))
            (nil))))

(insn 450 449 451 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 104 [0x68])) [0 S4 A32])
        (reg:SI 372)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 372)
        (nil)))

(insn 451 450 452 43 arch/arm/mm/init.c:656 (set (reg/f:SI 373)
        (symbol_ref:SI ("__bss_start") [flags 0xc0] <var_decl 0x114780c0 __bss_start>)) 167 {*arm_movsi_insn} (nil))

(insn 452 451 453 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 108 [0x6c])) [0 S4 A32])
        (reg/f:SI 373)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("__bss_start") [flags 0xc0] <var_decl 0x114780c0 __bss_start>)
        (nil)))

(insn 453 452 454 43 arch/arm/mm/init.c:656 (set (reg/f:SI 374)
        (symbol_ref:SI ("__bss_stop") [flags 0xc0] <var_decl 0x11478120 __bss_stop>)) 167 {*arm_movsi_insn} (nil))

(insn 454 453 455 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [0 S4 A32])
        (reg/f:SI 374)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 374)
        (expr_list:REG_EQUAL (symbol_ref:SI ("__bss_stop") [flags 0xc0] <var_decl 0x11478120 __bss_stop>)
            (nil))))

(insn 455 454 457 43 arch/arm/mm/init.c:656 (set (reg/f:SI 376)
        (const:SI (plus:SI (symbol_ref:SI ("__bss_stop") [flags 0xc0] <var_decl 0x11478120 __bss_stop>)
                (const_int 1023 [0x3ff])))) 167 {*arm_movsi_insn} (nil))

(insn 457 455 459 43 arch/arm/mm/init.c:656 (set (reg:SI 375)
        (minus:SI (reg/f:SI 376)
            (reg/f:SI 373))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg/f:SI 376)
        (expr_list:REG_DEAD (reg/f:SI 373)
            (expr_list:REG_EQUAL (minus:SI (symbol_ref:SI ("__bss_stop") [flags 0xc0] <var_decl 0x11478120 __bss_stop>)
                    (const:SI (plus:SI (symbol_ref:SI ("__bss_start") [flags 0xc0] <var_decl 0x114780c0 __bss_start>)
                            (const_int -1023 [0xfffffffffffffc01]))))
                (nil)))))

(insn 459 457 460 43 arch/arm/mm/init.c:656 (set (reg:SI 381)
        (plus:SI (reg:SI 375)
            (const_int 1020 [0x3fc]))) 4 {*arm_addsi3} (nil))

(insn 460 459 461 43 arch/arm/mm/init.c:656 (set (reg:SI 380)
        (plus:SI (reg:SI 381)
            (const_int 3 [0x3]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 381)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 375)
                (const_int 1023 [0x3ff]))
            (nil))))

(insn 461 460 462 43 arch/arm/mm/init.c:656 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 375)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 462 461 463 43 arch/arm/mm/init.c:656 (set (reg:SI 379)
        (if_then_else:SI (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 380)
            (reg:SI 375))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:SI 380)
        (expr_list:REG_DEAD (reg:SI 375)
            (expr_list:REG_DEAD (reg:CC 24 cc)
                (nil)))))

(insn 463 462 464 43 arch/arm/mm/init.c:656 (set (reg:SI 382)
        (ashiftrt:SI (reg:SI 379)
            (const_int 10 [0xa]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 379)
        (expr_list:REG_EQUAL (div:SI (reg:SI 375)
                (const_int 1024 [0x400]))
            (nil))))

(insn 464 463 465 43 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 116 [0x74])) [0 S4 A32])
        (reg:SI 382)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 382)
        (nil)))

(insn 465 464 466 43 arch/arm/mm/init.c:656 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x1161bc00>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x1161bc00>)
        (nil)))

(insn 466 465 467 43 arch/arm/mm/init.c:656 (set (reg:SI 1 r1)
        (const_int -65536 [0xffffffffffff0000])) 167 {*arm_movsi_insn} (nil))

(insn 467 466 468 43 arch/arm/mm/init.c:656 (set (reg:SI 2 r2)
        (const_int -61440 [0xffffffffffff1000])) 167 {*arm_movsi_insn} (nil))

(insn 468 467 469 43 arch/arm/mm/init.c:656 (set (reg:SI 3 r3)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(call_insn 469 468 0 43 arch/arm/mm/init.c:656 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 120 [0x78])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 43 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(236)
7, 42, 56, 70, 71, 83, 84, 204, 235, 236, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function bootmem_init (bootmem_init)[0:1354] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 23 n_edges 31 count 52 (  2.3)
df_worklist_dataflow_doublequeue:n_basic_blocks 23 n_edges 31 count 55 (  2.4)
df_worklist_dataflow_doublequeue:n_basic_blocks 23 n_edges 31 count 56 (  2.4)


bootmem_init

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={16d,10u} r1={15d,7u} r2={13d,5u} r3={10d,2u} r11={1d,22u} r12={8d} r13={1d,29u} r14={8d,1u} r15={7d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={23d,9u} r25={1d,32u,3d} r26={1d,21u} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r32={7d} r33={7d} r34={7d} r35={7d} r36={7d} r37={7d} r38={7d} r39={7d} r40={7d} r41={7d} r42={7d} r43={7d} r44={7d} r45={7d} r46={7d} r47={7d} r48={7d} r49={7d} r50={7d} r51={7d} r52={7d} r53={7d} r54={7d} r55={7d} r56={7d} r57={7d} r58={7d} r59={7d} r60={7d} r61={7d} r62={7d} r63={7d} r64={7d} r65={7d} r66={7d} r67={7d} r68={7d} r69={7d} r70={7d} r71={7d} r72={7d} r73={7d} r74={7d} r75={7d} r76={7d} r77={7d} r78={7d} r79={7d} r80={7d} r81={7d} r82={7d} r83={7d} r84={7d} r85={7d} r86={7d} r87={7d} r88={7d} r89={7d} r90={7d} r91={7d} r92={7d} r93={7d} r94={7d} r95={7d} r96={7d} r97={7d} r98={7d} r99={7d} r100={7d} r101={7d} r102={7d} r103={7d} r104={7d} r105={7d} r106={7d} r107={7d} r108={7d} r109={7d} r110={7d} r111={7d} r112={7d} r113={7d} r114={7d} r115={7d} r116={7d} r117={7d} r118={7d} r119={7d} r120={7d} r121={7d} r122={7d} r123={7d} r124={7d} r125={7d} r126={7d} r127={7d} r133={1d,2u} r134={1d,2u} r135={2d,12u} r136={2d,5u} r137={1d,1u} r138={2d,4u} r139={1d,1u} r140={2d,4u} r141={1d,1u} r142={2d,5u} r143={1d,3u} r144={1d,3u} r145={1d,2u,1d} r146={1d,2u} r147={1d,2u} r148={2d,4u} r149={1d,1u} r150={1d,1u} r151={1d,3u} r152={1d,3u} r153={1d,2u,1d} r154={1d,2u} r155={1d,2u} r156={1d,1u} r157={2d,2u} r158={1d,2u} r159={1d,1u} r160={2d,4u} r161={1d,2u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r169={1d,1u} r170={1d,2u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,2u} r185={1d,1u,1d} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,4u} r199={1d,1u} r200={1d,3u} r204={1d,2u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,2u} r228={1d,2u} 
;;    total ref usage 1247{959d,282u,6e} in 149{142 regular + 7 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 55, 56, 57, 58, 59, 60, 61, 62, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866
0[0,16] 1[16,15] 2[31,13] 3[44,10] 11[54,1] 12[55,8] 13[63,1] 14[64,8] 15[72,7] 16[79,7] 17[86,7] 18[93,7] 19[100,7] 20[107,7] 21[114,7] 22[121,7] 23[128,7] 24[135,23] 25[158,1] 26[159,1] 27[160,7] 28[167,7] 29[174,7] 30[181,7] 31[188,7] 32[195,7] 33[202,7] 34[209,7] 35[216,7] 36[223,7] 37[230,7] 38[237,7] 39[244,7] 40[251,7] 41[258,7] 42[265,7] 43[272,7] 44[279,7] 45[286,7] 46[293,7] 47[300,7] 48[307,7] 49[314,7] 50[321,7] 51[328,7] 52[335,7] 53[342,7] 54[349,7] 55[356,7] 56[363,7] 57[370,7] 58[377,7] 59[384,7] 60[391,7] 61[398,7] 62[405,7] 63[412,7] 64[419,7] 65[426,7] 66[433,7] 67[440,7] 68[447,7] 69[454,7] 70[461,7] 71[468,7] 72[475,7] 73[482,7] 74[489,7] 75[496,7] 76[503,7] 77[510,7] 78[517,7] 79[524,7] 80[531,7] 81[538,7] 82[545,7] 83[552,7] 84[559,7] 85[566,7] 86[573,7] 87[580,7] 88[587,7] 89[594,7] 90[601,7] 91[608,7] 92[615,7] 93[622,7] 94[629,7] 95[636,7] 96[643,7] 97[650,7] 98[657,7] 99[664,7] 100[671,7] 101[678,7] 102[685,7] 103[692,7] 104[699,7] 105[706,7] 106[713,7] 107[720,7] 108[727,7] 109[734,7] 110[741,7] 111[748,7] 112[755,7] 113[762,7] 114[769,7] 115[776,7] 116[783,7] 117[790,7] 118[797,7] 119[804,7] 120[811,7] 121[818,7] 122[825,7] 123[832,7] 124[839,7] 125[846,7] 126[853,7] 127[860,7] 133[867,1] 134[868,1] 135[869,2] 136[871,2] 137[873,1] 138[874,2] 139[876,1] 140[877,2] 141[879,1] 142[880,2] 143[882,1] 144[883,1] 145[884,1] 146[885,1] 147[886,1] 148[887,2] 149[889,1] 150[890,1] 151[891,1] 152[892,1] 153[893,1] 154[894,1] 155[895,1] 156[896,1] 157[897,2] 158[899,1] 159[900,1] 160[901,2] 161[903,1] 164[904,1] 165[905,1] 166[906,1] 167[907,1] 169[908,1] 170[909,1] 171[910,1] 172[911,1] 173[912,1] 174[913,1] 175[914,1] 176[915,1] 177[916,1] 180[917,1] 181[918,1] 182[919,1] 183[920,1] 184[921,1] 185[922,1] 186[923,1] 187[924,1] 188[925,1] 189[926,1] 190[927,1] 191[928,1] 194[929,1] 195[930,1] 196[931,1] 197[932,1] 198[933,1] 199[934,1] 200[935,1] 204[936,1] 206[937,1] 207[938,1] 208[939,1] 209[940,1] 210[941,1] 211[942,1] 212[943,1] 213[944,1] 214[945,1] 215[946,1] 216[947,1] 217[948,1] 218[949,1] 219[950,1] 220[951,1] 221[952,1] 222[953,1] 223[954,1] 224[955,1] 225[956,1] 226[957,1] 228[958,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d15(0){ }d30(1){ }d43(2){ }d53(3){ }d54(11){ }d62(12){ }d63(13){ }d71(14){ }d158(25){ }d159(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(10)
15, 30, 43, 53, 54, 62, 63, 71, 158, 159
;; rd  kill	(74)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 158, 159
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(10)
15, 30, 43, 53, 54, 62, 63, 71, 158, 159

( 0 )->[2]->( 6 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ d54(bb 0 insn -1) }u1(13){ d63(bb 0 insn -1) }u2(25){ d158(bb 0 insn -1) }u3(26){ d159(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135 136 140 156 157 160 161
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 135 136 140 156 157 160 161
;; live  kill	
;; rd  in  	(10)
15, 30, 43, 53, 54, 62, 63, 71, 158, 159
;; rd  gen 	(7)
869, 872, 877, 896, 897, 902, 903
;; rd  kill	(12)
869, 870, 871, 872, 877, 878, 896, 897, 898, 901, 902, 903
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; rd  out 	(17)
15, 30, 43, 53, 54, 62, 63, 71, 158, 159, 869, 872, 877, 896, 897, 902, 903
;;  UD chains for artificial uses
;;   reg 11 { d54(bb 0 insn -1) }
;;   reg 13 { d63(bb 0 insn -1) }
;;   reg 25 { d158(bb 0 insn -1) }
;;   reg 26 { d159(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 6
;;      reg 161 { d903(bb 2 insn 5) }
;;   UD chains for insn luid 2 uid 9
;;      reg 161 { d903(bb 2 insn 5) }
;;   UD chains for insn luid 4 uid 11
;;      reg 136 { d872(bb 2 insn 10) }
;;   UD chains for insn luid 6 uid 13
;;      reg 136 { d872(bb 2 insn 10) }

( 6 )->[3]->( 5 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(11){ d54(bb 0 insn -1) }u9(13){ d63(bb 0 insn -1) }u10(25){ d158(bb 0 insn -1) }u11(26){ d159(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 140 160
;; lr  def 	 24 [cc] 136 139 155 158 160 164 165 166
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; live  gen 	 24 [cc] 136 139 155 158 160 164 165 166
;; live  kill	 24 [cc]
;; rd  in  	(29)
15, 30, 43, 53, 54, 62, 63, 71, 153, 158, 159, 869, 870, 871, 872, 876, 877, 878, 895, 896, 897, 898, 899, 901, 902, 903, 904, 905, 906
;; rd  gen 	(9)
155, 871, 876, 895, 899, 901, 904, 905, 906
;; rd  kill	(33)
135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 871, 872, 876, 895, 899, 901, 902, 904, 905, 906
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 158 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 158 160
;; rd  out 	(27)
15, 30, 43, 53, 54, 62, 63, 71, 155, 158, 159, 869, 870, 871, 876, 877, 878, 895, 896, 897, 898, 899, 901, 903, 904, 905, 906
;;  UD chains for artificial uses
;;   reg 11 { d54(bb 0 insn -1) }
;;   reg 13 { d63(bb 0 insn -1) }
;;   reg 25 { d158(bb 0 insn -1) }
;;   reg 26 { d159(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 17
;;      reg 140 { d878(bb 5 insn 32) d877(bb 2 insn 9) }
;;   UD chains for insn luid 1 uid 18
;;      reg 155 { d895(bb 3 insn 17) }
;;   UD chains for insn luid 2 uid 19
;;      reg 140 { d878(bb 5 insn 32) d877(bb 2 insn 9) }
;;   UD chains for insn luid 3 uid 20
;;      reg 155 { d895(bb 3 insn 17) }
;;      reg 165 { d905(bb 3 insn 19) }
;;   UD chains for insn luid 4 uid 21
;;      reg 164 { d904(bb 3 insn 20) }
;;   UD chains for insn luid 5 uid 22
;;      reg 139 { d876(bb 3 insn 18) }
;;      reg 160 { d902(bb 2 insn 12) d901(bb 3 insn 22) }
;;   UD chains for insn luid 6 uid 23
;;      reg 136 { d872(bb 2 insn 10) d871(bb 3 insn 23) }
;;      reg 158 { d899(bb 3 insn 21) }
;;   UD chains for insn luid 7 uid 24
;;      reg 140 { d878(bb 5 insn 32) d877(bb 2 insn 9) }
;;   UD chains for insn luid 8 uid 25
;;      reg 166 { d906(bb 3 insn 24) }
;;   UD chains for insn luid 9 uid 26
;;      reg 24 { d155(bb 3 insn 25) }

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u25(11){ d54(bb 0 insn -1) }u26(13){ d63(bb 0 insn -1) }u27(25){ d158(bb 0 insn -1) }u28(26){ d159(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 158 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 158
;; lr  def 	 24 [cc] 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 158 160
;; live  gen 	 135
;; live  kill	 24 [cc]
;; rd  in  	(27)
15, 30, 43, 53, 54, 62, 63, 71, 155, 158, 159, 869, 870, 871, 876, 877, 878, 895, 896, 897, 898, 899, 901, 903, 904, 905, 906
;; rd  gen 	(1)
870
;; rd  kill	(25)
135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 869, 870
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; rd  out 	(25)
15, 30, 43, 53, 54, 62, 63, 71, 158, 159, 870, 871, 876, 877, 878, 895, 896, 897, 898, 899, 901, 903, 904, 905, 906
;;  UD chains for artificial uses
;;   reg 11 { d54(bb 0 insn -1) }
;;   reg 13 { d63(bb 0 insn -1) }
;;   reg 25 { d158(bb 0 insn -1) }
;;   reg 26 { d159(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 28
;;      reg 135 { d870(bb 4 insn 28) d869(bb 2 insn 11) }
;;      reg 158 { d899(bb 3 insn 21) }

( 3 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u31(11){ d54(bb 0 insn -1) }u32(13){ d63(bb 0 insn -1) }u33(25){ d158(bb 0 insn -1) }u34(26){ d159(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 157
;; lr  def 	 140 157
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; live  gen 	 140 157
;; live  kill	
;; rd  in  	(27)
15, 30, 43, 53, 54, 62, 63, 71, 155, 158, 159, 869, 870, 871, 876, 877, 878, 895, 896, 897, 898, 899, 901, 903, 904, 905, 906
;; rd  gen 	(2)
878, 898
;; rd  kill	(4)
877, 878, 897, 898
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; rd  out 	(25)
15, 30, 43, 53, 54, 62, 63, 71, 155, 158, 159, 869, 870, 871, 876, 878, 895, 896, 898, 899, 901, 903, 904, 905, 906
;;  UD chains for artificial uses
;;   reg 11 { d54(bb 0 insn -1) }
;;   reg 13 { d63(bb 0 insn -1) }
;;   reg 25 { d158(bb 0 insn -1) }
;;   reg 26 { d159(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 31
;;      reg 157 { d898(bb 5 insn 31) d897(bb 2 insn 13) }
;;   UD chains for insn luid 1 uid 32
;;      reg 140 { d878(bb 5 insn 32) d877(bb 2 insn 9) }

( 5 2 )->[6]->( 3 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u37(11){ d54(bb 0 insn -1) }u38(13){ d63(bb 0 insn -1) }u39(25){ d158(bb 0 insn -1) }u40(26){ d159(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 157
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(29)
15, 30, 43, 53, 54, 62, 63, 71, 155, 158, 159, 869, 870, 871, 872, 876, 877, 878, 895, 896, 897, 898, 899, 901, 902, 903, 904, 905, 906
;; rd  gen 	(1)
153
;; rd  kill	(23)
135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; rd  out 	(29)
15, 30, 43, 53, 54, 62, 63, 71, 153, 158, 159, 869, 870, 871, 872, 876, 877, 878, 895, 896, 897, 898, 899, 901, 902, 903, 904, 905, 906
;;  UD chains for artificial uses
;;   reg 11 { d54(bb 0 insn -1) }
;;   reg 13 { d63(bb 0 insn -1) }
;;   reg 25 { d158(bb 0 insn -1) }
;;   reg 26 { d159(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 36
;;      reg 156 { d896(bb 2 insn 6) }
;;      reg 157 { d898(bb 5 insn 31) d897(bb 2 insn 13) }
;;   UD chains for insn luid 1 uid 37
;;      reg 24 { d153(bb 6 insn 36) }

( 6 )->[7]->( 10 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u44(11){ d54(bb 0 insn -1) }u45(13){ d63(bb 0 insn -1) }u46(25){ d158(bb 0 insn -1) }u47(26){ d159(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 160
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 146 147 148 149 150 167 169 170 228
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 160
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 146 147 148 149 150 167 169 170 228
;; live  kill	 14 [lr]
;; rd  in  	(29)
15, 30, 43, 53, 54, 62, 63, 71, 153, 158, 159, 869, 870, 871, 872, 876, 877, 878, 895, 896, 897, 898, 899, 901, 902, 903, 904, 905, 906
;; rd  gen 	(10)
10, 885, 886, 888, 889, 890, 907, 908, 909, 958
;; rd  kill	(34)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 64, 65, 66, 67, 68, 69, 70, 71, 885, 886, 887, 888, 889, 890, 907, 908, 909, 958
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 148 160 228
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 148 160 228
;; rd  out 	(37)
10, 30, 43, 53, 54, 62, 63, 153, 158, 159, 869, 870, 871, 872, 876, 877, 878, 885, 886, 888, 889, 890, 895, 896, 897, 898, 899, 901, 902, 903, 904, 905, 906, 907, 908, 909, 958
;;  UD chains for artificial uses
;;   reg 11 { d54(bb 0 insn -1) }
;;   reg 13 { d63(bb 0 insn -1) }
;;   reg 25 { d158(bb 0 insn -1) }
;;   reg 26 { d159(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 39
;;      reg 135 { d870(bb 4 insn 28) d869(bb 2 insn 11) }
;;      reg 160 { d902(bb 2 insn 12) d901(bb 3 insn 22) }
;;   UD chains for insn luid 1 uid 40
;;      reg 146 { d885(bb 7 insn 39) }
;;   UD chains for insn luid 2 uid 41
;;      reg 13 { d63(bb 0 insn -1) }
;;      reg 0 { d14(bb 7 insn 40) }
;;   UD chains for insn luid 3 uid 42
;;      reg 0 { d13(bb 7 insn 41) }
;;   UD chains for insn luid 4 uid 43
;;      reg 135 { d870(bb 4 insn 28) d869(bb 2 insn 11) }
;;   UD chains for insn luid 5 uid 44
;;      reg 149 { d889(bb 7 insn 42) }
;;   UD chains for insn luid 6 uid 45
;;      reg 167 { d907(bb 7 insn 44) }
;;   UD chains for insn luid 8 uid 47
;;      reg 147 { d886(bb 7 insn 43) }
;;   UD chains for insn luid 9 uid 48
;;      reg 13 { d63(bb 0 insn -1) }
;;      reg 0 { d12(bb 7 insn 45) }
;;      reg 1 { d28(bb 7 insn 46) }
;;      reg 2 { d41(bb 7 insn 47) }
;;   UD chains for insn luid 10 uid 49
;;      reg 0 { d11(bb 7 insn 48) }
;;   UD chains for insn luid 11 uid 51
;;      reg 150 { d890(bb 7 insn 49) }
;;   UD chains for insn luid 13 uid 53
;;      reg 169 { d908(bb 7 insn 51) }
;;   UD chains for insn luid 14 uid 54
;;      reg 160 { d902(bb 2 insn 12) d901(bb 3 insn 22) }
;;   UD chains for insn luid 15 uid 55
;;      reg 135 { d870(bb 4 insn 28) d869(bb 2 insn 11) }
;;   UD chains for insn luid 16 uid 56
;;      reg 13 { d63(bb 0 insn -1) }
;;      reg 0 { d0(bb 7 insn 52) }
;;      reg 1 { d26(bb 7 insn 53) }
;;      reg 2 { d39(bb 7 insn 54) }
;;      reg 3 { d50(bb 7 insn 55) }
;;   UD chains for insn luid 18 uid 58
;;      reg 170 { d909(bb 7 insn 57) }
;;   UD chains for insn luid 19 uid 83
;;      reg 170 { d909(bb 7 insn 57) }

( 10 )->[8]->( 11 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u74(11){ d54(bb 0 insn -1) }u75(13){ d63(bb 0 insn -1) }u76(25){ d158(bb 0 insn -1) }u77(26){ d159(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 148 160 228
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 148
;; lr  def 	 24 [cc] 134 151 153 159 171 172 173 174
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 148 160 228
;; live  gen 	 24 [cc] 134 151 153 159 171 172 173 174
;; live  kill	 24 [cc]
;; rd  in  	(53)
10, 30, 43, 53, 54, 62, 63, 146, 158, 159, 868, 869, 870, 871, 872, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 893, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 958
;; rd  gen 	(9)
148, 868, 891, 893, 900, 910, 911, 912, 913
;; rd  kill	(31)
135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 868, 891, 893, 900, 910, 911, 912, 913
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136 146 147 148 151 160 228
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136 146 147 148 151 160 228
;; rd  out 	(53)
10, 30, 43, 53, 54, 62, 63, 148, 158, 159, 868, 869, 870, 871, 872, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 893, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 958
;;  UD chains for artificial uses
;;   reg 11 { d54(bb 0 insn -1) }
;;   reg 13 { d63(bb 0 insn -1) }
;;   reg 25 { d158(bb 0 insn -1) }
;;   reg 26 { d159(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 62
;;      reg 148 { d888(bb 7 insn 58) d887(bb 9 insn 79) }
;;   UD chains for insn luid 1 uid 63
;;      reg 153 { d893(bb 8 insn 62) }
;;   UD chains for insn luid 2 uid 64
;;      reg 172 { d911(bb 8 insn 63) }
;;   eq_note reg 153 { }
;;   UD chains for insn luid 3 uid 65
;;      reg 171 { d910(bb 8 insn 64) }
;;   UD chains for insn luid 4 uid 66
;;      reg 148 { d888(bb 7 insn 58) d887(bb 9 insn 79) }
;;   UD chains for insn luid 5 uid 67
;;      reg 153 { d893(bb 8 insn 62) }
;;      reg 174 { d913(bb 8 insn 66) }
;;   UD chains for insn luid 6 uid 68
;;      reg 173 { d912(bb 8 insn 67) }
;;   UD chains for insn luid 7 uid 69
;;      reg 135 { d870(bb 4 insn 28) d869(bb 2 insn 11) }
;;      reg 159 { d900(bb 8 insn 68) }
;;   UD chains for insn luid 8 uid 70
;;      reg 134 { d868(bb 8 insn 69) }
;;      reg 151 { d891(bb 8 insn 65) }
;;   UD chains for insn luid 9 uid 71
;;      reg 24 { d148(bb 8 insn 70) }

( 8 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u92(11){ d54(bb 0 insn -1) }u93(13){ d63(bb 0 insn -1) }u94(25){ d158(bb 0 insn -1) }u95(26){ d159(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136 146 147 148 151 160 228
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 148 151
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 148 175 176 177
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136 146 147 148 151 160 228
;; live  gen 	 0 [r0] 1 [r1] 148 175 176 177
;; live  kill	 14 [lr]
;; rd  in  	(53)
10, 30, 43, 53, 54, 62, 63, 148, 158, 159, 868, 869, 870, 871, 872, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 893, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 958
;; rd  gen 	(4)
887, 914, 915, 916
;; rd  kill	(13)
64, 65, 66, 67, 68, 69, 70, 71, 887, 888, 914, 915, 916
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 148 160 228
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 148 160 228
;; rd  out 	(52)
10, 30, 43, 53, 54, 62, 63, 148, 158, 159, 868, 869, 870, 871, 872, 876, 877, 878, 885, 886, 887, 889, 890, 891, 893, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 958
;;  UD chains for artificial uses
;;   reg 11 { d54(bb 0 insn -1) }
;;   reg 13 { d63(bb 0 insn -1) }
;;   reg 25 { d158(bb 0 insn -1) }
;;   reg 26 { d159(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 73
;;      reg 151 { d891(bb 8 insn 65) }
;;   UD chains for insn luid 1 uid 74
;;      reg 134 { d868(bb 8 insn 69) }
;;      reg 151 { d891(bb 8 insn 65) }
;;   UD chains for insn luid 2 uid 75
;;      reg 176 { d915(bb 9 insn 74) }
;;   UD chains for insn luid 3 uid 76
;;      reg 175 { d914(bb 9 insn 73) }
;;   UD chains for insn luid 4 uid 77
;;      reg 177 { d916(bb 9 insn 75) }
;;   UD chains for insn luid 5 uid 78
;;      reg 13 { d63(bb 0 insn -1) }
;;      reg 0 { d9(bb 9 insn 76) }
;;      reg 1 { d24(bb 9 insn 77) }
;;   UD chains for insn luid 6 uid 79
;;      reg 148 { d888(bb 7 insn 58) d887(bb 9 insn 79) }

( 9 7 )->[10]->( 8 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u106(11){ d54(bb 0 insn -1) }u107(13){ d63(bb 0 insn -1) }u108(25){ d158(bb 0 insn -1) }u109(26){ d159(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 148 160 228
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 228
;; lr  def 	 24 [cc] 180 181 182 183
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 148 160 228
;; live  gen 	 24 [cc] 180 181 182 183
;; live  kill	
;; rd  in  	(54)
10, 30, 43, 53, 54, 62, 63, 148, 153, 158, 159, 868, 869, 870, 871, 872, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 893, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 958
;; rd  gen 	(5)
146, 917, 918, 919, 920
;; rd  kill	(27)
135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 917, 918, 919, 920
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 148 160 228
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 148 160 228
;; rd  out 	(53)
10, 30, 43, 53, 54, 62, 63, 146, 158, 159, 868, 869, 870, 871, 872, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 893, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 958
;;  UD chains for artificial uses
;;   reg 11 { d54(bb 0 insn -1) }
;;   reg 13 { d63(bb 0 insn -1) }
;;   reg 25 { d158(bb 0 insn -1) }
;;   reg 26 { d159(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 85
;;      reg 228 { d958(bb 7 insn 83) }
;;   UD chains for insn luid 1 uid 86
;;      reg 181 { d918(bb 10 insn 85) }
;;   UD chains for insn luid 2 uid 87
;;      reg 228 { d958(bb 7 insn 83) }
;;   UD chains for insn luid 3 uid 88
;;      reg 180 { d917(bb 10 insn 86) }
;;      reg 183 { d920(bb 10 insn 87) }
;;   UD chains for insn luid 4 uid 89
;;      reg 148 { d888(bb 7 insn 58) d887(bb 9 insn 79) }
;;      reg 182 { d919(bb 10 insn 88) }
;;   UD chains for insn luid 5 uid 90
;;      reg 24 { d146(bb 10 insn 89) }

( 8 10 )->[11]->( 14 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u118(11){ d54(bb 0 insn -1) }u119(13){ d63(bb 0 insn -1) }u120(25){ d158(bb 0 insn -1) }u121(26){ d159(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 138 184 226
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 160
;; live  gen 	 138 184 226
;; live  kill	
;; rd  in  	(54)
10, 30, 43, 53, 54, 62, 63, 146, 148, 158, 159, 868, 869, 870, 871, 872, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 893, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 958
;; rd  gen 	(3)
875, 921, 957
;; rd  kill	(4)
874, 875, 921, 957
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 138 146 147 160 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 138 146 147 160 226
;; rd  out 	(57)
10, 30, 43, 53, 54, 62, 63, 146, 148, 158, 159, 868, 869, 870, 871, 872, 875, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 893, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 957, 958
;;  UD chains for artificial uses
;;   reg 11 { d54(bb 0 insn -1) }
;;   reg 13 { d63(bb 0 insn -1) }
;;   reg 25 { d158(bb 0 insn -1) }
;;   reg 26 { d159(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 94
;;      reg 184 { d921(bb 11 insn 93) }
;;   UD chains for insn luid 2 uid 120
;;      reg 184 { d921(bb 11 insn 93) }

( 14 )->[12]->( 15 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u124(11){ d54(bb 0 insn -1) }u125(13){ d63(bb 0 insn -1) }u126(25){ d158(bb 0 insn -1) }u127(26){ d159(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 138 146 147 160 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138
;; lr  def 	 24 [cc] 133 137 152 154 185 186 187 188
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 138 146 147 160 226
;; live  gen 	 24 [cc] 133 137 152 154 185 186 187 188
;; live  kill	 24 [cc]
;; rd  in  	(73)
6, 10, 30, 43, 53, 54, 62, 63, 142, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 957, 958
;; rd  gen 	(9)
144, 867, 873, 892, 894, 922, 923, 924, 925
;; rd  kill	(31)
135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 867, 873, 892, 894, 922, 923, 924, 925
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 138 146 147 152 160 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 138 146 147 152 160 226
;; rd  out 	(73)
6, 10, 30, 43, 53, 54, 62, 63, 144, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 957, 958
;;  UD chains for artificial uses
;;   reg 11 { d54(bb 0 insn -1) }
;;   reg 13 { d63(bb 0 insn -1) }
;;   reg 25 { d158(bb 0 insn -1) }
;;   reg 26 { d159(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 98
;;      reg 138 { d875(bb 11 insn 94) d874(bb 13 insn 116) }
;;   UD chains for insn luid 1 uid 99
;;      reg 154 { d894(bb 12 insn 98) }
;;   UD chains for insn luid 2 uid 100
;;      reg 138 { d875(bb 11 insn 94) d874(bb 13 insn 116) }
;;   UD chains for insn luid 3 uid 101
;;      reg 154 { d894(bb 12 insn 98) }
;;      reg 186 { d923(bb 12 insn 100) }
;;   UD chains for insn luid 4 uid 102
;;      reg 185 { d922(bb 12 insn 101) }
;;   UD chains for insn luid 5 uid 103
;;      reg 188 { d925(bb 12 insn 102) }
;;   eq_note reg 185 { }
;;   UD chains for insn luid 6 uid 104
;;      reg 187 { d924(bb 12 insn 103) }
;;   UD chains for insn luid 7 uid 105
;;      reg 135 { d870(bb 4 insn 28) d869(bb 2 insn 11) }
;;      reg 137 { d873(bb 12 insn 104) }
;;   UD chains for insn luid 8 uid 106
;;      reg 133 { d867(bb 12 insn 105) }
;;      reg 152 { d892(bb 12 insn 99) }
;;   UD chains for insn luid 9 uid 107
;;      reg 24 { d144(bb 12 insn 106) }

( 12 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u142(11){ d54(bb 0 insn -1) }u143(13){ d63(bb 0 insn -1) }u144(25){ d158(bb 0 insn -1) }u145(26){ d159(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 138 146 147 152 160 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 138 189 190 191
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 138 146 147 152 160 226
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 138 189 190 191
;; live  kill	 14 [lr]
;; rd  in  	(73)
6, 10, 30, 43, 53, 54, 62, 63, 144, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 957, 958
;; rd  gen 	(5)
6, 874, 926, 927, 928
;; rd  kill	(29)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 64, 65, 66, 67, 68, 69, 70, 71, 874, 875, 926, 927, 928
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 138 146 147 160 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 138 146 147 160 226
;; rd  out 	(71)
6, 30, 43, 53, 54, 62, 63, 144, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 957, 958
;;  UD chains for artificial uses
;;   reg 11 { d54(bb 0 insn -1) }
;;   reg 13 { d63(bb 0 insn -1) }
;;   reg 25 { d158(bb 0 insn -1) }
;;   reg 26 { d159(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 109
;;      reg 152 { d892(bb 12 insn 99) }
;;   UD chains for insn luid 1 uid 110
;;      reg 133 { d867(bb 12 insn 105) }
;;      reg 152 { d892(bb 12 insn 99) }
;;   UD chains for insn luid 2 uid 111
;;      reg 190 { d927(bb 13 insn 110) }
;;   UD chains for insn luid 3 uid 112
;;      reg 189 { d926(bb 13 insn 109) }
;;   UD chains for insn luid 4 uid 113
;;      reg 191 { d928(bb 13 insn 111) }
;;   UD chains for insn luid 6 uid 115
;;      reg 13 { d63(bb 0 insn -1) }
;;      reg 0 { d7(bb 13 insn 112) }
;;      reg 1 { d22(bb 13 insn 113) }
;;      reg 2 { d31(bb 13 insn 208) }
;;   UD chains for insn luid 7 uid 116
;;      reg 138 { d875(bb 11 insn 94) d874(bb 13 insn 116) }

( 13 11 )->[14]->( 12 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u157(11){ d54(bb 0 insn -1) }u158(13){ d63(bb 0 insn -1) }u159(25){ d158(bb 0 insn -1) }u160(26){ d159(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 138 146 147 160 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 226
;; lr  def 	 24 [cc] 194 195 196 197
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 138 146 147 160 226
;; live  gen 	 24 [cc] 194 195 196 197
;; live  kill	
;; rd  in  	(75)
6, 10, 30, 43, 53, 54, 62, 63, 144, 146, 148, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 957, 958
;; rd  gen 	(5)
142, 929, 930, 931, 932
;; rd  kill	(27)
135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 929, 930, 931, 932
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 138 146 147 160 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 138 146 147 160 226
;; rd  out 	(73)
6, 10, 30, 43, 53, 54, 62, 63, 142, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 957, 958
;;  UD chains for artificial uses
;;   reg 11 { d54(bb 0 insn -1) }
;;   reg 13 { d63(bb 0 insn -1) }
;;   reg 25 { d158(bb 0 insn -1) }
;;   reg 26 { d159(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 122
;;      reg 226 { d957(bb 11 insn 120) }
;;   UD chains for insn luid 1 uid 123
;;      reg 195 { d930(bb 14 insn 122) }
;;   UD chains for insn luid 2 uid 124
;;      reg 226 { d957(bb 11 insn 120) }
;;   UD chains for insn luid 3 uid 125
;;      reg 194 { d929(bb 14 insn 123) }
;;      reg 197 { d932(bb 14 insn 124) }
;;   UD chains for insn luid 4 uid 126
;;      reg 138 { d875(bb 11 insn 94) d874(bb 13 insn 116) }
;;      reg 196 { d931(bb 14 insn 125) }
;;   UD chains for insn luid 5 uid 127
;;      reg 24 { d142(bb 14 insn 126) }

( 14 12 )->[15]->( 21 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u169(11){ d54(bb 0 insn -1) }u170(13){ d63(bb 0 insn -1) }u171(25){ d158(bb 0 insn -1) }u172(26){ d159(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 141 142 198 199 200 204 206 207
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 160
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 141 142 198 199 200 204 206 207
;; live  kill	 14 [lr]
;; rd  in  	(74)
6, 10, 30, 43, 53, 54, 62, 63, 142, 144, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 957, 958
;; rd  gen 	(11)
1, 16, 32, 879, 881, 933, 934, 935, 936, 937, 938
;; rd  kill	(61)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 64, 65, 66, 67, 68, 69, 70, 71, 879, 880, 881, 933, 934, 935, 936, 937, 938
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; rd  out 	(81)
1, 16, 32, 53, 54, 62, 63, 142, 144, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 881, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 957, 958
;;  UD chains for artificial uses
;;   reg 11 { d54(bb 0 insn -1) }
;;   reg 13 { d63(bb 0 insn -1) }
;;   reg 25 { d158(bb 0 insn -1) }
;;   reg 26 { d159(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 130
;;      reg 25 { d158(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 131
;;      reg 198 { d933(bb 15 insn 130) }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 3 uid 133
;;      reg 13 { d63(bb 0 insn -1) }
;;      reg 0 { d5(bb 15 insn 131) }
;;      reg 1 { d20(bb 15 insn 132) }
;;   UD chains for insn luid 4 uid 134
;;      reg 25 { d158(bb 0 insn -1) }
;;      reg 146 { d885(bb 7 insn 39) }
;;   UD chains for insn luid 5 uid 135
;;      reg 135 { d870(bb 4 insn 28) d869(bb 2 insn 11) }
;;      reg 136 { d872(bb 2 insn 10) d871(bb 3 insn 23) }
;;   UD chains for insn luid 6 uid 136
;;      reg 25 { d158(bb 0 insn -1) }
;;      reg 199 { d934(bb 15 insn 135) }
;;   UD chains for insn luid 7 uid 137
;;      reg 25 { d158(bb 0 insn -1) }
;;   UD chains for insn luid 8 uid 141
;;      reg 198 { d933(bb 15 insn 130) }
;;      reg 198 { d933(bb 15 insn 130) }
;;      reg 198 { d933(bb 15 insn 130) }
;;   UD chains for insn luid 9 uid 142
;;      reg 0 { d1(bb 15 insn 141) }
;;      reg 1 { d16(bb 15 insn 141) }
;;      reg 2 { d32(bb 15 insn 141) }
;;      reg 200 { d935(bb 15 insn 137) }
;;      reg 200 { d935(bb 15 insn 137) }
;;      reg 200 { d935(bb 15 insn 137) }
;;   UD chains for insn luid 11 uid 144
;;      reg 204 { d936(bb 15 insn 143) }
;;   UD chains for insn luid 12 uid 146
;;      reg 204 { d936(bb 15 insn 143) }
;;   UD chains for insn luid 13 uid 147
;;      reg 207 { d938(bb 15 insn 146) }
;;   UD chains for insn luid 14 uid 148
;;      reg 142 { d881(bb 15 insn 144) }
;;      reg 206 { d937(bb 15 insn 147) }

( 21 )->[16]->( 17 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u200(11){ d54(bb 0 insn -1) }u201(13){ d63(bb 0 insn -1) }u202(25){ d158(bb 0 insn -1) }u203(26){ d159(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 142
;; lr  def 	 24 [cc] 143 144 145 208 209 210 211
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; live  gen 	 24 [cc] 143 144 145 208 209 210 211
;; live  kill	
;; rd  in  	(96)
1, 16, 32, 53, 54, 62, 63, 136, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 957, 958
;; rd  gen 	(8)
140, 882, 883, 884, 939, 940, 941, 942
;; rd  kill	(30)
135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 882, 883, 884, 939, 940, 941, 942
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 143 144 147 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 143 144 147 160
;; rd  out 	(96)
1, 16, 32, 53, 54, 62, 63, 140, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 957, 958
;;  UD chains for artificial uses
;;   reg 11 { d54(bb 0 insn -1) }
;;   reg 13 { d63(bb 0 insn -1) }
;;   reg 25 { d158(bb 0 insn -1) }
;;   reg 26 { d159(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 152
;;      reg 142 { d881(bb 15 insn 144) d880(bb 20 insn 179) }
;;   UD chains for insn luid 1 uid 153
;;      reg 145 { d884(bb 16 insn 152) }
;;   UD chains for insn luid 2 uid 154
;;      reg 209 { d940(bb 16 insn 153) }
;;   eq_note reg 145 { }
;;   UD chains for insn luid 3 uid 155
;;      reg 208 { d939(bb 16 insn 154) }
;;   UD chains for insn luid 4 uid 156
;;      reg 142 { d881(bb 15 insn 144) d880(bb 20 insn 179) }
;;   UD chains for insn luid 5 uid 157
;;      reg 145 { d884(bb 16 insn 152) }
;;      reg 211 { d942(bb 16 insn 156) }
;;   UD chains for insn luid 6 uid 158
;;      reg 210 { d941(bb 16 insn 157) }
;;   UD chains for insn luid 7 uid 159
;;      reg 135 { d870(bb 4 insn 28) d869(bb 2 insn 11) }
;;      reg 143 { d882(bb 16 insn 155) }
;;   UD chains for insn luid 8 uid 160
;;      reg 24 { d140(bb 16 insn 159) }

( 16 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u216(11){ d54(bb 0 insn -1) }u217(13){ d63(bb 0 insn -1) }u218(25){ d158(bb 0 insn -1) }u219(26){ d159(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 143 144 147 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 144
;; lr  def 	 24 [cc] 212 213 214 215
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 143 144 147 160
;; live  gen 	 212 213 214 215
;; live  kill	 24 [cc]
;; rd  in  	(96)
1, 16, 32, 53, 54, 62, 63, 140, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 957, 958
;; rd  gen 	(4)
943, 944, 945, 946
;; rd  kill	(27)
135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 943, 944, 945, 946
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 143 144 147 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 143 144 147 160
;; rd  out 	(95)
1, 16, 32, 53, 54, 62, 63, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 957, 958
;;  UD chains for artificial uses
;;   reg 11 { d54(bb 0 insn -1) }
;;   reg 13 { d63(bb 0 insn -1) }
;;   reg 25 { d158(bb 0 insn -1) }
;;   reg 26 { d159(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 162
;;      reg 25 { d158(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 163
;;      reg 143 { d882(bb 16 insn 155) }
;;      reg 213 { d944(bb 17 insn 162) }
;;   UD chains for insn luid 2 uid 164
;;      reg 135 { d870(bb 4 insn 28) d869(bb 2 insn 11) }
;;      reg 144 { d883(bb 16 insn 158) }
;;   UD chains for insn luid 3 uid 165
;;      reg 212 { d943(bb 17 insn 163) }
;;      reg 214 { d945(bb 17 insn 164) }
;;   UD chains for insn luid 4 uid 166
;;      reg 25 { d158(bb 0 insn -1) }
;;      reg 215 { d946(bb 17 insn 165) }

( 16 17 )->[18]->( 19 20 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u229(11){ d54(bb 0 insn -1) }u230(13){ d63(bb 0 insn -1) }u231(25){ d158(bb 0 insn -1) }u232(26){ d159(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 143 144 147 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 144
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 143 144 147 160
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(96)
1, 16, 32, 53, 54, 62, 63, 140, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 957, 958
;; rd  gen 	(1)
138
;; rd  kill	(23)
135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 143 144 147 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 143 144 147 160
;; rd  out 	(96)
1, 16, 32, 53, 54, 62, 63, 138, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 957, 958
;;  UD chains for artificial uses
;;   reg 11 { d54(bb 0 insn -1) }
;;   reg 13 { d63(bb 0 insn -1) }
;;   reg 25 { d158(bb 0 insn -1) }
;;   reg 26 { d159(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 169
;;      reg 135 { d870(bb 4 insn 28) d869(bb 2 insn 11) }
;;      reg 144 { d883(bb 16 insn 158) }
;;   UD chains for insn luid 1 uid 170
;;      reg 24 { d138(bb 18 insn 169) }

( 18 )->[19]->( 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u236(11){ d54(bb 0 insn -1) }u237(13){ d63(bb 0 insn -1) }u238(25){ d158(bb 0 insn -1) }u239(26){ d159(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 143 144 147 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 144
;; lr  def 	 24 [cc] 216 217 218 219
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 143 144 147 160
;; live  gen 	 216 217 218 219
;; live  kill	 24 [cc]
;; rd  in  	(96)
1, 16, 32, 53, 54, 62, 63, 138, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 957, 958
;; rd  gen 	(4)
947, 948, 949, 950
;; rd  kill	(27)
135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 947, 948, 949, 950
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; rd  out 	(95)
1, 16, 32, 53, 54, 62, 63, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 957, 958
;;  UD chains for artificial uses
;;   reg 11 { d54(bb 0 insn -1) }
;;   reg 13 { d63(bb 0 insn -1) }
;;   reg 25 { d158(bb 0 insn -1) }
;;   reg 26 { d159(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 172
;;      reg 25 { d158(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 173
;;      reg 144 { d883(bb 16 insn 158) }
;;      reg 217 { d948(bb 19 insn 172) }
;;   UD chains for insn luid 2 uid 174
;;      reg 135 { d870(bb 4 insn 28) d869(bb 2 insn 11) }
;;      reg 143 { d882(bb 16 insn 155) }
;;   UD chains for insn luid 3 uid 175
;;      reg 216 { d947(bb 19 insn 173) }
;;      reg 218 { d949(bb 19 insn 174) }
;;   UD chains for insn luid 4 uid 176
;;      reg 25 { d158(bb 0 insn -1) }
;;      reg 219 { d950(bb 19 insn 175) }

( 18 19 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u249(11){ d54(bb 0 insn -1) }u250(13){ d63(bb 0 insn -1) }u251(25){ d158(bb 0 insn -1) }u252(26){ d159(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; live  gen 	 142
;; live  kill	
;; rd  in  	(96)
1, 16, 32, 53, 54, 62, 63, 138, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 957, 958
;; rd  gen 	(1)
880
;; rd  kill	(2)
880, 881
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; rd  out 	(95)
1, 16, 32, 53, 54, 62, 63, 138, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 957, 958
;;  UD chains for artificial uses
;;   reg 11 { d54(bb 0 insn -1) }
;;   reg 13 { d63(bb 0 insn -1) }
;;   reg 25 { d158(bb 0 insn -1) }
;;   reg 26 { d159(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 179
;;      reg 142 { d881(bb 15 insn 144) d880(bb 20 insn 179) }

( 20 15 )->[21]->( 16 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u254(11){ d54(bb 0 insn -1) }u255(13){ d63(bb 0 insn -1) }u256(25){ d158(bb 0 insn -1) }u257(26){ d159(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(98)
1, 16, 32, 53, 54, 62, 63, 138, 142, 144, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 957, 958
;; rd  gen 	(1)
136
;; rd  kill	(23)
135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; rd  out 	(96)
1, 16, 32, 53, 54, 62, 63, 136, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 957, 958
;;  UD chains for artificial uses
;;   reg 11 { d54(bb 0 insn -1) }
;;   reg 13 { d63(bb 0 insn -1) }
;;   reg 25 { d158(bb 0 insn -1) }
;;   reg 26 { d159(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 183
;;      reg 141 { d879(bb 15 insn 148) }
;;      reg 142 { d881(bb 15 insn 144) d880(bb 20 insn 179) }
;;   UD chains for insn luid 1 uid 184
;;      reg 24 { d136(bb 21 insn 183) }

( 21 )->[22]->( 1 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u261(11){ d54(bb 0 insn -1) }u262(13){ d63(bb 0 insn -1) }u263(25){ d158(bb 0 insn -1) }u264(26){ d159(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 147 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 147 160
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 220 221 222 223 224 225
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 147 160
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 220 221 222 223 224 225
;; live  kill	 14 [lr]
;; rd  in  	(96)
1, 16, 32, 53, 54, 62, 63, 136, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 957, 958
;; rd  gen 	(6)
951, 952, 953, 954, 955, 956
;; rd  kill	(14)
64, 65, 66, 67, 68, 69, 70, 71, 951, 952, 953, 954, 955, 956
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(102)
1, 16, 32, 53, 54, 62, 63, 136, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958
;;  UD chains for artificial uses
;;   reg 11 { d54(bb 0 insn -1) }
;;   reg 13 { d63(bb 0 insn -1) }
;;   reg 25 { d158(bb 0 insn -1) }
;;   reg 26 { d159(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 186
;;      reg 25 { d158(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 187
;;      reg 25 { d158(bb 0 insn -1) }
;;   UD chains for insn luid 3 uid 189
;;      reg 220 { d951(bb 22 insn 186) }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 4 uid 190
;;      reg 160 { d902(bb 2 insn 12) d901(bb 3 insn 22) }
;;   UD chains for insn luid 5 uid 191
;;      reg 221 { d952(bb 22 insn 187) }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 6 uid 192
;;      reg 13 { d63(bb 0 insn -1) }
;;      reg 0 { d3(bb 22 insn 188) }
;;      reg 1 { d18(bb 22 insn 189) }
;;      reg 2 { d34(bb 22 insn 190) }
;;      reg 3 { d45(bb 22 insn 191) }
;;   UD chains for insn luid 8 uid 194
;;      reg 147 { d886(bb 7 insn 43) }
;;   UD chains for insn luid 9 uid 195
;;      reg 222 { d953(bb 22 insn 193) }
;;      reg 223 { d954(bb 22 insn 194) }
;;   UD chains for insn luid 11 uid 197
;;      reg 135 { d870(bb 4 insn 28) d869(bb 2 insn 11) }
;;      reg 224 { d955(bb 22 insn 196) }
;;   UD chains for insn luid 13 uid 199
;;      reg 136 { d872(bb 2 insn 10) d871(bb 3 insn 23) }
;;      reg 225 { d956(bb 22 insn 198) }

( 22 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u284(11){ d54(bb 0 insn -1) }u285(13){ d63(bb 0 insn -1) }u286(14){ }u287(25){ d158(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(102)
1, 16, 32, 53, 54, 62, 63, 136, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(102)
1, 16, 32, 53, 54, 62, 63, 136, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958
;;  UD chains for artificial uses
;;   reg 11 { d54(bb 0 insn -1) }
;;   reg 13 { d63(bb 0 insn -1) }
;;   reg 14 { }
;;   reg 25 { d158(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 212 to worklist
  Adding insn 26 to worklist
  Adding insn 37 to worklist
  Adding insn 214 to worklist
  Adding insn 56 to worklist
  Adding insn 48 to worklist
  Adding insn 41 to worklist
  Adding insn 71 to worklist
  Adding insn 78 to worklist
  Adding insn 90 to worklist
  Adding insn 216 to worklist
  Adding insn 107 to worklist
  Adding insn 115 to worklist
  Adding insn 127 to worklist
  Adding insn 218 to worklist
  Adding insn 142 to worklist
  Adding insn 136 to worklist
  Adding insn 134 to worklist
  Adding insn 133 to worklist
  Adding insn 160 to worklist
  Adding insn 166 to worklist
  Adding insn 170 to worklist
  Adding insn 176 to worklist
  Adding insn 184 to worklist
  Adding insn 199 to worklist
  Adding insn 197 to worklist
  Adding insn 195 to worklist
  Adding insn 192 to worklist
Finished finding needed instructions:
Processing use of (reg 13 sp) in insn 192:
Processing use of (reg 0 r0) in insn 192:
  Adding insn 188 to worklist
Processing use of (reg 1 r1) in insn 192:
  Adding insn 189 to worklist
Processing use of (reg 2 r2) in insn 192:
  Adding insn 190 to worklist
Processing use of (reg 3 r3) in insn 192:
  Adding insn 191 to worklist
Processing use of (reg 221) in insn 191:
  Adding insn 187 to worklist
Processing use of (reg 25 sfp) in insn 187:
Processing use of (reg 160 [ min ]) in insn 190:
  Adding insn 12 to worklist
  Adding insn 22 to worklist
Processing use of (reg 139 [ min.848 ]) in insn 22:
  Adding insn 18 to worklist
Processing use of (reg 160 [ min ]) in insn 22:
Processing use of (reg 155 [ D.25868 ]) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 140 [ ivtmp.847 ]) in insn 17:
  Adding insn 32 to worklist
  Adding insn 9 to worklist
Processing use of (reg 161) in insn 9:
  Adding insn 5 to worklist
Processing use of (reg 140 [ ivtmp.847 ]) in insn 32:
Processing use of (reg 220) in insn 189:
  Adding insn 186 to worklist
Processing use of (reg 25 sfp) in insn 186:
Processing use of (reg 222) in insn 195:
  Adding insn 193 to worklist
Processing use of (reg 223) in insn 195:
  Adding insn 194 to worklist
Processing use of (reg 147 [ D.25908 ]) in insn 194:
  Adding insn 43 to worklist
Processing use of (reg 135 [ max_low.852 ]) in insn 43:
  Adding insn 28 to worklist
  Adding insn 11 to worklist
Processing use of (reg 136 [ max_high.851 ]) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 135 [ max_low.852 ]) in insn 28:
Processing use of (reg 158 [ max_high ]) in insn 28:
  Adding insn 21 to worklist
Processing use of (reg 164) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 155 [ D.25868 ]) in insn 20:
Processing use of (reg 165 [ <variable>.size ]) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 140 [ ivtmp.847 ]) in insn 19:
Processing use of (reg 135 [ max_low.852 ]) in insn 197:
Processing use of (reg 224) in insn 197:
  Adding insn 196 to worklist
Processing use of (reg 136 [ max_high.851 ]) in insn 199:
  Adding insn 23 to worklist
Processing use of (reg 225) in insn 199:
  Adding insn 198 to worklist
Processing use of (reg 136 [ max_high.851 ]) in insn 23:
Processing use of (reg 158 [ max_high ]) in insn 23:
Processing use of (reg 24 cc) in insn 184:
  Adding insn 183 to worklist
Processing use of (reg 141 [ D.25929 ]) in insn 183:
  Adding insn 148 to worklist
Processing use of (reg 142 [ reg ]) in insn 183:
  Adding insn 144 to worklist
  Adding insn 179 to worklist
Processing use of (reg 142 [ reg ]) in insn 179:
Processing use of (reg 204) in insn 144:
  Adding insn 143 to worklist
Processing use of (reg 142 [ reg ]) in insn 148:
Processing use of (reg 206) in insn 148:
  Adding insn 147 to worklist
Processing use of (reg 207 [ memblock.memory.cnt ]) in insn 147:
  Adding insn 146 to worklist
Processing use of (reg 204) in insn 146:
Processing use of (reg 25 sfp) in insn 176:
Processing use of (reg 219) in insn 176:
  Adding insn 175 to worklist
Processing use of (reg 216) in insn 175:
  Adding insn 173 to worklist
Processing use of (reg 218) in insn 175:
  Adding insn 174 to worklist
Processing use of (reg 135 [ max_low.852 ]) in insn 174:
Processing use of (reg 143 [ start ]) in insn 174:
  Adding insn 155 to worklist
Processing use of (reg 208) in insn 155:
  Adding insn 154 to worklist
Processing use of (reg 209) in insn 154:
  Adding insn 153 to worklist
Processing use of (reg 145 [ D.25927 ]) in insn 153:
  Adding insn 152 to worklist
Processing use of (reg 142 [ reg ]) in insn 152:
Processing use of (reg 144 [ end ]) in insn 173:
  Adding insn 158 to worklist
Processing use of (reg 217 [ zhole_size+4 ]) in insn 173:
  Adding insn 172 to worklist
Processing use of (reg 25 sfp) in insn 172:
Processing use of (reg 210) in insn 158:
  Adding insn 157 to worklist
Processing use of (reg 145 [ D.25927 ]) in insn 157:
Processing use of (reg 211 [ <variable>.size ]) in insn 157:
  Adding insn 156 to worklist
Processing use of (reg 142 [ reg ]) in insn 156:
Processing use of (reg 24 cc) in insn 170:
  Adding insn 169 to worklist
Processing use of (reg 135 [ max_low.852 ]) in insn 169:
Processing use of (reg 144 [ end ]) in insn 169:
Processing use of (reg 25 sfp) in insn 166:
Processing use of (reg 215) in insn 166:
  Adding insn 165 to worklist
Processing use of (reg 212) in insn 165:
  Adding insn 163 to worklist
Processing use of (reg 214) in insn 165:
  Adding insn 164 to worklist
Processing use of (reg 135 [ max_low.852 ]) in insn 164:
Processing use of (reg 144 [ end ]) in insn 164:
Processing use of (reg 143 [ start ]) in insn 163:
Processing use of (reg 213 [ zhole_size ]) in insn 163:
  Adding insn 162 to worklist
Processing use of (reg 25 sfp) in insn 162:
Processing use of (reg 24 cc) in insn 160:
  Adding insn 159 to worklist
Processing use of (reg 135 [ max_low.852 ]) in insn 159:
Processing use of (reg 143 [ start ]) in insn 159:
Processing use of (reg 13 sp) in insn 133:
Processing use of (reg 0 r0) in insn 133:
  Adding insn 131 to worklist
Processing use of (reg 1 r1) in insn 133:
  Adding insn 132 to worklist
Processing use of (reg 198) in insn 131:
  Adding insn 130 to worklist
Processing use of (reg 25 sfp) in insn 130:
Processing use of (reg 25 sfp) in insn 134:
Processing use of (reg 146 [ D.25910 ]) in insn 134:
  Adding insn 39 to worklist
Processing use of (reg 135 [ max_low.852 ]) in insn 39:
Processing use of (reg 160 [ min ]) in insn 39:
Processing use of (reg 25 sfp) in insn 136:
Processing use of (reg 199) in insn 136:
  Adding insn 135 to worklist
Processing use of (reg 135 [ max_low.852 ]) in insn 135:
Processing use of (reg 136 [ max_high.851 ]) in insn 135:
Processing use of (reg 0 r0) in insn 142:
  Adding insn 141 to worklist
Processing use of (reg 1 r1) in insn 142:
Processing use of (reg 2 r2) in insn 142:
Processing use of (reg 200) in insn 142:
  Adding insn 137 to worklist
Processing use of (reg 200) in insn 142:
Processing use of (reg 200) in insn 142:
Processing use of (reg 25 sfp) in insn 137:
Processing use of (reg 198) in insn 141:
Processing use of (reg 198) in insn 141:
Processing use of (reg 198) in insn 141:
Processing use of (reg 24 cc) in insn 127:
  Adding insn 126 to worklist
Processing use of (reg 138 [ reg.849 ]) in insn 126:
  Adding insn 94 to worklist
  Adding insn 116 to worklist
Processing use of (reg 196) in insn 126:
  Adding insn 125 to worklist
Processing use of (reg 194) in insn 125:
  Adding insn 123 to worklist
Processing use of (reg 197 [ memblock.reserved.regions ]) in insn 125:
  Adding insn 124 to worklist
Processing use of (reg 226) in insn 124:
  Adding insn 120 to worklist
Processing use of (reg 184) in insn 120:
  Adding insn 93 to worklist
Processing use of (reg 195 [ memblock.reserved.cnt ]) in insn 123:
  Adding insn 122 to worklist
Processing use of (reg 226) in insn 122:
Processing use of (reg 138 [ reg.849 ]) in insn 116:
Processing use of (reg 184) in insn 94:
Processing use of (reg 13 sp) in insn 115:
Processing use of (reg 0 r0) in insn 115:
  Adding insn 112 to worklist
Processing use of (reg 1 r1) in insn 115:
  Adding insn 113 to worklist
Processing use of (reg 2 r2) in insn 115:
  Adding insn 208 to worklist
Processing use of (reg 191) in insn 113:
  Adding insn 111 to worklist
Processing use of (reg 190) in insn 111:
  Adding insn 110 to worklist
Processing use of (reg 133 [ max_low.854 ]) in insn 110:
  Adding insn 105 to worklist
Processing use of (reg 152 [ start ]) in insn 110:
  Adding insn 99 to worklist
Processing use of (reg 154 [ D.25887 ]) in insn 99:
  Adding insn 98 to worklist
Processing use of (reg 138 [ reg.849 ]) in insn 98:
Processing use of (reg 135 [ max_low.852 ]) in insn 105:
Processing use of (reg 137 [ max_low.850 ]) in insn 105:
  Adding insn 104 to worklist
Processing use of (reg 187) in insn 104:
  Adding insn 103 to worklist
Processing use of (reg 188) in insn 103:
  Adding insn 102 to worklist
Processing use of (reg 185) in insn 102:
  Adding insn 101 to worklist
Processing use of (reg 154 [ D.25887 ]) in insn 101:
Processing use of (reg 186 [ <variable>.size ]) in insn 101:
  Adding insn 100 to worklist
Processing use of (reg 138 [ reg.849 ]) in insn 100:
Processing use of (reg 189) in insn 112:
  Adding insn 109 to worklist
Processing use of (reg 152 [ start ]) in insn 109:
Processing use of (reg 24 cc) in insn 107:
  Adding insn 106 to worklist
Processing use of (reg 133 [ max_low.854 ]) in insn 106:
Processing use of (reg 152 [ start ]) in insn 106:
Processing use of (reg 24 cc) in insn 90:
  Adding insn 89 to worklist
Processing use of (reg 148 [ reg ]) in insn 89:
  Adding insn 58 to worklist
  Adding insn 79 to worklist
Processing use of (reg 182) in insn 89:
  Adding insn 88 to worklist
Processing use of (reg 180) in insn 88:
  Adding insn 86 to worklist
Processing use of (reg 183 [ memblock.memory.regions ]) in insn 88:
  Adding insn 87 to worklist
Processing use of (reg 228) in insn 87:
  Adding insn 83 to worklist
Processing use of (reg 170) in insn 83:
  Adding insn 57 to worklist
Processing use of (reg 181 [ memblock.memory.cnt ]) in insn 86:
  Adding insn 85 to worklist
Processing use of (reg 228) in insn 85:
Processing use of (reg 148 [ reg ]) in insn 79:
Processing use of (reg 170) in insn 58:
Processing use of (reg 13 sp) in insn 78:
Processing use of (reg 0 r0) in insn 78:
  Adding insn 76 to worklist
Processing use of (reg 1 r1) in insn 78:
  Adding insn 77 to worklist
Processing use of (reg 177) in insn 77:
  Adding insn 75 to worklist
Processing use of (reg 176) in insn 75:
  Adding insn 74 to worklist
Processing use of (reg 134 [ max_low.853 ]) in insn 74:
  Adding insn 69 to worklist
Processing use of (reg 151 [ start ]) in insn 74:
  Adding insn 65 to worklist
Processing use of (reg 171) in insn 65:
  Adding insn 64 to worklist
Processing use of (reg 172) in insn 64:
  Adding insn 63 to worklist
Processing use of (reg 153 [ D.25891 ]) in insn 63:
  Adding insn 62 to worklist
Processing use of (reg 148 [ reg ]) in insn 62:
Processing use of (reg 135 [ max_low.852 ]) in insn 69:
Processing use of (reg 159 [ max_low ]) in insn 69:
  Adding insn 68 to worklist
Processing use of (reg 173) in insn 68:
  Adding insn 67 to worklist
Processing use of (reg 153 [ D.25891 ]) in insn 67:
Processing use of (reg 174 [ <variable>.size ]) in insn 67:
  Adding insn 66 to worklist
Processing use of (reg 148 [ reg ]) in insn 66:
Processing use of (reg 175) in insn 76:
  Adding insn 73 to worklist
Processing use of (reg 151 [ start ]) in insn 73:
Processing use of (reg 24 cc) in insn 71:
  Adding insn 70 to worklist
Processing use of (reg 134 [ max_low.853 ]) in insn 70:
Processing use of (reg 151 [ start ]) in insn 70:
Processing use of (reg 13 sp) in insn 41:
Processing use of (reg 0 r0) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 146 [ D.25910 ]) in insn 40:
Processing use of (reg 13 sp) in insn 48:
Processing use of (reg 0 r0) in insn 48:
  Adding insn 45 to worklist
Processing use of (reg 1 r1) in insn 48:
  Adding insn 46 to worklist
Processing use of (reg 2 r2) in insn 48:
  Adding insn 47 to worklist
Processing use of (reg 147 [ D.25908 ]) in insn 47:
Processing use of (reg 167) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 149 [ boot_pages ]) in insn 44:
  Adding insn 42 to worklist
Processing use of (reg 0 r0) in insn 42:
Processing use of (reg 13 sp) in insn 56:
Processing use of (reg 0 r0) in insn 56:
  Adding insn 52 to worklist
Processing use of (reg 1 r1) in insn 56:
  Adding insn 53 to worklist
Processing use of (reg 2 r2) in insn 56:
  Adding insn 54 to worklist
Processing use of (reg 3 r3) in insn 56:
  Adding insn 55 to worklist
Processing use of (reg 135 [ max_low.852 ]) in insn 55:
Processing use of (reg 160 [ min ]) in insn 54:
Processing use of (reg 169) in insn 53:
  Adding insn 51 to worklist
Processing use of (reg 150 [ bitmap ]) in insn 51:
  Adding insn 49 to worklist
Processing use of (reg 0 r0) in insn 49:
Processing use of (reg 24 cc) in insn 37:
  Adding insn 36 to worklist
Processing use of (reg 156 [ D.25862 ]) in insn 36:
  Adding insn 6 to worklist
Processing use of (reg 157 [ i ]) in insn 36:
  Adding insn 31 to worklist
  Adding insn 13 to worklist
Processing use of (reg 136 [ max_high.851 ]) in insn 13:
Processing use of (reg 157 [ i ]) in insn 31:
Processing use of (reg 161) in insn 6:
Processing use of (reg 24 cc) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 166 [ <variable>.highmem ]) in insn 25:
  Adding insn 24 to worklist
Processing use of (reg 140 [ ivtmp.847 ]) in insn 24:


bootmem_init

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={16d,10u} r1={15d,7u} r2={13d,5u} r3={10d,2u} r11={1d,22u} r12={8d} r13={1d,29u} r14={8d,1u} r15={7d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={23d,9u} r25={1d,32u,3d} r26={1d,21u} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r32={7d} r33={7d} r34={7d} r35={7d} r36={7d} r37={7d} r38={7d} r39={7d} r40={7d} r41={7d} r42={7d} r43={7d} r44={7d} r45={7d} r46={7d} r47={7d} r48={7d} r49={7d} r50={7d} r51={7d} r52={7d} r53={7d} r54={7d} r55={7d} r56={7d} r57={7d} r58={7d} r59={7d} r60={7d} r61={7d} r62={7d} r63={7d} r64={7d} r65={7d} r66={7d} r67={7d} r68={7d} r69={7d} r70={7d} r71={7d} r72={7d} r73={7d} r74={7d} r75={7d} r76={7d} r77={7d} r78={7d} r79={7d} r80={7d} r81={7d} r82={7d} r83={7d} r84={7d} r85={7d} r86={7d} r87={7d} r88={7d} r89={7d} r90={7d} r91={7d} r92={7d} r93={7d} r94={7d} r95={7d} r96={7d} r97={7d} r98={7d} r99={7d} r100={7d} r101={7d} r102={7d} r103={7d} r104={7d} r105={7d} r106={7d} r107={7d} r108={7d} r109={7d} r110={7d} r111={7d} r112={7d} r113={7d} r114={7d} r115={7d} r116={7d} r117={7d} r118={7d} r119={7d} r120={7d} r121={7d} r122={7d} r123={7d} r124={7d} r125={7d} r126={7d} r127={7d} r133={1d,2u} r134={1d,2u} r135={2d,12u} r136={2d,5u} r137={1d,1u} r138={2d,4u} r139={1d,1u} r140={2d,4u} r141={1d,1u} r142={2d,5u} r143={1d,3u} r144={1d,3u} r145={1d,2u,1d} r146={1d,2u} r147={1d,2u} r148={2d,4u} r149={1d,1u} r150={1d,1u} r151={1d,3u} r152={1d,3u} r153={1d,2u,1d} r154={1d,2u} r155={1d,2u} r156={1d,1u} r157={2d,2u} r158={1d,2u} r159={1d,1u} r160={2d,4u} r161={1d,2u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r169={1d,1u} r170={1d,2u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,2u} r185={1d,1u,1d} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,4u} r199={1d,1u} r200={1d,3u} r204={1d,2u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,2u} r228={1d,2u} 
;;    total ref usage 1247{959d,282u,6e} in 149{142 regular + 7 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 55, 56, 57, 58, 59, 60, 61, 62, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866
0[0,16] 1[16,15] 2[31,13] 3[44,10] 11[54,1] 12[55,8] 13[63,1] 14[64,8] 15[72,7] 16[79,7] 17[86,7] 18[93,7] 19[100,7] 20[107,7] 21[114,7] 22[121,7] 23[128,7] 24[135,23] 25[158,1] 26[159,1] 27[160,7] 28[167,7] 29[174,7] 30[181,7] 31[188,7] 32[195,7] 33[202,7] 34[209,7] 35[216,7] 36[223,7] 37[230,7] 38[237,7] 39[244,7] 40[251,7] 41[258,7] 42[265,7] 43[272,7] 44[279,7] 45[286,7] 46[293,7] 47[300,7] 48[307,7] 49[314,7] 50[321,7] 51[328,7] 52[335,7] 53[342,7] 54[349,7] 55[356,7] 56[363,7] 57[370,7] 58[377,7] 59[384,7] 60[391,7] 61[398,7] 62[405,7] 63[412,7] 64[419,7] 65[426,7] 66[433,7] 67[440,7] 68[447,7] 69[454,7] 70[461,7] 71[468,7] 72[475,7] 73[482,7] 74[489,7] 75[496,7] 76[503,7] 77[510,7] 78[517,7] 79[524,7] 80[531,7] 81[538,7] 82[545,7] 83[552,7] 84[559,7] 85[566,7] 86[573,7] 87[580,7] 88[587,7] 89[594,7] 90[601,7] 91[608,7] 92[615,7] 93[622,7] 94[629,7] 95[636,7] 96[643,7] 97[650,7] 98[657,7] 99[664,7] 100[671,7] 101[678,7] 102[685,7] 103[692,7] 104[699,7] 105[706,7] 106[713,7] 107[720,7] 108[727,7] 109[734,7] 110[741,7] 111[748,7] 112[755,7] 113[762,7] 114[769,7] 115[776,7] 116[783,7] 117[790,7] 118[797,7] 119[804,7] 120[811,7] 121[818,7] 122[825,7] 123[832,7] 124[839,7] 125[846,7] 126[853,7] 127[860,7] 133[867,1] 134[868,1] 135[869,2] 136[871,2] 137[873,1] 138[874,2] 139[876,1] 140[877,2] 141[879,1] 142[880,2] 143[882,1] 144[883,1] 145[884,1] 146[885,1] 147[886,1] 148[887,2] 149[889,1] 150[890,1] 151[891,1] 152[892,1] 153[893,1] 154[894,1] 155[895,1] 156[896,1] 157[897,2] 158[899,1] 159[900,1] 160[901,2] 161[903,1] 164[904,1] 165[905,1] 166[906,1] 167[907,1] 169[908,1] 170[909,1] 171[910,1] 172[911,1] 173[912,1] 174[913,1] 175[914,1] 176[915,1] 177[916,1] 180[917,1] 181[918,1] 182[919,1] 183[920,1] 184[921,1] 185[922,1] 186[923,1] 187[924,1] 188[925,1] 189[926,1] 190[927,1] 191[928,1] 194[929,1] 195[930,1] 196[931,1] 197[932,1] 198[933,1] 199[934,1] 200[935,1] 204[936,1] 206[937,1] 207[938,1] 208[939,1] 209[940,1] 210[941,1] 211[942,1] 212[943,1] 213[944,1] 214[945,1] 215[946,1] 216[947,1] 217[948,1] 218[949,1] 219[950,1] 220[951,1] 221[952,1] 222[953,1] 223[954,1] 224[955,1] 225[956,1] 226[957,1] 228[958,1] 
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135 136 140 156 157 160 161
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 135 136 140 156 157 160 161
;; live  kill	
;; rd  in  	(10)
15, 30, 43, 53, 54, 62, 63, 71, 158, 159
;; rd  gen 	(7)
869, 872, 877, 896, 897, 902, 903
;; rd  kill	(12)
869, 870, 871, 872, 877, 878, 896, 897, 898, 901, 902, 903

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 arch/arm/mm/init.c:144 discrim 1 (set (reg/f:SI 161)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 9 2 arch/arm/mm/init.c:144 discrim 1 (set (reg:SI 156 [ D.25862 ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 161)
                (const_int 4 [0x4])) [0 meminfo.nr_banks+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                    (const_int 4 [0x4]))) [0 meminfo.nr_banks+0 S4 A32])
        (nil)))

(insn 9 6 10 2 arch/arm/mm/init.c:144 discrim 1 (set (reg:SI 140 [ ivtmp.847 ])
        (plus:SI (reg/f:SI 161)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 161)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                    (const_int 16 [0x10])))
            (nil))))

(insn 10 9 11 2 arch/arm/mm/init.c:142 (set (reg/v:SI 136 [ max_high.851 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/mm/init.c:142 (set (reg/v:SI 135 [ max_low.852 ])
        (reg/v:SI 136 [ max_high.851 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 12 11 13 2 arch/arm/mm/init.c:141 (set (reg/v:SI 160 [ min ])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 212 2 arch/arm/mm/init.c:144 (set (reg/v:SI 157 [ i ])
        (reg/v:SI 136 [ max_high.851 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(jump_insn 212 13 213 2 (set (pc)
        (label_ref 33)) -1 (nil))
;; End of basic block 2 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; rd  out 	(17)
15, 30, 43, 53, 54, 62, 63, 71, 158, 159, 869, 872, 877, 896, 897, 902, 903


;; Succ edge  6 [100.0%] 

(barrier 213 212 35)

;; Start of basic block ( 6) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(11){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 140 160
;; lr  def 	 24 [cc] 136 139 155 158 160 164 165 166
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; live  gen 	 24 [cc] 136 139 155 158 160 164 165 166
;; live  kill	 24 [cc]
;; rd  in  	(29)
15, 30, 43, 53, 54, 62, 63, 71, 153, 158, 159, 869, 870, 871, 872, 876, 877, 878, 895, 896, 897, 898, 899, 901, 902, 903, 904, 905, 906
;; rd  gen 	(9)
155, 871, 876, 895, 899, 901, 904, 905, 906
;; rd  kill	(33)
135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 871, 872, 876, 895, 899, 901, 902, 904, 905, 906

;; Pred edge  6 [91.0%] 
(code_label 35 213 16 3 74 "" [1 uses])

(note 16 35 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 17 16 18 3 arch/arm/mm/init.c:148 (set (reg:SI 155 [ D.25868 ])
        (mem/s/j:SI (plus:SI (reg:SI 140 [ ivtmp.847 ])
                (const_int -8 [0xfffffffffffffff8])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 18 17 19 3 arch/arm/mm/init.c:148 (set (reg/v:SI 139 [ min.848 ])
        (lshiftrt:SI (reg:SI 155 [ D.25868 ])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 19 18 20 3 arch/arm/mm/init.c:149 (set (reg:SI 165 [ <variable>.size ])
        (mem/s/j:SI (plus:SI (reg:SI 140 [ ivtmp.847 ])
                (const_int -4 [0xfffffffffffffffc])) [0 <variable>.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 20 19 21 3 arch/arm/mm/init.c:149 (set (reg:SI 164)
        (plus:SI (reg:SI 155 [ D.25868 ])
            (reg:SI 165 [ <variable>.size ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 165 [ <variable>.size ])
        (expr_list:REG_DEAD (reg:SI 155 [ D.25868 ])
            (nil))))

(insn 21 20 22 3 arch/arm/mm/init.c:149 (set (reg/v:SI 158 [ max_high ])
        (lshiftrt:SI (reg:SI 164)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 164)
        (nil)))

(insn 22 21 23 3 arch/arm/mm/init.c:149 (parallel [
            (set (reg/v:SI 160 [ min ])
                (umin:SI (reg/v:SI 160 [ min ])
                    (reg/v:SI 139 [ min.848 ])))
            (clobber (reg:CC 24 cc))
        ]) 107 {*arm_uminsi3} (expr_list:REG_DEAD (reg/v:SI 139 [ min.848 ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 23 22 24 3 arch/arm/mm/init.c:149 (parallel [
            (set (reg/v:SI 136 [ max_high.851 ])
                (umax:SI (reg/v:SI 136 [ max_high.851 ])
                    (reg/v:SI 158 [ max_high ])))
            (clobber (reg:CC 24 cc))
        ]) 106 {*arm_umaxsi3} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 24 23 25 3 arch/arm/mm/init.c:155 (set (reg:SI 166 [ <variable>.highmem ])
        (mem/s/j:SI (reg:SI 140 [ ivtmp.847 ]) [0 <variable>.highmem+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 3 arch/arm/mm/init.c:155 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 166 [ <variable>.highmem ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 166 [ <variable>.highmem ])
        (nil)))

(jump_insn 26 25 27 3 arch/arm/mm/init.c:155 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 29)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3 -> ( 5 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 158 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 158 160
;; rd  out 	(27)
15, 30, 43, 53, 54, 62, 63, 71, 155, 158, 159, 869, 870, 871, 876, 877, 878, 895, 896, 897, 898, 899, 901, 903, 904, 905, 906


;; Succ edge  5 [50.0%] 
;; Succ edge  4 [50.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u25(11){ }u26(13){ }u27(25){ }u28(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 158 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 158
;; lr  def 	 24 [cc] 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 158 160
;; live  gen 	 135
;; live  kill	 24 [cc]
;; rd  in  	(27)
15, 30, 43, 53, 54, 62, 63, 71, 155, 158, 159, 869, 870, 871, 876, 877, 878, 895, 896, 897, 898, 899, 901, 903, 904, 905, 906
;; rd  gen 	(1)
870
;; rd  kill	(25)
135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 869, 870

;; Pred edge  3 [50.0%]  (fallthru)
(note 27 26 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 28 27 29 4 arch/arm/mm/init.c:155 (parallel [
            (set (reg/v:SI 135 [ max_low.852 ])
                (umax:SI (reg/v:SI 135 [ max_low.852 ])
                    (reg/v:SI 158 [ max_high ])))
            (clobber (reg:CC 24 cc))
        ]) 106 {*arm_umaxsi3} (expr_list:REG_DEAD (reg/v:SI 158 [ max_high ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; rd  out 	(25)
15, 30, 43, 53, 54, 62, 63, 71, 158, 159, 870, 871, 876, 877, 878, 895, 896, 897, 898, 899, 901, 903, 904, 905, 906


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u31(11){ }u32(13){ }u33(25){ }u34(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 157
;; lr  def 	 140 157
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; live  gen 	 140 157
;; live  kill	
;; rd  in  	(27)
15, 30, 43, 53, 54, 62, 63, 71, 155, 158, 159, 869, 870, 871, 876, 877, 878, 895, 896, 897, 898, 899, 901, 903, 904, 905, 906
;; rd  gen 	(2)
878, 898
;; rd  kill	(4)
877, 878, 897, 898

;; Pred edge  3 [50.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 29 28 30 5 73 "" [1 uses])

(note 30 29 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 31 30 32 5 arch/arm/mm/init.c:144 (set (reg/v:SI 157 [ i ])
        (plus:SI (reg/v:SI 157 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 32 31 33 5 arch/arm/mm/init.c:144 (set (reg:SI 140 [ ivtmp.847 ])
        (plus:SI (reg:SI 140 [ ivtmp.847 ])
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (nil))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; rd  out 	(25)
15, 30, 43, 53, 54, 62, 63, 71, 155, 158, 159, 869, 870, 871, 876, 878, 895, 896, 898, 899, 901, 903, 904, 905, 906


;; Succ edge  6 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 5 2) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u37(11){ }u38(13){ }u39(25){ }u40(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 157
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(29)
15, 30, 43, 53, 54, 62, 63, 71, 155, 158, 159, 869, 870, 871, 872, 876, 877, 878, 895, 896, 897, 898, 899, 901, 902, 903, 904, 905, 906
;; rd  gen 	(1)
153
;; rd  kill	(23)
135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157

;; Pred edge  5 [100.0%]  (fallthru,dfs_back)
;; Pred edge  2 [100.0%] 
(code_label 33 32 34 6 72 "" [1 uses])

(note 34 33 36 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 36 34 37 6 arch/arm/mm/init.c:144 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 157 [ i ])
            (reg:SI 156 [ D.25862 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 37 36 38 6 arch/arm/mm/init.c:144 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 35)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 6 -> ( 3 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 156 157 160
;; rd  out 	(29)
15, 30, 43, 53, 54, 62, 63, 71, 153, 158, 159, 869, 870, 871, 872, 876, 877, 878, 895, 896, 897, 898, 899, 901, 902, 903, 904, 905, 906


;; Succ edge  3 [91.0%] 
;; Succ edge  7 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u44(11){ }u45(13){ }u46(25){ }u47(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 160
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 146 147 148 149 150 167 169 170 228
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 160
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 146 147 148 149 150 167 169 170 228
;; live  kill	 14 [lr]
;; rd  in  	(29)
15, 30, 43, 53, 54, 62, 63, 71, 153, 158, 159, 869, 870, 871, 872, 876, 877, 878, 895, 896, 897, 898, 899, 901, 902, 903, 904, 905, 906
;; rd  gen 	(10)
10, 885, 886, 888, 889, 890, 907, 908, 909, 958
;; rd  kill	(34)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 64, 65, 66, 67, 68, 69, 70, 71, 885, 886, 887, 888, 889, 890, 907, 908, 909, 958

;; Pred edge  6 [9.0%]  (fallthru,loop_exit)
(note 38 37 39 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 40 7 arch/arm/mm/init.c:174 (set (reg:SI 146 [ D.25910 ])
        (minus:SI (reg/v:SI 135 [ max_low.852 ])
            (reg/v:SI 160 [ min ]))) 28 {*arm_subsi3_insn} (nil))

(insn 40 39 41 7 arch/arm/mm/init.c:174 (set (reg:SI 0 r0)
        (reg:SI 146 [ D.25910 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 41 40 42 7 arch/arm/mm/init.c:174 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("bootmem_bootmap_pages") [flags 0x41] <function_decl 0x11095280 bootmem_bootmap_pages>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 42 41 43 7 arch/arm/mm/init.c:174 (set (reg/v:SI 149 [ boot_pages ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 43 42 44 7 arch/arm/mm/init.c:175 (set (reg:SI 147 [ D.25908 ])
        (ashift:SI (reg/v:SI 135 [ max_low.852 ])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 44 43 45 7 arch/arm/mm/init.c:175 (set (reg:SI 167)
        (ashift:SI (reg/v:SI 149 [ boot_pages ])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 149 [ boot_pages ])
        (nil)))

(insn 45 44 46 7 arch/arm/mm/init.c:175 (set (reg:SI 0 r0)
        (reg:SI 167)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 167)
        (nil)))

(insn 46 45 47 7 arch/arm/mm/init.c:175 (set (reg:SI 1 r1)
        (const_int 32 [0x20])) 167 {*arm_movsi_insn} (nil))

(insn 47 46 48 7 arch/arm/mm/init.c:175 (set (reg:SI 2 r2)
        (reg:SI 147 [ D.25908 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 48 47 49 7 arch/arm/mm/init.c:175 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memblock_alloc_base") [flags 0x41] <function_decl 0x113f7900 memblock_alloc_base>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 49 48 51 7 arch/arm/mm/init.c:175 (set (reg/v:SI 150 [ bitmap ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 51 49 52 7 arch/arm/mm/init.c:184 (set (reg:SI 169)
        (lshiftrt:SI (reg/v:SI 150 [ bitmap ])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 150 [ bitmap ])
        (nil)))

(insn 52 51 53 7 arch/arm/mm/init.c:184 (set (reg:SI 0 r0)
        (symbol_ref:SI ("contig_page_data") [flags 0xc0] <var_decl 0x10c25120 contig_page_data>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("contig_page_data") [flags 0xc0] <var_decl 0x10c25120 contig_page_data>)
        (nil)))

(insn 53 52 54 7 arch/arm/mm/init.c:184 (set (reg:SI 1 r1)
        (reg:SI 169)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 169)
        (nil)))

(insn 54 53 55 7 arch/arm/mm/init.c:184 (set (reg:SI 2 r2)
        (reg/v:SI 160 [ min ])) 167 {*arm_movsi_insn} (nil))

(insn 55 54 56 7 arch/arm/mm/init.c:184 (set (reg:SI 3 r3)
        (reg/v:SI 135 [ max_low.852 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 56 55 57 7 arch/arm/mm/init.c:184 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("init_bootmem_node") [flags 0x41] <function_decl 0x11095300 init_bootmem_node>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 57 56 58 7 arch/arm/mm/init.c:187 (set (reg/f:SI 170)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) 167 {*arm_movsi_insn} (nil))

(insn 58 57 83 7 arch/arm/mm/init.c:187 (set (reg/v/f:SI 148 [ reg ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 170)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
                    (const_int 16 [0x10]))) [0 memblock.memory.regions+0 S4 A32])
        (nil)))

(insn 83 58 214 7 arch/arm/mm/init.c:187 discrim 1 (set (reg/f:SI 228)
        (reg/f:SI 170)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 170)
        (expr_list:REG_EQUAL (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
            (nil))))

(jump_insn 214 83 215 7 (set (pc)
        (label_ref 80)) -1 (nil))
;; End of basic block 7 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 148 160 228
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 148 160 228
;; rd  out 	(37)
10, 30, 43, 53, 54, 62, 63, 153, 158, 159, 869, 870, 871, 872, 876, 877, 878, 885, 886, 888, 889, 890, 895, 896, 897, 898, 899, 901, 902, 903, 904, 905, 906, 907, 908, 909, 958


;; Succ edge  10 [100.0%] 

(barrier 215 214 82)

;; Start of basic block ( 10) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u74(11){ }u75(13){ }u76(25){ }u77(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 148 160 228
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 148
;; lr  def 	 24 [cc] 134 151 153 159 171 172 173 174
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 148 160 228
;; live  gen 	 24 [cc] 134 151 153 159 171 172 173 174
;; live  kill	 24 [cc]
;; rd  in  	(53)
10, 30, 43, 53, 54, 62, 63, 146, 158, 159, 868, 869, 870, 871, 872, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 893, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 958
;; rd  gen 	(9)
148, 868, 891, 893, 900, 910, 911, 912, 913
;; rd  kill	(31)
135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 868, 891, 893, 900, 910, 911, 912, 913

;; Pred edge  10 [95.5%] 
(code_label 82 215 61 8 77 "" [1 uses])

(note 61 82 62 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 62 61 63 8 include/linux/memblock.h:120 (set (reg:SI 153 [ D.25891 ])
        (mem/s/j:SI (reg/v/f:SI 148 [ reg ]) [0 <variable>.base+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 63 62 64 8 include/linux/memblock.h:120 (set (reg:SI 172)
        (plus:SI (reg:SI 153 [ D.25891 ])
            (const_int 4080 [0xff0]))) 4 {*arm_addsi3} (nil))

(insn 64 63 65 8 include/linux/memblock.h:120 (set (reg:SI 171)
        (plus:SI (reg:SI 172)
            (const_int 15 [0xf]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 172)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 153 [ D.25891 ])
                (const_int 4095 [0xfff]))
            (nil))))

(insn 65 64 66 8 include/linux/memblock.h:120 (set (reg/v:SI 151 [ start ])
        (lshiftrt:SI (reg:SI 171)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 171)
        (nil)))

(insn 66 65 67 8 include/linux/memblock.h:129 (set (reg:SI 174 [ <variable>.size ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 148 [ reg ])
                (const_int 4 [0x4])) [0 <variable>.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 67 66 68 8 include/linux/memblock.h:129 (set (reg:SI 173)
        (plus:SI (reg:SI 153 [ D.25891 ])
            (reg:SI 174 [ <variable>.size ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 174 [ <variable>.size ])
        (expr_list:REG_DEAD (reg:SI 153 [ D.25891 ])
            (nil))))

(insn 68 67 69 8 include/linux/memblock.h:129 (set (reg/v:SI 159 [ max_low ])
        (lshiftrt:SI (reg:SI 173)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 173)
        (nil)))

(insn 69 68 70 8 include/linux/memblock.h:129 (parallel [
            (set (reg/v:SI 134 [ max_low.853 ])
                (umin:SI (reg/v:SI 135 [ max_low.852 ])
                    (reg/v:SI 159 [ max_low ])))
            (clobber (reg:CC 24 cc))
        ]) 107 {*arm_uminsi3} (expr_list:REG_DEAD (reg/v:SI 159 [ max_low ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 70 69 71 8 arch/arm/mm/init.c:193 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 151 [ start ])
            (reg/v:SI 134 [ max_low.853 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 71 70 72 8 arch/arm/mm/init.c:193 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 91)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
            (nil))))
;; End of basic block 8 -> ( 11 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136 146 147 148 151 160 228
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136 146 147 148 151 160 228
;; rd  out 	(53)
10, 30, 43, 53, 54, 62, 63, 148, 158, 159, 868, 869, 870, 871, 872, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 893, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 958


;; Succ edge  11 [4.5%]  (loop_exit)
;; Succ edge  9 [95.5%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u92(11){ }u93(13){ }u94(25){ }u95(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136 146 147 148 151 160 228
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 148 151
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 148 175 176 177
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136 146 147 148 151 160 228
;; live  gen 	 0 [r0] 1 [r1] 148 175 176 177
;; live  kill	 14 [lr]
;; rd  in  	(53)
10, 30, 43, 53, 54, 62, 63, 148, 158, 159, 868, 869, 870, 871, 872, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 893, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 958
;; rd  gen 	(4)
887, 914, 915, 916
;; rd  kill	(13)
64, 65, 66, 67, 68, 69, 70, 71, 887, 888, 914, 915, 916

;; Pred edge  8 [95.5%]  (fallthru)
(note 72 71 73 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 73 72 74 9 arch/arm/mm/init.c:196 (set (reg:SI 175)
        (ashift:SI (reg/v:SI 151 [ start ])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 74 73 75 9 arch/arm/mm/init.c:196 (set (reg:SI 176)
        (minus:SI (reg/v:SI 134 [ max_low.853 ])
            (reg/v:SI 151 [ start ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg/v:SI 151 [ start ])
        (expr_list:REG_DEAD (reg/v:SI 134 [ max_low.853 ])
            (nil))))

(insn 75 74 76 9 arch/arm/mm/init.c:196 (set (reg:SI 177)
        (ashift:SI (reg:SI 176)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 176)
        (nil)))

(insn 76 75 77 9 arch/arm/mm/init.c:196 (set (reg:SI 0 r0)
        (reg:SI 175)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 175)
        (nil)))

(insn 77 76 78 9 arch/arm/mm/init.c:196 (set (reg:SI 1 r1)
        (reg:SI 177)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 177)
        (nil)))

(call_insn 78 77 79 9 arch/arm/mm/init.c:196 (parallel [
            (call (mem:SI (symbol_ref:SI ("free_bootmem") [flags 0x41] <function_decl 0x11095600 free_bootmem>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 79 78 80 9 arch/arm/mm/init.c:187 (set (reg/v/f:SI 148 [ reg ])
        (plus:SI (reg/v/f:SI 148 [ reg ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))
;; End of basic block 9 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 148 160 228
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 148 160 228
;; rd  out 	(52)
10, 30, 43, 53, 54, 62, 63, 148, 158, 159, 868, 869, 870, 871, 872, 876, 877, 878, 885, 886, 887, 889, 890, 891, 893, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 958


;; Succ edge  10 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 9 7) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u106(11){ }u107(13){ }u108(25){ }u109(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 148 160 228
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 228
;; lr  def 	 24 [cc] 180 181 182 183
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 148 160 228
;; live  gen 	 24 [cc] 180 181 182 183
;; live  kill	
;; rd  in  	(54)
10, 30, 43, 53, 54, 62, 63, 148, 153, 158, 159, 868, 869, 870, 871, 872, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 893, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 958
;; rd  gen 	(5)
146, 917, 918, 919, 920
;; rd  kill	(27)
135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 917, 918, 919, 920

;; Pred edge  9 [100.0%]  (fallthru,dfs_back)
;; Pred edge  7 [100.0%] 
(code_label 80 79 81 10 75 "" [1 uses])

(note 81 80 85 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 85 81 86 10 arch/arm/mm/init.c:187 discrim 1 (set (reg:SI 181 [ memblock.memory.cnt ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 228)
                (const_int 8 [0x8])) [0 memblock.memory.cnt+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
                    (const_int 8 [0x8]))) [0 memblock.memory.cnt+0 S4 A32])
        (nil)))

(insn 86 85 87 10 arch/arm/mm/init.c:187 discrim 1 (set (reg:SI 180)
        (ashift:SI (reg:SI 181 [ memblock.memory.cnt ])
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 181 [ memblock.memory.cnt ])
        (nil)))

(insn 87 86 88 10 arch/arm/mm/init.c:187 discrim 1 (set (reg/f:SI 183 [ memblock.memory.regions ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 228)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
                    (const_int 16 [0x10]))) [0 memblock.memory.regions+0 S4 A32])
        (nil)))

(insn 88 87 89 10 arch/arm/mm/init.c:187 discrim 1 (set (reg:SI 182)
        (plus:SI (reg/f:SI 183 [ memblock.memory.regions ])
            (reg:SI 180))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 183 [ memblock.memory.regions ])
        (expr_list:REG_DEAD (reg:SI 180)
            (nil))))

(insn 89 88 90 10 arch/arm/mm/init.c:187 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 148 [ reg ])
            (reg:SI 182))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 182)
        (nil)))

(jump_insn 90 89 91 10 arch/arm/mm/init.c:187 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 82)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 10 -> ( 8 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 148 160 228
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 148 160 228
;; rd  out 	(53)
10, 30, 43, 53, 54, 62, 63, 146, 158, 159, 868, 869, 870, 871, 872, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 893, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 958


;; Succ edge  8 [95.5%] 
;; Succ edge  11 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 8 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u118(11){ }u119(13){ }u120(25){ }u121(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 138 184 226
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 160
;; live  gen 	 138 184 226
;; live  kill	
;; rd  in  	(54)
10, 30, 43, 53, 54, 62, 63, 146, 148, 158, 159, 868, 869, 870, 871, 872, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 893, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 958
;; rd  gen 	(3)
875, 921, 957
;; rd  kill	(4)
874, 875, 921, 957

;; Pred edge  8 [4.5%]  (loop_exit)
;; Pred edge  10 [4.5%]  (fallthru,loop_exit)
(code_label 91 90 92 11 76 "" [1 uses])

(note 92 91 93 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 93 92 94 11 arch/arm/mm/init.c:200 (set (reg/f:SI 184)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) 167 {*arm_movsi_insn} (nil))

(insn 94 93 120 11 arch/arm/mm/init.c:200 (set (reg/v/f:SI 138 [ reg.849 ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 184)
                (const_int 28 [0x1c])) [0 memblock.reserved.regions+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
                    (const_int 28 [0x1c]))) [0 memblock.reserved.regions+0 S4 A32])
        (nil)))

(insn 120 94 216 11 arch/arm/mm/init.c:200 discrim 1 (set (reg/f:SI 226)
        (reg/f:SI 184)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 184)
        (expr_list:REG_EQUAL (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
            (nil))))

(jump_insn 216 120 217 11 (set (pc)
        (label_ref 117)) -1 (nil))
;; End of basic block 11 -> ( 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 138 146 147 160 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 138 146 147 160 226
;; rd  out 	(57)
10, 30, 43, 53, 54, 62, 63, 146, 148, 158, 159, 868, 869, 870, 871, 872, 875, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 893, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 957, 958


;; Succ edge  14 [100.0%] 

(barrier 217 216 119)

;; Start of basic block ( 14) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u124(11){ }u125(13){ }u126(25){ }u127(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 138 146 147 160 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138
;; lr  def 	 24 [cc] 133 137 152 154 185 186 187 188
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 138 146 147 160 226
;; live  gen 	 24 [cc] 133 137 152 154 185 186 187 188
;; live  kill	 24 [cc]
;; rd  in  	(73)
6, 10, 30, 43, 53, 54, 62, 63, 142, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 957, 958
;; rd  gen 	(9)
144, 867, 873, 892, 894, 922, 923, 924, 925
;; rd  kill	(31)
135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 867, 873, 892, 894, 922, 923, 924, 925

;; Pred edge  14 [95.5%] 
(code_label 119 217 97 12 80 "" [1 uses])

(note 97 119 98 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 98 97 99 12 include/linux/memblock.h:138 (set (reg:SI 154 [ D.25887 ])
        (mem/s/j:SI (reg/v/f:SI 138 [ reg.849 ]) [0 <variable>.base+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 99 98 100 12 include/linux/memblock.h:138 (set (reg/v:SI 152 [ start ])
        (lshiftrt:SI (reg:SI 154 [ D.25887 ])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 100 99 101 12 include/linux/memblock.h:147 (set (reg:SI 186 [ <variable>.size ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ reg.849 ])
                (const_int 4 [0x4])) [0 <variable>.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 101 100 102 12 include/linux/memblock.h:147 (set (reg:SI 185)
        (plus:SI (reg:SI 154 [ D.25887 ])
            (reg:SI 186 [ <variable>.size ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 186 [ <variable>.size ])
        (expr_list:REG_DEAD (reg:SI 154 [ D.25887 ])
            (nil))))

(insn 102 101 103 12 include/linux/memblock.h:147 (set (reg:SI 188)
        (plus:SI (reg:SI 185)
            (const_int 4080 [0xff0]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 185)
        (nil)))

(insn 103 102 104 12 include/linux/memblock.h:147 (set (reg:SI 187)
        (plus:SI (reg:SI 188)
            (const_int 15 [0xf]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 188)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 185)
                (const_int 4095 [0xfff]))
            (nil))))

(insn 104 103 105 12 include/linux/memblock.h:147 (set (reg/v:SI 137 [ max_low.850 ])
        (lshiftrt:SI (reg:SI 187)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 187)
        (nil)))

(insn 105 104 106 12 include/linux/memblock.h:147 (parallel [
            (set (reg/v:SI 133 [ max_low.854 ])
                (umin:SI (reg/v:SI 135 [ max_low.852 ])
                    (reg/v:SI 137 [ max_low.850 ])))
            (clobber (reg:CC 24 cc))
        ]) 107 {*arm_uminsi3} (expr_list:REG_DEAD (reg/v:SI 137 [ max_low.850 ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 106 105 107 12 arch/arm/mm/init.c:206 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 152 [ start ])
            (reg/v:SI 133 [ max_low.854 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 107 106 108 12 arch/arm/mm/init.c:206 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 128)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
            (nil))))
;; End of basic block 12 -> ( 15 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 138 146 147 152 160 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 138 146 147 152 160 226
;; rd  out 	(73)
6, 10, 30, 43, 53, 54, 62, 63, 144, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 957, 958


;; Succ edge  15 [4.5%]  (loop_exit)
;; Succ edge  13 [95.5%]  (fallthru)

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u142(11){ }u143(13){ }u144(25){ }u145(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 138 146 147 152 160 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 138 189 190 191
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 138 146 147 152 160 226
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 138 189 190 191
;; live  kill	 14 [lr]
;; rd  in  	(73)
6, 10, 30, 43, 53, 54, 62, 63, 144, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 957, 958
;; rd  gen 	(5)
6, 874, 926, 927, 928
;; rd  kill	(29)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 64, 65, 66, 67, 68, 69, 70, 71, 874, 875, 926, 927, 928

;; Pred edge  12 [95.5%]  (fallthru)
(note 108 107 109 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 110 13 arch/arm/mm/init.c:209 (set (reg:SI 189)
        (ashift:SI (reg/v:SI 152 [ start ])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 110 109 111 13 arch/arm/mm/init.c:209 (set (reg:SI 190)
        (minus:SI (reg/v:SI 133 [ max_low.854 ])
            (reg/v:SI 152 [ start ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg/v:SI 152 [ start ])
        (expr_list:REG_DEAD (reg/v:SI 133 [ max_low.854 ])
            (nil))))

(insn 111 110 112 13 arch/arm/mm/init.c:209 (set (reg:SI 191)
        (ashift:SI (reg:SI 190)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 190)
        (nil)))

(insn 112 111 113 13 arch/arm/mm/init.c:209 (set (reg:SI 0 r0)
        (reg:SI 189)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 189)
        (nil)))

(insn 113 112 208 13 arch/arm/mm/init.c:209 (set (reg:SI 1 r1)
        (reg:SI 191)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 191)
        (nil)))

(insn 208 113 115 13 arch/arm/mm/init.c:209 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 115 208 116 13 arch/arm/mm/init.c:209 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("reserve_bootmem") [flags 0x41] <function_decl 0x11095700 reserve_bootmem>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 116 115 117 13 arch/arm/mm/init.c:200 (set (reg/v/f:SI 138 [ reg.849 ])
        (plus:SI (reg/v/f:SI 138 [ reg.849 ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))
;; End of basic block 13 -> ( 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 138 146 147 160 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 138 146 147 160 226
;; rd  out 	(71)
6, 30, 43, 53, 54, 62, 63, 144, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 957, 958


;; Succ edge  14 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 13 11) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u157(11){ }u158(13){ }u159(25){ }u160(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 138 146 147 160 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 226
;; lr  def 	 24 [cc] 194 195 196 197
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 138 146 147 160 226
;; live  gen 	 24 [cc] 194 195 196 197
;; live  kill	
;; rd  in  	(75)
6, 10, 30, 43, 53, 54, 62, 63, 144, 146, 148, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 957, 958
;; rd  gen 	(5)
142, 929, 930, 931, 932
;; rd  kill	(27)
135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 929, 930, 931, 932

;; Pred edge  13 [100.0%]  (fallthru,dfs_back)
;; Pred edge  11 [100.0%] 
(code_label 117 116 118 14 78 "" [1 uses])

(note 118 117 122 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 122 118 123 14 arch/arm/mm/init.c:200 discrim 1 (set (reg:SI 195 [ memblock.reserved.cnt ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 226)
                (const_int 20 [0x14])) [0 memblock.reserved.cnt+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
                    (const_int 20 [0x14]))) [0 memblock.reserved.cnt+0 S4 A32])
        (nil)))

(insn 123 122 124 14 arch/arm/mm/init.c:200 discrim 1 (set (reg:SI 194)
        (ashift:SI (reg:SI 195 [ memblock.reserved.cnt ])
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 195 [ memblock.reserved.cnt ])
        (nil)))

(insn 124 123 125 14 arch/arm/mm/init.c:200 discrim 1 (set (reg/f:SI 197 [ memblock.reserved.regions ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 226)
                (const_int 28 [0x1c])) [0 memblock.reserved.regions+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
                    (const_int 28 [0x1c]))) [0 memblock.reserved.regions+0 S4 A32])
        (nil)))

(insn 125 124 126 14 arch/arm/mm/init.c:200 discrim 1 (set (reg:SI 196)
        (plus:SI (reg/f:SI 197 [ memblock.reserved.regions ])
            (reg:SI 194))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 197 [ memblock.reserved.regions ])
        (expr_list:REG_DEAD (reg:SI 194)
            (nil))))

(insn 126 125 127 14 arch/arm/mm/init.c:200 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 138 [ reg.849 ])
            (reg:SI 196))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 196)
        (nil)))

(jump_insn 127 126 128 14 arch/arm/mm/init.c:200 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 119)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 14 -> ( 12 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 138 146 147 160 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 138 146 147 160 226
;; rd  out 	(73)
6, 10, 30, 43, 53, 54, 62, 63, 142, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 957, 958


;; Succ edge  12 [95.5%] 
;; Succ edge  15 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 14 12) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u169(11){ }u170(13){ }u171(25){ }u172(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 141 142 198 199 200 204 206 207
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 146 147 160
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 141 142 198 199 200 204 206 207
;; live  kill	 14 [lr]
;; rd  in  	(74)
6, 10, 30, 43, 53, 54, 62, 63, 142, 144, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 957, 958
;; rd  gen 	(11)
1, 16, 32, 879, 881, 933, 934, 935, 936, 937, 938
;; rd  kill	(61)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 64, 65, 66, 67, 68, 69, 70, 71, 879, 880, 881, 933, 934, 935, 936, 937, 938

;; Pred edge  14 [4.5%]  (fallthru,loop_exit)
;; Pred edge  12 [4.5%]  (loop_exit)
(code_label 128 127 129 15 79 "" [1 uses])

(note 129 128 130 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 130 129 131 15 arch/arm/mm/init.c:249 discrim 1 (set (reg/f:SI 198)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -12 [0xfffffffffffffff4]))) 4 {*arm_addsi3} (nil))

(insn 131 130 132 15 arch/arm/mm/init.c:249 discrim 1 (set (reg:SI 0 r0)
        (reg/f:SI 198)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -12 [0xfffffffffffffff4]))
        (nil)))

(insn 132 131 133 15 arch/arm/mm/init.c:249 discrim 1 (set (reg:SI 1 r1)
        (const_int 12 [0xc])) 167 {*arm_movsi_insn} (nil))

(call_insn 133 132 134 15 arch/arm/mm/init.c:249 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("__memzero") [flags 0x41] <function_decl 0x10b7d080 __memzero>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 134 133 135 15 arch/arm/mm/init.c:256 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 zone_size+0 S4 A32])
        (reg:SI 146 [ D.25910 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 146 [ D.25910 ])
        (nil)))

(insn 135 134 136 15 arch/arm/mm/init.c:258 (set (reg:SI 199)
        (minus:SI (reg/v:SI 136 [ max_high.851 ])
            (reg/v:SI 135 [ max_low.852 ]))) 28 {*arm_subsi3_insn} (nil))

(insn 136 135 137 15 arch/arm/mm/init.c:258 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 zone_size+4 S4 A32])
        (reg:SI 199)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 199)
        (nil)))

(insn 137 136 141 15 arch/arm/mm/init.c:265 (set (reg/f:SI 200)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -24 [0xffffffffffffffe8]))) 4 {*arm_addsi3} (nil))

(insn 141 137 142 15 arch/arm/mm/init.c:265 (parallel [
            (set (reg:SI 0 r0)
                (mem/s/c:SI (reg/f:SI 198) [0 zone_size+0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s/c:SI (plus:SI (reg/f:SI 198)
                        (const_int 4 [0x4])) [0 zone_size+4 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s/c:SI (plus:SI (reg/f:SI 198)
                        (const_int 8 [0x8])) [0 zone_size+8 S4 A32]))
        ]) 189 {*ldmsi3} (expr_list:REG_DEAD (reg/f:SI 198)
        (nil)))

(insn 142 141 143 15 arch/arm/mm/init.c:265 (parallel [
            (set (mem/s/c:SI (reg/f:SI 200) [0 zhole_size+0 S4 A64])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg/f:SI 200)
                        (const_int 4 [0x4])) [0 zhole_size+4 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s/c:SI (plus:SI (reg/f:SI 200)
                        (const_int 8 [0x8])) [0 zhole_size+8 S4 A64])
                (reg:SI 2 r2))
        ]) 196 {*stmsi3} (expr_list:REG_DEAD (reg/f:SI 200)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil))))))

(insn 143 142 144 15 arch/arm/mm/init.c:266 (set (reg/f:SI 204)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)) 167 {*arm_movsi_insn} (nil))

(insn 144 143 146 15 arch/arm/mm/init.c:266 (set (reg/v/f:SI 142 [ reg ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 204)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
                    (const_int 16 [0x10]))) [0 memblock.memory.regions+0 S4 A32])
        (nil)))

(insn 146 144 147 15 arch/arm/mm/init.c:266 discrim 1 (set (reg:SI 207 [ memblock.memory.cnt ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 204)
                (const_int 8 [0x8])) [0 memblock.memory.cnt+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 204)
        (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
                        (const_int 8 [0x8]))) [0 memblock.memory.cnt+0 S4 A32])
            (nil))))

(insn 147 146 148 15 arch/arm/mm/init.c:266 discrim 1 (set (reg:SI 206)
        (ashift:SI (reg:SI 207 [ memblock.memory.cnt ])
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 207 [ memblock.memory.cnt ])
        (nil)))

(insn 148 147 218 15 arch/arm/mm/init.c:266 discrim 1 (set (reg/f:SI 141 [ D.25929 ])
        (plus:SI (reg/v/f:SI 142 [ reg ])
            (reg:SI 206))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 206)
        (nil)))

(jump_insn 218 148 219 15 (set (pc)
        (label_ref 180)) -1 (nil))
;; End of basic block 15 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; rd  out 	(81)
1, 16, 32, 53, 54, 62, 63, 142, 144, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 881, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 957, 958


;; Succ edge  21 [100.0%] 

(barrier 219 218 182)

;; Start of basic block ( 21) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u200(11){ }u201(13){ }u202(25){ }u203(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 142
;; lr  def 	 24 [cc] 143 144 145 208 209 210 211
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; live  gen 	 24 [cc] 143 144 145 208 209 210 211
;; live  kill	
;; rd  in  	(96)
1, 16, 32, 53, 54, 62, 63, 136, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 957, 958
;; rd  gen 	(8)
140, 882, 883, 884, 939, 940, 941, 942
;; rd  kill	(30)
135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 882, 883, 884, 939, 940, 941, 942

;; Pred edge  21 [91.0%] 
(code_label 182 219 151 16 84 "" [1 uses])

(note 151 182 152 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 152 151 153 16 include/linux/memblock.h:120 (set (reg:SI 145 [ D.25927 ])
        (mem/s/j:SI (reg/v/f:SI 142 [ reg ]) [0 <variable>.base+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 153 152 154 16 include/linux/memblock.h:120 (set (reg:SI 209)
        (plus:SI (reg:SI 145 [ D.25927 ])
            (const_int 4080 [0xff0]))) 4 {*arm_addsi3} (nil))

(insn 154 153 155 16 include/linux/memblock.h:120 (set (reg:SI 208)
        (plus:SI (reg:SI 209)
            (const_int 15 [0xf]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 209)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 145 [ D.25927 ])
                (const_int 4095 [0xfff]))
            (nil))))

(insn 155 154 156 16 include/linux/memblock.h:120 (set (reg/v:SI 143 [ start ])
        (lshiftrt:SI (reg:SI 208)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 208)
        (nil)))

(insn 156 155 157 16 include/linux/memblock.h:129 (set (reg:SI 211 [ <variable>.size ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ reg ])
                (const_int 4 [0x4])) [0 <variable>.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 157 156 158 16 include/linux/memblock.h:129 (set (reg:SI 210)
        (plus:SI (reg:SI 145 [ D.25927 ])
            (reg:SI 211 [ <variable>.size ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 211 [ <variable>.size ])
        (expr_list:REG_DEAD (reg:SI 145 [ D.25927 ])
            (nil))))

(insn 158 157 159 16 include/linux/memblock.h:129 (set (reg/v:SI 144 [ end ])
        (lshiftrt:SI (reg:SI 210)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 210)
        (nil)))

(insn 159 158 160 16 arch/arm/mm/init.c:270 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 143 [ start ])
            (reg/v:SI 135 [ max_low.852 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 160 159 161 16 arch/arm/mm/init.c:270 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 167)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 16 -> ( 17 18)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 143 144 147 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 143 144 147 160
;; rd  out 	(96)
1, 16, 32, 53, 54, 62, 63, 140, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 957, 958


;; Succ edge  17 [50.0%]  (fallthru)
;; Succ edge  18 [50.0%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u216(11){ }u217(13){ }u218(25){ }u219(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 143 144 147 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 144
;; lr  def 	 24 [cc] 212 213 214 215
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 143 144 147 160
;; live  gen 	 212 213 214 215
;; live  kill	 24 [cc]
;; rd  in  	(96)
1, 16, 32, 53, 54, 62, 63, 140, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 957, 958
;; rd  gen 	(4)
943, 944, 945, 946
;; rd  kill	(27)
135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 943, 944, 945, 946

;; Pred edge  16 [50.0%]  (fallthru)
(note 161 160 162 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 162 161 163 17 arch/arm/mm/init.c:272 (set (reg:SI 213 [ zhole_size ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 zhole_size+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 163 162 164 17 arch/arm/mm/init.c:272 (set (reg:SI 212)
        (plus:SI (reg/v:SI 143 [ start ])
            (reg:SI 213 [ zhole_size ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 213 [ zhole_size ])
        (nil)))

(insn 164 163 165 17 arch/arm/mm/init.c:272 (parallel [
            (set (reg:SI 214)
                (umin:SI (reg/v:SI 135 [ max_low.852 ])
                    (reg/v:SI 144 [ end ])))
            (clobber (reg:CC 24 cc))
        ]) 107 {*arm_uminsi3} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 165 164 166 17 arch/arm/mm/init.c:272 (set (reg:SI 215)
        (minus:SI (reg:SI 212)
            (reg:SI 214))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 214)
        (expr_list:REG_DEAD (reg:SI 212)
            (nil))))

(insn 166 165 167 17 arch/arm/mm/init.c:272 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 zhole_size+0 S4 A64])
        (reg:SI 215)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 215)
        (nil)))
;; End of basic block 17 -> ( 18)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 143 144 147 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 143 144 147 160
;; rd  out 	(95)
1, 16, 32, 53, 54, 62, 63, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 957, 958


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 16 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u229(11){ }u230(13){ }u231(25){ }u232(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 143 144 147 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 144
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 143 144 147 160
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(96)
1, 16, 32, 53, 54, 62, 63, 140, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 957, 958
;; rd  gen 	(1)
138
;; rd  kill	(23)
135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157

;; Pred edge  16 [50.0%] 
;; Pred edge  17 [100.0%]  (fallthru)
(code_label 167 166 168 18 82 "" [1 uses])

(note 168 167 169 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 169 168 170 18 arch/arm/mm/init.c:275 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ end ])
            (reg/v:SI 135 [ max_low.852 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 170 169 171 18 arch/arm/mm/init.c:275 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 177)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 18 -> ( 19 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 143 144 147 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 143 144 147 160
;; rd  out 	(96)
1, 16, 32, 53, 54, 62, 63, 138, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 957, 958


;; Succ edge  19 [50.0%]  (fallthru)
;; Succ edge  20 [50.0%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u236(11){ }u237(13){ }u238(25){ }u239(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 143 144 147 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143 144
;; lr  def 	 24 [cc] 216 217 218 219
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 143 144 147 160
;; live  gen 	 216 217 218 219
;; live  kill	 24 [cc]
;; rd  in  	(96)
1, 16, 32, 53, 54, 62, 63, 138, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 957, 958
;; rd  gen 	(4)
947, 948, 949, 950
;; rd  kill	(27)
135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 947, 948, 949, 950

;; Pred edge  18 [50.0%]  (fallthru)
(note 171 170 172 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 172 171 173 19 arch/arm/mm/init.c:277 (set (reg:SI 217 [ zhole_size+4 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 zhole_size+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 173 172 174 19 arch/arm/mm/init.c:277 (set (reg:SI 216)
        (minus:SI (reg:SI 217 [ zhole_size+4 ])
            (reg/v:SI 144 [ end ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 217 [ zhole_size+4 ])
        (expr_list:REG_DEAD (reg/v:SI 144 [ end ])
            (nil))))

(insn 174 173 175 19 arch/arm/mm/init.c:277 (parallel [
            (set (reg:SI 218)
                (umax:SI (reg/v:SI 135 [ max_low.852 ])
                    (reg/v:SI 143 [ start ])))
            (clobber (reg:CC 24 cc))
        ]) 106 {*arm_umaxsi3} (expr_list:REG_DEAD (reg/v:SI 143 [ start ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 175 174 176 19 arch/arm/mm/init.c:277 (set (reg:SI 219)
        (plus:SI (reg:SI 216)
            (reg:SI 218))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 218)
        (expr_list:REG_DEAD (reg:SI 216)
            (nil))))

(insn 176 175 177 19 arch/arm/mm/init.c:277 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 zhole_size+4 S4 A32])
        (reg:SI 219)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 219)
        (nil)))
;; End of basic block 19 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; rd  out 	(95)
1, 16, 32, 53, 54, 62, 63, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 957, 958


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 18 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u249(11){ }u250(13){ }u251(25){ }u252(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; live  gen 	 142
;; live  kill	
;; rd  in  	(96)
1, 16, 32, 53, 54, 62, 63, 138, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 957, 958
;; rd  gen 	(1)
880
;; rd  kill	(2)
880, 881

;; Pred edge  18 [50.0%] 
;; Pred edge  19 [100.0%]  (fallthru)
(code_label 177 176 178 20 83 "" [1 uses])

(note 178 177 179 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 179 178 180 20 arch/arm/mm/init.c:266 (set (reg/v/f:SI 142 [ reg ])
        (plus:SI (reg/v/f:SI 142 [ reg ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))
;; End of basic block 20 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; rd  out 	(95)
1, 16, 32, 53, 54, 62, 63, 138, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 957, 958


;; Succ edge  21 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 20 15) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u254(11){ }u255(13){ }u256(25){ }u257(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(98)
1, 16, 32, 53, 54, 62, 63, 138, 142, 144, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 957, 958
;; rd  gen 	(1)
136
;; rd  kill	(23)
135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157

;; Pred edge  20 [100.0%]  (fallthru,dfs_back)
;; Pred edge  15 [100.0%] 
(code_label 180 179 181 21 81 "" [1 uses])

(note 181 180 183 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 183 181 184 21 arch/arm/mm/init.c:266 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 142 [ reg ])
            (reg/f:SI 141 [ D.25929 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 184 183 185 21 arch/arm/mm/init.c:266 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 182)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 21 -> ( 16 22)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 142 147 160
;; rd  out 	(96)
1, 16, 32, 53, 54, 62, 63, 136, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 957, 958


;; Succ edge  16 [91.0%] 
;; Succ edge  22 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u261(11){ }u262(13){ }u263(25){ }u264(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 147 160
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 147 160
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 220 221 222 223 224 225
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 147 160
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 220 221 222 223 224 225
;; live  kill	 14 [lr]
;; rd  in  	(96)
1, 16, 32, 53, 54, 62, 63, 136, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 957, 958
;; rd  gen 	(6)
951, 952, 953, 954, 955, 956
;; rd  kill	(14)
64, 65, 66, 67, 68, 69, 70, 71, 951, 952, 953, 954, 955, 956

;; Pred edge  21 [9.0%]  (fallthru,loop_exit)
(note 185 184 186 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 186 185 187 22 arch/arm/mm/init.c:295 (set (reg/f:SI 220)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -12 [0xfffffffffffffff4]))) 4 {*arm_addsi3} (nil))

(insn 187 186 188 22 arch/arm/mm/init.c:295 (set (reg/f:SI 221)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -24 [0xffffffffffffffe8]))) 4 {*arm_addsi3} (nil))

(insn 188 187 189 22 arch/arm/mm/init.c:295 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 189 188 190 22 arch/arm/mm/init.c:295 (set (reg:SI 1 r1)
        (reg/f:SI 220)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 220)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4]))
            (nil))))

(insn 190 189 191 22 arch/arm/mm/init.c:295 (set (reg:SI 2 r2)
        (reg/v:SI 160 [ min ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 160 [ min ])
        (nil)))

(insn 191 190 192 22 arch/arm/mm/init.c:295 (set (reg:SI 3 r3)
        (reg/f:SI 221)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 221)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8]))
            (nil))))

(call_insn 192 191 193 22 arch/arm/mm/init.c:295 (parallel [
            (call (mem:SI (symbol_ref:SI ("free_area_init_node") [flags 0x41] <function_decl 0x111d5700 free_area_init_node>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 193 192 194 22 arch/arm/mm/init.c:405 (set (reg/f:SI 222)
        (symbol_ref:SI ("high_memory") [flags 0xc0] <var_decl 0x110aee40 high_memory>)) 167 {*arm_movsi_insn} (nil))

(insn 194 193 195 22 arch/arm/mm/init.c:405 (set (reg:SI 223)
        (plus:SI (reg:SI 147 [ D.25908 ])
            (const_int -1073741824 [0xffffffffc0000000]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 147 [ D.25908 ])
        (nil)))

(insn 195 194 196 22 arch/arm/mm/init.c:405 (set (mem/f/c/i:SI (reg/f:SI 222) [0 high_memory+0 S4 A32])
        (reg:SI 223)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 223)
        (expr_list:REG_DEAD (reg/f:SI 222)
            (nil))))

(insn 196 195 197 22 arch/arm/mm/init.c:415 (set (reg/f:SI 224)
        (symbol_ref:SI ("max_low_pfn") [flags 0xc0] <var_decl 0x1108fa20 max_low_pfn>)) 167 {*arm_movsi_insn} (nil))

(insn 197 196 198 22 arch/arm/mm/init.c:415 (set (mem/c/i:SI (reg/f:SI 224) [0 max_low_pfn+0 S4 A32])
        (reg/v:SI 135 [ max_low.852 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 224)
        (expr_list:REG_DEAD (reg/v:SI 135 [ max_low.852 ])
            (nil))))

(insn 198 197 199 22 arch/arm/mm/init.c:416 (set (reg/f:SI 225)
        (symbol_ref:SI ("max_pfn") [flags 0xc0] <var_decl 0x1108fae0 max_pfn>)) 167 {*arm_movsi_insn} (nil))

(insn 199 198 0 22 arch/arm/mm/init.c:416 (set (mem/c/i:SI (reg/f:SI 225) [0 max_pfn+0 S4 A32])
        (reg/v:SI 136 [ max_high.851 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 225)
        (expr_list:REG_DEAD (reg/v:SI 136 [ max_high.851 ])
            (nil))))
;; End of basic block 22 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(102)
1, 16, 32, 53, 54, 62, 63, 136, 158, 159, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function arm_memblock_init (arm_memblock_init)[0:1353] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 16 n_edges 22 count 27 (  1.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 16 n_edges 22 count 31 (  1.9)
df_worklist_dataflow_doublequeue:n_basic_blocks 16 n_edges 22 count 31 (  1.9)


arm_memblock_init

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={22d,11u} r1={22d,9u} r2={17d,3u} r3={15d,1u} r11={1d,15u} r12={14d} r13={1d,29u} r14={13d,1u} r15={13d} r16={13d} r17={13d} r18={13d} r19={13d} r20={13d} r21={13d} r22={13d} r23={13d} r24={20d,7u} r25={1d,15u} r26={1d,14u} r27={13d} r28={13d} r29={13d} r30={13d} r31={13d} r32={13d} r33={13d} r34={13d} r35={13d} r36={13d} r37={13d} r38={13d} r39={13d} r40={13d} r41={13d} r42={13d} r43={13d} r44={13d} r45={13d} r46={13d} r47={13d} r48={13d} r49={13d} r50={13d} r51={13d} r52={13d} r53={13d} r54={13d} r55={13d} r56={13d} r57={13d} r58={13d} r59={13d} r60={13d} r61={13d} r62={13d} r63={13d} r64={13d} r65={13d} r66={13d} r67={13d} r68={13d} r69={13d} r70={13d} r71={13d} r72={13d} r73={13d} r74={13d} r75={13d} r76={13d} r77={13d} r78={13d} r79={13d} r80={13d} r81={13d} r82={13d} r83={13d} r84={13d} r85={13d} r86={13d} r87={13d} r88={13d} r89={13d} r90={13d} r91={13d} r92={13d} r93={13d} r94={13d} r95={13d} r96={13d} r97={13d} r98={13d} r99={13d} r100={13d} r101={13d} r102={13d} r103={13d} r104={13d} r105={13d} r106={13d} r107={13d} r108={13d} r109={13d} r110={13d} r111={13d} r112={13d} r113={13d} r114={13d} r115={13d} r116={13d} r117={13d} r118={13d} r119={13d} r120={13d} r121={13d} r122={13d} r123={13d} r124={13d} r125={13d} r126={13d} r127={13d} r133={1d,2u} r134={1d,2u} r135={1d,2u} r136={2d,3u} r137={2d,2u} r138={1d,2u} r139={1d,2u} r140={1d,1u} r141={1d,3u} r142={1d,2u} r143={1d,2u} r144={1d,1u} r145={1d,2u} r150={1d,2u} r151={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,2u} r156={1d,6u} r165={1d,6u} r171={1d,2u} r174={1d,4u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r181={1d,1u} r182={1d,1u} 
;;    total ref usage 1747{1586d,161u,0e} in 84{71 regular + 13 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556
0[0,22] 1[22,22] 2[44,17] 3[61,15] 11[76,1] 12[77,14] 13[91,1] 14[92,13] 15[105,13] 16[118,13] 17[131,13] 18[144,13] 19[157,13] 20[170,13] 21[183,13] 22[196,13] 23[209,13] 24[222,20] 25[242,1] 26[243,1] 27[244,13] 28[257,13] 29[270,13] 30[283,13] 31[296,13] 32[309,13] 33[322,13] 34[335,13] 35[348,13] 36[361,13] 37[374,13] 38[387,13] 39[400,13] 40[413,13] 41[426,13] 42[439,13] 43[452,13] 44[465,13] 45[478,13] 46[491,13] 47[504,13] 48[517,13] 49[530,13] 50[543,13] 51[556,13] 52[569,13] 53[582,13] 54[595,13] 55[608,13] 56[621,13] 57[634,13] 58[647,13] 59[660,13] 60[673,13] 61[686,13] 62[699,13] 63[712,13] 64[725,13] 65[738,13] 66[751,13] 67[764,13] 68[777,13] 69[790,13] 70[803,13] 71[816,13] 72[829,13] 73[842,13] 74[855,13] 75[868,13] 76[881,13] 77[894,13] 78[907,13] 79[920,13] 80[933,13] 81[946,13] 82[959,13] 83[972,13] 84[985,13] 85[998,13] 86[1011,13] 87[1024,13] 88[1037,13] 89[1050,13] 90[1063,13] 91[1076,13] 92[1089,13] 93[1102,13] 94[1115,13] 95[1128,13] 96[1141,13] 97[1154,13] 98[1167,13] 99[1180,13] 100[1193,13] 101[1206,13] 102[1219,13] 103[1232,13] 104[1245,13] 105[1258,13] 106[1271,13] 107[1284,13] 108[1297,13] 109[1310,13] 110[1323,13] 111[1336,13] 112[1349,13] 113[1362,13] 114[1375,13] 115[1388,13] 116[1401,13] 117[1414,13] 118[1427,13] 119[1440,13] 120[1453,13] 121[1466,13] 122[1479,13] 123[1492,13] 124[1505,13] 125[1518,13] 126[1531,13] 127[1544,13] 133[1557,1] 134[1558,1] 135[1559,1] 136[1560,2] 137[1562,2] 138[1564,1] 139[1565,1] 140[1566,1] 141[1567,1] 142[1568,1] 143[1569,1] 144[1570,1] 145[1571,1] 150[1572,1] 151[1573,1] 153[1574,1] 154[1575,1] 155[1576,1] 156[1577,1] 165[1578,1] 171[1579,1] 174[1580,1] 177[1581,1] 178[1582,1] 179[1583,1] 181[1584,1] 182[1585,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d21(0){ }d43(1){ }d60(2){ }d75(3){ }d76(11){ }d90(12){ }d91(13){ }d104(14){ }d242(25){ }d243(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(10)
21, 43, 60, 75, 76, 90, 91, 104, 242, 243
;; rd  kill	(107)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 242, 243
;; lr  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(10)
21, 43, 60, 75, 76, 90, 91, 104, 242, 243

( 0 )->[2]->( 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ d76(bb 0 insn -1) }u1(13){ d91(bb 0 insn -1) }u2(25){ d242(bb 0 insn -1) }u3(26){ d243(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 136 137 143 144 145 150
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 136 137 143 144 145 150
;; live  kill	 14 [lr]
;; rd  in  	(10)
21, 43, 60, 75, 76, 90, 91, 104, 242, 243
;; rd  gen 	(6)
1560, 1562, 1569, 1570, 1571, 1572
;; rd  kill	(21)
92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 1560, 1561, 1562, 1563, 1569, 1570, 1571, 1572
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 143 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 143 144
;; rd  out 	(15)
21, 43, 60, 75, 76, 90, 91, 242, 243, 1560, 1562, 1569, 1570, 1571, 1572
;;  UD chains for artificial uses
;;   reg 11 { d76(bb 0 insn -1) }
;;   reg 13 { d91(bb 0 insn -1) }
;;   reg 25 { d242(bb 0 insn -1) }
;;   reg 26 { d243(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { d21(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 3
;;      reg 1 { d43(bb 0 insn -1) }
;;   UD chains for insn luid 4 uid 13
;;      reg 13 { d91(bb 0 insn -1) }
;;      reg 150 { d1572(bb 2 insn 12) }
;;   UD chains for insn luid 5 uid 14
;;      reg 145 { d1571(bb 2 insn 7) }
;;   UD chains for insn luid 6 uid 15
;;      reg 145 { d1571(bb 2 insn 7) }
;;   UD chains for insn luid 9 uid 18
;;      reg 13 { d91(bb 0 insn -1) }
;;      reg 0 { d1(bb 2 insn 14) }
;;      reg 1 { d24(bb 2 insn 15) }
;;      reg 2 { d59(bb 2 insn 16) }
;;      reg 3 { d61(bb 2 insn 17) }
;;   UD chains for insn luid 10 uid 19
;;      reg 13 { d91(bb 0 insn -1) }
;;   UD chains for insn luid 11 uid 20
;;      reg 150 { d1572(bb 2 insn 12) }
;;   UD chains for insn luid 12 uid 21
;;      reg 136 { d1560(bb 2 insn 20) }

( 4 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u18(11){ d76(bb 0 insn -1) }u19(13){ d91(bb 0 insn -1) }u20(25){ d242(bb 0 insn -1) }u21(26){ d243(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 143 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 143
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 136 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 143 144
;; live  gen 	 0 [r0] 1 [r1] 135 136 137
;; live  kill	 14 [lr]
;; rd  in  	(21)
17, 21, 43, 60, 75, 76, 90, 91, 238, 242, 243, 1559, 1560, 1561, 1562, 1563, 1569, 1570, 1571, 1572, 1573
;; rd  gen 	(4)
17, 1559, 1561, 1563
;; rd  kill	(40)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 1559, 1560, 1561, 1562, 1563
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 143 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 143 144
;; rd  out 	(18)
17, 43, 60, 75, 76, 90, 91, 238, 242, 243, 1559, 1561, 1563, 1569, 1570, 1571, 1572, 1573
;;  UD chains for artificial uses
;;   reg 11 { d76(bb 0 insn -1) }
;;   reg 13 { d91(bb 0 insn -1) }
;;   reg 25 { d242(bb 0 insn -1) }
;;   reg 26 { d243(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 25
;;      reg 136 { d1561(bb 3 insn 30) d1560(bb 2 insn 20) }
;;      reg 143 { d1569(bb 2 insn 2) }
;;   UD chains for insn luid 1 uid 26
;;      reg 135 { d1559(bb 3 insn 25) }
;;   UD chains for insn luid 2 uid 27
;;      reg 135 { d1559(bb 3 insn 25) }
;;   UD chains for insn luid 3 uid 28
;;      reg 13 { d91(bb 0 insn -1) }
;;      reg 0 { d18(bb 3 insn 26) }
;;      reg 1 { d40(bb 3 insn 27) }
;;   UD chains for insn luid 4 uid 29
;;      reg 137 { d1563(bb 3 insn 29) d1562(bb 2 insn 21) }
;;   UD chains for insn luid 5 uid 30
;;      reg 136 { d1561(bb 3 insn 30) d1560(bb 2 insn 20) }

( 3 2 )->[4]->( 3 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u31(11){ d76(bb 0 insn -1) }u32(13){ d91(bb 0 insn -1) }u33(25){ d242(bb 0 insn -1) }u34(26){ d243(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 143 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 143
;; lr  def 	 24 [cc] 151
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 143 144
;; live  gen 	 24 [cc] 151
;; live  kill	
;; rd  in  	(21)
17, 21, 43, 60, 75, 76, 90, 91, 238, 242, 243, 1559, 1560, 1561, 1562, 1563, 1569, 1570, 1571, 1572, 1573
;; rd  gen 	(2)
238, 1573
;; rd  kill	(21)
222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 1573
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 143 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 143 144
;; rd  out 	(21)
17, 21, 43, 60, 75, 76, 90, 91, 238, 242, 243, 1559, 1560, 1561, 1562, 1563, 1569, 1570, 1571, 1572, 1573
;;  UD chains for artificial uses
;;   reg 11 { d76(bb 0 insn -1) }
;;   reg 13 { d91(bb 0 insn -1) }
;;   reg 25 { d242(bb 0 insn -1) }
;;   reg 26 { d243(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 34
;;      reg 143 { d1569(bb 2 insn 2) }
;;   UD chains for insn luid 1 uid 35
;;      reg 137 { d1563(bb 3 insn 29) d1562(bb 2 insn 21) }
;;      reg 151 { d1573(bb 4 insn 34) }
;;   UD chains for insn luid 2 uid 36
;;      reg 24 { d238(bb 4 insn 35) }

( 4 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u39(11){ d76(bb 0 insn -1) }u40(13){ d91(bb 0 insn -1) }u41(25){ d242(bb 0 insn -1) }u42(26){ d243(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 142 153 154 155 156
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 142 153 154 155 156
;; live  kill	 14 [lr]
;; rd  in  	(21)
17, 21, 43, 60, 75, 76, 90, 91, 238, 242, 243, 1559, 1560, 1561, 1562, 1563, 1569, 1570, 1571, 1572, 1573
;; rd  gen 	(7)
16, 236, 1568, 1574, 1575, 1576, 1577
;; rd  kill	(60)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 1568, 1574, 1575, 1576, 1577
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144 156
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144 156
;; rd  out 	(25)
16, 43, 60, 75, 76, 90, 91, 236, 242, 243, 1559, 1560, 1561, 1562, 1563, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577
;;  UD chains for artificial uses
;;   reg 11 { d76(bb 0 insn -1) }
;;   reg 13 { d91(bb 0 insn -1) }
;;   reg 25 { d242(bb 0 insn -1) }
;;   reg 26 { d243(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 41
;;      reg 154 { d1575(bb 5 insn 39) }
;;      reg 155 { d1576(bb 5 insn 40) }
;;   UD chains for insn luid 3 uid 42
;;      reg 155 { d1576(bb 5 insn 40) }
;;   UD chains for insn luid 4 uid 43
;;      reg 153 { d1574(bb 5 insn 41) }
;;   UD chains for insn luid 5 uid 44
;;      reg 13 { d91(bb 0 insn -1) }
;;      reg 0 { d0(bb 5 insn 42) }
;;      reg 1 { d38(bb 5 insn 43) }
;;   UD chains for insn luid 7 uid 46
;;      reg 156 { d1577(bb 5 insn 45) }
;;   UD chains for insn luid 8 uid 47
;;      reg 142 { d1568(bb 5 insn 46) }
;;   UD chains for insn luid 9 uid 48
;;      reg 24 { d236(bb 5 insn 47) }

( 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u53(11){ d76(bb 0 insn -1) }u54(13){ d91(bb 0 insn -1) }u55(25){ d242(bb 0 insn -1) }u56(26){ d243(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144 156
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 156
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144 156
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 141
;; live  kill	 14 [lr]
;; rd  in  	(25)
16, 43, 60, 75, 76, 90, 91, 236, 242, 243, 1559, 1560, 1561, 1562, 1563, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577
;; rd  gen 	(3)
15, 234, 1567
;; rd  kill	(56)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 1567
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 144 156
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 144 156
;; rd  out 	(26)
15, 43, 60, 75, 76, 90, 91, 234, 242, 243, 1559, 1560, 1561, 1562, 1563, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577
;;  UD chains for artificial uses
;;   reg 11 { d76(bb 0 insn -1) }
;;   reg 13 { d91(bb 0 insn -1) }
;;   reg 25 { d242(bb 0 insn -1) }
;;   reg 26 { d243(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 51
;;      reg 156 { d1577(bb 5 insn 45) }
;;   UD chains for insn luid 1 uid 52
;;      reg 142 { d1568(bb 5 insn 46) }
;;   UD chains for insn luid 2 uid 53
;;      reg 13 { d91(bb 0 insn -1) }
;;      reg 0 { d6(bb 6 insn 51) }
;;      reg 1 { d36(bb 6 insn 52) }
;;   UD chains for insn luid 3 uid 54
;;      reg 0 { d15(bb 6 insn 53) }
;;   UD chains for insn luid 4 uid 55
;;      reg 141 { d1567(bb 6 insn 54) }
;;   UD chains for insn luid 5 uid 56
;;      reg 24 { d234(bb 6 insn 55) }

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u65(11){ d76(bb 0 insn -1) }u66(13){ d91(bb 0 insn -1) }u67(25){ d242(bb 0 insn -1) }u68(26){ d243(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 144 156
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 156
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 144 156
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	 14 [lr]
;; rd  in  	(26)
15, 43, 60, 75, 76, 90, 91, 234, 242, 243, 1559, 1560, 1561, 1562, 1563, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577
;; rd  gen 	(1)
14
;; rd  kill	(35)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; rd  out 	(26)
14, 43, 60, 75, 76, 90, 91, 234, 242, 243, 1559, 1560, 1561, 1562, 1563, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577
;;  UD chains for artificial uses
;;   reg 11 { d76(bb 0 insn -1) }
;;   reg 13 { d91(bb 0 insn -1) }
;;   reg 25 { d242(bb 0 insn -1) }
;;   reg 26 { d243(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 62
;;      reg 156 { d1577(bb 5 insn 45) }
;;   UD chains for insn luid 2 uid 63
;;      reg 156 { d1577(bb 5 insn 45) }
;;   UD chains for insn luid 3 uid 64
;;      reg 13 { d91(bb 0 insn -1) }
;;      reg 0 { d3(bb 7 insn 61) }
;;      reg 1 { d23(bb 7 insn 62) }
;;      reg 2 { d45(bb 7 insn 63) }
;;   UD chains for insn luid 4 uid 67
;;      reg 141 { d1567(bb 6 insn 54) }
;;      reg 156 { d1577(bb 5 insn 45) }
;;   UD chains for insn luid 5 uid 70
;;      reg 141 { d1567(bb 6 insn 54) }
;;      reg 156 { d1577(bb 5 insn 45) }

( 5 6 7 )->[8]->( 9 11 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u79(11){ d76(bb 0 insn -1) }u80(13){ d91(bb 0 insn -1) }u81(25){ d242(bb 0 insn -1) }u82(26){ d243(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 165
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; live  gen 	 24 [cc] 134 165
;; live  kill	
;; rd  in  	(29)
14, 15, 16, 43, 60, 75, 76, 90, 91, 234, 236, 242, 243, 1559, 1560, 1561, 1562, 1563, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577
;; rd  gen 	(3)
232, 1558, 1578
;; rd  kill	(22)
222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 1558, 1578
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 144 165
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 144 165
;; rd  out 	(30)
14, 15, 16, 43, 60, 75, 76, 90, 91, 232, 242, 243, 1558, 1559, 1560, 1561, 1562, 1563, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578
;;  UD chains for artificial uses
;;   reg 11 { d76(bb 0 insn -1) }
;;   reg 13 { d91(bb 0 insn -1) }
;;   reg 25 { d242(bb 0 insn -1) }
;;   reg 26 { d243(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 74
;;      reg 165 { d1578(bb 8 insn 73) }
;;   UD chains for insn luid 2 uid 75
;;      reg 134 { d1558(bb 8 insn 74) }
;;   UD chains for insn luid 3 uid 76
;;      reg 24 { d232(bb 8 insn 75) }

( 8 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u86(11){ d76(bb 0 insn -1) }u87(13){ d91(bb 0 insn -1) }u88(25){ d242(bb 0 insn -1) }u89(26){ d243(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 144 165
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 165
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 144 165
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 140
;; live  kill	 14 [lr]
;; rd  in  	(30)
14, 15, 16, 43, 60, 75, 76, 90, 91, 232, 242, 243, 1558, 1559, 1560, 1561, 1562, 1563, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578
;; rd  gen 	(3)
13, 230, 1566
;; rd  kill	(56)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 1566
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 165
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 165
;; rd  out 	(29)
13, 43, 60, 75, 76, 90, 91, 230, 242, 243, 1558, 1559, 1560, 1561, 1562, 1563, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578
;;  UD chains for artificial uses
;;   reg 11 { d76(bb 0 insn -1) }
;;   reg 13 { d91(bb 0 insn -1) }
;;   reg 25 { d242(bb 0 insn -1) }
;;   reg 26 { d243(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 79
;;      reg 165 { d1578(bb 8 insn 73) }
;;   UD chains for insn luid 1 uid 80
;;      reg 134 { d1558(bb 8 insn 74) }
;;   UD chains for insn luid 2 uid 81
;;      reg 13 { d91(bb 0 insn -1) }
;;      reg 0 { d5(bb 9 insn 79) }
;;      reg 1 { d33(bb 9 insn 80) }
;;   UD chains for insn luid 3 uid 82
;;      reg 0 { d13(bb 9 insn 81) }
;;   UD chains for insn luid 4 uid 83
;;      reg 140 { d1566(bb 9 insn 82) }
;;   UD chains for insn luid 5 uid 84
;;      reg 24 { d230(bb 9 insn 83) }

( 9 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u98(11){ d76(bb 0 insn -1) }u99(13){ d91(bb 0 insn -1) }u100(25){ d242(bb 0 insn -1) }u101(26){ d243(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 165
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 171
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 165
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 171
;; live  kill	 14 [lr]
;; rd  in  	(29)
13, 43, 60, 75, 76, 90, 91, 230, 242, 243, 1558, 1559, 1560, 1561, 1562, 1563, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578
;; rd  gen 	(2)
12, 1579
;; rd  kill	(36)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 1579
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; rd  out 	(30)
12, 43, 60, 75, 76, 90, 91, 230, 242, 243, 1558, 1559, 1560, 1561, 1562, 1563, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579
;;  UD chains for artificial uses
;;   reg 11 { d76(bb 0 insn -1) }
;;   reg 13 { d91(bb 0 insn -1) }
;;   reg 25 { d242(bb 0 insn -1) }
;;   reg 26 { d243(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 90
;;      reg 165 { d1578(bb 8 insn 73) }
;;   UD chains for insn luid 2 uid 91
;;      reg 165 { d1578(bb 8 insn 73) }
;;   UD chains for insn luid 3 uid 92
;;      reg 13 { d91(bb 0 insn -1) }
;;      reg 0 { d2(bb 10 insn 89) }
;;      reg 1 { d22(bb 10 insn 90) }
;;      reg 2 { d44(bb 10 insn 91) }
;;   UD chains for insn luid 5 uid 95
;;      reg 165 { d1578(bb 8 insn 73) }
;;      reg 171 { d1579(bb 10 insn 94) }
;;   UD chains for insn luid 6 uid 98
;;      reg 165 { d1578(bb 8 insn 73) }
;;      reg 171 { d1579(bb 10 insn 94) }

( 8 9 10 )->[11]->( 12 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u112(11){ d76(bb 0 insn -1) }u113(13){ d91(bb 0 insn -1) }u114(25){ d242(bb 0 insn -1) }u115(26){ d243(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 133 174
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; live  gen 	 24 [cc] 133 174
;; live  kill	
;; rd  in  	(35)
12, 13, 14, 15, 16, 43, 60, 75, 76, 90, 91, 230, 232, 242, 243, 1558, 1559, 1560, 1561, 1562, 1563, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579
;; rd  gen 	(3)
228, 1557, 1580
;; rd  kill	(22)
222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 1557, 1580
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 144 174
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 144 174
;; rd  out 	(36)
12, 13, 14, 15, 16, 43, 60, 75, 76, 90, 91, 228, 242, 243, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580
;;  UD chains for artificial uses
;;   reg 11 { d76(bb 0 insn -1) }
;;   reg 13 { d91(bb 0 insn -1) }
;;   reg 25 { d242(bb 0 insn -1) }
;;   reg 26 { d243(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 102
;;      reg 174 { d1580(bb 11 insn 101) }
;;   UD chains for insn luid 2 uid 103
;;      reg 133 { d1557(bb 11 insn 102) }
;;   UD chains for insn luid 3 uid 104
;;      reg 24 { d228(bb 11 insn 103) }

( 11 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u119(11){ d76(bb 0 insn -1) }u120(13){ d91(bb 0 insn -1) }u121(25){ d242(bb 0 insn -1) }u122(26){ d243(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 144 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 174
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139 177 178 179 181 182
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 144 174
;; live  gen 	 0 [r0] 1 [r1] 139 177 178 179 181 182
;; live  kill	 14 [lr]
;; rd  in  	(36)
12, 13, 14, 15, 16, 43, 60, 75, 76, 90, 91, 228, 242, 243, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580
;; rd  gen 	(7)
11, 1565, 1581, 1582, 1583, 1584, 1585
;; rd  kill	(41)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 1565, 1581, 1582, 1583, 1584, 1585
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; rd  out 	(38)
11, 43, 60, 75, 76, 90, 91, 228, 242, 243, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585
;;  UD chains for artificial uses
;;   reg 11 { d76(bb 0 insn -1) }
;;   reg 13 { d91(bb 0 insn -1) }
;;   reg 25 { d242(bb 0 insn -1) }
;;   reg 26 { d243(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 107
;;      reg 174 { d1580(bb 11 insn 101) }
;;   UD chains for insn luid 1 uid 108
;;      reg 133 { d1557(bb 11 insn 102) }
;;   UD chains for insn luid 2 uid 109
;;      reg 13 { d91(bb 0 insn -1) }
;;      reg 0 { d4(bb 12 insn 107) }
;;      reg 1 { d30(bb 12 insn 108) }
;;   UD chains for insn luid 3 uid 111
;;      reg 174 { d1580(bb 11 insn 101) }
;;   UD chains for insn luid 4 uid 112
;;      reg 177 { d1581(bb 12 insn 111) }
;;   UD chains for insn luid 6 uid 114
;;      reg 139 { d1565(bb 12 insn 112) }
;;      reg 178 { d1582(bb 12 insn 113) }
;;   UD chains for insn luid 8 uid 117
;;      reg 174 { d1580(bb 11 insn 101) }
;;   UD chains for insn luid 9 uid 118
;;      reg 139 { d1565(bb 12 insn 112) }
;;      reg 181 { d1584(bb 12 insn 117) }
;;   UD chains for insn luid 10 uid 119
;;      reg 179 { d1583(bb 12 insn 115) }
;;      reg 182 { d1585(bb 12 insn 118) }

( 11 12 )->[13]->( 14 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u137(11){ d76(bb 0 insn -1) }u138(13){ d91(bb 0 insn -1) }u139(25){ d242(bb 0 insn -1) }u140(26){ d243(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 138
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; live  gen 	 24 [cc] 138
;; live  kill	 14 [lr]
;; rd  in  	(43)
11, 12, 13, 14, 15, 16, 43, 60, 75, 76, 90, 91, 228, 242, 243, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585
;; rd  gen 	(2)
225, 1564
;; rd  kill	(34)
92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 1564
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; rd  out 	(44)
11, 12, 13, 14, 15, 16, 43, 60, 75, 76, 90, 91, 225, 242, 243, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585
;;  UD chains for artificial uses
;;   reg 11 { d76(bb 0 insn -1) }
;;   reg 13 { d91(bb 0 insn -1) }
;;   reg 25 { d242(bb 0 insn -1) }
;;   reg 26 { d243(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 122
;;      reg 13 { d91(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 123
;;      reg 144 { d1570(bb 2 insn 3) }
;;   UD chains for insn luid 2 uid 124
;;      reg 138 { d1564(bb 13 insn 123) }
;;   UD chains for insn luid 3 uid 125
;;      reg 24 { d225(bb 13 insn 124) }

( 13 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u145(11){ d76(bb 0 insn -1) }u146(13){ d91(bb 0 insn -1) }u147(25){ d242(bb 0 insn -1) }u148(26){ d243(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; live  gen 	
;; live  kill	 14 [lr]
;; rd  in  	(44)
11, 12, 13, 14, 15, 16, 43, 60, 75, 76, 90, 91, 225, 242, 243, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585
;; rd  gen 	(0)

;; rd  kill	(13)
92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(44)
11, 12, 13, 14, 15, 16, 43, 60, 75, 76, 90, 91, 225, 242, 243, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585
;;  UD chains for artificial uses
;;   reg 11 { d76(bb 0 insn -1) }
;;   reg 13 { d91(bb 0 insn -1) }
;;   reg 25 { d242(bb 0 insn -1) }
;;   reg 26 { d243(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 127
;;      reg 13 { d91(bb 0 insn -1) }
;;      reg 138 { d1564(bb 13 insn 123) }

( 13 14 )->[15]->( 1 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u151(11){ d76(bb 0 insn -1) }u152(13){ d91(bb 0 insn -1) }u153(25){ d242(bb 0 insn -1) }u154(26){ d243(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	 14 [lr]
;; rd  in  	(44)
11, 12, 13, 14, 15, 16, 43, 60, 75, 76, 90, 91, 225, 242, 243, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585
;; rd  gen 	(0)

;; rd  kill	(13)
92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(44)
11, 12, 13, 14, 15, 16, 43, 60, 75, 76, 90, 91, 225, 242, 243, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585
;;  UD chains for artificial uses
;;   reg 11 { d76(bb 0 insn -1) }
;;   reg 13 { d91(bb 0 insn -1) }
;;   reg 25 { d242(bb 0 insn -1) }
;;   reg 26 { d243(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 130
;;      reg 13 { d91(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 131
;;      reg 13 { d91(bb 0 insn -1) }

( 15 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u157(11){ d76(bb 0 insn -1) }u158(13){ d91(bb 0 insn -1) }u159(14){ }u160(25){ d242(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(44)
11, 12, 13, 14, 15, 16, 43, 60, 75, 76, 90, 91, 225, 242, 243, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(44)
11, 12, 13, 14, 15, 16, 43, 60, 75, 76, 90, 91, 225, 242, 243, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585
;;  UD chains for artificial uses
;;   reg 11 { d76(bb 0 insn -1) }
;;   reg 13 { d91(bb 0 insn -1) }
;;   reg 14 { }
;;   reg 25 { d242(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 140 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 13 to worklist
  Adding insn 28 to worklist
  Adding insn 36 to worklist
  Adding insn 48 to worklist
  Adding insn 44 to worklist
  Adding insn 56 to worklist
  Adding insn 53 to worklist
  Adding insn 70 to worklist
  Adding insn 67 to worklist
  Adding insn 64 to worklist
  Adding insn 76 to worklist
  Adding insn 84 to worklist
  Adding insn 81 to worklist
  Adding insn 98 to worklist
  Adding insn 95 to worklist
  Adding insn 92 to worklist
  Adding insn 104 to worklist
  Adding insn 119 to worklist
  Adding insn 114 to worklist
  Adding insn 109 to worklist
  Adding insn 125 to worklist
  Adding insn 122 to worklist
  Adding insn 127 to worklist
  Adding insn 131 to worklist
  Adding insn 130 to worklist
Finished finding needed instructions:
Processing use of (reg 13 sp) in insn 130:
Processing use of (reg 13 sp) in insn 131:
Processing use of (reg 13 sp) in insn 127:
Processing use of (reg 138 [ D.25203 ]) in insn 127:
  Adding insn 123 to worklist
Processing use of (reg 144 [ mdesc ]) in insn 123:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 13 sp) in insn 122:
Processing use of (reg 24 cc) in insn 125:
  Adding insn 124 to worklist
Processing use of (reg 138 [ D.25203 ]) in insn 124:
Processing use of (reg 13 sp) in insn 109:
Processing use of (reg 0 r0) in insn 109:
  Adding insn 107 to worklist
Processing use of (reg 1 r1) in insn 109:
  Adding insn 108 to worklist
Processing use of (reg 133 [ phys_initrd_size.896 ]) in insn 108:
  Adding insn 102 to worklist
Processing use of (reg 174) in insn 102:
  Adding insn 101 to worklist
Processing use of (reg 174) in insn 107:
Processing use of (reg 139 [ initrd_start.367 ]) in insn 114:
  Adding insn 112 to worklist
Processing use of (reg 178) in insn 114:
  Adding insn 113 to worklist
Processing use of (reg 177 [ phys_initrd_start ]) in insn 112:
  Adding insn 111 to worklist
Processing use of (reg 174) in insn 111:
Processing use of (reg 179) in insn 119:
  Adding insn 115 to worklist
Processing use of (reg 182) in insn 119:
  Adding insn 118 to worklist
Processing use of (reg 139 [ initrd_start.367 ]) in insn 118:
Processing use of (reg 181 [ phys_initrd_size ]) in insn 118:
  Adding insn 117 to worklist
Processing use of (reg 174) in insn 117:
Processing use of (reg 24 cc) in insn 104:
  Adding insn 103 to worklist
Processing use of (reg 133 [ phys_initrd_size.896 ]) in insn 103:
Processing use of (reg 13 sp) in insn 92:
Processing use of (reg 0 r0) in insn 92:
  Adding insn 89 to worklist
Processing use of (reg 1 r1) in insn 92:
  Adding insn 90 to worklist
Processing use of (reg 2 r2) in insn 92:
  Adding insn 91 to worklist
Processing use of (reg 165) in insn 91:
  Adding insn 73 to worklist
Processing use of (reg 165) in insn 90:
Processing use of (reg 165) in insn 95:
Processing use of (reg 171) in insn 95:
  Adding insn 94 to worklist
Processing use of (reg 165) in insn 98:
Processing use of (reg 171) in insn 98:
Processing use of (reg 13 sp) in insn 81:
Processing use of (reg 0 r0) in insn 81:
  Adding insn 79 to worklist
Processing use of (reg 1 r1) in insn 81:
  Adding insn 80 to worklist
Processing use of (reg 134 [ phys_initrd_size.892 ]) in insn 80:
  Adding insn 74 to worklist
Processing use of (reg 165) in insn 74:
Processing use of (reg 165) in insn 79:
Processing use of (reg 24 cc) in insn 84:
  Adding insn 83 to worklist
Processing use of (reg 140 [ D.25195 ]) in insn 83:
  Adding insn 82 to worklist
Processing use of (reg 0 r0) in insn 82:
Processing use of (reg 24 cc) in insn 76:
  Adding insn 75 to worklist
Processing use of (reg 134 [ phys_initrd_size.892 ]) in insn 75:
Processing use of (reg 13 sp) in insn 64:
Processing use of (reg 0 r0) in insn 64:
  Adding insn 61 to worklist
Processing use of (reg 1 r1) in insn 64:
  Adding insn 62 to worklist
Processing use of (reg 2 r2) in insn 64:
  Adding insn 63 to worklist
Processing use of (reg 156) in insn 63:
  Adding insn 45 to worklist
Processing use of (reg 156) in insn 62:
Processing use of (reg 141 [ D.25190 ]) in insn 67:
  Adding insn 54 to worklist
Processing use of (reg 156) in insn 67:
Processing use of (reg 0 r0) in insn 54:
Processing use of (reg 141 [ D.25190 ]) in insn 70:
Processing use of (reg 156) in insn 70:
Processing use of (reg 13 sp) in insn 53:
Processing use of (reg 0 r0) in insn 53:
  Adding insn 51 to worklist
Processing use of (reg 1 r1) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 142 [ phys_initrd_size.365 ]) in insn 52:
  Adding insn 46 to worklist
Processing use of (reg 156) in insn 46:
Processing use of (reg 156) in insn 51:
Processing use of (reg 24 cc) in insn 56:
  Adding insn 55 to worklist
Processing use of (reg 141 [ D.25190 ]) in insn 55:
Processing use of (reg 13 sp) in insn 44:
Processing use of (reg 0 r0) in insn 44:
  Adding insn 42 to worklist
Processing use of (reg 1 r1) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 153) in insn 43:
  Adding insn 41 to worklist
Processing use of (reg 154) in insn 41:
  Adding insn 39 to worklist
Processing use of (reg 155) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 155) in insn 42:
Processing use of (reg 24 cc) in insn 48:
  Adding insn 47 to worklist
Processing use of (reg 142 [ phys_initrd_size.365 ]) in insn 47:
Processing use of (reg 24 cc) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 137 [ i ]) in insn 35:
  Adding insn 29 to worklist
  Adding insn 21 to worklist
Processing use of (reg 151 [ <variable>.nr_banks ]) in insn 35:
  Adding insn 34 to worklist
Processing use of (reg 143 [ mi ]) in insn 34:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 136 [ ivtmp.885 ]) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 150) in insn 20:
  Adding insn 12 to worklist
Processing use of (reg 137 [ i ]) in insn 29:
Processing use of (reg 13 sp) in insn 28:
Processing use of (reg 0 r0) in insn 28:
  Adding insn 26 to worklist
Processing use of (reg 1 r1) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 135 [ D.26496 ]) in insn 27:
  Adding insn 25 to worklist
Processing use of (reg 136 [ ivtmp.885 ]) in insn 25:
  Adding insn 30 to worklist
Processing use of (reg 143 [ mi ]) in insn 25:
Processing use of (reg 136 [ ivtmp.885 ]) in insn 30:
Processing use of (reg 135 [ D.26496 ]) in insn 26:
Processing use of (reg 13 sp) in insn 13:
Processing use of (reg 150) in insn 13:
Processing use of (reg 13 sp) in insn 18:
Processing use of (reg 0 r0) in insn 18:
  Adding insn 14 to worklist
Processing use of (reg 1 r1) in insn 18:
  Adding insn 15 to worklist
Processing use of (reg 2 r2) in insn 18:
  Adding insn 16 to worklist
Processing use of (reg 3 r3) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 145) in insn 15:
  Adding insn 7 to worklist
Processing use of (reg 145) in insn 14:
Processing use of (reg 13 sp) in insn 19:


arm_memblock_init

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={22d,11u} r1={22d,9u} r2={17d,3u} r3={15d,1u} r11={1d,15u} r12={14d} r13={1d,29u} r14={13d,1u} r15={13d} r16={13d} r17={13d} r18={13d} r19={13d} r20={13d} r21={13d} r22={13d} r23={13d} r24={20d,7u} r25={1d,15u} r26={1d,14u} r27={13d} r28={13d} r29={13d} r30={13d} r31={13d} r32={13d} r33={13d} r34={13d} r35={13d} r36={13d} r37={13d} r38={13d} r39={13d} r40={13d} r41={13d} r42={13d} r43={13d} r44={13d} r45={13d} r46={13d} r47={13d} r48={13d} r49={13d} r50={13d} r51={13d} r52={13d} r53={13d} r54={13d} r55={13d} r56={13d} r57={13d} r58={13d} r59={13d} r60={13d} r61={13d} r62={13d} r63={13d} r64={13d} r65={13d} r66={13d} r67={13d} r68={13d} r69={13d} r70={13d} r71={13d} r72={13d} r73={13d} r74={13d} r75={13d} r76={13d} r77={13d} r78={13d} r79={13d} r80={13d} r81={13d} r82={13d} r83={13d} r84={13d} r85={13d} r86={13d} r87={13d} r88={13d} r89={13d} r90={13d} r91={13d} r92={13d} r93={13d} r94={13d} r95={13d} r96={13d} r97={13d} r98={13d} r99={13d} r100={13d} r101={13d} r102={13d} r103={13d} r104={13d} r105={13d} r106={13d} r107={13d} r108={13d} r109={13d} r110={13d} r111={13d} r112={13d} r113={13d} r114={13d} r115={13d} r116={13d} r117={13d} r118={13d} r119={13d} r120={13d} r121={13d} r122={13d} r123={13d} r124={13d} r125={13d} r126={13d} r127={13d} r133={1d,2u} r134={1d,2u} r135={1d,2u} r136={2d,3u} r137={2d,2u} r138={1d,2u} r139={1d,2u} r140={1d,1u} r141={1d,3u} r142={1d,2u} r143={1d,2u} r144={1d,1u} r145={1d,2u} r150={1d,2u} r151={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,2u} r156={1d,6u} r165={1d,6u} r171={1d,2u} r174={1d,4u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r181={1d,1u} r182={1d,1u} 
;;    total ref usage 1747{1586d,161u,0e} in 84{71 regular + 13 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556
0[0,22] 1[22,22] 2[44,17] 3[61,15] 11[76,1] 12[77,14] 13[91,1] 14[92,13] 15[105,13] 16[118,13] 17[131,13] 18[144,13] 19[157,13] 20[170,13] 21[183,13] 22[196,13] 23[209,13] 24[222,20] 25[242,1] 26[243,1] 27[244,13] 28[257,13] 29[270,13] 30[283,13] 31[296,13] 32[309,13] 33[322,13] 34[335,13] 35[348,13] 36[361,13] 37[374,13] 38[387,13] 39[400,13] 40[413,13] 41[426,13] 42[439,13] 43[452,13] 44[465,13] 45[478,13] 46[491,13] 47[504,13] 48[517,13] 49[530,13] 50[543,13] 51[556,13] 52[569,13] 53[582,13] 54[595,13] 55[608,13] 56[621,13] 57[634,13] 58[647,13] 59[660,13] 60[673,13] 61[686,13] 62[699,13] 63[712,13] 64[725,13] 65[738,13] 66[751,13] 67[764,13] 68[777,13] 69[790,13] 70[803,13] 71[816,13] 72[829,13] 73[842,13] 74[855,13] 75[868,13] 76[881,13] 77[894,13] 78[907,13] 79[920,13] 80[933,13] 81[946,13] 82[959,13] 83[972,13] 84[985,13] 85[998,13] 86[1011,13] 87[1024,13] 88[1037,13] 89[1050,13] 90[1063,13] 91[1076,13] 92[1089,13] 93[1102,13] 94[1115,13] 95[1128,13] 96[1141,13] 97[1154,13] 98[1167,13] 99[1180,13] 100[1193,13] 101[1206,13] 102[1219,13] 103[1232,13] 104[1245,13] 105[1258,13] 106[1271,13] 107[1284,13] 108[1297,13] 109[1310,13] 110[1323,13] 111[1336,13] 112[1349,13] 113[1362,13] 114[1375,13] 115[1388,13] 116[1401,13] 117[1414,13] 118[1427,13] 119[1440,13] 120[1453,13] 121[1466,13] 122[1479,13] 123[1492,13] 124[1505,13] 125[1518,13] 126[1531,13] 127[1544,13] 133[1557,1] 134[1558,1] 135[1559,1] 136[1560,2] 137[1562,2] 138[1564,1] 139[1565,1] 140[1566,1] 141[1567,1] 142[1568,1] 143[1569,1] 144[1570,1] 145[1571,1] 150[1572,1] 151[1573,1] 153[1574,1] 154[1575,1] 155[1576,1] 156[1577,1] 165[1578,1] 171[1579,1] 174[1580,1] 177[1581,1] 178[1582,1] 179[1583,1] 181[1584,1] 182[1585,1] 
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 136 137 143 144 145 150
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 136 137 143 144 145 150
;; live  kill	 14 [lr]
;; rd  in  	(10)
21, 43, 60, 75, 76, 90, 91, 104, 242, 243
;; rd  gen 	(6)
1560, 1562, 1569, 1570, 1571, 1572
;; rd  kill	(21)
92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 1560, 1561, 1562, 1563, 1569, 1570, 1571, 1572

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/mm/init.c:329 (set (reg/v/f:SI 143 [ mi ])
        (reg:SI 0 r0 [ mi ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ mi ])
        (nil)))

(insn 3 2 4 2 arch/arm/mm/init.c:329 (set (reg/v/f:SI 144 [ mdesc ])
        (reg:SI 1 r1 [ mdesc ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ mdesc ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 12 2 arch/arm/mm/init.c:332 (set (reg/f:SI 145)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 12 7 13 2 arch/arm/mm/init.c:332 (set (reg:SI 150)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 arch/arm/mm/init.c:332 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 150)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 14 13 15 2 arch/arm/mm/init.c:332 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 145)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 8 [0x8])))
        (nil)))

(insn 15 14 16 2 arch/arm/mm/init.c:332 (set (reg:SI 1 r1)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 145)
                (const_int 4 [0x4])) [0 meminfo.nr_banks+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 145)
        (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 4 [0x4]))) [0 meminfo.nr_banks+0 S4 A32])
            (nil))))

(insn 16 15 17 2 arch/arm/mm/init.c:332 (set (reg:SI 2 r2)
        (const_int 12 [0xc])) 167 {*arm_movsi_insn} (nil))

(insn 17 16 18 2 arch/arm/mm/init.c:332 (set (reg:SI 3 r3)
        (symbol_ref:SI ("meminfo_cmp") [flags 0x3] <function_decl 0x115b7c80 meminfo_cmp>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("meminfo_cmp") [flags 0x3] <function_decl 0x115b7c80 meminfo_cmp>)
        (nil)))

(call_insn 18 17 19 2 arch/arm/mm/init.c:332 (parallel [
            (call (mem:SI (symbol_ref:SI ("sort") [flags 0x41] <function_decl 0x11402380 sort>) [0 S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(call_insn 19 18 20 2 arch/arm/mm/init.c:334 (parallel [
            (call (mem:SI (symbol_ref:SI ("memblock_init") [flags 0x41] <function_decl 0x113f7480 memblock_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 20 19 21 2 arch/arm/mm/init.c:334 (set (reg:SI 136 [ ivtmp.885 ])
        (reg:SI 150)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 150)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 21 20 140 2 arch/arm/mm/init.c:335 (set (reg/v:SI 137 [ i ])
        (reg:SI 136 [ ivtmp.885 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(jump_insn 140 21 141 2 arch/arm/mm/init.c:335 (set (pc)
        (label_ref 31)) -1 (nil))
;; End of basic block 2 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 143 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 143 144
;; rd  out 	(15)
21, 43, 60, 75, 76, 90, 91, 242, 243, 1560, 1562, 1569, 1570, 1571, 1572


;; Succ edge  4 [100.0%] 

(barrier 141 140 33)

;; Start of basic block ( 4) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u18(11){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 143 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 143
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 136 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 143 144
;; live  gen 	 0 [r0] 1 [r1] 135 136 137
;; live  kill	 14 [lr]
;; rd  in  	(21)
17, 21, 43, 60, 75, 76, 90, 91, 238, 242, 243, 1559, 1560, 1561, 1562, 1563, 1569, 1570, 1571, 1572, 1573
;; rd  gen 	(4)
17, 1559, 1561, 1563
;; rd  kill	(40)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 1559, 1560, 1561, 1562, 1563

;; Pred edge  4 [88.9%] 
(code_label 33 141 24 3 90 "" [1 uses])

(note 24 33 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 3 arch/arm/mm/init.c:328 (set (reg/f:SI 135 [ D.26496 ])
        (plus:SI (reg/v/f:SI 143 [ mi ])
            (reg:SI 136 [ ivtmp.885 ]))) 4 {*arm_addsi3} (nil))

(insn 26 25 27 3 arch/arm/mm/init.c:336 (set (reg:SI 0 r0)
        (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.26496 ])
                (const_int 4 [0x4])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 27 26 28 3 arch/arm/mm/init.c:336 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.26496 ])
                (const_int 8 [0x8])) [0 <variable>.size+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 135 [ D.26496 ])
        (nil)))

(call_insn 28 27 29 3 arch/arm/mm/init.c:336 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memblock_add") [flags 0x41] <function_decl 0x113f7580 memblock_add>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 29 28 30 3 arch/arm/mm/init.c:335 discrim 2 (set (reg/v:SI 137 [ i ])
        (plus:SI (reg/v:SI 137 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 30 29 31 3 arch/arm/mm/init.c:335 discrim 2 (set (reg:SI 136 [ ivtmp.885 ])
        (plus:SI (reg:SI 136 [ ivtmp.885 ])
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 143 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 143 144
;; rd  out 	(18)
17, 43, 60, 75, 76, 90, 91, 238, 242, 243, 1559, 1561, 1563, 1569, 1570, 1571, 1572, 1573


;; Succ edge  4 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 3 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u31(11){ }u32(13){ }u33(25){ }u34(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 143 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 143
;; lr  def 	 24 [cc] 151
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 143 144
;; live  gen 	 24 [cc] 151
;; live  kill	
;; rd  in  	(21)
17, 21, 43, 60, 75, 76, 90, 91, 238, 242, 243, 1559, 1560, 1561, 1562, 1563, 1569, 1570, 1571, 1572, 1573
;; rd  gen 	(2)
238, 1573
;; rd  kill	(21)
222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 1573

;; Pred edge  3 [100.0%]  (fallthru,dfs_back)
;; Pred edge  2 [100.0%] 
(code_label 31 30 32 4 89 "" [1 uses])

(note 32 31 34 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 34 32 35 4 arch/arm/mm/init.c:335 (set (reg:SI 151 [ <variable>.nr_banks ])
        (mem/s/j:SI (reg/v/f:SI 143 [ mi ]) [0 <variable>.nr_banks+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 35 34 36 4 arch/arm/mm/init.c:335 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ i ])
            (reg:SI 151 [ <variable>.nr_banks ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 151 [ <variable>.nr_banks ])
        (nil)))

(jump_insn 36 35 37 4 arch/arm/mm/init.c:335 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 33)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8889 [0x22b9])
            (nil))))
;; End of basic block 4 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 143 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 143 144
;; rd  out 	(21)
17, 21, 43, 60, 75, 76, 90, 91, 238, 242, 243, 1559, 1560, 1561, 1562, 1563, 1569, 1570, 1571, 1572, 1573


;; Succ edge  3 [88.9%] 
;; Succ edge  5 [11.1%]  (fallthru,loop_exit)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u39(11){ }u40(13){ }u41(25){ }u42(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 142 153 154 155 156
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 142 153 154 155 156
;; live  kill	 14 [lr]
;; rd  in  	(21)
17, 21, 43, 60, 75, 76, 90, 91, 238, 242, 243, 1559, 1560, 1561, 1562, 1563, 1569, 1570, 1571, 1572, 1573
;; rd  gen 	(7)
16, 236, 1568, 1574, 1575, 1576, 1577
;; rd  kill	(60)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 1568, 1574, 1575, 1576, 1577

;; Pred edge  4 [11.1%]  (fallthru,loop_exit)
(note 37 36 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 39 37 40 5 arch/arm/mm/init.c:342 (set (reg/f:SI 154)
        (symbol_ref:SI ("_end") [flags 0xc0] <var_decl 0x11478300 _end>)) 167 {*arm_movsi_insn} (nil))

(insn 40 39 41 5 arch/arm/mm/init.c:342 (set (reg/f:SI 155)
        (symbol_ref:SI ("_stext") [flags 0xc0] <var_decl 0x113f9720 _stext>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("_stext") [flags 0xc0] <var_decl 0x113f9720 _stext>)
        (nil)))

(insn 41 40 42 5 arch/arm/mm/init.c:342 (set (reg:SI 153)
        (minus:SI (reg/f:SI 154)
            (reg/f:SI 155))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg/f:SI 154)
        (expr_list:REG_EQUAL (minus:SI (symbol_ref:SI ("_end") [flags 0xc0] <var_decl 0x11478300 _end>)
                (symbol_ref:SI ("_stext") [flags 0xc0] <var_decl 0x113f9720 _stext>))
            (nil))))

(insn 42 41 43 5 arch/arm/mm/init.c:342 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 155)
            (const_int 1073741824 [0x40000000]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 155)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_stext") [flags 0xc0] <var_decl 0x113f9720 _stext>)
                    (const_int 1073741824 [0x40000000])))
            (nil))))

(insn 43 42 44 5 arch/arm/mm/init.c:342 (set (reg:SI 1 r1)
        (reg:SI 153)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 153)
        (nil)))

(call_insn 44 43 45 5 arch/arm/mm/init.c:342 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memblock_reserve") [flags 0x41] <function_decl 0x113f7700 memblock_reserve>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 45 44 46 5 arch/arm/mm/init.c:345 (set (reg/f:SI 156)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 46 45 47 5 arch/arm/mm/init.c:345 (set (reg:SI 142 [ phys_initrd_size.365 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 156)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))) [0 phys_initrd_size+0 S4 A32])
        (nil)))

(insn 47 46 48 5 arch/arm/mm/init.c:345 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ phys_initrd_size.365 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 48 47 49 5 arch/arm/mm/init.c:345 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 71)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 5 -> ( 6 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144 156
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144 156
;; rd  out 	(25)
16, 43, 60, 75, 76, 90, 91, 236, 242, 243, 1559, 1560, 1561, 1562, 1563, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577


;; Succ edge  6 [29.0%]  (fallthru)
;; Succ edge  8 [71.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u53(11){ }u54(13){ }u55(25){ }u56(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144 156
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 156
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 144 156
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 141
;; live  kill	 14 [lr]
;; rd  in  	(25)
16, 43, 60, 75, 76, 90, 91, 236, 242, 243, 1559, 1560, 1561, 1562, 1563, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577
;; rd  gen 	(3)
15, 234, 1567
;; rd  kill	(56)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 1567

;; Pred edge  5 [29.0%]  (fallthru)
(note 49 48 51 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 51 49 52 6 arch/arm/mm/init.c:346 (set (reg:SI 0 r0)
        (mem/c/i:SI (reg/f:SI 156) [0 phys_initrd_start+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 phys_initrd_start+0 S4 A32])
        (nil)))

(insn 52 51 53 6 arch/arm/mm/init.c:346 (set (reg:SI 1 r1)
        (reg:SI 142 [ phys_initrd_size.365 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 142 [ phys_initrd_size.365 ])
        (nil)))

(call_insn 53 52 54 6 arch/arm/mm/init.c:346 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memblock_is_region_memory") [flags 0x41] <function_decl 0x113f7c00 memblock_is_region_memory>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 54 53 55 6 arch/arm/mm/init.c:346 (set (reg:SI 141 [ D.25190 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 55 54 56 6 arch/arm/mm/init.c:345 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141 [ D.25190 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 56 55 57 6 arch/arm/mm/init.c:345 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 71)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 144 156
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 144 156
;; rd  out 	(26)
15, 43, 60, 75, 76, 90, 91, 234, 242, 243, 1559, 1560, 1561, 1562, 1563, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577


;; Succ edge  7 [0.0%]  (fallthru)
;; Succ edge  8 [100.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u65(11){ }u66(13){ }u67(25){ }u68(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 144 156
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 156
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 144 156
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	 14 [lr]
;; rd  in  	(26)
15, 43, 60, 75, 76, 90, 91, 234, 242, 243, 1559, 1560, 1561, 1562, 1563, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577
;; rd  gen 	(1)
14
;; rd  kill	(35)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104

;; Pred edge  6 [0.0%]  (fallthru)
(note 57 56 61 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 61 57 62 7 arch/arm/mm/init.c:347 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x11160a80>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x11160a80>)
        (nil)))

(insn 62 61 63 7 arch/arm/mm/init.c:347 (set (reg:SI 1 r1)
        (mem/c/i:SI (reg/f:SI 156) [0 phys_initrd_start+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 phys_initrd_start+0 S4 A32])
        (nil)))

(insn 63 62 64 7 arch/arm/mm/init.c:347 (set (reg:SI 2 r2)
        (mem/c/i:SI (plus:SI (reg/f:SI 156)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))) [0 phys_initrd_size+0 S4 A32])
        (nil)))

(call_insn 64 63 67 7 arch/arm/mm/init.c:347 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 67 64 70 7 arch/arm/mm/init.c:349 (set (mem/c/i:SI (plus:SI (reg/f:SI 156)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])
        (reg:SI 141 [ D.25190 ])) 167 {*arm_movsi_insn} (nil))

(insn 70 67 71 7 arch/arm/mm/init.c:349 (set (mem/c/i:SI (reg/f:SI 156) [0 phys_initrd_start+0 S4 A32])
        (reg:SI 141 [ D.25190 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 156)
        (expr_list:REG_DEAD (reg:SI 141 [ D.25190 ])
            (nil))))
;; End of basic block 7 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; rd  out 	(26)
14, 43, 60, 75, 76, 90, 91, 234, 242, 243, 1559, 1560, 1561, 1562, 1563, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 5 6 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u79(11){ }u80(13){ }u81(25){ }u82(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 165
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; live  gen 	 24 [cc] 134 165
;; live  kill	
;; rd  in  	(29)
14, 15, 16, 43, 60, 75, 76, 90, 91, 234, 236, 242, 243, 1559, 1560, 1561, 1562, 1563, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577
;; rd  gen 	(3)
232, 1558, 1578
;; rd  kill	(22)
222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 1558, 1578

;; Pred edge  5 [71.0%] 
;; Pred edge  6 [100.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 71 70 72 8 91 "" [2 uses])

(note 72 71 73 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 73 72 74 8 arch/arm/mm/init.c:351 (set (reg/f:SI 165)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 74 73 75 8 arch/arm/mm/init.c:351 (set (reg:SI 134 [ phys_initrd_size.892 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 165)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))) [0 phys_initrd_size+0 S4 A32])
        (nil)))

(insn 75 74 76 8 arch/arm/mm/init.c:351 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ phys_initrd_size.892 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 76 75 77 8 arch/arm/mm/init.c:351 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 99)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 8 -> ( 9 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 144 165
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 144 165
;; rd  out 	(30)
14, 15, 16, 43, 60, 75, 76, 90, 91, 232, 242, 243, 1558, 1559, 1560, 1561, 1562, 1563, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578


;; Succ edge  9 [29.0%]  (fallthru)
;; Succ edge  11 [71.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u86(11){ }u87(13){ }u88(25){ }u89(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 144 165
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 165
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 144 165
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 140
;; live  kill	 14 [lr]
;; rd  in  	(30)
14, 15, 16, 43, 60, 75, 76, 90, 91, 232, 242, 243, 1558, 1559, 1560, 1561, 1562, 1563, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578
;; rd  gen 	(3)
13, 230, 1566
;; rd  kill	(56)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 1566

;; Pred edge  8 [29.0%]  (fallthru)
(note 77 76 79 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 79 77 80 9 arch/arm/mm/init.c:352 (set (reg:SI 0 r0)
        (mem/c/i:SI (reg/f:SI 165) [0 phys_initrd_start+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 phys_initrd_start+0 S4 A32])
        (nil)))

(insn 80 79 81 9 arch/arm/mm/init.c:352 (set (reg:SI 1 r1)
        (reg:SI 134 [ phys_initrd_size.892 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 134 [ phys_initrd_size.892 ])
        (nil)))

(call_insn 81 80 82 9 arch/arm/mm/init.c:352 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memblock_is_region_reserved") [flags 0x41] <function_decl 0x113f7d00 memblock_is_region_reserved>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 82 81 83 9 arch/arm/mm/init.c:352 (set (reg:SI 140 [ D.25195 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 83 82 84 9 arch/arm/mm/init.c:351 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ D.25195 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 140 [ D.25195 ])
        (nil)))

(jump_insn 84 83 85 9 arch/arm/mm/init.c:351 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 99)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 9 -> ( 10 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 165
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 165
;; rd  out 	(29)
13, 43, 60, 75, 76, 90, 91, 230, 242, 243, 1558, 1559, 1560, 1561, 1562, 1563, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578


;; Succ edge  10 [0.0%]  (fallthru)
;; Succ edge  11 [100.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u98(11){ }u99(13){ }u100(25){ }u101(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 165
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 171
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 165
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 171
;; live  kill	 14 [lr]
;; rd  in  	(29)
13, 43, 60, 75, 76, 90, 91, 230, 242, 243, 1558, 1559, 1560, 1561, 1562, 1563, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578
;; rd  gen 	(2)
12, 1579
;; rd  kill	(36)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 1579

;; Pred edge  9 [0.0%]  (fallthru)
(note 85 84 89 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 89 85 90 10 arch/arm/mm/init.c:353 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x1174ae00>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x1174ae00>)
        (nil)))

(insn 90 89 91 10 arch/arm/mm/init.c:353 (set (reg:SI 1 r1)
        (mem/c/i:SI (reg/f:SI 165) [0 phys_initrd_start+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 phys_initrd_start+0 S4 A32])
        (nil)))

(insn 91 90 92 10 arch/arm/mm/init.c:353 (set (reg:SI 2 r2)
        (mem/c/i:SI (plus:SI (reg/f:SI 165)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))) [0 phys_initrd_size+0 S4 A32])
        (nil)))

(call_insn 92 91 94 10 arch/arm/mm/init.c:353 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 94 92 95 10 arch/arm/mm/init.c:355 (set (reg:SI 171)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 95 94 98 10 arch/arm/mm/init.c:355 (set (mem/c/i:SI (plus:SI (reg/f:SI 165)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])
        (reg:SI 171)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 98 95 99 10 arch/arm/mm/init.c:355 (set (mem/c/i:SI (reg/f:SI 165) [0 phys_initrd_start+0 S4 A32])
        (reg:SI 171)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 171)
        (expr_list:REG_DEAD (reg/f:SI 165)
            (expr_list:REG_EQUAL (const_int 0 [0x0])
                (nil)))))
;; End of basic block 10 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; rd  out 	(30)
12, 43, 60, 75, 76, 90, 91, 230, 242, 243, 1558, 1559, 1560, 1561, 1562, 1563, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 8 9 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u112(11){ }u113(13){ }u114(25){ }u115(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 133 174
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; live  gen 	 24 [cc] 133 174
;; live  kill	
;; rd  in  	(35)
12, 13, 14, 15, 16, 43, 60, 75, 76, 90, 91, 230, 232, 242, 243, 1558, 1559, 1560, 1561, 1562, 1563, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579
;; rd  gen 	(3)
228, 1557, 1580
;; rd  kill	(22)
222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 1557, 1580

;; Pred edge  8 [71.0%] 
;; Pred edge  9 [100.0%] 
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 99 98 100 11 92 "" [2 uses])

(note 100 99 101 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 101 100 102 11 arch/arm/mm/init.c:357 (set (reg/f:SI 174)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 102 101 103 11 arch/arm/mm/init.c:357 (set (reg:SI 133 [ phys_initrd_size.896 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 174)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))) [0 phys_initrd_size+0 S4 A32])
        (nil)))

(insn 103 102 104 11 arch/arm/mm/init.c:357 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ phys_initrd_size.896 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 104 103 105 11 arch/arm/mm/init.c:357 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 11 -> ( 12 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 144 174
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 144 174
;; rd  out 	(36)
12, 13, 14, 15, 16, 43, 60, 75, 76, 90, 91, 228, 242, 243, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580


;; Succ edge  12 [29.0%]  (fallthru)
;; Succ edge  13 [71.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u119(11){ }u120(13){ }u121(25){ }u122(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 144 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 174
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139 177 178 179 181 182
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 144 174
;; live  gen 	 0 [r0] 1 [r1] 139 177 178 179 181 182
;; live  kill	 14 [lr]
;; rd  in  	(36)
12, 13, 14, 15, 16, 43, 60, 75, 76, 90, 91, 228, 242, 243, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580
;; rd  gen 	(7)
11, 1565, 1581, 1582, 1583, 1584, 1585
;; rd  kill	(41)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 1565, 1581, 1582, 1583, 1584, 1585

;; Pred edge  11 [29.0%]  (fallthru)
(note 105 104 107 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 107 105 108 12 arch/arm/mm/init.c:358 (set (reg:SI 0 r0)
        (mem/c/i:SI (reg/f:SI 174) [0 phys_initrd_start+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 phys_initrd_start+0 S4 A32])
        (nil)))

(insn 108 107 109 12 arch/arm/mm/init.c:358 (set (reg:SI 1 r1)
        (reg:SI 133 [ phys_initrd_size.896 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 133 [ phys_initrd_size.896 ])
        (nil)))

(call_insn 109 108 111 12 arch/arm/mm/init.c:358 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memblock_reserve") [flags 0x41] <function_decl 0x113f7700 memblock_reserve>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 111 109 112 12 arch/arm/mm/init.c:361 (set (reg:SI 177 [ phys_initrd_start ])
        (mem/c/i:SI (reg/f:SI 174) [0 phys_initrd_start+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 phys_initrd_start+0 S4 A32])
        (nil)))

(insn 112 111 113 12 arch/arm/mm/init.c:361 (set (reg:SI 139 [ initrd_start.367 ])
        (plus:SI (reg:SI 177 [ phys_initrd_start ])
            (const_int -1073741824 [0xffffffffc0000000]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 177 [ phys_initrd_start ])
        (nil)))

(insn 113 112 114 12 arch/arm/mm/init.c:361 (set (reg/f:SI 178)
        (symbol_ref:SI ("initrd_start") [flags 0xc0] <var_decl 0x111e8b40 initrd_start>)) 167 {*arm_movsi_insn} (nil))

(insn 114 113 115 12 arch/arm/mm/init.c:361 (set (mem/c/i:SI (reg/f:SI 178) [0 initrd_start+0 S4 A32])
        (reg:SI 139 [ initrd_start.367 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 178)
        (nil)))

(insn 115 114 117 12 arch/arm/mm/init.c:362 (set (reg/f:SI 179)
        (symbol_ref:SI ("initrd_end") [flags 0xc0] <var_decl 0x111e8ba0 initrd_end>)) 167 {*arm_movsi_insn} (nil))

(insn 117 115 118 12 arch/arm/mm/init.c:362 (set (reg:SI 181 [ phys_initrd_size ])
        (mem/c/i:SI (plus:SI (reg/f:SI 174)
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 174)
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 4 [0x4]))) [0 phys_initrd_size+0 S4 A32])
            (nil))))

(insn 118 117 119 12 arch/arm/mm/init.c:362 (set (reg:SI 182)
        (plus:SI (reg:SI 139 [ initrd_start.367 ])
            (reg:SI 181 [ phys_initrd_size ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 181 [ phys_initrd_size ])
        (expr_list:REG_DEAD (reg:SI 139 [ initrd_start.367 ])
            (nil))))

(insn 119 118 120 12 arch/arm/mm/init.c:362 (set (mem/c/i:SI (reg/f:SI 179) [0 initrd_end+0 S4 A32])
        (reg:SI 182)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 182)
        (expr_list:REG_DEAD (reg/f:SI 179)
            (nil))))
;; End of basic block 12 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; rd  out 	(38)
11, 43, 60, 75, 76, 90, 91, 228, 242, 243, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 11 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u137(11){ }u138(13){ }u139(25){ }u140(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 138
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; live  gen 	 24 [cc] 138
;; live  kill	 14 [lr]
;; rd  in  	(43)
11, 12, 13, 14, 15, 16, 43, 60, 75, 76, 90, 91, 228, 242, 243, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585
;; rd  gen 	(2)
225, 1564
;; rd  kill	(34)
92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 1564

;; Pred edge  11 [71.0%] 
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 120 119 121 13 93 "" [1 uses])

(note 121 120 122 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(call_insn 122 121 123 13 arch/arm/mm/init.c:366 (parallel [
            (call (mem:SI (symbol_ref:SI ("arm_mm_memblock_reserve") [flags 0x41] <function_decl 0x115b7280 arm_mm_memblock_reserve>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 123 122 124 13 arch/arm/mm/init.c:370 (set (reg/f:SI 138 [ D.25203 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 144 [ mdesc ])
                (const_int 36 [0x24])) [0 <variable>.reserve+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 144 [ mdesc ])
        (nil)))

(insn 124 123 125 13 arch/arm/mm/init.c:370 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 138 [ D.25203 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 125 124 126 13 arch/arm/mm/init.c:370 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 128)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2165 [0x875])
            (nil))))
;; End of basic block 13 -> ( 14 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; rd  out 	(44)
11, 12, 13, 14, 15, 16, 43, 60, 75, 76, 90, 91, 225, 242, 243, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585


;; Succ edge  14 [78.3%]  (fallthru)
;; Succ edge  15 [21.6%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u145(11){ }u146(13){ }u147(25){ }u148(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; live  gen 	
;; live  kill	 14 [lr]
;; rd  in  	(44)
11, 12, 13, 14, 15, 16, 43, 60, 75, 76, 90, 91, 225, 242, 243, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585
;; rd  gen 	(0)

;; rd  kill	(13)
92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104

;; Pred edge  13 [78.3%]  (fallthru)
(note 126 125 127 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(call_insn 127 126 128 14 arch/arm/mm/init.c:371 (parallel [
            (call (mem:SI (reg/f:SI 138 [ D.25203 ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 138 [ D.25203 ])
        (nil))
    (nil))
;; End of basic block 14 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(44)
11, 12, 13, 14, 15, 16, 43, 60, 75, 76, 90, 91, 225, 242, 243, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 13 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u151(11){ }u152(13){ }u153(25){ }u154(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	 14 [lr]
;; rd  in  	(44)
11, 12, 13, 14, 15, 16, 43, 60, 75, 76, 90, 91, 225, 242, 243, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585
;; rd  gen 	(0)

;; rd  kill	(13)
92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104

;; Pred edge  13 [21.6%] 
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 128 127 129 15 94 "" [1 uses])

(note 129 128 130 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(call_insn 130 129 131 15 arch/arm/mm/init.c:373 (parallel [
            (call (mem:SI (symbol_ref:SI ("memblock_analyze") [flags 0x41] <function_decl 0x113f7500 memblock_analyze>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn/j 131 130 132 15 arch/arm/mm/init.c:374 (parallel [
            (call (mem:SI (symbol_ref:SI ("memblock_dump_all") [flags 0x41] <function_decl 0x113f7d80 memblock_dump_all>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (nil)
    (nil))
;; End of basic block 15 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(44)
11, 12, 13, 14, 15, 16, 43, 60, 75, 76, 90, 91, 225, 242, 243, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 132 131 0)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function pfn_valid (pfn_valid)[0:1350]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)


pfn_valid

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 13[sp]
;;  ref usage 	r0={3d,3u} r1={2d} r2={2d} r3={2d} r11={1d,2u} r12={2d} r13={1d,3u} r14={1d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r135={1d,1u} r136={1d,1u} 
;;    total ref usage 143{129d,14u,0e} in 4{3 regular + 1 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126
0[0,3] 1[3,2] 2[5,2] 3[7,2] 11[9,1] 12[10,2] 13[12,1] 14[13,1] 15[14,1] 16[15,1] 17[16,1] 18[17,1] 19[18,1] 20[19,1] 21[20,1] 22[21,1] 23[22,1] 24[23,1] 25[24,1] 26[25,1] 27[26,1] 28[27,1] 29[28,1] 30[29,1] 31[30,1] 32[31,1] 33[32,1] 34[33,1] 35[34,1] 36[35,1] 37[36,1] 38[37,1] 39[38,1] 40[39,1] 41[40,1] 42[41,1] 43[42,1] 44[43,1] 45[44,1] 46[45,1] 47[46,1] 48[47,1] 49[48,1] 50[49,1] 51[50,1] 52[51,1] 53[52,1] 54[53,1] 55[54,1] 56[55,1] 57[56,1] 58[57,1] 59[58,1] 60[59,1] 61[60,1] 62[61,1] 63[62,1] 64[63,1] 65[64,1] 66[65,1] 67[66,1] 68[67,1] 69[68,1] 70[69,1] 71[70,1] 72[71,1] 73[72,1] 74[73,1] 75[74,1] 76[75,1] 77[76,1] 78[77,1] 79[78,1] 80[79,1] 81[80,1] 82[81,1] 83[82,1] 84[83,1] 85[84,1] 86[85,1] 87[86,1] 88[87,1] 89[88,1] 90[89,1] 91[90,1] 92[91,1] 93[92,1] 94[93,1] 95[94,1] 96[95,1] 97[96,1] 98[97,1] 99[98,1] 100[99,1] 101[100,1] 102[101,1] 103[102,1] 104[103,1] 105[104,1] 106[105,1] 107[106,1] 108[107,1] 109[108,1] 110[109,1] 111[110,1] 112[111,1] 113[112,1] 114[113,1] 115[114,1] 116[115,1] 117[116,1] 118[117,1] 119[118,1] 120[119,1] 121[120,1] 122[121,1] 123[122,1] 124[123,1] 125[124,1] 126[125,1] 127[126,1] 135[127,1] 136[128,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d4(1){ }d6(2){ }d8(3){ }d9(11){ }d11(12){ }d12(13){ }d13(14){ }d24(25){ }d25(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(10)
2, 4, 6, 8, 9, 11, 12, 13, 24, 25
;; rd  kill	(16)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 24, 25
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(10)
2, 4, 6, 8, 9, 11, 12, 13, 24, 25

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ d9(bb 0 insn -1) }u1(13){ d12(bb 0 insn -1) }u2(25){ d24(bb 0 insn -1) }u3(26){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 136
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 135 136
;; live  kill	
;; rd  in  	(10)
2, 4, 6, 8, 9, 11, 12, 13, 24, 25
;; rd  gen 	(3)
0, 127, 128
;; rd  kill	(5)
0, 1, 2, 127, 128
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(12)
0, 4, 6, 8, 9, 11, 12, 13, 24, 25, 127, 128
;;  UD chains for artificial uses
;;   reg 11 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 25 { d24(bb 0 insn -1) }
;;   reg 26 { d25(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { d2(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 6
;;      reg 135 { d127(bb 2 insn 2) }
;;   UD chains for insn luid 2 uid 7
;;      reg 136 { d128(bb 2 insn 6) }
;;   UD chains for insn luid 3 uid 8
;;      reg 13 { d12(bb 0 insn -1) }
;;      reg 0 { d1(bb 2 insn 7) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u9(0){ d0(bb 2 insn 8) }u10(11){ d9(bb 0 insn -1) }u11(13){ d12(bb 0 insn -1) }u12(14){ d13(bb 0 insn -1) }u13(25){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(12)
0, 4, 6, 8, 9, 11, 12, 13, 24, 25, 127, 128
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(12)
0, 4, 6, 8, 9, 11, 12, 13, 24, 25, 127, 128
;;  UD chains for artificial uses
;;   reg 0 { d0(bb 2 insn 8) }
;;   reg 11 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 14 { d13(bb 0 insn -1) }
;;   reg 25 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 8 to worklist
Finished finding needed instructions:
Processing use of (reg 13 sp) in insn 8:
Processing use of (reg 0 r0) in insn 8:
  Adding insn 7 to worklist
Processing use of (reg 136) in insn 7:
  Adding insn 6 to worklist
Processing use of (reg 135 [ pfn ]) in insn 6:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:


pfn_valid

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 13[sp]
;;  ref usage 	r0={3d,3u} r1={2d} r2={2d} r3={2d} r11={1d,2u} r12={2d} r13={1d,3u} r14={1d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r135={1d,1u} r136={1d,1u} 
;;    total ref usage 143{129d,14u,0e} in 4{3 regular + 1 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126
0[0,3] 1[3,2] 2[5,2] 3[7,2] 11[9,1] 12[10,2] 13[12,1] 14[13,1] 15[14,1] 16[15,1] 17[16,1] 18[17,1] 19[18,1] 20[19,1] 21[20,1] 22[21,1] 23[22,1] 24[23,1] 25[24,1] 26[25,1] 27[26,1] 28[27,1] 29[28,1] 30[29,1] 31[30,1] 32[31,1] 33[32,1] 34[33,1] 35[34,1] 36[35,1] 37[36,1] 38[37,1] 39[38,1] 40[39,1] 41[40,1] 42[41,1] 43[42,1] 44[43,1] 45[44,1] 46[45,1] 47[46,1] 48[47,1] 49[48,1] 50[49,1] 51[50,1] 52[51,1] 53[52,1] 54[53,1] 55[54,1] 56[55,1] 57[56,1] 58[57,1] 59[58,1] 60[59,1] 61[60,1] 62[61,1] 63[62,1] 64[63,1] 65[64,1] 66[65,1] 67[66,1] 68[67,1] 69[68,1] 70[69,1] 71[70,1] 72[71,1] 73[72,1] 74[73,1] 75[74,1] 76[75,1] 77[76,1] 78[77,1] 79[78,1] 80[79,1] 81[80,1] 82[81,1] 83[82,1] 84[83,1] 85[84,1] 86[85,1] 87[86,1] 88[87,1] 89[88,1] 90[89,1] 91[90,1] 92[91,1] 93[92,1] 94[93,1] 95[94,1] 96[95,1] 97[96,1] 98[97,1] 99[98,1] 100[99,1] 101[100,1] 102[101,1] 103[102,1] 104[103,1] 105[104,1] 106[105,1] 107[106,1] 108[107,1] 109[108,1] 110[109,1] 111[110,1] 112[111,1] 113[112,1] 114[113,1] 115[114,1] 116[115,1] 117[116,1] 118[117,1] 119[118,1] 120[119,1] 121[120,1] 122[121,1] 123[122,1] 124[123,1] 125[124,1] 126[125,1] 127[126,1] 135[127,1] 136[128,1] 
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 136
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 135 136
;; live  kill	
;; rd  in  	(10)
2, 4, 6, 8, 9, 11, 12, 13, 24, 25
;; rd  gen 	(3)
0, 127, 128
;; rd  kill	(5)
0, 1, 2, 127, 128

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/mm/init.c:300 (set (reg/v:SI 135 [ pfn ])
        (reg:SI 0 r0 [ pfn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ pfn ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/mm/init.c:301 (set (reg:SI 136)
        (ashift:SI (reg/v:SI 135 [ pfn ])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 135 [ pfn ])
        (nil)))

(insn 7 6 8 2 arch/arm/mm/init.c:301 (set (reg:SI 0 r0)
        (reg:SI 136)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 136)
        (nil)))

(call_insn/j 8 7 9 2 arch/arm/mm/init.c:301 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memblock_is_memory") [flags 0x41] <function_decl 0x113f7b80 memblock_is_memory>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; rd  out 	(12)
0, 4, 6, 8, 9, 11, 12, 13, 24, 25, 127, 128


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 9 8 0)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function show_mem (show_mem)[0:1346]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 21 n_edges 27 count 54 (  2.6)
df_worklist_dataflow_doublequeue:n_basic_blocks 21 n_edges 27 count 56 (  2.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 21 n_edges 27 count 56 (  2.7)


show_mem

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={17d,9u} r1={15d,6u} r2={9d} r3={9d} r11={1d,20u} r12={9d} r13={1d,28u} r14={8d,1u} r15={8d} r16={8d} r17={8d} r18={8d} r19={8d} r20={8d} r21={8d} r22={8d} r23={8d} r24={15d,7u} r25={1d,20u} r26={1d,19u} r27={8d} r28={8d} r29={8d} r30={8d} r31={8d} r32={8d} r33={8d} r34={8d} r35={8d} r36={8d} r37={8d} r38={8d} r39={8d} r40={8d} r41={8d} r42={8d} r43={8d} r44={8d} r45={8d} r46={8d} r47={8d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r81={8d} r82={8d} r83={8d} r84={8d} r85={8d} r86={8d} r87={8d} r88={8d} r89={8d} r90={8d} r91={8d} r92={8d} r93={8d} r94={8d} r95={8d} r96={8d} r97={8d} r98={8d} r99={8d} r100={8d} r101={8d} r102={8d} r103={8d} r104={8d} r105={8d} r106={8d} r107={8d} r108={8d} r109={8d} r110={8d} r111={8d} r112={8d} r113={8d} r114={8d} r115={8d} r116={8d} r117={8d} r118={8d} r119={8d} r120={8d} r121={8d} r122={8d} r123={8d} r124={8d} r125={8d} r126={8d} r127={8d} r133={2d,1u} r134={2d,1u} r135={1d,2u} r136={2d,8u,1d} r138={1d,1u} r139={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r145={1d,1u} r146={1d,1u} r147={2d,10u} r148={2d,2u} r149={2d,2u} r150={2d,2u} r151={2d,2u} r152={2d,2u} r153={2d,2u} r154={1d,1u} r155={1d,2u} r156={1d,2u} r157={1d,1u} r159={1d,1u} r160={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r180={2d,2u} 
;;    total ref usage 1186{1013d,172u,1e} in 88{80 regular + 8 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 51, 52, 53, 54, 55, 56, 57, 58, 59, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965
0[0,17] 1[17,15] 2[32,9] 3[41,9] 11[50,1] 12[51,9] 13[60,1] 14[61,8] 15[69,8] 16[77,8] 17[85,8] 18[93,8] 19[101,8] 20[109,8] 21[117,8] 22[125,8] 23[133,8] 24[141,15] 25[156,1] 26[157,1] 27[158,8] 28[166,8] 29[174,8] 30[182,8] 31[190,8] 32[198,8] 33[206,8] 34[214,8] 35[222,8] 36[230,8] 37[238,8] 38[246,8] 39[254,8] 40[262,8] 41[270,8] 42[278,8] 43[286,8] 44[294,8] 45[302,8] 46[310,8] 47[318,8] 48[326,8] 49[334,8] 50[342,8] 51[350,8] 52[358,8] 53[366,8] 54[374,8] 55[382,8] 56[390,8] 57[398,8] 58[406,8] 59[414,8] 60[422,8] 61[430,8] 62[438,8] 63[446,8] 64[454,8] 65[462,8] 66[470,8] 67[478,8] 68[486,8] 69[494,8] 70[502,8] 71[510,8] 72[518,8] 73[526,8] 74[534,8] 75[542,8] 76[550,8] 77[558,8] 78[566,8] 79[574,8] 80[582,8] 81[590,8] 82[598,8] 83[606,8] 84[614,8] 85[622,8] 86[630,8] 87[638,8] 88[646,8] 89[654,8] 90[662,8] 91[670,8] 92[678,8] 93[686,8] 94[694,8] 95[702,8] 96[710,8] 97[718,8] 98[726,8] 99[734,8] 100[742,8] 101[750,8] 102[758,8] 103[766,8] 104[774,8] 105[782,8] 106[790,8] 107[798,8] 108[806,8] 109[814,8] 110[822,8] 111[830,8] 112[838,8] 113[846,8] 114[854,8] 115[862,8] 116[870,8] 117[878,8] 118[886,8] 119[894,8] 120[902,8] 121[910,8] 122[918,8] 123[926,8] 124[934,8] 125[942,8] 126[950,8] 127[958,8] 133[966,2] 134[968,2] 135[970,1] 136[971,2] 138[973,1] 139[974,1] 141[975,1] 142[976,1] 143[977,1] 145[978,1] 146[979,1] 147[980,2] 148[982,2] 149[984,2] 150[986,2] 151[988,2] 152[990,2] 153[992,2] 154[994,1] 155[995,1] 156[996,1] 157[997,1] 159[998,1] 160[999,1] 163[1000,1] 164[1001,1] 165[1002,1] 166[1003,1] 167[1004,1] 168[1005,1] 169[1006,1] 170[1007,1] 171[1008,1] 172[1009,1] 173[1010,1] 180[1011,2] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d16(0){ }d31(1){ }d40(2){ }d49(3){ }d50(11){ }d59(12){ }d60(13){ }d68(14){ }d156(25){ }d157(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(10)
16, 31, 40, 49, 50, 59, 60, 68, 156, 157
;; rd  kill	(71)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 156, 157
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(10)
16, 31, 40, 49, 50, 59, 60, 68, 156, 157

( 0 )->[2]->( 19 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ d50(bb 0 insn -1) }u1(13){ d60(bb 0 insn -1) }u2(25){ d156(bb 0 insn -1) }u3(26){ d157(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 136 148 149 150 151 152 153 154 155 157 159 160 180
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 136 148 149 150 151 152 153 154 155 157 159 160 180
;; live  kill	 14 [lr]
;; rd  in  	(10)
16, 31, 40, 49, 50, 59, 60, 68, 156, 157
;; rd  gen 	(13)
972, 982, 984, 986, 988, 990, 992, 994, 995, 997, 998, 999, 1012
;; rd  kill	(29)
61, 62, 63, 64, 65, 66, 67, 68, 971, 972, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 997, 998, 999, 1011, 1012
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 150 151 152 153 154 155 180
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 150 151 152 153 154 155 180
;; rd  out 	(22)
16, 31, 40, 49, 50, 59, 60, 156, 157, 972, 982, 984, 986, 988, 990, 992, 994, 995, 997, 998, 999, 1012
;;  UD chains for artificial uses
;;   reg 11 { d50(bb 0 insn -1) }
;;   reg 13 { d60(bb 0 insn -1) }
;;   reg 25 { d156(bb 0 insn -1) }
;;   reg 26 { d157(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { d16(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 8
;;      reg 13 { d60(bb 0 insn -1) }
;;      reg 0 { d6(bb 2 insn 7) }
;;   UD chains for insn luid 3 uid 9
;;      reg 157 { d997(bb 2 insn 2) }
;;   UD chains for insn luid 4 uid 10
;;      reg 13 { d60(bb 0 insn -1) }
;;      reg 0 { d14(bb 2 insn 9) }
;;   UD chains for insn luid 6 uid 150
;;      reg 159 { d998(bb 2 insn 11) }
;;   UD chains for insn luid 7 uid 12
;;      reg 180 { d1011(bb 2 insn 150) }
;;   UD chains for insn luid 9 uid 14
;;      reg 160 { d999(bb 2 insn 13) }
;;   UD chains for insn luid 11 uid 16
;;      reg 136 { d972(bb 2 insn 15) }
;;   UD chains for insn luid 12 uid 17
;;      reg 136 { d972(bb 2 insn 15) }
;;   UD chains for insn luid 13 uid 18
;;      reg 136 { d972(bb 2 insn 15) }
;;   UD chains for insn luid 14 uid 19
;;      reg 136 { d972(bb 2 insn 15) }
;;   UD chains for insn luid 15 uid 20
;;      reg 136 { d972(bb 2 insn 15) }
;;   UD chains for insn luid 16 uid 21
;;      reg 136 { d972(bb 2 insn 15) }

( 19 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u19(11){ d50(bb 0 insn -1) }u20(13){ d60(bb 0 insn -1) }u21(25){ d156(bb 0 insn -1) }u22(26){ d157(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 150 151 152 153 154 155 180
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 155 180
;; lr  def 	 135 146 147 156 163 164 165 166 167 168
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 150 151 152 153 154 155 180
;; live  gen 	 135 146 147 156 163 164 165 166 167 168
;; live  kill	
;; rd  in  	(55)
16, 31, 40, 49, 50, 59, 60, 147, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;; rd  gen 	(10)
970, 979, 981, 996, 1000, 1001, 1002, 1003, 1004, 1005
;; rd  kill	(11)
970, 979, 980, 981, 996, 1000, 1001, 1002, 1003, 1004, 1005
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; rd  out 	(55)
16, 31, 40, 49, 50, 59, 60, 147, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;;  UD chains for artificial uses
;;   reg 11 { d50(bb 0 insn -1) }
;;   reg 13 { d60(bb 0 insn -1) }
;;   reg 25 { d156(bb 0 insn -1) }
;;   reg 26 { d157(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 27
;;      reg 136 { d972(bb 2 insn 15) d971(bb 18 insn 108) }
;;      reg 180 { d1012(bb 2 insn 12) }
;;   eq_note reg 136 { }
;;   UD chains for insn luid 1 uid 28
;;      reg 135 { d970(bb 3 insn 27) }
;;   UD chains for insn luid 2 uid 29
;;      reg 156 { d996(bb 3 insn 28) }
;;   UD chains for insn luid 3 uid 30
;;      reg 163 { d1000(bb 3 insn 29) }
;;   UD chains for insn luid 4 uid 31
;;      reg 155 { d995(bb 2 insn 14) }
;;      reg 164 { d1001(bb 3 insn 30) }
;;   UD chains for insn luid 5 uid 32
;;      reg 135 { d970(bb 3 insn 27) }
;;   UD chains for insn luid 6 uid 33
;;      reg 156 { d996(bb 3 insn 28) }
;;      reg 166 { d1003(bb 3 insn 32) }
;;   UD chains for insn luid 7 uid 34
;;      reg 165 { d1002(bb 3 insn 33) }
;;   UD chains for insn luid 8 uid 35
;;      reg 167 { d1004(bb 3 insn 34) }
;;   UD chains for insn luid 9 uid 36
;;      reg 155 { d995(bb 2 insn 14) }
;;      reg 168 { d1005(bb 3 insn 35) }

( 3 17 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u38(11){ d50(bb 0 insn -1) }u39(13){ d60(bb 0 insn -1) }u40(25){ d156(bb 0 insn -1) }u41(26){ d157(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 152
;; lr  def 	 24 [cc] 145 152 169
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  gen 	 24 [cc] 145 152 169
;; live  kill	
;; rd  in  	(57)
16, 31, 40, 49, 50, 59, 60, 147, 148, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;; rd  gen 	(4)
153, 978, 991, 1006
;; rd  kill	(19)
141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 978, 990, 991, 1006
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; rd  out 	(55)
16, 31, 40, 49, 50, 59, 60, 153, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;;  UD chains for artificial uses
;;   reg 11 { d50(bb 0 insn -1) }
;;   reg 13 { d60(bb 0 insn -1) }
;;   reg 25 { d156(bb 0 insn -1) }
;;   reg 26 { d157(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 38
;;      reg 152 { d991(bb 4 insn 38) d990(bb 2 insn 20) }
;;   UD chains for insn luid 1 uid 40
;;      reg 147 { d981(bb 3 insn 31) d980(bb 17 insn 102) }
;;   UD chains for insn luid 2 uid 41
;;      reg 145 { d978(bb 4 insn 40) }
;;   UD chains for insn luid 3 uid 42
;;      reg 169 { d1006(bb 4 insn 41) }
;;   UD chains for insn luid 4 uid 43
;;      reg 24 { d153(bb 4 insn 42) }

( 4 )->[5]->( 17 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u47(11){ d50(bb 0 insn -1) }u48(13){ d60(bb 0 insn -1) }u49(25){ d156(bb 0 insn -1) }u50(26){ d157(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151
;; lr  def 	 151
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  gen 	 151
;; live  kill	
;; rd  in  	(55)
16, 31, 40, 49, 50, 59, 60, 153, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;; rd  gen 	(1)
989
;; rd  kill	(2)
988, 989
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; rd  out 	(54)
16, 31, 40, 49, 50, 59, 60, 153, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;;  UD chains for artificial uses
;;   reg 11 { d50(bb 0 insn -1) }
;;   reg 13 { d60(bb 0 insn -1) }
;;   reg 25 { d156(bb 0 insn -1) }
;;   reg 26 { d157(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 45
;;      reg 151 { d989(bb 5 insn 45) d988(bb 2 insn 19) }

( 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u52(11){ d50(bb 0 insn -1) }u53(13){ d60(bb 0 insn -1) }u54(25){ d156(bb 0 insn -1) }u55(26){ d157(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc] 143 170
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  gen 	 24 [cc] 143 170
;; live  kill	
;; rd  in  	(55)
16, 31, 40, 49, 50, 59, 60, 153, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;; rd  gen 	(3)
152, 977, 1007
;; rd  kill	(17)
141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 977, 1007
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; rd  out 	(55)
16, 31, 40, 49, 50, 59, 60, 152, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;;  UD chains for artificial uses
;;   reg 11 { d50(bb 0 insn -1) }
;;   reg 13 { d60(bb 0 insn -1) }
;;   reg 25 { d156(bb 0 insn -1) }
;;   reg 26 { d157(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 50
;;      reg 147 { d981(bb 3 insn 31) d980(bb 17 insn 102) }
;;   UD chains for insn luid 1 uid 51
;;      reg 143 { d977(bb 6 insn 50) }
;;   UD chains for insn luid 2 uid 52
;;      reg 170 { d1007(bb 6 insn 51) }
;;   UD chains for insn luid 3 uid 53
;;      reg 24 { d152(bb 6 insn 52) }

( 6 )->[7]->( 17 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u60(11){ d50(bb 0 insn -1) }u61(13){ d60(bb 0 insn -1) }u62(25){ d156(bb 0 insn -1) }u63(26){ d157(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149
;; lr  def 	 149
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  gen 	 149
;; live  kill	
;; rd  in  	(55)
16, 31, 40, 49, 50, 59, 60, 152, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;; rd  gen 	(1)
985
;; rd  kill	(2)
984, 985
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; rd  out 	(54)
16, 31, 40, 49, 50, 59, 60, 152, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;;  UD chains for artificial uses
;;   reg 11 { d50(bb 0 insn -1) }
;;   reg 13 { d60(bb 0 insn -1) }
;;   reg 25 { d156(bb 0 insn -1) }
;;   reg 26 { d157(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 55
;;      reg 149 { d985(bb 7 insn 55) d984(bb 2 insn 17) }

( 6 )->[8]->( 10 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u65(11){ d50(bb 0 insn -1) }u66(13){ d60(bb 0 insn -1) }u67(25){ d156(bb 0 insn -1) }u68(26){ d157(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc] 141 171
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  gen 	 24 [cc] 141 171
;; live  kill	
;; rd  in  	(55)
16, 31, 40, 49, 50, 59, 60, 152, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;; rd  gen 	(3)
151, 975, 1008
;; rd  kill	(17)
141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 975, 1008
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; rd  out 	(55)
16, 31, 40, 49, 50, 59, 60, 151, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;;  UD chains for artificial uses
;;   reg 11 { d50(bb 0 insn -1) }
;;   reg 13 { d60(bb 0 insn -1) }
;;   reg 25 { d156(bb 0 insn -1) }
;;   reg 26 { d157(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 60
;;      reg 147 { d981(bb 3 insn 31) d980(bb 17 insn 102) }
;;   UD chains for insn luid 1 uid 61
;;      reg 141 { d975(bb 8 insn 60) }
;;   UD chains for insn luid 2 uid 62
;;      reg 171 { d1008(bb 8 insn 61) }
;;   UD chains for insn luid 3 uid 63
;;      reg 24 { d151(bb 8 insn 62) }

( 8 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u73(11){ d50(bb 0 insn -1) }u74(13){ d60(bb 0 insn -1) }u75(25){ d156(bb 0 insn -1) }u76(26){ d157(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  gen 	 134
;; live  kill	
;; rd  in  	(55)
16, 31, 40, 49, 50, 59, 60, 151, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;; rd  gen 	(1)
969
;; rd  kill	(2)
968, 969
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 146 147 148 149 150 151 152 153 154 155 180
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 146 147 148 149 150 151 152 153 154 155 180
;; rd  out 	(54)
16, 31, 40, 49, 50, 59, 60, 151, 156, 157, 966, 967, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;;  UD chains for artificial uses
;;   reg 11 { d50(bb 0 insn -1) }
;;   reg 13 { d60(bb 0 insn -1) }
;;   reg 25 { d156(bb 0 insn -1) }
;;   reg 26 { d157(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 65
;;      reg 147 { d981(bb 3 insn 31) d980(bb 17 insn 102) }

( 8 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u78(11){ d50(bb 0 insn -1) }u79(13){ d60(bb 0 insn -1) }u80(25){ d156(bb 0 insn -1) }u81(26){ d157(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  gen 	 134
;; live  kill	
;; rd  in  	(55)
16, 31, 40, 49, 50, 59, 60, 151, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;; rd  gen 	(1)
968
;; rd  kill	(2)
968, 969
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 146 147 148 149 150 151 152 153 154 155 180
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 146 147 148 149 150 151 152 153 154 155 180
;; rd  out 	(54)
16, 31, 40, 49, 50, 59, 60, 151, 156, 157, 966, 967, 968, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;;  UD chains for artificial uses
;;   reg 11 { d50(bb 0 insn -1) }
;;   reg 13 { d60(bb 0 insn -1) }
;;   reg 25 { d156(bb 0 insn -1) }
;;   reg 26 { d157(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 70
;;      reg 147 { d981(bb 3 insn 31) d980(bb 17 insn 102) }

( 10 9 )->[11]->( 12 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u83(11){ d50(bb 0 insn -1) }u84(13){ d60(bb 0 insn -1) }u85(25){ d156(bb 0 insn -1) }u86(26){ d157(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 146 147 148 149 150 151 152 153 154 155 180
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 146 147 148 149 150 151 152 153 154 155 180
;; live  gen 	 24 [cc] 142
;; live  kill	
;; rd  in  	(55)
16, 31, 40, 49, 50, 59, 60, 151, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;; rd  gen 	(2)
150, 976
;; rd  kill	(16)
141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 976
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; rd  out 	(55)
16, 31, 40, 49, 50, 59, 60, 150, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;;  UD chains for artificial uses
;;   reg 11 { d50(bb 0 insn -1) }
;;   reg 13 { d60(bb 0 insn -1) }
;;   reg 25 { d156(bb 0 insn -1) }
;;   reg 26 { d157(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 74
;;      reg 134 { d969(bb 9 insn 65) d968(bb 10 insn 70) }
;;   UD chains for insn luid 1 uid 75
;;      reg 142 { d976(bb 11 insn 74) }
;;   UD chains for insn luid 2 uid 76
;;      reg 24 { d150(bb 11 insn 75) }

( 11 )->[12]->( 17 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u91(11){ d50(bb 0 insn -1) }u92(13){ d60(bb 0 insn -1) }u93(25){ d156(bb 0 insn -1) }u94(26){ d157(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; lr  def 	 153
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  gen 	 153
;; live  kill	
;; rd  in  	(55)
16, 31, 40, 49, 50, 59, 60, 150, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;; rd  gen 	(1)
993
;; rd  kill	(2)
992, 993
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; rd  out 	(54)
16, 31, 40, 49, 50, 59, 60, 150, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;;  UD chains for artificial uses
;;   reg 11 { d50(bb 0 insn -1) }
;;   reg 13 { d60(bb 0 insn -1) }
;;   reg 25 { d156(bb 0 insn -1) }
;;   reg 26 { d157(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 78
;;      reg 153 { d993(bb 12 insn 78) d992(bb 2 insn 21) }

( 11 )->[13]->( 15 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u96(11){ d50(bb 0 insn -1) }u97(13){ d60(bb 0 insn -1) }u98(25){ d156(bb 0 insn -1) }u99(26){ d157(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc] 138 172
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  gen 	 24 [cc] 138 172
;; live  kill	
;; rd  in  	(55)
16, 31, 40, 49, 50, 59, 60, 150, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;; rd  gen 	(3)
149, 973, 1009
;; rd  kill	(17)
141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 973, 1009
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; rd  out 	(55)
16, 31, 40, 49, 50, 59, 60, 149, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;;  UD chains for artificial uses
;;   reg 11 { d50(bb 0 insn -1) }
;;   reg 13 { d60(bb 0 insn -1) }
;;   reg 25 { d156(bb 0 insn -1) }
;;   reg 26 { d157(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 83
;;      reg 147 { d981(bb 3 insn 31) d980(bb 17 insn 102) }
;;   UD chains for insn luid 1 uid 84
;;      reg 138 { d973(bb 13 insn 83) }
;;   UD chains for insn luid 2 uid 85
;;      reg 172 { d1009(bb 13 insn 84) }
;;   UD chains for insn luid 3 uid 86
;;      reg 24 { d149(bb 13 insn 85) }

( 13 )->[14]->( 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u104(11){ d50(bb 0 insn -1) }u105(13){ d60(bb 0 insn -1) }u106(25){ d156(bb 0 insn -1) }u107(26){ d157(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  gen 	 133
;; live  kill	
;; rd  in  	(55)
16, 31, 40, 49, 50, 59, 60, 149, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;; rd  gen 	(1)
967
;; rd  kill	(2)
966, 967
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 146 147 148 149 150 151 152 153 154 155 180
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 146 147 148 149 150 151 152 153 154 155 180
;; rd  out 	(54)
16, 31, 40, 49, 50, 59, 60, 149, 156, 157, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;;  UD chains for artificial uses
;;   reg 11 { d50(bb 0 insn -1) }
;;   reg 13 { d60(bb 0 insn -1) }
;;   reg 25 { d156(bb 0 insn -1) }
;;   reg 26 { d157(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 88
;;      reg 147 { d981(bb 3 insn 31) d980(bb 17 insn 102) }

( 13 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u109(11){ d50(bb 0 insn -1) }u110(13){ d60(bb 0 insn -1) }u111(25){ d156(bb 0 insn -1) }u112(26){ d157(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  gen 	 133
;; live  kill	
;; rd  in  	(55)
16, 31, 40, 49, 50, 59, 60, 149, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;; rd  gen 	(1)
966
;; rd  kill	(2)
966, 967
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 146 147 148 149 150 151 152 153 154 155 180
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 146 147 148 149 150 151 152 153 154 155 180
;; rd  out 	(54)
16, 31, 40, 49, 50, 59, 60, 149, 156, 157, 966, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;;  UD chains for artificial uses
;;   reg 11 { d50(bb 0 insn -1) }
;;   reg 13 { d60(bb 0 insn -1) }
;;   reg 25 { d156(bb 0 insn -1) }
;;   reg 26 { d157(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 93
;;      reg 147 { d981(bb 3 insn 31) d980(bb 17 insn 102) }

( 15 14 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u114(11){ d50(bb 0 insn -1) }u115(13){ d60(bb 0 insn -1) }u116(25){ d156(bb 0 insn -1) }u117(26){ d157(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 146 147 148 149 150 151 152 153 154 155 180
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 150
;; lr  def 	 139 150 173
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 146 147 148 149 150 151 152 153 154 155 180
;; live  gen 	 139 150 173
;; live  kill	
;; rd  in  	(55)
16, 31, 40, 49, 50, 59, 60, 149, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;; rd  gen 	(3)
974, 987, 1010
;; rd  kill	(4)
974, 986, 987, 1010
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; rd  out 	(54)
16, 31, 40, 49, 50, 59, 60, 149, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;;  UD chains for artificial uses
;;   reg 11 { d50(bb 0 insn -1) }
;;   reg 13 { d60(bb 0 insn -1) }
;;   reg 25 { d156(bb 0 insn -1) }
;;   reg 26 { d157(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 97
;;      reg 133 { d967(bb 14 insn 88) d966(bb 15 insn 93) }
;;   UD chains for insn luid 1 uid 98
;;      reg 139 { d974(bb 16 insn 97) }
;;   UD chains for insn luid 2 uid 99
;;      reg 150 { d987(bb 16 insn 99) d986(bb 2 insn 18) }
;;      reg 173 { d1010(bb 16 insn 98) }

( 7 16 5 12 )->[17]->( 4 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u123(11){ d50(bb 0 insn -1) }u124(13){ d60(bb 0 insn -1) }u125(25){ d156(bb 0 insn -1) }u126(26){ d157(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147
;; lr  def 	 24 [cc] 147
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  gen 	 24 [cc] 147
;; live  kill	
;; rd  in  	(58)
16, 31, 40, 49, 50, 59, 60, 149, 150, 152, 153, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;; rd  gen 	(2)
148, 980
;; rd  kill	(17)
141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 980, 981
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; rd  out 	(54)
16, 31, 40, 49, 50, 59, 60, 148, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;;  UD chains for artificial uses
;;   reg 11 { d50(bb 0 insn -1) }
;;   reg 13 { d60(bb 0 insn -1) }
;;   reg 25 { d156(bb 0 insn -1) }
;;   reg 26 { d157(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 102
;;      reg 147 { d981(bb 3 insn 31) d980(bb 17 insn 102) }
;;   UD chains for insn luid 1 uid 104
;;      reg 146 { d979(bb 3 insn 36) }
;;      reg 147 { d980(bb 17 insn 102) }
;;   UD chains for insn luid 2 uid 105
;;      reg 24 { d148(bb 17 insn 104) }

( 17 )->[18]->( 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u131(11){ d50(bb 0 insn -1) }u132(13){ d60(bb 0 insn -1) }u133(25){ d156(bb 0 insn -1) }u134(26){ d157(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 150 151 152 153 154 155 180
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148
;; lr  def 	 136 148
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 150 151 152 153 154 155 180
;; live  gen 	 136 148
;; live  kill	
;; rd  in  	(54)
16, 31, 40, 49, 50, 59, 60, 148, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;; rd  gen 	(2)
971, 983
;; rd  kill	(4)
971, 972, 982, 983
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 150 151 152 153 154 155 180
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 150 151 152 153 154 155 180
;; rd  out 	(52)
16, 31, 40, 49, 50, 59, 60, 148, 156, 157, 966, 967, 968, 969, 970, 971, 973, 974, 975, 976, 977, 978, 979, 980, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;;  UD chains for artificial uses
;;   reg 11 { d50(bb 0 insn -1) }
;;   reg 13 { d60(bb 0 insn -1) }
;;   reg 25 { d156(bb 0 insn -1) }
;;   reg 26 { d157(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 107
;;      reg 148 { d983(bb 18 insn 107) d982(bb 2 insn 16) }
;;   UD chains for insn luid 1 uid 108
;;      reg 136 { d972(bb 2 insn 15) d971(bb 18 insn 108) }

( 18 2 )->[19]->( 3 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u137(11){ d50(bb 0 insn -1) }u138(13){ d60(bb 0 insn -1) }u139(25){ d156(bb 0 insn -1) }u140(26){ d157(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 150 151 152 153 154 155 180
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 154
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 150 151 152 153 154 155 180
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(55)
16, 31, 40, 49, 50, 59, 60, 148, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;; rd  gen 	(1)
147
;; rd  kill	(15)
141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 150 151 152 153 154 155 180
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 150 151 152 153 154 155 180
;; rd  out 	(55)
16, 31, 40, 49, 50, 59, 60, 147, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;;  UD chains for artificial uses
;;   reg 11 { d50(bb 0 insn -1) }
;;   reg 13 { d60(bb 0 insn -1) }
;;   reg 25 { d156(bb 0 insn -1) }
;;   reg 26 { d157(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 112
;;      reg 148 { d983(bb 18 insn 107) d982(bb 2 insn 16) }
;;      reg 154 { d994(bb 2 insn 12) }
;;   UD chains for insn luid 1 uid 113
;;      reg 24 { d147(bb 19 insn 112) }

( 19 )->[20]->( 1 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u144(11){ d50(bb 0 insn -1) }u145(13){ d60(bb 0 insn -1) }u146(25){ d156(bb 0 insn -1) }u147(26){ d157(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 151 152 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 151 152 153
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 151 152 153
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(55)
16, 31, 40, 49, 50, 59, 60, 147, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;; rd  gen 	(1)
7
;; rd  kill	(25)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 61, 62, 63, 64, 65, 66, 67, 68
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(55)
7, 31, 40, 49, 50, 59, 60, 147, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;;  UD chains for artificial uses
;;   reg 11 { d50(bb 0 insn -1) }
;;   reg 13 { d60(bb 0 insn -1) }
;;   reg 25 { d156(bb 0 insn -1) }
;;   reg 26 { d157(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 117
;;      reg 152 { d991(bb 4 insn 38) d990(bb 2 insn 20) }
;;   UD chains for insn luid 2 uid 118
;;      reg 13 { d60(bb 0 insn -1) }
;;      reg 0 { d5(bb 20 insn 116) }
;;      reg 1 { d28(bb 20 insn 117) }
;;   UD chains for insn luid 4 uid 121
;;      reg 153 { d993(bb 12 insn 78) d992(bb 2 insn 21) }
;;   UD chains for insn luid 5 uid 122
;;      reg 13 { d60(bb 0 insn -1) }
;;      reg 0 { d4(bb 20 insn 120) }
;;      reg 1 { d26(bb 20 insn 121) }
;;   UD chains for insn luid 7 uid 125
;;      reg 151 { d989(bb 5 insn 45) d988(bb 2 insn 19) }
;;   UD chains for insn luid 8 uid 126
;;      reg 13 { d60(bb 0 insn -1) }
;;      reg 0 { d3(bb 20 insn 124) }
;;      reg 1 { d24(bb 20 insn 125) }
;;   UD chains for insn luid 10 uid 129
;;      reg 149 { d985(bb 7 insn 55) d984(bb 2 insn 17) }
;;   UD chains for insn luid 11 uid 130
;;      reg 13 { d60(bb 0 insn -1) }
;;      reg 0 { d2(bb 20 insn 128) }
;;      reg 1 { d22(bb 20 insn 129) }
;;   UD chains for insn luid 13 uid 133
;;      reg 150 { d987(bb 16 insn 99) d986(bb 2 insn 18) }
;;   UD chains for insn luid 14 uid 134
;;      reg 13 { d60(bb 0 insn -1) }
;;      reg 0 { d1(bb 20 insn 132) }
;;      reg 1 { d20(bb 20 insn 133) }
;;   UD chains for insn luid 17 uid 138
;;      reg 13 { d60(bb 0 insn -1) }
;;      reg 0 { d0(bb 20 insn 136) }
;;      reg 1 { d18(bb 20 insn 137) }

( 20 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u171(11){ d50(bb 0 insn -1) }u172(13){ d60(bb 0 insn -1) }u173(14){ }u174(25){ d156(bb 0 insn -1) }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(55)
7, 31, 40, 49, 50, 59, 60, 147, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(55)
7, 31, 40, 49, 50, 59, 60, 147, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;;  UD chains for artificial uses
;;   reg 11 { d50(bb 0 insn -1) }
;;   reg 13 { d60(bb 0 insn -1) }
;;   reg 14 { }
;;   reg 25 { d156(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 151 to worklist
  Adding insn 10 to worklist
  Adding insn 8 to worklist
  Adding insn 43 to worklist
  Adding insn 40 to worklist
  Adding insn 153 to worklist
  Adding insn 53 to worklist
  Adding insn 50 to worklist
  Adding insn 155 to worklist
  Adding insn 63 to worklist
  Adding insn 60 to worklist
  Adding insn 157 to worklist
  Adding insn 76 to worklist
  Adding insn 74 to worklist
  Adding insn 159 to worklist
  Adding insn 86 to worklist
  Adding insn 83 to worklist
  Adding insn 161 to worklist
  Adding insn 97 to worklist
  Adding insn 105 to worklist
  Adding insn 113 to worklist
  Adding insn 138 to worklist
  Adding insn 134 to worklist
  Adding insn 130 to worklist
  Adding insn 126 to worklist
  Adding insn 122 to worklist
  Adding insn 118 to worklist
Finished finding needed instructions:
Processing use of (reg 13 sp) in insn 118:
Processing use of (reg 0 r0) in insn 118:
  Adding insn 116 to worklist
Processing use of (reg 1 r1) in insn 118:
  Adding insn 117 to worklist
Processing use of (reg 152 [ total ]) in insn 117:
  Adding insn 38 to worklist
  Adding insn 20 to worklist
Processing use of (reg 136 [ ivtmp.959 ]) in insn 20:
  Adding insn 15 to worklist
Processing use of (reg 152 [ total ]) in insn 38:
Processing use of (reg 13 sp) in insn 122:
Processing use of (reg 0 r0) in insn 122:
  Adding insn 120 to worklist
Processing use of (reg 1 r1) in insn 122:
  Adding insn 121 to worklist
Processing use of (reg 153 [ free ]) in insn 121:
  Adding insn 78 to worklist
  Adding insn 21 to worklist
Processing use of (reg 136 [ ivtmp.959 ]) in insn 21:
Processing use of (reg 153 [ free ]) in insn 78:
Processing use of (reg 13 sp) in insn 126:
Processing use of (reg 0 r0) in insn 126:
  Adding insn 124 to worklist
Processing use of (reg 1 r1) in insn 126:
  Adding insn 125 to worklist
Processing use of (reg 151 [ reserved ]) in insn 125:
  Adding insn 45 to worklist
  Adding insn 19 to worklist
Processing use of (reg 136 [ ivtmp.959 ]) in insn 19:
Processing use of (reg 151 [ reserved ]) in insn 45:
Processing use of (reg 13 sp) in insn 130:
Processing use of (reg 0 r0) in insn 130:
  Adding insn 128 to worklist
Processing use of (reg 1 r1) in insn 130:
  Adding insn 129 to worklist
Processing use of (reg 149 [ slab ]) in insn 129:
  Adding insn 55 to worklist
  Adding insn 17 to worklist
Processing use of (reg 136 [ ivtmp.959 ]) in insn 17:
Processing use of (reg 149 [ slab ]) in insn 55:
Processing use of (reg 13 sp) in insn 134:
Processing use of (reg 0 r0) in insn 134:
  Adding insn 132 to worklist
Processing use of (reg 1 r1) in insn 134:
  Adding insn 133 to worklist
Processing use of (reg 150 [ shared ]) in insn 133:
  Adding insn 99 to worklist
  Adding insn 18 to worklist
Processing use of (reg 136 [ ivtmp.959 ]) in insn 18:
Processing use of (reg 150 [ shared ]) in insn 99:
Processing use of (reg 173) in insn 99:
  Adding insn 98 to worklist
Processing use of (reg 139 [ D.25987 ]) in insn 98:
Processing use of (reg 13 sp) in insn 138:
Processing use of (reg 0 r0) in insn 138:
  Adding insn 136 to worklist
Processing use of (reg 1 r1) in insn 138:
  Adding insn 137 to worklist
Processing use of (reg 24 cc) in insn 113:
  Adding insn 112 to worklist
Processing use of (reg 148 [ i ]) in insn 112:
  Adding insn 107 to worklist
  Adding insn 16 to worklist
Processing use of (reg 154 [ D.25004 ]) in insn 112:
  Adding insn 12 to worklist
Processing use of (reg 180) in insn 12:
  Adding insn 150 to worklist
Processing use of (reg 159) in insn 150:
  Adding insn 11 to worklist
Processing use of (reg 136 [ ivtmp.959 ]) in insn 16:
Processing use of (reg 148 [ i ]) in insn 107:
Processing use of (reg 24 cc) in insn 105:
  Adding insn 104 to worklist
Processing use of (reg 146 [ end ]) in insn 104:
  Adding insn 36 to worklist
Processing use of (reg 147 [ page ]) in insn 104:
  Adding insn 102 to worklist
Processing use of (reg 147 [ page ]) in insn 102:
  Adding insn 31 to worklist
Processing use of (reg 155 [ mem_map.344 ]) in insn 31:
  Adding insn 14 to worklist
Processing use of (reg 164) in insn 31:
  Adding insn 30 to worklist
Processing use of (reg 163) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 156 [ D.24980 ]) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 135 [ D.26570 ]) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 136 [ ivtmp.959 ]) in insn 27:
  Adding insn 108 to worklist
Processing use of (reg 180) in insn 27:
Processing use of (reg 136 [ ivtmp.959 ]) in insn 108:
Processing use of (reg 160) in insn 14:
  Adding insn 13 to worklist
Processing use of (reg 155 [ mem_map.344 ]) in insn 36:
Processing use of (reg 168) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 167) in insn 35:
  Adding insn 34 to worklist
Processing use of (reg 165) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 156 [ D.24980 ]) in insn 33:
Processing use of (reg 166 [ <variable>.size ]) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 135 [ D.26570 ]) in insn 32:
Processing use of (reg 133 [ page.963 ]) in insn 97:
  Adding insn 88 to worklist
  Adding insn 93 to worklist
Processing use of (reg 147 [ page ]) in insn 93:
Processing use of (reg 147 [ page ]) in insn 88:
Processing use of (reg 147 [ page ]) in insn 83:
Processing use of (reg 24 cc) in insn 86:
  Adding insn 85 to worklist
Processing use of (reg 172) in insn 85:
  Adding insn 84 to worklist
Processing use of (reg 138 [ D.25991 ]) in insn 84:
Processing use of (reg 134 [ page.962 ]) in insn 74:
  Adding insn 65 to worklist
  Adding insn 70 to worklist
Processing use of (reg 147 [ page ]) in insn 70:
Processing use of (reg 147 [ page ]) in insn 65:
Processing use of (reg 24 cc) in insn 76:
  Adding insn 75 to worklist
Processing use of (reg 142 [ D.25970 ]) in insn 75:
Processing use of (reg 147 [ page ]) in insn 60:
Processing use of (reg 24 cc) in insn 63:
  Adding insn 62 to worklist
Processing use of (reg 171) in insn 62:
  Adding insn 61 to worklist
Processing use of (reg 141 [ D.25974 ]) in insn 61:
Processing use of (reg 147 [ page ]) in insn 50:
Processing use of (reg 24 cc) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 170) in insn 52:
  Adding insn 51 to worklist
Processing use of (reg 143 [ D.25959 ]) in insn 51:
Processing use of (reg 147 [ page ]) in insn 40:
Processing use of (reg 24 cc) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 169) in insn 42:
  Adding insn 41 to worklist
Processing use of (reg 145 [ D.25946 ]) in insn 41:
Processing use of (reg 13 sp) in insn 8:
Processing use of (reg 0 r0) in insn 8:
  Adding insn 7 to worklist
Processing use of (reg 13 sp) in insn 10:
Processing use of (reg 0 r0) in insn 10:
  Adding insn 9 to worklist
Processing use of (reg 157 [ filter ]) in insn 9:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:


show_mem

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={17d,9u} r1={15d,6u} r2={9d} r3={9d} r11={1d,20u} r12={9d} r13={1d,28u} r14={8d,1u} r15={8d} r16={8d} r17={8d} r18={8d} r19={8d} r20={8d} r21={8d} r22={8d} r23={8d} r24={15d,7u} r25={1d,20u} r26={1d,19u} r27={8d} r28={8d} r29={8d} r30={8d} r31={8d} r32={8d} r33={8d} r34={8d} r35={8d} r36={8d} r37={8d} r38={8d} r39={8d} r40={8d} r41={8d} r42={8d} r43={8d} r44={8d} r45={8d} r46={8d} r47={8d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r81={8d} r82={8d} r83={8d} r84={8d} r85={8d} r86={8d} r87={8d} r88={8d} r89={8d} r90={8d} r91={8d} r92={8d} r93={8d} r94={8d} r95={8d} r96={8d} r97={8d} r98={8d} r99={8d} r100={8d} r101={8d} r102={8d} r103={8d} r104={8d} r105={8d} r106={8d} r107={8d} r108={8d} r109={8d} r110={8d} r111={8d} r112={8d} r113={8d} r114={8d} r115={8d} r116={8d} r117={8d} r118={8d} r119={8d} r120={8d} r121={8d} r122={8d} r123={8d} r124={8d} r125={8d} r126={8d} r127={8d} r133={2d,1u} r134={2d,1u} r135={1d,2u} r136={2d,8u,1d} r138={1d,1u} r139={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r145={1d,1u} r146={1d,1u} r147={2d,10u} r148={2d,2u} r149={2d,2u} r150={2d,2u} r151={2d,2u} r152={2d,2u} r153={2d,2u} r154={1d,1u} r155={1d,2u} r156={1d,2u} r157={1d,1u} r159={1d,1u} r160={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r180={2d,2u} 
;;    total ref usage 1186{1013d,172u,1e} in 88{80 regular + 8 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 51, 52, 53, 54, 55, 56, 57, 58, 59, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965
0[0,17] 1[17,15] 2[32,9] 3[41,9] 11[50,1] 12[51,9] 13[60,1] 14[61,8] 15[69,8] 16[77,8] 17[85,8] 18[93,8] 19[101,8] 20[109,8] 21[117,8] 22[125,8] 23[133,8] 24[141,15] 25[156,1] 26[157,1] 27[158,8] 28[166,8] 29[174,8] 30[182,8] 31[190,8] 32[198,8] 33[206,8] 34[214,8] 35[222,8] 36[230,8] 37[238,8] 38[246,8] 39[254,8] 40[262,8] 41[270,8] 42[278,8] 43[286,8] 44[294,8] 45[302,8] 46[310,8] 47[318,8] 48[326,8] 49[334,8] 50[342,8] 51[350,8] 52[358,8] 53[366,8] 54[374,8] 55[382,8] 56[390,8] 57[398,8] 58[406,8] 59[414,8] 60[422,8] 61[430,8] 62[438,8] 63[446,8] 64[454,8] 65[462,8] 66[470,8] 67[478,8] 68[486,8] 69[494,8] 70[502,8] 71[510,8] 72[518,8] 73[526,8] 74[534,8] 75[542,8] 76[550,8] 77[558,8] 78[566,8] 79[574,8] 80[582,8] 81[590,8] 82[598,8] 83[606,8] 84[614,8] 85[622,8] 86[630,8] 87[638,8] 88[646,8] 89[654,8] 90[662,8] 91[670,8] 92[678,8] 93[686,8] 94[694,8] 95[702,8] 96[710,8] 97[718,8] 98[726,8] 99[734,8] 100[742,8] 101[750,8] 102[758,8] 103[766,8] 104[774,8] 105[782,8] 106[790,8] 107[798,8] 108[806,8] 109[814,8] 110[822,8] 111[830,8] 112[838,8] 113[846,8] 114[854,8] 115[862,8] 116[870,8] 117[878,8] 118[886,8] 119[894,8] 120[902,8] 121[910,8] 122[918,8] 123[926,8] 124[934,8] 125[942,8] 126[950,8] 127[958,8] 133[966,2] 134[968,2] 135[970,1] 136[971,2] 138[973,1] 139[974,1] 141[975,1] 142[976,1] 143[977,1] 145[978,1] 146[979,1] 147[980,2] 148[982,2] 149[984,2] 150[986,2] 151[988,2] 152[990,2] 153[992,2] 154[994,1] 155[995,1] 156[996,1] 157[997,1] 159[998,1] 160[999,1] 163[1000,1] 164[1001,1] 165[1002,1] 166[1003,1] 167[1004,1] 168[1005,1] 169[1006,1] 170[1007,1] 171[1008,1] 172[1009,1] 173[1010,1] 180[1011,2] 
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 136 148 149 150 151 152 153 154 155 157 159 160 180
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 136 148 149 150 151 152 153 154 155 157 159 160 180
;; live  kill	 14 [lr]
;; rd  in  	(10)
16, 31, 40, 49, 50, 59, 60, 68, 156, 157
;; rd  gen 	(13)
972, 982, 984, 986, 988, 990, 992, 994, 995, 997, 998, 999, 1012
;; rd  kill	(29)
61, 62, 63, 64, 65, 66, 67, 68, 971, 972, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 997, 998, 999, 1011, 1012

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/mm/init.c:92 (set (reg/v:SI 157 [ filter ])
        (reg:SI 0 r0 [ filter ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ filter ])
        (nil)))

(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 3 8 2 arch/arm/mm/init.c:97 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x11768f30>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x11768f30>)
        (nil)))

(call_insn 8 7 9 2 arch/arm/mm/init.c:97 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 9 8 10 2 arch/arm/mm/init.c:98 (set (reg:SI 0 r0)
        (reg/v:SI 157 [ filter ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 157 [ filter ])
        (nil)))

(call_insn 10 9 11 2 arch/arm/mm/init.c:98 (parallel [
            (call (mem:SI (symbol_ref:SI ("show_free_areas") [flags 0x41] <function_decl 0x111b4600 show_free_areas>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 150 2 arch/arm/mm/init.c:100 discrim 1 (set (reg/f:SI 159)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 150 11 12 2 arch/arm/mm/init.c:100 discrim 1 (set (reg/f:SI 180)
        (reg/f:SI 159)) -1 (expr_list:REG_DEAD (reg/f:SI 159)
        (nil)))

(insn 12 150 13 2 arch/arm/mm/init.c:100 discrim 1 (set (reg:SI 154 [ D.25004 ])
        (mem/s/j/c:SI (pre_inc:SI (reg/f:SI 180)) [0 meminfo.nr_banks+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_INC (reg/f:SI 180)
        (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 4 [0x4]))) [0 meminfo.nr_banks+0 S4 A32])
            (nil))))

(insn 13 12 14 2 arch/arm/mm/init.c:108 (set (reg/f:SI 160)
        (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>)) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 2 arch/arm/mm/init.c:108 (set (reg/f:SI 155 [ mem_map.344 ])
        (mem/f/c/i:SI (reg/f:SI 160) [0 mem_map+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 160)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>) [0 mem_map+0 S4 A32])
            (nil))))

(insn 15 14 16 2 arch/arm/mm/init.c:108 (set (reg:SI 136 [ ivtmp.959 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 2 arch/arm/mm/init.c:100 (set (reg/v:SI 148 [ i ])
        (reg:SI 136 [ ivtmp.959 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 17 16 18 2 arch/arm/mm/init.c:94 (set (reg/v:SI 149 [ slab ])
        (reg:SI 136 [ ivtmp.959 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 18 17 19 2 arch/arm/mm/init.c:94 (set (reg/v:SI 150 [ shared ])
        (reg:SI 136 [ ivtmp.959 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 19 18 20 2 arch/arm/mm/init.c:93 (set (reg/v:SI 151 [ reserved ])
        (reg:SI 136 [ ivtmp.959 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 20 19 21 2 arch/arm/mm/init.c:93 (set (reg/v:SI 152 [ total ])
        (reg:SI 136 [ ivtmp.959 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 21 20 151 2 arch/arm/mm/init.c:93 (set (reg/v:SI 153 [ free ])
        (reg:SI 136 [ ivtmp.959 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(jump_insn 151 21 152 2 arch/arm/mm/init.c:100 (set (pc)
        (label_ref 109)) -1 (nil))
;; End of basic block 2 -> ( 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 150 151 152 153 154 155 180
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 150 151 152 153 154 155 180
;; rd  out 	(22)
16, 31, 40, 49, 50, 59, 60, 156, 157, 972, 982, 984, 986, 988, 990, 992, 994, 995, 997, 998, 999, 1012


;; Succ edge  19 [100.0%] 

(barrier 152 151 111)

;; Start of basic block ( 19) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u19(11){ }u20(13){ }u21(25){ }u22(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 150 151 152 153 154 155 180
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 155 180
;; lr  def 	 135 146 147 156 163 164 165 166 167 168
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 150 151 152 153 154 155 180
;; live  gen 	 135 146 147 156 163 164 165 166 167 168
;; live  kill	
;; rd  in  	(55)
16, 31, 40, 49, 50, 59, 60, 147, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;; rd  gen 	(10)
970, 979, 981, 996, 1000, 1001, 1002, 1003, 1004, 1005
;; rd  kill	(11)
970, 979, 980, 981, 996, 1000, 1001, 1002, 1003, 1004, 1005

;; Pred edge  19 [91.0%] 
(code_label 111 152 24 3 111 "" [1 uses])

(note 24 111 27 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 27 24 28 3 arch/arm/mm/init.c:91 (set (reg/f:SI 135 [ D.26570 ])
        (plus:SI (reg/f:SI 180)
            (reg:SI 136 [ ivtmp.959 ]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 136 [ ivtmp.959 ])
            (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                    (const_int 4 [0x4]))))
        (nil)))

(insn 28 27 29 3 arch/arm/mm/init.c:105 (set (reg:SI 156 [ D.24980 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.26570 ])
                (const_int 4 [0x4])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 3 arch/arm/mm/init.c:108 (set (reg:SI 163)
        (lshiftrt:SI (reg:SI 156 [ D.24980 ])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 30 29 31 3 arch/arm/mm/init.c:108 (set (reg:SI 164)
        (ashift:SI (reg:SI 163)
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 163)
        (nil)))

(insn 31 30 32 3 arch/arm/mm/init.c:108 (set (reg/v/f:SI 147 [ page ])
        (plus:SI (reg/f:SI 155 [ mem_map.344 ])
            (reg:SI 164))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 164)
        (nil)))

(insn 32 31 33 3 arch/arm/mm/init.c:109 (set (reg:SI 166 [ <variable>.size ])
        (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.26570 ])
                (const_int 8 [0x8])) [0 <variable>.size+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 135 [ D.26570 ])
        (nil)))

(insn 33 32 34 3 arch/arm/mm/init.c:109 (set (reg:SI 165)
        (plus:SI (reg:SI 156 [ D.24980 ])
            (reg:SI 166 [ <variable>.size ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 166 [ <variable>.size ])
        (expr_list:REG_DEAD (reg:SI 156 [ D.24980 ])
            (nil))))

(insn 34 33 35 3 arch/arm/mm/init.c:109 (set (reg:SI 167)
        (lshiftrt:SI (reg:SI 165)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 165)
        (nil)))

(insn 35 34 36 3 arch/arm/mm/init.c:109 (set (reg:SI 168)
        (ashift:SI (reg:SI 167)
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 167)
        (nil)))

(insn 36 35 103 3 arch/arm/mm/init.c:109 (set (reg/v/f:SI 146 [ end ])
        (plus:SI (reg/f:SI 155 [ mem_map.344 ])
            (reg:SI 168))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; rd  out 	(55)
16, 31, 40, 49, 50, 59, 60, 147, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3 17) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u38(11){ }u39(13){ }u40(25){ }u41(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 152
;; lr  def 	 24 [cc] 145 152 169
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  gen 	 24 [cc] 145 152 169
;; live  kill	
;; rd  in  	(57)
16, 31, 40, 49, 50, 59, 60, 147, 148, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;; rd  gen 	(4)
153, 978, 991, 1006
;; rd  kill	(19)
141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 978, 990, 991, 1006

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  17 [86.0%]  (dfs_back)
(code_label 103 36 37 4 110 "" [1 uses])

(note 37 103 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 40 4 arch/arm/mm/init.c:112 (set (reg/v:SI 152 [ total ])
        (plus:SI (reg/v:SI 152 [ total ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 40 38 41 4 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 145 [ D.25946 ])
        (mem/v:SI (reg/v/f:SI 147 [ page ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 41 40 42 4 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 169)
        (and:SI (reg:SI 145 [ D.25946 ])
            (const_int 1024 [0x400]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 145 [ D.25946 ])
        (nil)))

(insn 42 41 43 4 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 169)
        (nil)))

(jump_insn 43 42 44 4 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 48)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; rd  out 	(55)
16, 31, 40, 49, 50, 59, 60, 153, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  6 [50.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u47(11){ }u48(13){ }u49(25){ }u50(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151
;; lr  def 	 151
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  gen 	 151
;; live  kill	
;; rd  in  	(55)
16, 31, 40, 49, 50, 59, 60, 153, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;; rd  gen 	(1)
989
;; rd  kill	(2)
988, 989

;; Pred edge  4 [50.0%]  (fallthru)
(note 44 43 45 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 45 44 153 5 arch/arm/mm/init.c:114 (set (reg/v:SI 151 [ reserved ])
        (plus:SI (reg/v:SI 151 [ reserved ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(jump_insn 153 45 154 5 (set (pc)
        (label_ref 100)) -1 (nil))
;; End of basic block 5 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; rd  out 	(54)
16, 31, 40, 49, 50, 59, 60, 153, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012


;; Succ edge  17 [100.0%] 

(barrier 154 153 48)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u52(11){ }u53(13){ }u54(25){ }u55(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc] 143 170
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  gen 	 24 [cc] 143 170
;; live  kill	
;; rd  in  	(55)
16, 31, 40, 49, 50, 59, 60, 153, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;; rd  gen 	(3)
152, 977, 1007
;; rd  kill	(17)
141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 977, 1007

;; Pred edge  4 [50.0%] 
(code_label 48 154 49 6 102 "" [1 uses])

(note 49 48 50 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 50 49 51 6 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 143 [ D.25959 ])
        (mem/v:SI (reg/v/f:SI 147 [ page ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 51 50 52 6 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 170)
        (and:SI (reg:SI 143 [ D.25959 ])
            (const_int 128 [0x80]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 143 [ D.25959 ])
        (nil)))

(insn 52 51 53 6 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 170)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 170)
        (nil)))

(jump_insn 53 52 54 6 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 58)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; rd  out 	(55)
16, 31, 40, 49, 50, 59, 60, 152, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012


;; Succ edge  7 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u60(11){ }u61(13){ }u62(25){ }u63(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149
;; lr  def 	 149
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  gen 	 149
;; live  kill	
;; rd  in  	(55)
16, 31, 40, 49, 50, 59, 60, 152, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;; rd  gen 	(1)
985
;; rd  kill	(2)
984, 985

;; Pred edge  6 [50.0%]  (fallthru)
(note 54 53 55 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 55 54 155 7 arch/arm/mm/init.c:118 (set (reg/v:SI 149 [ slab ])
        (plus:SI (reg/v:SI 149 [ slab ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(jump_insn 155 55 156 7 (set (pc)
        (label_ref 100)) -1 (nil))
;; End of basic block 7 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; rd  out 	(54)
16, 31, 40, 49, 50, 59, 60, 152, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012


;; Succ edge  17 [100.0%] 

(barrier 156 155 58)

;; Start of basic block ( 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u65(11){ }u66(13){ }u67(25){ }u68(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc] 141 171
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  gen 	 24 [cc] 141 171
;; live  kill	
;; rd  in  	(55)
16, 31, 40, 49, 50, 59, 60, 152, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;; rd  gen 	(3)
151, 975, 1008
;; rd  kill	(17)
141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 975, 1008

;; Pred edge  6 [50.0%] 
(code_label 58 156 59 8 104 "" [1 uses])

(note 59 58 60 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 61 8 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 141 [ D.25974 ])
        (mem/v:SI (reg/v/f:SI 147 [ page ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 61 60 62 8 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 171)
        (and:SI (reg:SI 141 [ D.25974 ])
            (const_int 32768 [0x8000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 141 [ D.25974 ])
        (nil)))

(insn 62 61 63 8 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 171)
        (nil)))

(jump_insn 63 62 64 8 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 68)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 8 -> ( 10 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; rd  out 	(55)
16, 31, 40, 49, 50, 59, 60, 151, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012


;; Succ edge  10 [0.0%] 
;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u73(11){ }u74(13){ }u75(25){ }u76(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  gen 	 134
;; live  kill	
;; rd  in  	(55)
16, 31, 40, 49, 50, 59, 60, 151, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;; rd  gen 	(1)
969
;; rd  kill	(2)
968, 969

;; Pred edge  8 [100.0%]  (fallthru)
(note 64 63 65 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 65 64 157 9 include/linux/mm.h:356 (set (reg/v/f:SI 134 [ page.962 ])
        (reg/v/f:SI 147 [ page ])) 167 {*arm_movsi_insn} (nil))

(jump_insn 157 65 158 9 (set (pc)
        (label_ref 71)) -1 (nil))
;; End of basic block 9 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 146 147 148 149 150 151 152 153 154 155 180
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 146 147 148 149 150 151 152 153 154 155 180
;; rd  out 	(54)
16, 31, 40, 49, 50, 59, 60, 151, 156, 157, 966, 967, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012


;; Succ edge  11 [100.0%] 

(barrier 158 157 68)

;; Start of basic block ( 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u78(11){ }u79(13){ }u80(25){ }u81(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  gen 	 134
;; live  kill	
;; rd  in  	(55)
16, 31, 40, 49, 50, 59, 60, 151, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;; rd  gen 	(1)
968
;; rd  kill	(2)
968, 969

;; Pred edge  8 [0.0%] 
(code_label 68 158 69 10 105 "" [1 uses])

(note 69 68 70 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 70 69 71 10 include/linux/mm.h:355 (set (reg/v/f:SI 134 [ page.962 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ page ])
                (const_int 28 [0x1c])) [0 <variable>.D.8040.first_page+0 S4 A32])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 10 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 146 147 148 149 150 151 152 153 154 155 180
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 146 147 148 149 150 151 152 153 154 155 180
;; rd  out 	(54)
16, 31, 40, 49, 50, 59, 60, 151, 156, 157, 966, 967, 968, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 10 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u83(11){ }u84(13){ }u85(25){ }u86(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 146 147 148 149 150 151 152 153 154 155 180
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 146 147 148 149 150 151 152 153 154 155 180
;; live  gen 	 24 [cc] 142
;; live  kill	
;; rd  in  	(55)
16, 31, 40, 49, 50, 59, 60, 151, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;; rd  gen 	(2)
150, 976
;; rd  kill	(16)
141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 976

;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%] 
(code_label 71 70 72 11 106 "" [1 uses])

(note 72 71 74 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 74 72 75 11 include/linux/mm.h:376 (set (reg:SI 142 [ D.25970 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 134 [ page.962 ])
                (const_int 16 [0x10])) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 134 [ page.962 ])
        (nil)))

(insn 75 74 76 11 arch/arm/mm/init.c:119 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ D.25970 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 142 [ D.25970 ])
        (nil)))

(jump_insn 76 75 77 11 arch/arm/mm/init.c:119 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 81)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 11 -> ( 12 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; rd  out 	(55)
16, 31, 40, 49, 50, 59, 60, 150, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012


;; Succ edge  12 [50.0%]  (fallthru)
;; Succ edge  13 [50.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u91(11){ }u92(13){ }u93(25){ }u94(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; lr  def 	 153
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  gen 	 153
;; live  kill	
;; rd  in  	(55)
16, 31, 40, 49, 50, 59, 60, 150, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;; rd  gen 	(1)
993
;; rd  kill	(2)
992, 993

;; Pred edge  11 [50.0%]  (fallthru)
(note 77 76 78 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 78 77 159 12 arch/arm/mm/init.c:120 (set (reg/v:SI 153 [ free ])
        (plus:SI (reg/v:SI 153 [ free ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(jump_insn 159 78 160 12 (set (pc)
        (label_ref 100)) -1 (nil))
;; End of basic block 12 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; rd  out 	(54)
16, 31, 40, 49, 50, 59, 60, 150, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012


;; Succ edge  17 [100.0%] 

(barrier 160 159 81)

;; Start of basic block ( 11) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u96(11){ }u97(13){ }u98(25){ }u99(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc] 138 172
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  gen 	 24 [cc] 138 172
;; live  kill	
;; rd  in  	(55)
16, 31, 40, 49, 50, 59, 60, 150, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;; rd  gen 	(3)
149, 973, 1009
;; rd  kill	(17)
141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 973, 1009

;; Pred edge  11 [50.0%] 
(code_label 81 160 82 13 107 "" [1 uses])

(note 82 81 83 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 84 13 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 138 [ D.25991 ])
        (mem/v:SI (reg/v/f:SI 147 [ page ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 84 83 85 13 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 172)
        (and:SI (reg:SI 138 [ D.25991 ])
            (const_int 32768 [0x8000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 138 [ D.25991 ])
        (nil)))

(insn 85 84 86 13 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 172)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 172)
        (nil)))

(jump_insn 86 85 87 13 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 91)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 13 -> ( 15 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; rd  out 	(55)
16, 31, 40, 49, 50, 59, 60, 149, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012


;; Succ edge  15 [0.0%] 
;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u104(11){ }u105(13){ }u106(25){ }u107(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  gen 	 133
;; live  kill	
;; rd  in  	(55)
16, 31, 40, 49, 50, 59, 60, 149, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;; rd  gen 	(1)
967
;; rd  kill	(2)
966, 967

;; Pred edge  13 [100.0%]  (fallthru)
(note 87 86 88 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 88 87 161 14 include/linux/mm.h:356 (set (reg/v/f:SI 133 [ page.963 ])
        (reg/v/f:SI 147 [ page ])) 167 {*arm_movsi_insn} (nil))

(jump_insn 161 88 162 14 (set (pc)
        (label_ref 94)) -1 (nil))
;; End of basic block 14 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 146 147 148 149 150 151 152 153 154 155 180
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 146 147 148 149 150 151 152 153 154 155 180
;; rd  out 	(54)
16, 31, 40, 49, 50, 59, 60, 149, 156, 157, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012


;; Succ edge  16 [100.0%] 

(barrier 162 161 91)

;; Start of basic block ( 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u109(11){ }u110(13){ }u111(25){ }u112(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  gen 	 133
;; live  kill	
;; rd  in  	(55)
16, 31, 40, 49, 50, 59, 60, 149, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;; rd  gen 	(1)
966
;; rd  kill	(2)
966, 967

;; Pred edge  13 [0.0%] 
(code_label 91 162 92 15 108 "" [1 uses])

(note 92 91 93 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 93 92 94 15 include/linux/mm.h:355 (set (reg/v/f:SI 133 [ page.963 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ page ])
                (const_int 28 [0x1c])) [0 <variable>.D.8040.first_page+0 S4 A32])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 15 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 146 147 148 149 150 151 152 153 154 155 180
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 146 147 148 149 150 151 152 153 154 155 180
;; rd  out 	(54)
16, 31, 40, 49, 50, 59, 60, 149, 156, 157, 966, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 15 14) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u114(11){ }u115(13){ }u116(25){ }u117(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 146 147 148 149 150 151 152 153 154 155 180
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 150
;; lr  def 	 139 150 173
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 146 147 148 149 150 151 152 153 154 155 180
;; live  gen 	 139 150 173
;; live  kill	
;; rd  in  	(55)
16, 31, 40, 49, 50, 59, 60, 149, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;; rd  gen 	(3)
974, 987, 1010
;; rd  kill	(4)
974, 986, 987, 1010

;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%] 
(code_label 94 93 95 16 109 "" [1 uses])

(note 95 94 97 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 97 95 98 16 include/linux/mm.h:376 (set (reg:SI 139 [ D.25987 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 133 [ page.963 ])
                (const_int 16 [0x10])) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 133 [ page.963 ])
        (nil)))

(insn 98 97 99 16 arch/arm/mm/init.c:122 (set (reg:SI 173)
        (plus:SI (reg:SI 139 [ D.25987 ])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 139 [ D.25987 ])
        (nil)))

(insn 99 98 100 16 arch/arm/mm/init.c:122 (set (reg/v:SI 150 [ shared ])
        (plus:SI (reg/v:SI 150 [ shared ])
            (reg:SI 173))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 173)
        (nil)))
;; End of basic block 16 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; rd  out 	(54)
16, 31, 40, 49, 50, 59, 60, 149, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 7 16 5 12) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u123(11){ }u124(13){ }u125(25){ }u126(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147
;; lr  def 	 24 [cc] 147
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  gen 	 24 [cc] 147
;; live  kill	
;; rd  in  	(58)
16, 31, 40, 49, 50, 59, 60, 149, 150, 152, 153, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;; rd  gen 	(2)
148, 980
;; rd  kill	(17)
141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 980, 981

;; Pred edge  7 [100.0%] 
;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%] 
;; Pred edge  12 [100.0%] 
(code_label 100 99 101 17 103 "" [3 uses])

(note 101 100 102 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 102 101 104 17 arch/arm/mm/init.c:123 (set (reg/v/f:SI 147 [ page ])
        (plus:SI (reg/v/f:SI 147 [ page ])
            (const_int 32 [0x20]))) 4 {*arm_addsi3} (nil))

(insn 104 102 105 17 arch/arm/mm/init.c:124 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 147 [ page ])
            (reg/v/f:SI 146 [ end ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 105 104 106 17 arch/arm/mm/init.c:124 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 103)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
            (nil))))
;; End of basic block 17 -> ( 4 18)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 146 147 148 149 150 151 152 153 154 155 180
;; rd  out 	(54)
16, 31, 40, 49, 50, 59, 60, 148, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012


;; Succ edge  4 [86.0%]  (dfs_back)
;; Succ edge  18 [14.0%]  (fallthru,loop_exit)

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u131(11){ }u132(13){ }u133(25){ }u134(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 150 151 152 153 154 155 180
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148
;; lr  def 	 136 148
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 150 151 152 153 154 155 180
;; live  gen 	 136 148
;; live  kill	
;; rd  in  	(54)
16, 31, 40, 49, 50, 59, 60, 148, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 982, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;; rd  gen 	(2)
971, 983
;; rd  kill	(4)
971, 972, 982, 983

;; Pred edge  17 [14.0%]  (fallthru,loop_exit)
(note 106 105 107 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 107 106 108 18 arch/arm/mm/init.c:100 (set (reg/v:SI 148 [ i ])
        (plus:SI (reg/v:SI 148 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 108 107 109 18 arch/arm/mm/init.c:100 (set (reg:SI 136 [ ivtmp.959 ])
        (plus:SI (reg:SI 136 [ ivtmp.959 ])
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (nil))
;; End of basic block 18 -> ( 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 150 151 152 153 154 155 180
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 150 151 152 153 154 155 180
;; rd  out 	(52)
16, 31, 40, 49, 50, 59, 60, 148, 156, 157, 966, 967, 968, 969, 970, 971, 973, 974, 975, 976, 977, 978, 979, 980, 983, 984, 985, 986, 987, 988, 989, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012


;; Succ edge  19 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 18 2) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u137(11){ }u138(13){ }u139(25){ }u140(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 150 151 152 153 154 155 180
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 154
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 150 151 152 153 154 155 180
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(55)
16, 31, 40, 49, 50, 59, 60, 148, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;; rd  gen 	(1)
147
;; rd  kill	(15)
141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155

;; Pred edge  18 [100.0%]  (fallthru,dfs_back)
;; Pred edge  2 [100.0%] 
(code_label 109 108 110 19 101 "" [1 uses])

(note 110 109 112 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 112 110 113 19 arch/arm/mm/init.c:100 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ i ])
            (reg:SI 154 [ D.25004 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 113 112 114 19 arch/arm/mm/init.c:100 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 111)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 19 -> ( 3 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 150 151 152 153 154 155 180
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 150 151 152 153 154 155 180
;; rd  out 	(55)
16, 31, 40, 49, 50, 59, 60, 147, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012


;; Succ edge  3 [91.0%] 
;; Succ edge  20 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u144(11){ }u145(13){ }u146(25){ }u147(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 151 152 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 151 152 153
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 151 152 153
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(55)
16, 31, 40, 49, 50, 59, 60, 147, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012
;; rd  gen 	(1)
7
;; rd  kill	(25)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 61, 62, 63, 64, 65, 66, 67, 68

;; Pred edge  19 [9.0%]  (fallthru,loop_exit)
(note 114 113 116 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 116 114 117 20 arch/arm/mm/init.c:127 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x11769900>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x11769900>)
        (nil)))

(insn 117 116 118 20 arch/arm/mm/init.c:127 (set (reg:SI 1 r1)
        (reg/v:SI 152 [ total ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 152 [ total ])
        (nil)))

(call_insn 118 117 120 20 arch/arm/mm/init.c:127 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 120 118 121 20 arch/arm/mm/init.c:128 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x11769b70>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x11769b70>)
        (nil)))

(insn 121 120 122 20 arch/arm/mm/init.c:128 (set (reg:SI 1 r1)
        (reg/v:SI 153 [ free ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 153 [ free ])
        (nil)))

(call_insn 122 121 124 20 arch/arm/mm/init.c:128 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 124 122 125 20 arch/arm/mm/init.c:129 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x11769ed0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x11769ed0>)
        (nil)))

(insn 125 124 126 20 arch/arm/mm/init.c:129 (set (reg:SI 1 r1)
        (reg/v:SI 151 [ reserved ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 151 [ reserved ])
        (nil)))

(call_insn 126 125 128 20 arch/arm/mm/init.c:129 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 128 126 129 20 arch/arm/mm/init.c:130 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x11765930>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x11765930>)
        (nil)))

(insn 129 128 130 20 arch/arm/mm/init.c:130 (set (reg:SI 1 r1)
        (reg/v:SI 149 [ slab ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 149 [ slab ])
        (nil)))

(call_insn 130 129 132 20 arch/arm/mm/init.c:130 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 132 130 133 20 arch/arm/mm/init.c:131 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC16") [flags 0x82] <string_cst 0x1176c0c0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC16") [flags 0x82] <string_cst 0x1176c0c0>)
        (nil)))

(insn 133 132 134 20 arch/arm/mm/init.c:131 (set (reg:SI 1 r1)
        (reg/v:SI 150 [ shared ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 150 [ shared ])
        (nil)))

(call_insn 134 133 136 20 arch/arm/mm/init.c:131 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 136 134 137 20 arch/arm/mm/init.c:132 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC17") [flags 0x82] <string_cst 0x1176c1b0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC17") [flags 0x82] <string_cst 0x1176c1b0>)
        (nil)))

(insn 137 136 138 20 arch/arm/mm/init.c:132 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 138 137 139 20 arch/arm/mm/init.c:132 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 20 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; rd  out 	(55)
7, 31, 40, 49, 50, 59, 60, 147, 156, 157, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1012


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 139 138 0)

starting the processing of deferred insns
ending the processing of deferred insns
