// Seed: 1873966467
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  inout id_2;
  input id_1;
  reg id_3, id_4 = id_2;
  time id_5;
  always id_4 <= 1;
  logic id_6;
  type_11 id_7 (
      .id_0(1),
      .id_1(id_1),
      .id_2(1),
      .id_3(id_3)
  );
  logic id_8;
  assign id_4 = id_4;
endmodule
