16:42:47 INFO  : Registering command handlers for SDK TCF services
16:42:50 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA_HW\project_6_hw\project_6_hw.sdk\temp_xsdb_launch_script.tcl
16:42:58 INFO  : XSCT server has started successfully.
16:43:14 INFO  : Successfully done setting XSCT server connection channel  
16:43:14 INFO  : Successfully done setting SDK workspace  
16:43:14 INFO  : Processing command line option -hwspec D:/FPGA_HW/project_6_hw/project_6_hw.sdk/design_1_wrapper.hdf.
17:21:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:21:43 INFO  : 'jtag frequency' command is executed.
17:21:43 INFO  : Sourcing of 'D:/FPGA_HW/project_6_hw/project_6_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:21:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:21:46 INFO  : FPGA configured successfully with bitstream "D:/FPGA_HW/project_6_hw/project_6_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:21:46 INFO  : Context for 'APU' is selected.
17:21:46 INFO  : Hardware design information is loaded from 'D:/FPGA_HW/project_6_hw/project_6_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:21:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:46 INFO  : Context for 'APU' is selected.
17:21:47 INFO  : 'stop' command is executed.
17:21:47 INFO  : 'ps7_init' command is executed.
17:21:47 INFO  : 'ps7_post_config' command is executed.
17:21:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:21:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:48 INFO  : The application 'D:/FPGA_HW/project_6_hw/project_6_hw.sdk/conv_project/Debug/conv_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:21:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_HW/project_6_hw/project_6_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_HW/project_6_hw/project_6_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_HW/project_6_hw/project_6_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_HW/project_6_hw/project_6_hw.sdk/conv_project/Debug/conv_project.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:48 INFO  : 'con' command is executed.
17:21:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:21:48 INFO  : Disconnected from the channel tcfchan#1.
20:40:36 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1574856893368,  Project:1574842556612
20:40:37 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/FPGA_HW/project_6_hw/project_6_hw.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:41:00 INFO  : Copied contents of D:/FPGA_HW/project_6_hw/project_6_hw.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:41:12 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:41:29 INFO  : 
20:41:30 INFO  : Updating hardware inferred compiler options for conv_project.
20:41:30 INFO  : Clearing existing target manager status.
20:41:30 INFO  : Closing and re-opening the MSS file of ther project conv_project_bsp
20:41:43 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:41:51 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:50:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:50:09 INFO  : 'jtag frequency' command is executed.
20:50:09 INFO  : Sourcing of 'D:/FPGA_HW/project_6_hw/project_6_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:50:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:50:12 INFO  : FPGA configured successfully with bitstream "D:/FPGA_HW/project_6_hw/project_6_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:50:13 INFO  : Context for 'APU' is selected.
20:50:13 INFO  : Hardware design information is loaded from 'D:/FPGA_HW/project_6_hw/project_6_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:50:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:50:13 INFO  : Context for 'APU' is selected.
20:50:13 INFO  : 'stop' command is executed.
20:50:14 INFO  : 'ps7_init' command is executed.
20:50:14 INFO  : 'ps7_post_config' command is executed.
20:50:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:50:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:15 INFO  : The application 'D:/FPGA_HW/project_6_hw/project_6_hw.sdk/conv_project/Debug/conv_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:50:15 INFO  : 'configparams force-mem-access 0' command is executed.
20:50:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_HW/project_6_hw/project_6_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_HW/project_6_hw/project_6_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_HW/project_6_hw/project_6_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_HW/project_6_hw/project_6_hw.sdk/conv_project/Debug/conv_project.elf
configparams force-mem-access 0
----------------End of Script----------------

20:50:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:15 INFO  : 'con' command is executed.
20:50:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:50:15 INFO  : Disconnected from the channel tcfchan#2.
