ex_sim_axi_vip_mst_0_pkg.sv,systemverilog,xil_defaultlib,../../../bd/ex_sim/ip/ex_sim_axi_vip_mst_0/sim/ex_sim_axi_vip_mst_0_pkg.sv,incdir="../../../../axi_vip_0_ex.gen/sources_1/bd/ex_sim/ipshared/ec67/hdl"incdir="../../../../axi_vip_0_ex.gen/sources_1/bd/ex_sim/ipshared/ec67/hdl"
ex_sim_axi_vip_mst_0.sv,systemverilog,xil_defaultlib,../../../bd/ex_sim/ip/ex_sim_axi_vip_mst_0/sim/ex_sim_axi_vip_mst_0.sv,incdir="../../../../axi_vip_0_ex.gen/sources_1/bd/ex_sim/ipshared/ec67/hdl"incdir="../../../../axi_vip_0_ex.gen/sources_1/bd/ex_sim/ipshared/ec67/hdl"
ex_sim.vhd,vhdl,xil_defaultlib,../../../bd/ex_sim/sim/ex_sim.vhd,incdir="../../../../axi_vip_0_ex.gen/sources_1/bd/ex_sim/ipshared/ec67/hdl"incdir="../../../../axi_vip_0_ex.gen/sources_1/bd/ex_sim/ipshared/ec67/hdl"
ex_sim_axi_vip_slv_0_pkg.sv,systemverilog,xil_defaultlib,/home/nothon/fpga2C/axi_vip_0_ex/axi_vip_0_ex.gen/sources_1/bd/ex_sim/ip/ex_sim_axi_vip_slv_0/sim/ex_sim_axi_vip_slv_0_pkg.sv,incdir="../../../../axi_vip_0_ex.gen/sources_1/bd/ex_sim/ipshared/ec67/hdl"incdir="../../../../axi_vip_0_ex.gen/sources_1/bd/ex_sim/ipshared/ec67/hdl"
ex_sim_axi_vip_slv_0.sv,systemverilog,xil_defaultlib,/home/nothon/fpga2C/axi_vip_0_ex/axi_vip_0_ex.gen/sources_1/bd/ex_sim/ip/ex_sim_axi_vip_slv_0/sim/ex_sim_axi_vip_slv_0.sv,incdir="../../../../axi_vip_0_ex.gen/sources_1/bd/ex_sim/ipshared/ec67/hdl"incdir="../../../../axi_vip_0_ex.gen/sources_1/bd/ex_sim/ipshared/ec67/hdl"
ex_sim_axi_vip_passthrough_0_pkg.sv,systemverilog,xil_defaultlib,/home/nothon/fpga2C/axi_vip_0_ex/axi_vip_0_ex.gen/sources_1/bd/ex_sim/ip/ex_sim_axi_vip_passthrough_0/sim/ex_sim_axi_vip_passthrough_0_pkg.sv,incdir="../../../../axi_vip_0_ex.gen/sources_1/bd/ex_sim/ipshared/ec67/hdl"incdir="../../../../axi_vip_0_ex.gen/sources_1/bd/ex_sim/ipshared/ec67/hdl"
ex_sim_axi_vip_passthrough_0.sv,systemverilog,xil_defaultlib,/home/nothon/fpga2C/axi_vip_0_ex/axi_vip_0_ex.gen/sources_1/bd/ex_sim/ip/ex_sim_axi_vip_passthrough_0/sim/ex_sim_axi_vip_passthrough_0.sv,incdir="../../../../axi_vip_0_ex.gen/sources_1/bd/ex_sim/ipshared/ec67/hdl"incdir="../../../../axi_vip_0_ex.gen/sources_1/bd/ex_sim/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
