; --COPYRIGHT--,BSD_EX
;  Copyright (c) 2012, Texas Instruments Incorporated
;  All rights reserved.
; 
;  Redistribution and use in source and binary forms, with or without
;  modification, are permitted provided that the following conditions
;  are met:
; 
;  *  Redistributions of source code must retain the above copyright
;     notice, this list of conditions and the following disclaimer.
; 
;  *  Redistributions in binary form must reproduce the above copyright
;     notice, this list of conditions and the following disclaimer in the
;     documentation and/or other materials provided with the distribution.
; 
;  *  Neither the name of Texas Instruments Incorporated nor the names of
;     its contributors may be used to endorse or promote products derived
;     from this software without specific prior written permission.
; 
;  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
;  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
;  THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
;  PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
;  CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
;  EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
;  PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
;  OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
;  WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
;  OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
;  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
; 
; ******************************************************************************
;  
;                        MSP430 CODE EXAMPLE DISCLAIMER
; 
;  MSP430 code examples are self-contained low-level programs that typically
;  demonstrate a single peripheral function or device feature in a highly
;  concise manner. For this the code may rely on the device's power-on default
;  register values and settings such as the clock configuration and care must
;  be taken when combining code from several examples to avoid potential side
;  effects. Also see www.ti.com/grace for a GUI- and www.ti.com/msp430ware
;  for an API functional library-approach to peripheral configuration.
; 
; --/COPYRIGHT--
;******************************************************************************
;   MSP430F66x Demo - CRC16, Compare CRC output with software-based algorithm
;
;   Description: An array of 16 random 16-bit values are moved through the CRC
;   module, as well as a software-based CRC-CCIT-BR algorithm. Due to the fact 
;   that the software-based algorithm handles 8-bit inputs only, the 16-bit 
;   words are broken into 2 8-bit words before being run through (lower byte 
;   first). The outputs of both methods are then compared to ensure that the 
;   operation of the CRC module is consistent with the expected outcome. If 
;   the values of each output are equal, set P1.0, else reset.
;
;   ACLK = 32.768kHz, MCLK = SMCLK = default DCO~1MHz
;
;                MSP430F66xx
;             -----------------
;         /|\|                 |
;          | |                 |
;          --|RST              |
;            |                 |
;            |             P1.0|--> LED
;
;   Tyler Witt
;   Texas Instruments Inc.
;   October 2011
;   Built with IAR Embedded Workbench v6.0
;******************************************************************************
#include <msp430.h>
#define CRC_Init    0xFFFF
#define i           R5
#define CRC_Results R6
#define SW_Results  R7
#define CRC_New     R8
#define LowByte     R9
#define UpByte      R10
;-------------------------------------------------------------------------------
            RSEG    CSTACK                  ; Define stack segment
;-------------------------------------------------------------------------------
            RSEG    CODE
;-------------------------------------------------------------------------------
RESET       mov.w   #SFE(CSTACK),SP         ; Initialize stackpointer
            mov.w   #WDTPW+WDTHOLD,&WDTCTL
            bis.b   #0x01,&P1DIR
            bic.b   #0x01,&P1OUT            ; Clear LED to start

            mov.w   CRC_Init,&CRCINIRES     ; Init CRC with 0xFFFF
            
            mov.w   #0x10,i                 ; load index to 16
            mov.w   #CRC_Input,R11          ; Start of input array
Hardware    mov.w   @R11,&CRCDIRB           ; Input data in CRC
            incd.w  R11                     ; Advance pointer in array
            nop
            dec.w   i                       ; Decrement index
            cmp.w   #0x00,i 
            jne     Hardware                ; If more data, then input again
            mov.w   CRCINIRES,CRC_Results  ; Save results

            mov.w   #0x10,i                 ; load index to 16
            mov.w   #CRC_Input,R11          ; Start of input array
Software    mov.w   @R11,LowByte
            bic.w   #0xFF00,LowByte         ; Clear first 8-bits for just lower byte
            mov.w   @R11,UpByte
            swpb    UpByte                  ; swap bytes and clear first 8-bits for
            bic.w   #0xFF00,UpByte          ; just upper byte
            incd.w  R11                     ; Advance pointer in array
            cmp.w   #0x10,i
            jne     Reinit                  ; if not first run, reinit
            mov.w   CRC_Init,R12            ; First run, init with 0xFFFF
            mov.w   LowByte,R13             ; Input first byte
            call    #CCITT_Update
            jmp     Upper
Reinit      mov.w   CRC_New,R12             ; Init with previous result
            mov.w   LowByte,R13             ; Input next byte
            call    #CCITT_Update
Upper       mov.w   CRC_New,R12             ; Init with previous result
            mov.w   UpByte,R13              ; Input next byte
            call    #CCITT_Update
            dec.w   i                       ; Decrement index
            jnz     Software                ; If more data, then input again
            mov.w   CRC_New,SW_Results      ; Save results
            
Mainloop    cmp.w   CRC_Results,SW_Results  ; Was CRC successful?
            jeq     Success                 ; Yes, jump to success
            jmp     Mainloop                ; No, then don't turn on LED
Success     bis.b   #0x01,&P1OUT            ; Success - turn on LED
            jmp     Mainloop                ; Again
            nop                             ; for debug
                                            ;
;-------------------------------------------------------------------------------
CRC_Input ; Random array of 16 16-bit values - values may be changed if desired
;-------------------------------------------------------------------------------
            DW      0x0fc0
            DW      0x1096
            DW      0x5042
            DW      0x0010
            DW      0x7ff7
            DW      0xf86a
            DW      0xb58e
            DW      0x7651
            DW      0x8b88
            DW      0x0679
            DW      0x0123
            DW      0x9599
            DW      0xc58c
            DW      0xd1e2
            DW      0xe144
            DW      0xb691
;-------------------------------------------------------------------------------
CCITT_Update ; Software algorithm - CCITT CRC16 code
;-------------------------------------------------------------------------------
            swpb    R12
            mov.w   R12,CRC_New
            xor.w   R13,CRC_New
            mov.w   CRC_New,R12
            bic.w   #0xFF00,R12
            rra     R12
            rra     R12
            rra     R12
            rra     R12
            xor.w   R12,CRC_New
            mov.w   CRC_New,R12
            rla     R12
            rla     R12
            rla     R12
            rla     R12
            rla     R12
            rla     R12
            rla     R12
            rla     R12
            rla     R12
            rla     R12
            rla     R12
            rla     R12
            xor.w   R12,CRC_New
            mov.w   CRC_New,R12
            bic.w   #0xFF00,R12
            rla     R12
            rla     R12
            rla     R12
            rla     R12
            rla     R12
            xor.w   R12,CRC_New             
            ret
            nop

;-------------------------------------------------------------------------------
            COMMON  INTVEC                  ; Interrupt Vectors
;-------------------------------------------------------------------------------
            ORG     RESET_VECTOR            ; POR, ext. Reset
            DW      RESET
            END
