<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
should_fail: 0
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v</a>
time_elapsed: 0.004s
ram usage: 10240 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog -e dlatch_reset <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v</a>
warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:26</a>:8-12:
   | 
   |   q &lt;= 1&#39;b0;
   |        ^^^^ 
   = note: Casts `1&#39;b0` from `bit` to `logic`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:26</a>:8-12:
   | 
   |   q &lt;= 1&#39;b0;
   |        ^^^^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:26</a>:8-12:
   | 
   |   q &lt;= 1&#39;b0;
   |        ^^^^ 
   = note: Casts `1&#39;b0` from `bit [0:0]` to `bit`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:26</a>:8-12:
   | 
   |   q &lt;= 1&#39;b0;
   |        ^^^^ 

proc %dlatch_reset.always.84.0 (i1$ %data, i1$ %en, i1$ %reset) -&gt; (i1$ %q) {
init:
    %en1 = prb i1$ %en
    %reset1 = prb i1$ %reset
    %data1 = prb i1$ %data
    wait %check, %en, %reset, %data
check:
    %en2 = prb i1$ %en
    %impledge = neq i1 %en1, %en2
    %reset2 = prb i1$ %reset
    %impledge1 = neq i1 %reset1, %reset2
    %event_or = or i1 %impledge, %impledge1
    %data2 = prb i1$ %data
    %impledge2 = neq i1 %data1, %data2
    %event_or1 = or i1 %event_or, %impledge2
    br %event_or1, %init, %event
event:
    %0 = not i1 %reset2
    %1 = const i1 0
    %2 = neq i1 %0, %1
    %3 = const time 0s 1d
    br %2, %if_false, %if_true
if_true:
    drv i1$ %q, %1, %3
    br %init
if_false:
    %4 = neq i1 %en2, %1
    br %4, %init, %if_true1
if_true1:
    drv i1$ %q, %data2, %3
    br %init
}

entity @dlatch_reset (i1$ %data, i1$ %en, i1$ %reset) -&gt; (i1$ %q) {
    inst %dlatch_reset.always.84.0 (i1$ %data, i1$ %en, i1$ %reset) -&gt; (i1$ %q)
    halt
}

</pre>
</body>