 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : system
Version: X-2025.06-SP1
Date   : Sat Nov  8 18:15:33 2025
****************************************


Library(s) Used:

    saed14hvt_tt0p8v25c (File: /share/synopsys/libs/SAED14nm_PDK/lib/stdcell_hvt/db_nldm/saed14hvt_tt0p8v25c.db)
    saed14rvt_tt0p8v25c (File: /share/synopsys/libs/SAED14nm_PDK/lib/stdcell_rvt/db_nldm/saed14rvt_tt0p8v25c.db)
    saed14lvt_tt0p8v25c (File: /share/synopsys/libs/SAED14nm_PDK/lib/stdcell_lvt/db_nldm/saed14lvt_tt0p8v25c.db)
    saed14sram_tt0p8v25c (File: /share/synopsys/libs/SAED14nm_PDK/lib/sram/logic_synth/single/saed14sram_tt0p8v25c.db)
    saed14io_fc_tt0p8v25c_1p8v (File: /share/synopsys/libs/SAED14nm_PDK/lib/io_std/db_nldm/saed14io_fc_tt0p8v25c_1p8v.db)

Information: The library cell 'SAEDLVT14_LSRDPQ_2' in the library 'saed14lvt_tt0p8v25c' is not characterized for internal power. (PWR-227)
Information: The design contains cells, other than constants and black boxes, that are not characterized for internal power. (PWR-228)

Operating Conditions: tt0p8v25c_i0p8v   Library: saed14lvt_dlvl_tt0p8v25c_i0p8v
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
system                 140000            saed14lvt_dlvl_tt0p8v25c_i0p8v


Global Operating Voltage = 0.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
system                                 2.13e+05 1.87e+03 9.97e+08 2.16e+05 100.0
  u_wishbone_arbiter (wishbone_arbiter)    0.853    0.624 2.82e+05    1.758   0.0
    lt_x_3 (wishbone_arbiter_DW_cmp_J19_2) 1.73e-03 2.06e-03 1.45e+04 1.83e-02   0.0
    lt_x_4 (wishbone_arbiter_DW_cmp_J19_1) 1.47e-03 3.39e-03 1.54e+04 2.03e-02   0.0
    lt_x_5 (wishbone_arbiter_DW_cmp_J19_0) 1.51e-03 1.89e-03 1.44e+04 1.78e-02   0.0
  u_interrupt_controller1 (interrupt_controller_0)    1.350    6.166 8.10e+04    7.597   0.0
  u_interrupt_controller0 (interrupt_controller_1)    1.350    6.165 8.11e+04    7.596   0.0
  u_timer_module (timer_module)           1.006    5.836 1.22e+05    6.964   0.0
    sub_x_1 (timer_module_DW01_sub_J21_5)    0.000    0.000 2.11e+03 2.11e-03   0.0
    sub_x_2 (timer_module_DW01_sub_J21_4) 2.54e-05      N/A 2.77e+03 2.80e-03   0.0
    sub_x_3 (timer_module_DW01_dec_J21_2) 2.54e-05      N/A 3.52e+03 3.54e-03   0.0
    sub_x_4 (timer_module_DW01_sub_J21_3)    0.000    0.000 2.10e+03 2.10e-03   0.0
    sub_x_5 (timer_module_DW01_sub_J21_2) 2.54e-05      N/A 2.85e+03 2.88e-03   0.0
    sub_x_6 (timer_module_DW01_dec_J21_1) 2.54e-05      N/A 3.59e+03 3.61e-03   0.0
    sub_x_7 (timer_module_DW01_sub_J21_1)    0.000    0.000 2.10e+03 2.10e-03   0.0
    sub_x_8 (timer_module_DW01_sub_J21_0) 2.54e-05      N/A 2.85e+03 2.88e-03   0.0
    sub_x_9 (timer_module_DW01_dec_J21_0) 2.54e-05      N/A 3.59e+03 3.61e-03   0.0
  u_test_module (test_module)          1.36e-02    3.487 4.90e+04    3.549   0.0
    sub_x_4 (test_module_DW01_dec_J22_1)    0.000    0.000 1.32e+03 1.32e-03   0.0
    sub_x_8 (test_module_DW01_dec_J22_0) 2.54e-05      N/A 1.27e+03 1.29e-03   0.0
  u_uart1 (uart_0)                        3.663   15.608 2.24e+05   19.494   0.0
    add_x_1 (uart_0_DW01_inc_J5_8_0)      0.000    0.000 1.12e+03 1.12e-03   0.0
    add_x_2 (uart_0_DW01_inc_J5_7_0)      0.000    0.000 1.36e+03 1.36e-03   0.0
    add_x_3 (uart_0_DW01_inc_J5_6_0)      0.000    0.000 1.01e+03 1.01e-03   0.0
    sub_x_4 (uart_0_DW01_dec_J5_1_0)   5.06e-05      N/A  699.538 7.44e-04   0.0
    add_x_7 (uart_0_DW01_inc_J5_5_0)   1.37e-02 1.39e-02 6.49e+03 3.41e-02   0.0
    lte_x_28 (uart_0_DW_cmp_J5_2_0)       0.000    0.000  167.120 1.67e-04   0.0
    add_x_30 (uart_0_DW01_inc_J5_4_0)     0.000    0.000 1.01e+03 1.01e-03   0.0
    add_x_31 (uart_0_DW01_inc_J5_3_0)     0.000    0.000 1.01e+03 1.01e-03   0.0
    add_x_32 (uart_0_DW01_inc_J5_2_0)     0.000    0.000 1.01e+03 1.01e-03   0.0
    sub_x_33 (uart_0_DW01_dec_J5_0_0)  5.06e-05      N/A  699.538 7.44e-04   0.0
    add_x_47 (uart_0_DW01_inc_J5_1_0)  1.30e-02 1.63e-02 2.57e+03 3.19e-02   0.0
    add_x_53 (uart_0_DW01_inc_J5_0_0)  2.15e-02 2.51e-02 2.54e+03 4.91e-02   0.0
    eq_x_5 (uart_0_DW_cmp_J5_1_0)         0.000    0.000  734.390 7.34e-04   0.0
    eq_x_6 (uart_0_DW_cmp_J5_0_0)         0.000    0.000  824.600 8.25e-04   0.0
  u_uart0 (uart_1)                        3.660   15.606 2.23e+05   19.489   0.0
    add_x_1 (uart_0_DW01_inc_J5_8_1)      0.000    0.000 1.12e+03 1.12e-03   0.0
    add_x_2 (uart_0_DW01_inc_J5_7_1)      0.000    0.000 1.36e+03 1.36e-03   0.0
    add_x_3 (uart_0_DW01_inc_J5_6_1)      0.000    0.000 1.01e+03 1.01e-03   0.0
    sub_x_4 (uart_0_DW01_dec_J5_1_1)   5.06e-05      N/A  699.538 7.44e-04   0.0
    add_x_7 (uart_0_DW01_inc_J5_5_1)   1.37e-02 1.40e-02 6.49e+03 3.42e-02   0.0
    lte_x_28 (uart_0_DW_cmp_J5_2_1)       0.000    0.000  167.120 1.67e-04   0.0
    add_x_30 (uart_0_DW01_inc_J5_4_1)     0.000    0.000 1.01e+03 1.01e-03   0.0
    add_x_31 (uart_0_DW01_inc_J5_3_1)     0.000    0.000 1.01e+03 1.01e-03   0.0
    add_x_32 (uart_0_DW01_inc_J5_2_1)     0.000    0.000 1.01e+03 1.01e-03   0.0
    sub_x_33 (uart_0_DW01_dec_J5_0_1)  5.06e-05      N/A  699.538 7.44e-04   0.0
    add_x_47 (uart_0_DW01_inc_J5_1_1)  1.30e-02 1.62e-02 2.57e+03 3.18e-02   0.0
    add_x_53 (uart_0_DW01_inc_J5_0_1)  2.00e-02 2.36e-02 2.53e+03 4.61e-02   0.0
    eq_x_5 (uart_0_DW_cmp_J5_1_1)         0.000    0.000  734.390 7.34e-04   0.0
    eq_x_6 (uart_0_DW_cmp_J5_0_1)         0.000    0.000  824.600 8.25e-04   0.0
  u_boot_mem_wrapper (boot_mem_wrapper)    0.107   56.088 4.00e+05   56.596   0.0
    u_boot_mem (boot_mem)                 0.107   56.088 4.00e+05   56.596   0.0
  u_iobuf (generic_iobuf)                 0.000    0.000 9.65e+08  964.901   0.4
  u_eth_top (eth_top)                    29.832  102.486 1.35e+06  133.671   0.1
    macstatus1 (eth_macstatus)            0.135    0.495 2.29e+04    0.652   0.0
      gte_x_3 (eth_macstatus_DW_cmp_J9_4) 3.58e-05 2.67e-05 2.86e+03 2.93e-03   0.0
      lte_x_4 (eth_macstatus_DW_cmp_J9_3) 9.06e-05 1.51e-05 2.85e+03 2.95e-03   0.0
      lt_x_9 (eth_macstatus_DW_cmp_J9_2) 5.50e-05 4.67e-05 2.97e+03 3.07e-03   0.0
      gt_x_13 (eth_macstatus_DW_cmp_J9_1) 9.64e-05 7.32e-05 2.86e+03 3.03e-03   0.0
      eq_x_7 (eth_macstatus_DW_cmp_J9_0) 1.39e-04 3.02e-04  827.052 1.27e-03   0.0
    wishbone (eth_wishbone)              18.121   69.206 8.11e+05   88.139   0.0
      gt_x_13 (eth_wishbone_DW_cmp_J3_6) 8.53e-03 3.04e-02  480.587 3.95e-02   0.0
      sub_x_20 (eth_wishbone_DW01_sub_J3_2)    0.000    0.000 2.41e+03 2.41e-03   0.0
      sub_x_21 (eth_wishbone_DW01_sub_J3_1)    0.000    0.000 2.80e+03 2.80e-03   0.0
      sub_x_22 (eth_wishbone_DW01_sub_J3_0)    0.000    0.000 2.53e+03 2.53e-03   0.0
      sub_x_23 (eth_wishbone_DW01_dec_J3_0)    0.000    0.000 2.78e+03 2.78e-03   0.0
      add_x_27 (eth_wishbone_DW01_inc_J3_5)    0.000    0.000 7.98e+03 7.98e-03   0.0
      lte_x_34 (eth_wishbone_DW_cmp_J3_5)    0.000    0.000  903.200 9.03e-04   0.0
      add_x_37 (eth_wishbone_DW01_inc_J3_4)    0.000    0.000 7.98e+03 7.98e-03   0.0
      add_x_39 (eth_wishbone_DW01_inc_J3_3)    0.000    0.000 7.98e+03 7.98e-03   0.0
      lt_x_40 (eth_wishbone_DW_cmp_J3_4)    0.000    0.000   53.840 5.38e-05   0.0
      gt_x_41 (eth_wishbone_DW_cmp_J3_3)    0.000    0.000  836.430 8.36e-04   0.0
      lt_x_42 (eth_wishbone_DW_cmp_J3_2)    0.000    0.000   53.840 5.38e-05   0.0
      gt_x_43 (eth_wishbone_DW_cmp_J3_1)    0.000    0.000  836.430 8.36e-04   0.0
      add_x_118 (eth_wishbone_DW01_inc_J3_2)    0.000    0.000 1.57e+03 1.57e-03   0.0
      add_x_119 (eth_wishbone_DW01_inc_J3_1)    0.000    0.000 1.57e+03 1.57e-03   0.0
      add_x_156 (eth_wishbone_DW01_inc_J3_0)    0.000    0.000 7.98e+03 7.98e-03   0.0
      gt_x_182 (eth_wishbone_DW_cmp_J3_0)    0.000    0.000  228.500 2.28e-04   0.0
      rx_fifo (eth_fifo_DATA_WIDTH32_DEPTH16_CNT_WIDTH5_0)    4.671   21.641 2.34e+05   26.546   0.0
        sub_x_1 (eth_fifo_DATA_WIDTH32_DEPTH16_CNT_WIDTH5_0_DW01_dec_J7_0)    0.000    0.000  699.530 7.00e-04   0.0
        add_x_2 (eth_fifo_DATA_WIDTH32_DEPTH16_CNT_WIDTH5_0_DW01_inc_J7_0)    0.000    0.000 1.01e+03 1.01e-03   0.0
      tx_fifo (eth_fifo_DATA_WIDTH32_DEPTH16_CNT_WIDTH5_1)    6.025   21.708 2.35e+05   27.968   0.0
        sub_x_1 (eth_fifo_DATA_WIDTH32_DEPTH16_CNT_WIDTH5_1_DW01_dec_J6_0)    0.000    0.000  699.530 7.00e-04   0.0
        add_x_2 (eth_fifo_DATA_WIDTH32_DEPTH16_CNT_WIDTH5_1_DW01_inc_J6_0)    0.000    0.000 1.01e+03 1.01e-03   0.0
      bd_ram (eth_spram_256x32)           0.241    7.545 5.12e+04    7.838   0.0
    rxethmac1 (eth_rxethmac)              1.007    3.332 8.95e+04    4.428   0.0
      crcrx (eth_crc_0)                   0.392    1.129 1.72e+04    1.538   0.0
      rxaddrcheck1 (eth_rxaddrcheck)   2.84e-02    0.106 2.05e+04    0.155   0.0
        eq_x_3 (eth_rxaddrcheck_DW_cmp_J15_5)    0.000    0.000 1.88e+03 1.88e-03   0.0
        eq_x_4 (eth_rxaddrcheck_DW_cmp_J15_4)    0.000    0.000 1.88e+03 1.88e-03   0.0
        eq_x_5 (eth_rxaddrcheck_DW_cmp_J15_3)    0.000    0.000 1.88e+03 1.88e-03   0.0
        eq_x_6 (eth_rxaddrcheck_DW_cmp_J15_2)    0.000    0.000 1.88e+03 1.88e-03   0.0
        eq_x_7 (eth_rxaddrcheck_DW_cmp_J15_1)    0.000    0.000 1.88e+03 1.88e-03   0.0
        eq_x_8 (eth_rxaddrcheck_DW_cmp_J15_0)    0.000    0.000 1.88e+03 1.88e-03   0.0
      rxcounters1 (eth_rxcounters)        0.206    0.701 3.07e+04    0.937   0.0
        add_x_1 (eth_rxcounters_DW01_inc_J10_1)    0.000    0.000 4.08e+03 4.08e-03   0.0
        add_x_4 (eth_rxcounters_DW01_add_J10_0)    0.000    0.000 3.93e+03 3.93e-03   0.0
        gt_x_5 (eth_rxcounters_DW_cmp_J10_2)    0.000    0.000  945.080 9.45e-04   0.0
        lt_x_6 (eth_rxcounters_DW_cmp_J10_1)    0.000    0.000  909.230 9.09e-04   0.0
        add_x_8 (eth_rxcounters_DW01_inc_J10_0) 7.63e-04 1.54e-03 1.02e+03 3.32e-03   0.0
        eq_x_7 (eth_rxcounters_DW_cmp_J10_0) 3.01e-05 8.98e-05 3.55e+03 3.67e-03   0.0
      rxstatem1 (eth_rxstatem)         7.92e-02    0.220 3.67e+03    0.303   0.0
    txethmac1 (eth_txethmac)              1.230    3.932 1.01e+05    5.263   0.0
      eq_x_2 (eth_txethmac_DW_cmp_J17_0) 1.43e-04 3.03e-04  827.052 1.27e-03   0.0
      random1 (eth_random)                0.150    0.574 1.35e+04    0.738   0.0
        eq_x_19 (eth_random_DW_cmp_J16_9)    0.000    0.000 2.39e+03 2.39e-03   0.0
      txcrc (eth_crc_1)                   0.444    1.454 1.77e+04    1.916   0.0
      txstatem1 (eth_txstatem)            0.117    0.376 1.30e+04    0.506   0.0
        gte_x_1 (eth_txstatem_DW_cmp_J17_3) 3.76e-04 4.96e-04  856.213 1.73e-03   0.0
        gte_x_2 (eth_txstatem_DW_cmp_J17_2) 4.06e-04 5.36e-04  856.250 1.80e-03   0.0
        lte_x_3 (eth_txstatem_DW_cmp_J17_1) 2.14e-03 1.62e-03  972.862 4.73e-03   0.0
        ne_x_4 (eth_txstatem_DW_cmp_J17_0) 7.94e-04 2.15e-03 1.30e+03 4.24e-03   0.0
      txcounters1 (eth_txcounters)        0.357    0.981 4.11e+04    1.379   0.0
        add_x_1 (eth_txcounters_DW01_inc_J11_1) 7.71e-04 1.28e-03 4.08e+03 6.14e-03   0.0
        sub_x_4 (eth_txcounters_DW01_sub_J11_0) 7.41e-04 2.71e-04 2.78e+03 3.79e-03   0.0
        sub_x_5 (eth_txcounters_DW01_dec_J11_0) 3.00e-04 3.55e-04 3.15e+03 3.81e-03   0.0
        gte_x_6 (eth_txcounters_DW_cmp_J11_1) 5.82e-04 8.26e-04 3.09e+03 4.50e-03   0.0
        add_x_7 (eth_txcounters_DW01_inc_J11_0)    0.000    0.000 4.08e+03 4.08e-03   0.0
        eq_x_10 (eth_txcounters_DW_cmp_J11_0) 3.01e-05 8.98e-05 3.55e+03 3.67e-03   0.0
    maccontrol1 (eth_maccontrol)          0.836    2.809 8.17e+04    3.727   0.0
      transmitcontrol1 (eth_transmitcontrol)    0.226    0.720 2.25e+04    0.969   0.0
        add_x_9 (eth_transmitcontrol_DW01_add_J9_0)    0.000    0.000 1.01e+03 1.01e-03   0.0
        add_x_10 (eth_transmitcontrol_DW01_inc_J9_0)    0.000    0.000 1.29e+03 1.29e-03   0.0
      receivecontrol1 (eth_receivecontrol)    0.575    1.955 5.54e+04    2.585   0.0
        add_x_24 (eth_receivecontrol_DW01_inc_J23_1)    0.000    0.000 1.01e+03 1.01e-03   0.0
        sub_x_27 (eth_receivecontrol_DW01_dec_J23_0)    0.000    0.000 2.78e+03 2.78e-03   0.0
        add_x_31 (eth_receivecontrol_DW01_inc_J23_0)    0.000    0.000 1.29e+03 1.29e-03   0.0
        eq_x_1 (eth_receivecontrol_DW_cmp_J23_5)    0.000    0.000 1.88e+03 1.88e-03   0.0
        eq_x_2 (eth_receivecontrol_DW_cmp_J23_4)    0.000    0.000 1.88e+03 1.88e-03   0.0
        eq_x_3 (eth_receivecontrol_DW_cmp_J23_3)    0.000    0.000 1.88e+03 1.88e-03   0.0
        eq_x_4 (eth_receivecontrol_DW_cmp_J23_2)    0.000    0.000 1.88e+03 1.88e-03   0.0
        eq_x_5 (eth_receivecontrol_DW_cmp_J23_1)    0.000    0.000 1.88e+03 1.88e-03   0.0
        eq_x_6 (eth_receivecontrol_DW_cmp_J23_0)    0.000    0.000 1.88e+03 1.88e-03   0.0
    ethreg1 (eth_registers)               5.577   15.091 1.73e+05   20.841   0.0
      lte_x_1 (eth_registers_DW_cmp_J9_1) 1.54e-03 2.58e-03 1.93e+03 6.04e-03   0.0
      gt_x_5 (eth_registers_DW_cmp_J9_0) 3.42e-05 5.55e-05  365.631 4.55e-04   0.0
      TXCTRL_2 (eth_register_1_0_0)    7.16e-03 5.09e-02  499.477 5.85e-02   0.0
      TXCTRL_1 (eth_register_8_00_0)   5.75e-02    0.402 3.81e+03    0.463   0.0
      TXCTRL_0 (eth_register_8_00_1)   5.69e-02    0.395 3.69e+03    0.455   0.0
      RXHASH1_3 (eth_register_8_00_2)  5.75e-02    0.402 3.81e+03    0.463   0.0
      RXHASH1_2 (eth_register_8_00_3)  5.69e-02    0.395 3.69e+03    0.455   0.0
      RXHASH1_1 (eth_register_8_00_4)  5.75e-02    0.402 3.81e+03    0.463   0.0
      RXHASH1_0 (eth_register_8_00_5)  5.69e-02    0.395 3.69e+03    0.455   0.0
      RXHASH0_3 (eth_register_8_00_6)  5.75e-02    0.402 3.81e+03    0.463   0.0
      RXHASH0_2 (eth_register_8_00_7)  5.69e-02    0.395 3.69e+03    0.455   0.0
      RXHASH0_1 (eth_register_8_00_8)  5.69e-02    0.395 3.69e+03    0.455   0.0
      RXHASH0_0 (eth_register_8_00_9)  5.75e-02    0.402 3.81e+03    0.463   0.0
      MAC_ADDR1_1 (eth_register_8_00_10) 5.69e-02    0.395 3.69e+03    0.455   0.0
      MAC_ADDR1_0 (eth_register_8_00_11) 5.75e-02    0.402 3.81e+03    0.463   0.0
      MAC_ADDR0_3 (eth_register_8_00_12) 5.69e-02    0.395 3.69e+03    0.455   0.0
      MAC_ADDR0_2 (eth_register_8_00_13) 5.75e-02    0.402 3.81e+03    0.463   0.0
      MAC_ADDR0_1 (eth_register_8_00_14) 5.69e-02    0.395 3.69e+03    0.455   0.0
      MAC_ADDR0_0 (eth_register_8_00_15) 5.75e-02    0.402 3.81e+03    0.463   0.0
      MIIRX_DATA (eth_register_16_0000)    0.286    0.748 7.62e+03    1.042   0.0
      MIITX_DATA_1 (eth_register_8_00_16) 5.63e-02    0.392 3.61e+03    0.452   0.0
      MIITX_DATA_0 (eth_register_8_00_17) 5.75e-02    0.402 3.81e+03    0.463   0.0
      MIIADDRESS_1 (eth_register_5_00_0) 3.59e-02    0.254 2.39e+03    0.292   0.0
      MIIADDRESS_0 (eth_register_5_00_1) 3.59e-02    0.254 2.39e+03    0.292   0.0
      MIICOMMAND2 (eth_register_WIDTH1_RESET_VALUE0_0) 7.16e-03 5.09e-02  499.477 5.85e-02   0.0
      MIICOMMAND1 (eth_register_WIDTH1_RESET_VALUE0_1) 7.16e-03 5.09e-02  499.477 5.85e-02   0.0
      MIICOMMAND0 (eth_register_WIDTH1_RESET_VALUE0_2) 7.16e-03 5.09e-02  504.377 5.85e-02   0.0
      MIIMODER_1 (eth_register_1_0_1)  7.16e-03 5.09e-02  504.362 5.85e-02   0.0
      MIIMODER_0 (eth_register_8_64)   5.75e-02    0.408 3.72e+03    0.469   0.0
      CTRLMODER_0 (eth_register_3_0)   2.15e-02    0.153 1.45e+03    0.175   0.0
      TX_BD_NUM_0 (eth_register_8_40_0) 5.77e-02    0.406 3.82e+03    0.468   0.0
      COLLCONF_2 (eth_register_4_f)    2.93e-02    0.220 1.96e+03    0.252   0.0
      COLLCONF_0 (eth_register_6_3f)   4.41e-02    0.330 2.86e+03    0.376   0.0
      PACKETLEN_3 (eth_register_8_00_18) 5.63e-02    0.392 3.61e+03    0.452   0.0
      PACKETLEN_2 (eth_register_8_40_1) 5.77e-02    0.406 3.82e+03    0.468   0.0
      PACKETLEN_1 (eth_register_8_06)  5.79e-02    0.410 3.76e+03    0.471   0.0
      PACKETLEN_0 (eth_register_8_00_19) 5.75e-02    0.407 3.81e+03    0.468   0.0
      IPGR2_0 (eth_register_7_12_0)    4.99e-02    0.356 3.21e+03    0.409   0.0
      IPGR1_0 (eth_register_7_0c)      5.05e-02    0.364 3.36e+03    0.418   0.0
      IPGT_0 (eth_register_7_12_1)     4.98e-02    0.356 3.20e+03    0.409   0.0
      INT_MASK_0 (eth_register_7_00)   5.03e-02    0.356 3.34e+03    0.410   0.0
      MODER_2 (eth_register_1_0_2)     7.16e-03 5.09e-02  504.377 5.85e-02   0.0
      MODER_1 (eth_register_8_a0)      4.26e-02    0.468 5.43e+03    0.516   0.0
      MODER_0 (eth_register_8_00_20)   5.75e-02    0.402 3.81e+03    0.463   0.0
    miim1 (eth_miim)                      1.034    4.108 4.56e+04    5.188   0.0
      add_x_9 (eth_miim_DW01_inc_J18_0)    0.000    0.000 1.57e+03 1.57e-03   0.0
      outctrl (eth_outputcontrol)      4.32e-02    0.312 5.31e+03    0.360   0.0
        gt_x_1 (eth_outputcontrol_DW_cmp_J10_1)    0.000    0.000   94.870 9.49e-05   0.0
        lt_x_2 (eth_outputcontrol_DW_cmp_J10_0)    0.000    0.000  244.040 2.44e-04   0.0
      shftrg (eth_shiftreg)               0.457    1.195 1.36e+04    1.665   0.0
      clkgen (eth_clockgen)               0.257    0.747 7.66e+03    1.011   0.0
        sub_x_2 (eth_clockgen_DW01_dec_J22_1) 1.20e-04 1.17e-04 1.15e+03 1.38e-03   0.0
        sub_x_3 (eth_clockgen_DW01_dec_J22_0) 5.92e-02 3.83e-02 1.25e+03 9.88e-02   0.0
  u_wb_rr_arb2 (wb_rr_arb2)               0.233    0.247 3.15e+04    0.512   0.0
  u_amber1 (a25_core_0)                  26.234  828.779 1.49e+07  869.879   0.4
    u_coprocessor (a25_coprocessor_0)     1.217   54.650 6.59e+05   56.526   0.0
    u_wishbone (a25_wishbone_0)           1.474   64.038 8.83e+05   66.395   0.0
    u_write_back (a25_write_back_0)       0.320   13.751 2.04e+05   14.274   0.0
    u_mem (a25_mem_0)                     1.423   77.301 1.13e+06   79.851   0.0
      lt_x_1 (a25_mem_0_DW_cmp_J19_2)  6.48e-03 5.73e-03 1.33e+04 2.55e-02   0.0
      lt_x_2 (a25_mem_0_DW_cmp_J19_1)  4.77e-03 9.64e-03 1.40e+04 2.84e-02   0.0
      lt_x_3 (a25_mem_0_DW_cmp_J19_0)  4.19e-03 5.61e-03 1.22e+04 2.20e-02   0.0
      u_dcache (a25_dcache_0)             1.081   59.966 8.03e+05   61.851   0.0
        add_x_3 (a25_dcache_0_DW01_inc_J20_0) 3.14e-04 7.38e-04 2.24e+03 3.29e-03   0.0
        eq_x_24 (a25_dcache_0_DW_cmp_J20_5) 2.62e-03 4.01e-03 3.05e+04 3.71e-02   0.0
        eq_x_28 (a25_dcache_0_DW_cmp_J20_4) 3.08e-03 2.25e-03 4.76e+04 5.29e-02   0.0
        eq_x_37 (a25_dcache_0_DW_cmp_J20_3) 9.72e-02    0.243 3.43e+04    0.374   0.0
        eq_x_38 (a25_dcache_0_DW_cmp_J20_2) 9.77e-02    0.242 3.29e+04    0.372   0.0
        eq_x_39 (a25_dcache_0_DW_cmp_J20_1) 9.64e-02    0.236 3.16e+04    0.364   0.0
        eq_x_40 (a25_dcache_0_DW_cmp_J20_0) 9.72e-02    0.243 3.42e+04    0.374   0.0
    u_execute (a25_execute_0)            11.552  389.838 8.72e+06  410.107   0.2
      add_x_8 (a25_execute_0_DW01_add_J4_3_0) 9.76e-02    0.102 4.57e+04    0.245   0.0
      sub_x_9 (a25_execute_0_DW01_sub_J4_0_0)    0.165 9.37e-02 1.11e+04    0.269   0.0
      add_x_10 (a25_execute_0_DW01_add_J4_2_0) 1.92e-03 4.65e-03 5.01e+04 5.67e-02   0.0
      add_x_11 (a25_execute_0_DW01_add_J4_1_0) 1.70e-03 2.89e-03 6.48e+04 6.94e-02   0.0
      add_x_12 (a25_execute_0_DW01_add_J4_0_0) 1.47e-03 2.52e-03 4.86e+04 5.26e-02   0.0
      u_register_bank (a25_register_bank_0)    5.491  288.661 5.29e+06  299.443   0.1
      u_multiply (a25_multiply_0)         1.956   27.155 6.59e+05   29.770   0.0
        add_x_1 (a25_multiply_0_DW01_inc_J23_1_0) 6.29e-04 1.58e-03 5.67e+04 5.89e-02   0.0
        add_x_3 (a25_multiply_0_DW01_add_J23_1_0) 3.47e-02    0.155 1.49e+05    0.339   0.0
        add_x_4 (a25_multiply_0_DW01_add_J23_0_0)    0.315    0.738 6.62e+04    1.119   0.0
        add_x_6 (a25_multiply_0_DW01_inc_J23_0_0) 3.10e-04 6.07e-04 1.29e+03 2.21e-03   0.0
      u_alu (a25_alu_0)                5.97e-02 4.81e-02 4.63e+05    0.571   0.0
        add_x_7 (a25_alu_0_DW01_add_J18_1_0) 3.00e-03 2.86e-03 6.75e+04 7.34e-02   0.0
        add_x_8 (a25_alu_0_DW01_add_J18_0_0) 1.09e-02 2.60e-02 1.30e+05    0.167   0.0
      u_barrel_shift (a25_barrel_shift_0) 4.94e-02 1.46e-02 5.75e+05    0.639   0.0
    u_decode (a25_decode_0)               7.171  158.843 2.27e+06  168.286   0.1
      gt_x_33 (a25_decode_0_DW_cmp_J2_7_0) 7.99e-03 7.47e-03 1.36e+03 1.68e-02   0.0
      add_x_491 (a25_decode_0_DW01_add_J2_0_0) 6.04e-02 4.31e-02 1.15e+04    0.115   0.0
    u_fetch (a25_fetch_0)                 2.828   70.248 9.98e+05   74.074   0.0
      lt_x_1 (a25_fetch_0_DW_cmp_J11_2_0) 5.74e-03 1.09e-02 5.39e+03 2.20e-02   0.0
      lt_x_2 (a25_fetch_0_DW_cmp_J11_1_0) 6.77e-03 1.45e-02 6.07e+03 2.74e-02   0.0
      lt_x_3 (a25_fetch_0_DW_cmp_J11_0_0) 5.74e-03 1.09e-02 5.39e+03 2.20e-02   0.0
      u_cache (a25_icache_0)              2.292   69.754 8.82e+05   72.929   0.0
        add_x_3 (a25_icache_0_DW01_inc_J15_0_0)    0.000    0.000 2.24e+03 2.24e-03   0.0
        ne_x_17 (a25_icache_0_DW_cmp_J15_5_0)    0.361    0.450 5.79e+04    0.869   0.0
        eq_x_21 (a25_icache_0_DW_cmp_J15_4_0) 6.87e-02 1.43e-02 4.73e+04    0.130   0.0
        eq_x_26 (a25_icache_0_DW_cmp_J15_3_0)    0.136    0.190 3.30e+04    0.359   0.0
        eq_x_27 (a25_icache_0_DW_cmp_J15_2_0)    0.136    0.199 3.19e+04    0.367   0.0
        eq_x_28 (a25_icache_0_DW_cmp_J15_1_0)    0.134    0.180 3.22e+04    0.347   0.0
        eq_x_29 (a25_icache_0_DW_cmp_J15_0_0)    0.134    0.194 3.22e+04    0.360   0.0
  u_amber0 (a25_core_1)                  30.009  829.889 1.48e+07  874.717   0.4
    u_coprocessor (a25_coprocessor_1)     1.219   55.343 6.73e+05   57.235   0.0
    u_wishbone (a25_wishbone_1)           1.934   62.089 8.81e+05   64.904   0.0
    u_write_back (a25_write_back_1)       0.329   13.333 1.91e+05   13.853   0.0
    u_mem (a25_mem_1)                     1.563   77.366 1.11e+06   80.042   0.0
      lt_x_1 (a25_mem_1_DW_cmp_J13_2)  1.74e-02 1.73e-02 1.29e+04 4.76e-02   0.0
      lt_x_2 (a25_mem_1_DW_cmp_J13_1)  1.38e-02 2.45e-02 1.37e+04 5.20e-02   0.0
      lt_x_3 (a25_mem_1_DW_cmp_J13_0)  1.21e-02 1.69e-02 1.28e+04 4.18e-02   0.0
      u_dcache (a25_dcache_1)             1.145   59.885 7.92e+05   61.822   0.0
        add_x_3 (a25_dcache_1_DW01_inc_J16_0) 3.54e-04 8.16e-04 2.24e+03 3.41e-03   0.0
        eq_x_24 (a25_dcache_1_DW_cmp_J16_5) 1.13e-02 1.62e-02 3.18e+04 5.93e-02   0.0
        eq_x_28 (a25_dcache_1_DW_cmp_J16_4) 1.30e-02 4.89e-03 3.59e+04 5.38e-02   0.0
        eq_x_37 (a25_dcache_1_DW_cmp_J16_3) 9.90e-02    0.242 3.14e+04    0.372   0.0
        eq_x_38 (a25_dcache_1_DW_cmp_J16_2)    0.103    0.242 3.41e+04    0.379   0.0
        eq_x_39 (a25_dcache_1_DW_cmp_J16_1)    0.102    0.239 3.42e+04    0.375   0.0
        eq_x_40 (a25_dcache_1_DW_cmp_J16_0)    0.101    0.237 3.41e+04    0.373   0.0
    u_execute (a25_execute_1)            13.252  391.633 8.71e+06  413.600   0.2
      add_x_8 (a25_execute_0_DW01_add_J4_3_1)    0.105    0.106 4.43e+04    0.255   0.0
      sub_x_9 (a25_execute_0_DW01_sub_J4_0_1)    0.167 9.71e-02 1.05e+04    0.274   0.0
      add_x_10 (a25_execute_0_DW01_add_J4_2_1) 8.04e-03 1.96e-02 5.21e+04 7.98e-02   0.0
      add_x_11 (a25_execute_0_DW01_add_J4_1_1) 8.95e-03 1.42e-02 5.65e+04 7.96e-02   0.0
      add_x_12 (a25_execute_0_DW01_add_J4_0_1) 4.54e-03 6.70e-03 7.48e+04 8.60e-02   0.0
      u_register_bank (a25_register_bank_1)    6.212  290.581 5.32e+06  302.110   0.1
      u_multiply (a25_multiply_1)         2.056   26.792 6.57e+05   29.505   0.0
        add_x_1 (a25_multiply_0_DW01_inc_J23_1_1) 2.37e-03 5.40e-03 6.74e+04 7.51e-02   0.0
        add_x_3 (a25_multiply_0_DW01_add_J23_1_1) 7.43e-02    0.179 1.27e+05    0.380   0.0
        add_x_4 (a25_multiply_0_DW01_add_J23_0_1)    0.226    0.978 8.90e+04    1.293   0.0
        add_x_6 (a25_multiply_0_DW01_inc_J23_0_1) 3.08e-04 6.04e-04 1.29e+03 2.21e-03   0.0
      u_alu (a25_alu_1)                   0.216    0.213 4.63e+05    0.892   0.0
        add_x_7 (a25_alu_0_DW01_add_J18_1_1) 1.11e-02 9.44e-03 6.35e+04 8.40e-02   0.0
        add_x_8 (a25_alu_0_DW01_add_J18_0_1) 5.82e-02    0.131 1.45e+05    0.334   0.0
      u_barrel_shift (a25_barrel_shift_1)    0.204 6.32e-02 5.30e+05    0.798   0.0
    u_decode (a25_decode_1)               8.453  159.026 2.24e+06  169.722   0.1
      gt_x_33 (a25_decode_0_DW_cmp_J2_7_1) 8.29e-03 7.74e-03 1.38e+03 1.74e-02   0.0
      add_x_491 (a25_decode_0_DW01_add_J2_0_1) 6.96e-02 4.96e-02 1.14e+04    0.131   0.0
    u_fetch (a25_fetch_1)                 2.965   70.987 9.92e+05   74.943   0.0
      lt_x_1 (a25_fetch_0_DW_cmp_J11_2_1) 5.38e-03 1.05e-02 5.38e+03 2.13e-02   0.0
      lt_x_2 (a25_fetch_0_DW_cmp_J11_1_1) 6.55e-03 1.42e-02 6.06e+03 2.68e-02   0.0
      lt_x_3 (a25_fetch_0_DW_cmp_J11_0_1) 5.38e-03 1.05e-02 5.38e+03 2.13e-02   0.0
      u_cache (a25_icache_1)              2.414   70.478 8.80e+05   73.772   0.0
        add_x_3 (a25_icache_0_DW01_inc_J15_0_1)    0.000    0.000 2.24e+03 2.24e-03   0.0
        ne_x_17 (a25_icache_0_DW_cmp_J15_5_1)    0.381    0.487 5.45e+04    0.923   0.0
        eq_x_21 (a25_icache_0_DW_cmp_J15_4_1) 7.06e-02 1.53e-02 4.80e+04    0.134   0.0
        eq_x_26 (a25_icache_0_DW_cmp_J15_3_1)    0.136    0.180 3.22e+04    0.348   0.0
        eq_x_27 (a25_icache_0_DW_cmp_J15_2_1)    0.137    0.199 3.19e+04    0.368   0.0
        eq_x_28 (a25_icache_0_DW_cmp_J15_1_1)    0.137    0.191 3.30e+04    0.361   0.0
        eq_x_29 (a25_icache_0_DW_cmp_J15_0_1)    0.138    0.189 3.18e+04    0.358   0.0
  u_clocks_resets (clocks_resets)      2.13e+05      N/A 1.75e+03 2.13e+05  98.6
1
