{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1411571453359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1411571453362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 24 17:10:53 2014 " "Processing started: Wed Sep 24 17:10:53 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1411571453362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1411571453362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Microcomputer -c Microcomputer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Microcomputer -c Microcomputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1411571453363 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "/mnt/altera/aktuell/quartus/linux64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file /mnt/altera/aktuell/quartus/linux64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file %1!s!" 0 0 "Quartus II" 0 -1 1411571453644 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1411571454145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/syso/Downloads/fpgacomp/Components/TERMINAL/SBCTextDisplayRGB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/Components/TERMINAL/SBCTextDisplayRGB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SBCTextDisplayRGB-rtl " "Found design unit 1: SBCTextDisplayRGB-rtl" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Components/TERMINAL/SBCTextDisplayRGB.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455387 ""} { "Info" "ISGN_ENTITY_NAME" "1 SBCTextDisplayRGB " "Found entity 1: SBCTextDisplayRGB" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Components/TERMINAL/SBCTextDisplayRGB.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411571455387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/syso/Downloads/fpgacomp/Components/M6800/cpu68.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/Components/M6800/cpu68.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu68-CPU_ARCH " "Found design unit 1: cpu68-CPU_ARCH" {  } { { "../Components/M6800/cpu68.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Components/M6800/cpu68.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455396 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu68 " "Found entity 1: cpu68" {  } { { "../Components/M6800/cpu68.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Components/M6800/cpu68.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411571455396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/syso/Downloads/fpgacomp/Components/Z80/T80s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/Components/Z80/T80s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80s-rtl " "Found design unit 1: T80s-rtl" {  } { { "../Components/Z80/T80s.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Components/Z80/T80s.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455398 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80s " "Found entity 1: T80s" {  } { { "../Components/Z80/T80s.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Components/Z80/T80s.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411571455398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/syso/Downloads/fpgacomp/Components/Z80/T80_Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/Components/Z80/T80_Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Reg-rtl " "Found design unit 1: T80_Reg-rtl" {  } { { "../Components/Z80/T80_Reg.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Components/Z80/T80_Reg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455400 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_Reg " "Found entity 1: T80_Reg" {  } { { "../Components/Z80/T80_Reg.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Components/Z80/T80_Reg.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411571455400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/syso/Downloads/fpgacomp/Components/Z80/T80_Pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/syso/Downloads/fpgacomp/Components/Z80/T80_Pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Pack " "Found design unit 1: T80_Pack" {  } { { "../Components/Z80/T80_Pack.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Components/Z80/T80_Pack.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411571455402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/syso/Downloads/fpgacomp/Components/Z80/T80_MCode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/Components/Z80/T80_MCode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_MCode-rtl " "Found design unit 1: T80_MCode-rtl" {  } { { "../Components/Z80/T80_MCode.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Components/Z80/T80_MCode.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455407 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_MCode " "Found entity 1: T80_MCode" {  } { { "../Components/Z80/T80_MCode.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Components/Z80/T80_MCode.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411571455407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/syso/Downloads/fpgacomp/Components/Z80/T80_ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/Components/Z80/T80_ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_ALU-rtl " "Found design unit 1: T80_ALU-rtl" {  } { { "../Components/Z80/T80_ALU.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Components/Z80/T80_ALU.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455409 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_ALU " "Found entity 1: T80_ALU" {  } { { "../Components/Z80/T80_ALU.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Components/Z80/T80_ALU.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411571455409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/syso/Downloads/fpgacomp/Components/Z80/T80.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/Components/Z80/T80.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80-rtl " "Found design unit 1: T80-rtl" {  } { { "../Components/Z80/T80.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Components/Z80/T80.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455415 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80 " "Found entity 1: T80" {  } { { "../Components/Z80/T80.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Components/Z80/T80.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411571455415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/syso/Downloads/fpgacomp/Components/M6809/cpu09new.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/Components/M6809/cpu09new.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu09-CPU_ARCH " "Found design unit 1: cpu09-CPU_ARCH" {  } { { "../Components/M6809/cpu09new.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Components/M6809/cpu09new.vhd" 173 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455459 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu09 " "Found entity 1: cpu09" {  } { { "../Components/M6809/cpu09new.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Components/M6809/cpu09new.vhd" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411571455459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/syso/Downloads/fpgacomp/Components/TERMINAL/CGABoldRom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/Components/TERMINAL/CGABoldRom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldrom-SYN " "Found design unit 1: cgaboldrom-SYN" {  } { { "../Components/TERMINAL/CGABoldRom.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Components/TERMINAL/CGABoldRom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455465 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRom " "Found entity 1: CGABoldRom" {  } { { "../Components/TERMINAL/CGABoldRom.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Components/TERMINAL/CGABoldRom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411571455465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/syso/Downloads/fpgacomp/Components/UART/bufferedUART.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/Components/UART/bufferedUART.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferedUART-rtl " "Found design unit 1: bufferedUART-rtl" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Components/UART/bufferedUART.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455468 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferedUART " "Found entity 1: bufferedUART" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Components/UART/bufferedUART.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411571455468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/syso/Downloads/fpgacomp/Components/M6502/T65_Pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/syso/Downloads/fpgacomp/Components/M6502/T65_Pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_Pack " "Found design unit 1: T65_Pack" {  } { { "../Components/M6502/T65_Pack.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Components/M6502/T65_Pack.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411571455472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/syso/Downloads/fpgacomp/Components/M6502/T65_MCode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/Components/M6502/T65_MCode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_MCode-rtl " "Found design unit 1: T65_MCode-rtl" {  } { { "../Components/M6502/T65_MCode.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Components/M6502/T65_MCode.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455475 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_MCode " "Found entity 1: T65_MCode" {  } { { "../Components/M6502/T65_MCode.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Components/M6502/T65_MCode.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411571455475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/syso/Downloads/fpgacomp/Components/M6502/T65_ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/Components/M6502/T65_ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_ALU-rtl " "Found design unit 1: T65_ALU-rtl" {  } { { "../Components/M6502/T65_ALU.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Components/M6502/T65_ALU.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455477 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_ALU " "Found entity 1: T65_ALU" {  } { { "../Components/M6502/T65_ALU.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Components/M6502/T65_ALU.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411571455477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/syso/Downloads/fpgacomp/Components/M6502/T65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/Components/M6502/T65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65-rtl " "Found design unit 1: T65-rtl" {  } { { "../Components/M6502/T65.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Components/M6502/T65.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455484 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65 " "Found entity 1: T65" {  } { { "../Components/M6502/T65.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Components/M6502/T65.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411571455484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Microcomputer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Microcomputer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Microcomputer-struct " "Found design unit 1: Microcomputer-struct" {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455485 ""} { "Info" "ISGN_ENTITY_NAME" "1 Microcomputer " "Found entity 1: Microcomputer" {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411571455485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/syso/Downloads/fpgacomp/Components/SDCARD/sd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/Components/SDCARD/sd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sd_controller-rtl " "Found design unit 1: sd_controller-rtl" {  } { { "../Components/SDCARD/sd_controller.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Components/SDCARD/sd_controller.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455491 ""} { "Info" "ISGN_ENTITY_NAME" "1 sd_controller " "Found entity 1: sd_controller" {  } { { "../Components/SDCARD/sd_controller.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Components/SDCARD/sd_controller.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411571455491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/syso/Downloads/fpgacomp/ROMS/6502/M6502_BASIC_ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/ROMS/6502/M6502_BASIC_ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m6502_basic_rom-SYN " "Found design unit 1: m6502_basic_rom-SYN" {  } { { "../ROMS/6502/M6502_BASIC_ROM.vhd" "" { Text "/home/syso/Downloads/fpgacomp/ROMS/6502/M6502_BASIC_ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455499 ""} { "Info" "ISGN_ENTITY_NAME" "1 M6502_BASIC_ROM " "Found entity 1: M6502_BASIC_ROM" {  } { { "../ROMS/6502/M6502_BASIC_ROM.vhd" "" { Text "/home/syso/Downloads/fpgacomp/ROMS/6502/M6502_BASIC_ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411571455499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/syso/Downloads/fpgacomp/ROMS/Z80/Z80_BASIC_ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/ROMS/Z80/Z80_BASIC_ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 z80_basic_rom-SYN " "Found design unit 1: z80_basic_rom-SYN" {  } { { "../ROMS/Z80/Z80_BASIC_ROM.vhd" "" { Text "/home/syso/Downloads/fpgacomp/ROMS/Z80/Z80_BASIC_ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455502 ""} { "Info" "ISGN_ENTITY_NAME" "1 Z80_BASIC_ROM " "Found entity 1: Z80_BASIC_ROM" {  } { { "../ROMS/Z80/Z80_BASIC_ROM.vhd" "" { Text "/home/syso/Downloads/fpgacomp/ROMS/Z80/Z80_BASIC_ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411571455502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/syso/Downloads/fpgacomp/Components/TERMINAL/DisplayRam1K.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/Components/TERMINAL/DisplayRam1K.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram1k-SYN " "Found design unit 1: displayram1k-SYN" {  } { { "../Components/TERMINAL/DisplayRam1K.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Components/TERMINAL/DisplayRam1K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455508 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam1K " "Found entity 1: DisplayRam1K" {  } { { "../Components/TERMINAL/DisplayRam1K.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Components/TERMINAL/DisplayRam1K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411571455508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/syso/Downloads/fpgacomp/Components/TERMINAL/DisplayRam2K.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/Components/TERMINAL/DisplayRam2K.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram2k-SYN " "Found design unit 1: displayram2k-SYN" {  } { { "../Components/TERMINAL/DisplayRam2K.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Components/TERMINAL/DisplayRam2K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455510 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam2K " "Found entity 1: DisplayRam2K" {  } { { "../Components/TERMINAL/DisplayRam2K.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Components/TERMINAL/DisplayRam2K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411571455510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/syso/Downloads/fpgacomp/Components/TERMINAL/CGABoldRomReduced.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/Components/TERMINAL/CGABoldRomReduced.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldromreduced-SYN " "Found design unit 1: cgaboldromreduced-SYN" {  } { { "../Components/TERMINAL/CGABoldRomReduced.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Components/TERMINAL/CGABoldRomReduced.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455513 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRomReduced " "Found entity 1: CGABoldRomReduced" {  } { { "../Components/TERMINAL/CGABoldRomReduced.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Components/TERMINAL/CGABoldRomReduced.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411571455513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InternalRam1K.vhd 2 1 " "Found 2 design units, including 1 entities, in source file InternalRam1K.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram1k-SYN " "Found design unit 1: internalram1k-SYN" {  } { { "InternalRam1K.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/InternalRam1K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455521 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam1K " "Found entity 1: InternalRam1K" {  } { { "InternalRam1K.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/InternalRam1K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411571455521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InternalRam2K.vhd 2 1 " "Found 2 design units, including 1 entities, in source file InternalRam2K.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram2k-SYN " "Found design unit 1: internalram2k-SYN" {  } { { "InternalRam2K.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/InternalRam2K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455524 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam2K " "Found entity 1: InternalRam2K" {  } { { "InternalRam2K.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/InternalRam2K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411571455524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InternalRam4K.vhd 2 1 " "Found 2 design units, including 1 entities, in source file InternalRam4K.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram4k-SYN " "Found design unit 1: internalram4k-SYN" {  } { { "InternalRam4K.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/InternalRam4K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455528 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam4K " "Found entity 1: InternalRam4K" {  } { { "InternalRam4K.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/InternalRam4K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411571455528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/syso/Downloads/fpgacomp/ROMS/6809/M6809_EXT_BASIC_ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/ROMS/6809/M6809_EXT_BASIC_ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m6809_ext_basic_rom-SYN " "Found design unit 1: m6809_ext_basic_rom-SYN" {  } { { "../ROMS/6809/M6809_EXT_BASIC_ROM.vhd" "" { Text "/home/syso/Downloads/fpgacomp/ROMS/6809/M6809_EXT_BASIC_ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455532 ""} { "Info" "ISGN_ENTITY_NAME" "1 M6809_EXT_BASIC_ROM " "Found entity 1: M6809_EXT_BASIC_ROM" {  } { { "../ROMS/6809/M6809_EXT_BASIC_ROM.vhd" "" { Text "/home/syso/Downloads/fpgacomp/ROMS/6809/M6809_EXT_BASIC_ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411571455532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/syso/Downloads/fpgacomp/ROMS/Z80/Z80_CPM_BASIC_ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 z80_cpm_basic_rom-SYN " "Found design unit 1: z80_cpm_basic_rom-SYN" {  } { { "../ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" "" { Text "/home/syso/Downloads/fpgacomp/ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455536 ""} { "Info" "ISGN_ENTITY_NAME" "1 Z80_CPM_BASIC_ROM " "Found entity 1: Z80_CPM_BASIC_ROM" {  } { { "../ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" "" { Text "/home/syso/Downloads/fpgacomp/ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411571455536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411571455536 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Microcomputer " "Elaborating entity \"Microcomputer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1411571455873 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "txd1 Microcomputer.vhd(34) " "VHDL Signal Declaration warning at Microcomputer.vhd(34): used implicit default value for signal \"txd1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1411571455878 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rts1 Microcomputer.vhd(35) " "VHDL Signal Declaration warning at Microcomputer.vhd(35): used implicit default value for signal \"rts1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1411571455879 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "txd2 Microcomputer.vhd(38) " "VHDL Signal Declaration warning at Microcomputer.vhd(38): used implicit default value for signal \"txd2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1411571455879 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rts2 Microcomputer.vhd(39) " "VHDL Signal Declaration warning at Microcomputer.vhd(39): used implicit default value for signal \"rts2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1411571455879 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "videoSync Microcomputer.vhd(41) " "VHDL Signal Declaration warning at Microcomputer.vhd(41): used implicit default value for signal \"videoSync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1411571455879 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "video Microcomputer.vhd(42) " "VHDL Signal Declaration warning at Microcomputer.vhd(42): used implicit default value for signal \"video\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1411571455879 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "videoR0 Microcomputer.vhd(44) " "VHDL Signal Declaration warning at Microcomputer.vhd(44): used implicit default value for signal \"videoR0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1411571455879 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "videoG0 Microcomputer.vhd(45) " "VHDL Signal Declaration warning at Microcomputer.vhd(45): used implicit default value for signal \"videoG0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1411571455880 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "videoB0 Microcomputer.vhd(46) " "VHDL Signal Declaration warning at Microcomputer.vhd(46): used implicit default value for signal \"videoB0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1411571455880 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "videoR1 Microcomputer.vhd(47) " "VHDL Signal Declaration warning at Microcomputer.vhd(47): used implicit default value for signal \"videoR1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1411571455880 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "videoG1 Microcomputer.vhd(48) " "VHDL Signal Declaration warning at Microcomputer.vhd(48): used implicit default value for signal \"videoG1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1411571455880 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "videoB1 Microcomputer.vhd(49) " "VHDL Signal Declaration warning at Microcomputer.vhd(49): used implicit default value for signal \"videoB1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1411571455880 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hSync Microcomputer.vhd(50) " "VHDL Signal Declaration warning at Microcomputer.vhd(50): used implicit default value for signal \"hSync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1411571455881 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vSync Microcomputer.vhd(51) " "VHDL Signal Declaration warning at Microcomputer.vhd(51): used implicit default value for signal \"vSync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1411571455881 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sdCS Microcomputer.vhd(56) " "VHDL Signal Declaration warning at Microcomputer.vhd(56): used implicit default value for signal \"sdCS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1411571455881 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sdMOSI Microcomputer.vhd(57) " "VHDL Signal Declaration warning at Microcomputer.vhd(57): used implicit default value for signal \"sdMOSI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1411571455881 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sdSCLK Microcomputer.vhd(59) " "VHDL Signal Declaration warning at Microcomputer.vhd(59): used implicit default value for signal \"sdSCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1411571455881 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "driveLED Microcomputer.vhd(60) " "VHDL Signal Declaration warning at Microcomputer.vhd(60): used explicit default value for signal \"driveLED\" because signal was never assigned a value" {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 60 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1411571455882 "|Microcomputer"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ps2Clk " "Bidir \"ps2Clk\" has no driver" {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1411571456691 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ps2Data " "Bidir \"ps2Data\" has no driver" {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1411571456691 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1411571456691 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "txd1 GND " "Pin \"txd1\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411571456759 "|Microcomputer|txd1"} { "Warning" "WMLS_MLS_STUCK_PIN" "rts1 GND " "Pin \"rts1\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411571456759 "|Microcomputer|rts1"} { "Warning" "WMLS_MLS_STUCK_PIN" "txd2 GND " "Pin \"txd2\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411571456759 "|Microcomputer|txd2"} { "Warning" "WMLS_MLS_STUCK_PIN" "rts2 GND " "Pin \"rts2\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411571456759 "|Microcomputer|rts2"} { "Warning" "WMLS_MLS_STUCK_PIN" "videoSync GND " "Pin \"videoSync\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411571456759 "|Microcomputer|videoSync"} { "Warning" "WMLS_MLS_STUCK_PIN" "video GND " "Pin \"video\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411571456759 "|Microcomputer|video"} { "Warning" "WMLS_MLS_STUCK_PIN" "videoR0 GND " "Pin \"videoR0\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411571456759 "|Microcomputer|videoR0"} { "Warning" "WMLS_MLS_STUCK_PIN" "videoG0 GND " "Pin \"videoG0\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411571456759 "|Microcomputer|videoG0"} { "Warning" "WMLS_MLS_STUCK_PIN" "videoB0 GND " "Pin \"videoB0\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411571456759 "|Microcomputer|videoB0"} { "Warning" "WMLS_MLS_STUCK_PIN" "videoR1 GND " "Pin \"videoR1\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411571456759 "|Microcomputer|videoR1"} { "Warning" "WMLS_MLS_STUCK_PIN" "videoG1 GND " "Pin \"videoG1\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411571456759 "|Microcomputer|videoG1"} { "Warning" "WMLS_MLS_STUCK_PIN" "videoB1 GND " "Pin \"videoB1\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411571456759 "|Microcomputer|videoB1"} { "Warning" "WMLS_MLS_STUCK_PIN" "hSync GND " "Pin \"hSync\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411571456759 "|Microcomputer|hSync"} { "Warning" "WMLS_MLS_STUCK_PIN" "vSync GND " "Pin \"vSync\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411571456759 "|Microcomputer|vSync"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdCS GND " "Pin \"sdCS\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411571456759 "|Microcomputer|sdCS"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdMOSI GND " "Pin \"sdMOSI\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411571456759 "|Microcomputer|sdMOSI"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdSCLK GND " "Pin \"sdSCLK\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411571456759 "|Microcomputer|sdSCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "driveLED VCC " "Pin \"driveLED\" is stuck at VCC" {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1411571456759 "|Microcomputer|driveLED"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1411571456759 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1411571457281 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411571457281 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "n_reset " "No output dependent on input pin \"n_reset\"" {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411571457530 "|Microcomputer|n_reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411571457530 "|Microcomputer|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rxd1 " "No output dependent on input pin \"rxd1\"" {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411571457530 "|Microcomputer|rxd1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rxd2 " "No output dependent on input pin \"rxd2\"" {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411571457530 "|Microcomputer|rxd2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdMISO " "No output dependent on input pin \"sdMISO\"" {  } { { "Microcomputer.vhd" "" { Text "/home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411571457530 "|Microcomputer|sdMISO"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1411571457530 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1411571457531 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1411571457531 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1411571457531 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1411571457531 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "864 " "Peak virtual memory: 864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1411571457546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 24 17:10:57 2014 " "Processing ended: Wed Sep 24 17:10:57 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1411571457546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1411571457546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1411571457546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1411571457546 ""}
