; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p:64:64-p1:64:64-p2:32:32-p3:32:32-p4:64:64-p5:32:32-p6:32:32-p7:160:256:256:32-p8:128:128-p9:192:256:256:32-i64:64-v16:16-v24:32-v32:32-v48:64-v96:128-v192:256-v256:256-v512:512-v1024:1024-v2048:2048-n32:64-S32-A5-G1-ni:7:8:9"
target triple = "amdgcn-amd-amdhsa"

@global_smem = external local_unnamed_addr addrspace(3) global [0 x i8], align 16

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare !dbg !6 float @llvm.amdgcn.exp2.f32(float) #0

; Function Attrs: nofree norecurse nounwind
define amdgpu_kernel void @attn_fwd(ptr addrspace(1) inreg nocapture readonly %0, ptr addrspace(1) inreg nocapture readonly %1, ptr addrspace(1) inreg nocapture readonly %2, ptr addrspace(1) inreg nocapture writeonly %3, ptr addrspace(1) inreg nocapture writeonly %4, i32 inreg %5, i32 inreg %6, i32 inreg %7, i32 inreg %8, i32 inreg %9, i32 inreg %10, i32 inreg %11, i32 inreg %12, i32 inreg %13, i32 inreg %14, i32 inreg %15, i32 inreg %16, i32 inreg %17, i32 inreg %18, i32 inreg %19, i32 inreg %20, i32 inreg %21, i32 inreg %22, float inreg %23, i32 inreg %24, ptr addrspace(1) inreg nocapture readnone %25, i32 inreg %26, ptr addrspace(1) inreg nocapture readnone %27) local_unnamed_addr #1 !dbg !9 {
  %29 = icmp sgt i32 %5, -1, !dbg !10
  tail call void @llvm.assume(i1 %29), !dbg !11
  %30 = icmp sgt i32 %6, -1, !dbg !12
  tail call void @llvm.assume(i1 %30), !dbg !13
  %31 = icmp sgt i32 %7, -1, !dbg !14
  tail call void @llvm.assume(i1 %31), !dbg !15
  %32 = icmp sgt i32 %8, -1, !dbg !16
  tail call void @llvm.assume(i1 %32), !dbg !17
  %33 = icmp sgt i32 %9, -1, !dbg !18
  tail call void @llvm.assume(i1 %33), !dbg !19
  %34 = icmp sgt i32 %10, -1, !dbg !20
  tail call void @llvm.assume(i1 %34), !dbg !21
  %35 = icmp sgt i32 %17, -1, !dbg !22
  tail call void @llvm.assume(i1 %35), !dbg !23
  %36 = icmp sgt i32 %18, -1, !dbg !24
  tail call void @llvm.assume(i1 %36), !dbg !25
  %37 = icmp sgt i32 %19, -1, !dbg !26
  tail call void @llvm.assume(i1 %37), !dbg !27
  %38 = icmp sgt i32 %20, -1, !dbg !28
  tail call void @llvm.assume(i1 %38), !dbg !29
  %39 = icmp sgt i32 %11, -1, !dbg !30
  tail call void @llvm.assume(i1 %39), !dbg !31
  %40 = icmp sgt i32 %12, -1, !dbg !32
  tail call void @llvm.assume(i1 %40), !dbg !33
  %41 = icmp sgt i32 %13, -1, !dbg !34
  tail call void @llvm.assume(i1 %41), !dbg !35
  %42 = icmp sgt i32 %14, -1, !dbg !36
  tail call void @llvm.assume(i1 %42), !dbg !37
  %43 = icmp sgt i32 %15, -1, !dbg !38
  tail call void @llvm.assume(i1 %43), !dbg !39
  %44 = icmp sgt i32 %16, -1, !dbg !40
  tail call void @llvm.assume(i1 %44), !dbg !41
  %45 = tail call i32 @llvm.amdgcn.workgroup.id.x(), !dbg !42
  %46 = tail call i32 @llvm.amdgcn.workgroup.id.y(), !dbg !43
  %47 = tail call i32 @llvm.amdgcn.workgroup.id.z(), !dbg !44
  %48 = shl i32 %45, 7, !dbg !45
  %49 = tail call i32 @llvm.amdgcn.workitem.id.x(), !dbg !46
  %50 = and i32 %49, 63, !dbg !46

  %51 = and i32 %49, 16, !dbg !46
  %.not1 = icmp eq i32 %51, 0, !dbg !46
  %52 = and i32 %49, 31, !dbg !46
  %53 = and i32 %49, 64, !dbg !46
  %54 = icmp eq i32 %53, 0, !dbg !46
  %55 = and i32 %49, 128, !dbg !46
  %56 = icmp eq i32 %55, 0, !dbg !46
  %57 = lshr i32 %49, 1, !dbg !46
  %58 = and i32 %57, 96, !dbg !46
  %59 = and i32 %49, 32, !dbg !46
  %60 = icmp eq i32 %59, 0, !dbg !46
  %61 = lshr i32 %49, 4, !dbg !46
  %62 = and i32 %61, 15, !dbg !46
  %63 = or disjoint i32 %62, 16, !dbg !46
  %64 = or disjoint i32 %62, 32, !dbg !46
  %65 = or disjoint i32 %62, 48, !dbg !46
  %66 = and i32 %49, 127, !dbg !46
  %67 = or disjoint i32 %62, %48, !dbg !47
  %68 = or disjoint i32 %63, %48, !dbg !47
  %69 = or disjoint i32 %64, %48, !dbg !47
  %70 = or disjoint i32 %65, %48, !dbg !47
  %71 = or disjoint i32 %67, 64, !dbg !47
  %72 = or disjoint i32 %67, 80, !dbg !47
  %73 = or disjoint i32 %67, 96, !dbg !47
  %74 = or disjoint i32 %67, 112, !dbg !47
  %75 = mul i32 %5, %47, !dbg !48
  %76 = sext i32 %75 to i64, !dbg !49
  %77 = getelementptr half, ptr addrspace(1) %0, i64 %76, !dbg !49
  %78 = mul i32 %6, %46, !dbg !50
  %79 = sext i32 %78 to i64, !dbg !51
  %80 = getelementptr half, ptr addrspace(1) %77, i64 %79, !dbg !51
  %81 = mul i32 %7, %67, !dbg !52
  %82 = mul i32 %7, %68, !dbg !52
  %83 = mul i32 %7, %69, !dbg !52
  %84 = mul i32 %7, %70, !dbg !52
  %85 = mul i32 %7, %71, !dbg !52
  %86 = mul i32 %7, %72, !dbg !52
  %87 = mul i32 %7, %73, !dbg !52
  %88 = mul i32 %7, %74, !dbg !52
  %89 = sext i32 %81 to i64, !dbg !53
  %90 = getelementptr half, ptr addrspace(1) %80, i64 %89, !dbg !53
  %91 = sext i32 %82 to i64, !dbg !53
  %92 = getelementptr half, ptr addrspace(1) %80, i64 %91, !dbg !53
  %93 = sext i32 %83 to i64, !dbg !53
  %94 = getelementptr half, ptr addrspace(1) %80, i64 %93, !dbg !53
  %95 = sext i32 %84 to i64, !dbg !53
  %96 = getelementptr half, ptr addrspace(1) %80, i64 %95, !dbg !53
  %97 = sext i32 %85 to i64, !dbg !53
  %98 = getelementptr half, ptr addrspace(1) %80, i64 %97, !dbg !53
  %99 = sext i32 %86 to i64, !dbg !53
  %100 = getelementptr half, ptr addrspace(1) %80, i64 %99, !dbg !53
  %101 = sext i32 %87 to i64, !dbg !53
  %102 = getelementptr half, ptr addrspace(1) %80, i64 %101, !dbg !53
  %103 = sext i32 %88 to i64, !dbg !53
  %104 = getelementptr half, ptr addrspace(1) %80, i64 %103, !dbg !53
  %105 = shl i32 %49, 3, !dbg !54
  %106 = and i32 %105, 120, !dbg !54
  %107 = zext nneg i32 %106 to i64, !dbg !55
  %108 = getelementptr half, ptr addrspace(1) %90, i64 %107, !dbg !55
  %109 = getelementptr half, ptr addrspace(1) %92, i64 %107, !dbg !55
  %110 = getelementptr half, ptr addrspace(1) %94, i64 %107, !dbg !55
  %111 = getelementptr half, ptr addrspace(1) %96, i64 %107, !dbg !55
  %112 = getelementptr half, ptr addrspace(1) %98, i64 %107, !dbg !55
  %113 = getelementptr half, ptr addrspace(1) %100, i64 %107, !dbg !55
  %114 = getelementptr half, ptr addrspace(1) %102, i64 %107, !dbg !55
  %115 = getelementptr half, ptr addrspace(1) %104, i64 %107, !dbg !55
  %116 = mul i32 %8, %47, !dbg !56
  %117 = sext i32 %116 to i64, !dbg !57
  %118 = getelementptr half, ptr addrspace(1) %1, i64 %117, !dbg !57
  %119 = mul i32 %9, %46, !dbg !58
  %120 = sext i32 %119 to i64, !dbg !59
  %121 = getelementptr half, ptr addrspace(1) %118, i64 %120, !dbg !59
  %122 = getelementptr half, ptr addrspace(1) %121, i64 %107, !dbg !60
  %123 = mul i32 %10, %62, !dbg !61
  %124 = mul i32 %10, %63, !dbg !61
  %125 = mul i32 %10, %64, !dbg !61
  %126 = mul i32 %10, %65, !dbg !61
  %127 = sext i32 %123 to i64, !dbg !62
  %128 = getelementptr half, ptr addrspace(1) %122, i64 %127, !dbg !62
  %129 = sext i32 %124 to i64, !dbg !62
  %130 = getelementptr half, ptr addrspace(1) %122, i64 %129, !dbg !62
  %131 = sext i32 %125 to i64, !dbg !62
  %132 = getelementptr half, ptr addrspace(1) %122, i64 %131, !dbg !62
  %133 = sext i32 %126 to i64, !dbg !62
  %134 = getelementptr half, ptr addrspace(1) %122, i64 %133, !dbg !62
  %135 = mul i32 %11, %47, !dbg !63
  %136 = sext i32 %135 to i64, !dbg !64
  %137 = getelementptr half, ptr addrspace(1) %2, i64 %136, !dbg !64
  %138 = mul i32 %12, %46, !dbg !65
  %139 = sext i32 %138 to i64, !dbg !66
  %140 = getelementptr half, ptr addrspace(1) %137, i64 %139, !dbg !66
  %141 = mul i32 %13, %62, !dbg !67
  %142 = mul i32 %13, %63, !dbg !67
  %143 = mul i32 %13, %64, !dbg !67
  %144 = mul i32 %13, %65, !dbg !67
  %145 = sext i32 %141 to i64, !dbg !68
  %146 = getelementptr half, ptr addrspace(1) %140, i64 %145, !dbg !68
  %147 = sext i32 %142 to i64, !dbg !68
  %148 = getelementptr half, ptr addrspace(1) %140, i64 %147, !dbg !68
  %149 = sext i32 %143 to i64, !dbg !68
  %150 = getelementptr half, ptr addrspace(1) %140, i64 %149, !dbg !68
  %151 = sext i32 %144 to i64, !dbg !68
  %152 = getelementptr half, ptr addrspace(1) %140, i64 %151, !dbg !68
  %153 = getelementptr half, ptr addrspace(1) %146, i64 %107, !dbg !69
  %154 = getelementptr half, ptr addrspace(1) %148, i64 %107, !dbg !69
  %155 = getelementptr half, ptr addrspace(1) %150, i64 %107, !dbg !69
  %156 = getelementptr half, ptr addrspace(1) %152, i64 %107, !dbg !69
  %157 = icmp slt i32 %67, 16384, !dbg !70
  %158 = icmp slt i32 %68, 16384, !dbg !70
  %159 = icmp slt i32 %69, 16384, !dbg !70
  %160 = icmp slt i32 %70, 16384, !dbg !70
  %161 = icmp slt i32 %71, 16384, !dbg !70
  %162 = icmp slt i32 %72, 16384, !dbg !70
  %163 = icmp slt i32 %73, 16384, !dbg !70
  %164 = icmp slt i32 %74, 16384, !dbg !70
  %165 = shl i32 %10, 6, !dbg !71
  %166 = shl i32 %13, 6, !dbg !74
  %167 = add i32 %48, -16256, !dbg !75
  %168 = insertelement <8 x i1> poison, i1 %157, i64 0, !dbg !76
  %169 = shufflevector <8 x i1> %168, <8 x i1> poison, <8 x i32> zeroinitializer, !dbg !76
  %170 = tail call <8 x half> @llvm.masked.load.v8f16.p1(ptr addrspace(1) %108, i32 16, <8 x i1> %169, <8 x half> zeroinitializer), !dbg !76
  %171 = insertelement <8 x i1> poison, i1 %158, i64 0, !dbg !76
  %172 = shufflevector <8 x i1> %171, <8 x i1> poison, <8 x i32> zeroinitializer, !dbg !76
  %173 = tail call <8 x half> @llvm.masked.load.v8f16.p1(ptr addrspace(1) %109, i32 16, <8 x i1> %172, <8 x half> zeroinitializer), !dbg !76
  %174 = insertelement <8 x i1> poison, i1 %159, i64 0, !dbg !76
  %175 = shufflevector <8 x i1> %174, <8 x i1> poison, <8 x i32> zeroinitializer, !dbg !76
  %176 = tail call <8 x half> @llvm.masked.load.v8f16.p1(ptr addrspace(1) %110, i32 16, <8 x i1> %175, <8 x half> <half 0xH0000, half 0xH0000, half 0xH0000, half 0xH0000, half poison, half poison, half poison, half poison>), !dbg !76
  %177 = insertelement <8 x i1> poison, i1 %160, i64 0, !dbg !76
  %178 = shufflevector <8 x i1> %177, <8 x i1> poison, <8 x i32> zeroinitializer, !dbg !76
  %179 = tail call <8 x half> @llvm.masked.load.v8f16.p1(ptr addrspace(1) %111, i32 16, <8 x i1> %178, <8 x half> zeroinitializer), !dbg !76
  %180 = insertelement <8 x i1> poison, i1 %161, i64 0, !dbg !76
  %181 = shufflevector <8 x i1> %180, <8 x i1> poison, <8 x i32> zeroinitializer, !dbg !76
  %182 = tail call <8 x half> @llvm.masked.load.v8f16.p1(ptr addrspace(1) %112, i32 16, <8 x i1> %181, <8 x half> zeroinitializer), !dbg !76
  %183 = insertelement <8 x i1> poison, i1 %162, i64 0, !dbg !76
  %184 = shufflevector <8 x i1> %183, <8 x i1> poison, <8 x i32> zeroinitializer, !dbg !76
  %185 = tail call <8 x half> @llvm.masked.load.v8f16.p1(ptr addrspace(1) %113, i32 16, <8 x i1> %184, <8 x half> zeroinitializer), !dbg !76
  %186 = insertelement <8 x i1> poison, i1 %163, i64 0, !dbg !76
  %187 = shufflevector <8 x i1> %186, <8 x i1> poison, <8 x i32> zeroinitializer, !dbg !76
  %188 = tail call <8 x half> @llvm.masked.load.v8f16.p1(ptr addrspace(1) %114, i32 16, <8 x i1> %187, <8 x half> zeroinitializer), !dbg !76
  %189 = insertelement <8 x i1> poison, i1 %164, i64 0, !dbg !76
  %190 = shufflevector <8 x i1> %189, <8 x i1> poison, <8 x i32> zeroinitializer, !dbg !76
  %191 = tail call <8 x half> @llvm.masked.load.v8f16.p1(ptr addrspace(1) %115, i32 16, <8 x i1> %190, <8 x half> zeroinitializer), !dbg !76
  fence syncscope("workgroup") release, !dbg !76
  tail call void @llvm.amdgcn.s.barrier(), !dbg !76
  fence syncscope("workgroup") acquire, !dbg !76
  ; LW Q
  %192 = select i1 %.not1, i32 0, i32 132, !dbg !76
  %193 = or disjoint i32 %192, %106, !dbg !76
  %194 = select i1 %60, i32 0, i32 264, !dbg !76
  %195 = select i1 %54, i32 0, i32 528, !dbg !76
  %196 = select i1 %56, i32 0, i32 1056, !dbg !76
  %197 = or disjoint i32 %195, %194, !dbg !76
  %198 = or disjoint i32 %197, %196, !dbg !76
  %199 = xor i32 %198, %193, !dbg !76
  %200 = getelementptr inbounds nuw half, ptr addrspace(3) @global_smem, i32 %199, !dbg !76
  %201 = shufflevector <8 x half> %170, <8 x half> poison, <4 x i32> <i32 0, i32 1, i32 2, i32 3>, !dbg !76
  store <4 x half> %201, ptr addrspace(3) %200, align 8, !dbg !76
  %202 = xor i32 %199, 4, !dbg !77
  %203 = getelementptr inbounds nuw half, ptr addrspace(3) @global_smem, i32 %202, !dbg !76
  %204 = shufflevector <8 x half> %170, <8 x half> poison, <4 x i32> <i32 4, i32 5, i32 6, i32 7>, !dbg !76
  store <4 x half> %204, ptr addrspace(3) %203, align 8, !dbg !76
  %205 = getelementptr i8, ptr addrspace(3) %200, i32 4096, !dbg !76
  %206 = shufflevector <8 x half> %173, <8 x half> poison, <4 x i32> <i32 0, i32 1, i32 2, i32 3>, !dbg !76
  store <4 x half> %206, ptr addrspace(3) %205, align 8, !dbg !76
  %207 = getelementptr i8, ptr addrspace(3) %203, i32 4096, !dbg !76
  %208 = shufflevector <8 x half> %173, <8 x half> poison, <4 x i32> <i32 4, i32 5, i32 6, i32 7>, !dbg !76
  store <4 x half> %208, ptr addrspace(3) %207, align 8, !dbg !76
  %209 = getelementptr i8, ptr addrspace(3) %200, i32 8192, !dbg !76
  %210 = shufflevector <8 x half> %176, <8 x half> poison, <4 x i32> <i32 0, i32 1, i32 2, i32 3>, !dbg !76
  store <4 x half> %210, ptr addrspace(3) %209, align 8, !dbg !76
  %211 = getelementptr i8, ptr addrspace(3) %203, i32 8192, !dbg !76
  %212 = getelementptr i8, ptr addrspace(3) %200, i32 12288, !dbg !76
  %213 = shufflevector <8 x half> %179, <8 x half> poison, <4 x i32> <i32 0, i32 1, i32 2, i32 3>, !dbg !76
  store <4 x half> %213, ptr addrspace(3) %212, align 8, !dbg !76
  %214 = shufflevector <8 x half> %179, <8 x half> poison, <4 x i32> <i32 4, i32 5, i32 6, i32 7>, !dbg !76
  store <4 x half> %214, ptr addrspace(3) %211, align 8, !dbg !76
  %215 = getelementptr i8, ptr addrspace(3) %200, i32 16384, !dbg !76
  %216 = shufflevector <8 x half> %182, <8 x half> poison, <4 x i32> <i32 0, i32 1, i32 2, i32 3>, !dbg !76
  store <4 x half> %216, ptr addrspace(3) %215, align 8, !dbg !76
  %217 = getelementptr i8, ptr addrspace(3) %203, i32 16384, !dbg !76
  %218 = shufflevector <8 x half> %182, <8 x half> poison, <4 x i32> <i32 4, i32 5, i32 6, i32 7>, !dbg !76
  store <4 x half> %218, ptr addrspace(3) %217, align 8, !dbg !76
  %219 = getelementptr i8, ptr addrspace(3) %200, i32 20480, !dbg !76
  %220 = shufflevector <8 x half> %185, <8 x half> poison, <4 x i32> <i32 0, i32 1, i32 2, i32 3>, !dbg !76
  store <4 x half> %220, ptr addrspace(3) %219, align 8, !dbg !76
  %221 = getelementptr i8, ptr addrspace(3) %203, i32 20480, !dbg !76
  %222 = shufflevector <8 x half> %185, <8 x half> poison, <4 x i32> <i32 4, i32 5, i32 6, i32 7>, !dbg !76
  store <4 x half> %222, ptr addrspace(3) %221, align 8, !dbg !76
  %223 = getelementptr i8, ptr addrspace(3) %200, i32 24576, !dbg !76
  %224 = shufflevector <8 x half> %188, <8 x half> poison, <4 x i32> <i32 0, i32 1, i32 2, i32 3>, !dbg !76
  store <4 x half> %224, ptr addrspace(3) %223, align 8, !dbg !76
  %225 = getelementptr i8, ptr addrspace(3) %203, i32 24576, !dbg !76
  %226 = shufflevector <8 x half> %188, <8 x half> poison, <4 x i32> <i32 4, i32 5, i32 6, i32 7>, !dbg !76
  store <4 x half> %226, ptr addrspace(3) %225, align 8, !dbg !76
  %227 = getelementptr i8, ptr addrspace(3) %200, i32 28672, !dbg !76
  %228 = shufflevector <8 x half> %191, <8 x half> poison, <4 x i32> <i32 0, i32 1, i32 2, i32 3>, !dbg !76
  store <4 x half> %228, ptr addrspace(3) %227, align 8, !dbg !76
  %229 = getelementptr i8, ptr addrspace(3) %203, i32 28672, !dbg !76
  %230 = shufflevector <8 x half> %191, <8 x half> poison, <4 x i32> <i32 4, i32 5, i32 6, i32 7>, !dbg !76
  store <4 x half> %230, ptr addrspace(3) %229, align 8, !dbg !76
  fence syncscope("workgroup") release, !dbg !76
  tail call void @llvm.amdgcn.s.barrier(), !dbg !76
  fence syncscope("workgroup") acquire, !dbg !76

  ; LR Q
  %231 = icmp samesign ugt i32 %50, 31, !dbg !76
  %232 = zext i1 %231 to i32, !dbg !76
  %233 = and i32 %49, 15, !dbg !76
  %234 = xor i32 %233, %232, !dbg !76
  %235 = shl nuw nsw i32 %234, 2, !dbg !76
  %236 = shl i32 %49, 6, !dbg !76
  %237 = and i32 %236, 12288, !dbg !76
  %238 = shl nuw nsw i32 %52, 7, !dbg !76
  %239 = or disjoint i32 %237, %238, !dbg !76
  %240 = or disjoint i32 %235, %239, !dbg !76
  %241 = or disjoint i32 %232, 2, !dbg !76
  %242 = xor i32 %241, %233, !dbg !76
  %243 = shl nuw nsw i32 %242, 2, !dbg !76
  %244 = or disjoint i32 %243, %239, !dbg !76
  %245 = or disjoint i32 %232, 4, !dbg !76
  %246 = xor i32 %245, %233, !dbg !76
  %247 = shl nuw nsw i32 %246, 2, !dbg !76
  %248 = or disjoint i32 %247, %239, !dbg !76
  %249 = or disjoint i32 %232, 6, !dbg !76
  %250 = xor i32 %249, %233, !dbg !76
  %251 = shl nuw nsw i32 %250, 2, !dbg !76
  %252 = or disjoint i32 %251, %239, !dbg !76
  %253 = or disjoint i32 %232, 8, !dbg !76
  %254 = xor i32 %253, %233, !dbg !76
  %255 = shl nuw nsw i32 %254, 2, !dbg !76
  %256 = or disjoint i32 %255, %239, !dbg !76
  %257 = or disjoint i32 %232, 10, !dbg !76
  %258 = xor i32 %257, %233, !dbg !76
  %259 = shl nuw nsw i32 %258, 2, !dbg !76
  %260 = or disjoint i32 %259, %239, !dbg !76
  %261 = or disjoint i32 %232, 12, !dbg !76
  %262 = xor i32 %261, %233, !dbg !76
  %263 = shl nuw nsw i32 %262, 2, !dbg !76
  %264 = or disjoint i32 %263, %239, !dbg !76
  %265 = or disjoint i32 %232, 14, !dbg !76
  %266 = xor i32 %265, %233, !dbg !76
  %267 = shl nuw nsw i32 %266, 2, !dbg !76
  %268 = or disjoint i32 %267, %239, !dbg !76
  %269 = or disjoint i32 %232, 16, !dbg !76
  %270 = xor i32 %269, %233, !dbg !76
  %271 = shl nuw nsw i32 %270, 2, !dbg !76
  %272 = or disjoint i32 %271, %239, !dbg !76
  %273 = or disjoint i32 %232, 18, !dbg !76
  %274 = xor i32 %273, %233, !dbg !76
  %275 = shl nuw nsw i32 %274, 2, !dbg !76
  %276 = or disjoint i32 %275, %239, !dbg !76
  %277 = or disjoint i32 %232, 20, !dbg !76
  %278 = xor i32 %277, %233, !dbg !76
  %279 = shl nuw nsw i32 %278, 2, !dbg !76
  %280 = or disjoint i32 %279, %239, !dbg !76
  %281 = or disjoint i32 %232, 22, !dbg !76
  %282 = xor i32 %281, %233, !dbg !76
  %283 = shl nuw nsw i32 %282, 2, !dbg !76
  %284 = or disjoint i32 %283, %239, !dbg !76
  %285 = or disjoint i32 %232, 24, !dbg !76
  %286 = xor i32 %285, %233, !dbg !76
  %287 = shl nuw nsw i32 %286, 2, !dbg !76
  %288 = or disjoint i32 %287, %239, !dbg !76
  %289 = or disjoint i32 %232, 26, !dbg !76
  %290 = xor i32 %289, %233, !dbg !76
  %291 = shl nuw nsw i32 %290, 2, !dbg !76
  %292 = or disjoint i32 %291, %239, !dbg !76
  %293 = or disjoint i32 %232, 28, !dbg !76
  %294 = xor i32 %293, %233, !dbg !76
  %295 = shl nuw nsw i32 %294, 2, !dbg !76
  %296 = or disjoint i32 %295, %239, !dbg !76
  %297 = or disjoint i32 %232, 30, !dbg !76
  %298 = xor i32 %297, %233, !dbg !76
  %299 = shl nuw nsw i32 %298, 2, !dbg !76
  %300 = or disjoint i32 %299, %239, !dbg !76
  %301 = getelementptr half, ptr addrspace(3) @global_smem, i32 %240, !dbg !76
  %302 = load <4 x half>, ptr addrspace(3) %301, align 8, !dbg !76
  %303 = getelementptr half, ptr addrspace(3) @global_smem, i32 %244, !dbg !76
  %304 = load <4 x half>, ptr addrspace(3) %303, align 8, !dbg !76
  %305 = getelementptr half, ptr addrspace(3) @global_smem, i32 %248, !dbg !76
  %306 = load <4 x half>, ptr addrspace(3) %305, align 8, !dbg !76
  %307 = getelementptr half, ptr addrspace(3) @global_smem, i32 %252, !dbg !76
  %308 = load <4 x half>, ptr addrspace(3) %307, align 8, !dbg !76
  %309 = getelementptr half, ptr addrspace(3) @global_smem, i32 %256, !dbg !76
  %310 = load <4 x half>, ptr addrspace(3) %309, align 8, !dbg !76
  %311 = getelementptr half, ptr addrspace(3) @global_smem, i32 %260, !dbg !76
  %312 = load <4 x half>, ptr addrspace(3) %311, align 8, !dbg !76
  %313 = getelementptr half, ptr addrspace(3) @global_smem, i32 %264, !dbg !76
  %314 = load <4 x half>, ptr addrspace(3) %313, align 8, !dbg !76
  %315 = getelementptr half, ptr addrspace(3) @global_smem, i32 %268, !dbg !76
  %316 = load <4 x half>, ptr addrspace(3) %315, align 8, !dbg !76
  %317 = getelementptr half, ptr addrspace(3) @global_smem, i32 %272, !dbg !76
  %318 = load <4 x half>, ptr addrspace(3) %317, align 8, !dbg !76
  %319 = getelementptr half, ptr addrspace(3) @global_smem, i32 %276, !dbg !76
  %320 = load <4 x half>, ptr addrspace(3) %319, align 8, !dbg !76
  %321 = getelementptr half, ptr addrspace(3) @global_smem, i32 %280, !dbg !76
  %322 = load <4 x half>, ptr addrspace(3) %321, align 8, !dbg !76
  %323 = getelementptr half, ptr addrspace(3) @global_smem, i32 %284, !dbg !76
  %324 = load <4 x half>, ptr addrspace(3) %323, align 8, !dbg !76
  %325 = getelementptr half, ptr addrspace(3) @global_smem, i32 %288, !dbg !76
  %326 = load <4 x half>, ptr addrspace(3) %325, align 8, !dbg !76
  %327 = getelementptr half, ptr addrspace(3) @global_smem, i32 %292, !dbg !76
  %328 = load <4 x half>, ptr addrspace(3) %327, align 8, !dbg !76
  %329 = getelementptr half, ptr addrspace(3) @global_smem, i32 %296, !dbg !76
  %330 = load <4 x half>, ptr addrspace(3) %329, align 8, !dbg !76
  %331 = getelementptr half, ptr addrspace(3) @global_smem, i32 %300, !dbg !76
  %332 = load <4 x half>, ptr addrspace(3) %331, align 8, !dbg !76
  %333 = or disjoint i32 %235, %238
  %334 = or disjoint i32 %243, %238
  %335 = or disjoint i32 %247, %238
  %336 = or disjoint i32 %251, %238
  %337 = or disjoint i32 %255, %238
  %338 = or disjoint i32 %259, %238
  %339 = or disjoint i32 %263, %238
  %340 = or disjoint i32 %267, %238
  %341 = or disjoint i32 %271, %238
  %342 = or disjoint i32 %275, %238
  %343 = or disjoint i32 %279, %238
  %344 = or disjoint i32 %283, %238
  %345 = or disjoint i32 %287, %238
  %346 = or disjoint i32 %291, %238
  %347 = or disjoint i32 %295, %238
  %348 = or disjoint i32 %299, %238
  %349 = or disjoint i32 %238, 4096
  %350 = or disjoint i32 %235, %349
  %351 = or disjoint i32 %243, %349
  %352 = or disjoint i32 %247, %349
  %353 = or disjoint i32 %251, %349
  %354 = or disjoint i32 %255, %349
  %355 = or disjoint i32 %259, %349
  %356 = or disjoint i32 %263, %349
  %357 = or disjoint i32 %267, %349
  %358 = or disjoint i32 %271, %349
  %359 = or disjoint i32 %275, %349
  %360 = or disjoint i32 %279, %349
  %361 = or disjoint i32 %283, %349
  %362 = or disjoint i32 %287, %349
  %363 = or disjoint i32 %291, %349
  %364 = or disjoint i32 %295, %349
  %365 = or disjoint i32 %299, %349
  %366 = getelementptr half, ptr addrspace(3) @global_smem, i32 %333
  %367 = getelementptr half, ptr addrspace(3) @global_smem, i32 %334
  %368 = getelementptr half, ptr addrspace(3) @global_smem, i32 %335
  %369 = getelementptr half, ptr addrspace(3) @global_smem, i32 %336
  %370 = getelementptr half, ptr addrspace(3) @global_smem, i32 %337
  %371 = getelementptr half, ptr addrspace(3) @global_smem, i32 %338
  %372 = getelementptr half, ptr addrspace(3) @global_smem, i32 %339
  %373 = getelementptr half, ptr addrspace(3) @global_smem, i32 %340
  %374 = getelementptr half, ptr addrspace(3) @global_smem, i32 %341
  %375 = getelementptr half, ptr addrspace(3) @global_smem, i32 %342
  %376 = getelementptr half, ptr addrspace(3) @global_smem, i32 %343
  %377 = getelementptr half, ptr addrspace(3) @global_smem, i32 %344
  %378 = getelementptr half, ptr addrspace(3) @global_smem, i32 %345
  %379 = getelementptr half, ptr addrspace(3) @global_smem, i32 %346
  %380 = getelementptr half, ptr addrspace(3) @global_smem, i32 %347
  %381 = getelementptr half, ptr addrspace(3) @global_smem, i32 %348
  %382 = getelementptr half, ptr addrspace(3) @global_smem, i32 %350
  %383 = getelementptr half, ptr addrspace(3) @global_smem, i32 %351
  %384 = getelementptr half, ptr addrspace(3) @global_smem, i32 %352
  %385 = getelementptr half, ptr addrspace(3) @global_smem, i32 %353
  %386 = getelementptr half, ptr addrspace(3) @global_smem, i32 %354
  %387 = getelementptr half, ptr addrspace(3) @global_smem, i32 %355
  %388 = getelementptr half, ptr addrspace(3) @global_smem, i32 %356
  %389 = getelementptr half, ptr addrspace(3) @global_smem, i32 %357
  %390 = getelementptr half, ptr addrspace(3) @global_smem, i32 %358
  %391 = getelementptr half, ptr addrspace(3) @global_smem, i32 %359
  %392 = getelementptr half, ptr addrspace(3) @global_smem, i32 %360
  %393 = getelementptr half, ptr addrspace(3) @global_smem, i32 %361
  %394 = getelementptr half, ptr addrspace(3) @global_smem, i32 %362
  %395 = getelementptr half, ptr addrspace(3) @global_smem, i32 %363
  %396 = getelementptr half, ptr addrspace(3) @global_smem, i32 %364
  %397 = getelementptr half, ptr addrspace(3) @global_smem, i32 %365
  %398 = shl i32 %49, 2
  %399 = xor i32 %398, 128
  %400 = and i32 %105, 248
  %401 = shl i32 %49, 3
  %402 = and i32 %401, 768
  %403 = or disjoint i32 %402, %400
  %404 = shl nuw nsw i32 %55, 3
  %405 = or disjoint i32 %403, %404
  %406 = getelementptr inbounds nuw half, ptr addrspace(3) @global_smem, i32 %405
  %407 = or disjoint i32 %405, 2048
  %408 = getelementptr inbounds nuw half, ptr addrspace(3) @global_smem, i32 %407
  %409 = or disjoint i32 %405, 4096
  %410 = getelementptr inbounds nuw half, ptr addrspace(3) @global_smem, i32 %409
  %411 = or disjoint i32 %405, 6144
  %412 = getelementptr inbounds nuw half, ptr addrspace(3) @global_smem, i32 %411
  %413 = shl nuw nsw i32 %50, 4
  %414 = and i32 %413, 512
  %415 = or disjoint i32 %414, %52
  %416 = or disjoint i32 %415, 128
  %417 = or disjoint i32 %415, 256
  %418 = or disjoint i32 %415, 384
  %419 = or disjoint i32 %415, 1024
  %420 = or disjoint i32 %415, 1152
  %421 = or disjoint i32 %415, 1280
  %422 = or disjoint i32 %415, 1408
  %423 = or disjoint i32 %415, 2048
  %424 = or disjoint i32 %415, 2176
  %425 = or disjoint i32 %415, 2304
  %426 = or disjoint i32 %415, 2432
  %427 = or disjoint i32 %415, 3072
  %428 = or disjoint i32 %415, 3200
  %429 = or disjoint i32 %415, 3328
  %430 = or disjoint i32 %415, 3456
  %431 = or disjoint i32 %415, 4096
  %432 = or disjoint i32 %415, 4224
  %433 = or disjoint i32 %415, 4352
  %434 = or disjoint i32 %415, 4480
  %435 = or disjoint i32 %415, 5120
  %436 = or disjoint i32 %415, 5248
  %437 = or disjoint i32 %415, 5376
  %438 = or disjoint i32 %415, 5504
  %439 = or disjoint i32 %415, 6144
  %440 = or disjoint i32 %415, 6272
  %441 = or disjoint i32 %415, 6400
  %442 = or disjoint i32 %415, 6528
  %443 = or disjoint i32 %415, 7168
  %444 = or disjoint i32 %415, 7296
  %445 = or disjoint i32 %415, 7424
  %446 = or disjoint i32 %415, 7552
  %447 = or disjoint i32 %415, 32
  %448 = or disjoint i32 %415, 160
  %449 = or disjoint i32 %415, 288
  %450 = or disjoint i32 %415, 416
  %451 = or disjoint i32 %415, 1056
  %452 = or disjoint i32 %415, 1184
  %453 = or disjoint i32 %415, 1312
  %454 = or disjoint i32 %415, 1440
  %455 = or disjoint i32 %415, 2080
  %456 = or disjoint i32 %415, 2208
  %457 = or disjoint i32 %415, 2336
  %458 = or disjoint i32 %415, 2464
  %459 = or disjoint i32 %415, 3104
  %460 = or disjoint i32 %415, 3232
  %461 = or disjoint i32 %415, 3360
  %462 = or disjoint i32 %415, 3488
  %463 = or disjoint i32 %415, 4128
  %464 = or disjoint i32 %415, 4256
  %465 = or disjoint i32 %415, 4384
  %466 = or disjoint i32 %415, 4512
  %467 = or disjoint i32 %415, 5152
  %468 = or disjoint i32 %415, 5280
  %469 = or disjoint i32 %415, 5408
  %470 = or disjoint i32 %415, 5536
  %471 = or disjoint i32 %415, 6176
  %472 = or disjoint i32 %415, 6304
  %473 = or disjoint i32 %415, 6432
  %474 = or disjoint i32 %415, 6560
  %475 = or disjoint i32 %415, 7200
  %476 = or disjoint i32 %415, 7328
  %477 = or disjoint i32 %415, 7456
  %478 = or disjoint i32 %415, 7584
  %479 = or disjoint i32 %415, 64
  %480 = or disjoint i32 %415, 192
  %481 = or disjoint i32 %415, 320
  %482 = or disjoint i32 %415, 448
  %483 = or disjoint i32 %415, 1088
  %484 = or disjoint i32 %415, 1216
  %485 = or disjoint i32 %415, 1344
  %486 = or disjoint i32 %415, 1472
  %487 = or disjoint i32 %415, 2112
  %488 = or disjoint i32 %415, 2240
  %489 = or disjoint i32 %415, 2368
  %490 = or disjoint i32 %415, 2496
  %491 = or disjoint i32 %415, 3136
  %492 = or disjoint i32 %415, 3264
  %493 = or disjoint i32 %415, 3392
  %494 = or disjoint i32 %415, 3520
  %495 = or disjoint i32 %415, 4160
  %496 = or disjoint i32 %415, 4288
  %497 = or disjoint i32 %415, 4416
  %498 = or disjoint i32 %415, 4544
  %499 = or disjoint i32 %415, 5184
  %500 = or disjoint i32 %415, 5312
  %501 = or disjoint i32 %415, 5440
  %502 = or disjoint i32 %415, 5568
  %503 = or disjoint i32 %415, 6208
  %504 = or disjoint i32 %415, 6336
  %505 = or disjoint i32 %415, 6464
  %506 = or disjoint i32 %415, 6592
  %507 = or disjoint i32 %415, 7232
  %508 = or disjoint i32 %415, 7360
  %509 = or disjoint i32 %415, 7488
  %510 = or disjoint i32 %415, 7616
  %511 = or disjoint i32 %415, 96
  %512 = or disjoint i32 %415, 224
  %513 = or disjoint i32 %415, 352
  %514 = or disjoint i32 %415, 480
  %515 = or disjoint i32 %415, 1120
  %516 = or disjoint i32 %415, 1248
  %517 = or disjoint i32 %415, 1376
  %518 = or disjoint i32 %415, 1504
  %519 = or disjoint i32 %415, 2144
  %520 = or disjoint i32 %415, 2272
  %521 = or disjoint i32 %415, 2400
  %522 = or disjoint i32 %415, 2528
  %523 = or disjoint i32 %415, 3168
  %524 = or disjoint i32 %415, 3296
  %525 = or disjoint i32 %415, 3424
  %526 = or disjoint i32 %415, 3552
  %527 = or disjoint i32 %415, 4192
  %528 = or disjoint i32 %415, 4320
  %529 = or disjoint i32 %415, 4448
  %530 = or disjoint i32 %415, 4576
  %531 = or disjoint i32 %415, 5216
  %532 = or disjoint i32 %415, 5344
  %533 = or disjoint i32 %415, 5472
  %534 = or disjoint i32 %415, 5600
  %535 = or disjoint i32 %415, 6240
  %536 = or disjoint i32 %415, 6368
  %537 = or disjoint i32 %415, 6496
  %538 = or disjoint i32 %415, 6624
  %539 = or disjoint i32 %415, 7264
  %540 = or disjoint i32 %415, 7392
  %541 = or disjoint i32 %415, 7520
  %542 = or disjoint i32 %415, 7648
  %543 = getelementptr half, ptr addrspace(3) @global_smem, i32 %415
  %544 = getelementptr half, ptr addrspace(3) @global_smem, i32 %416
  %545 = getelementptr half, ptr addrspace(3) @global_smem, i32 %417
  %546 = getelementptr half, ptr addrspace(3) @global_smem, i32 %418
  %547 = getelementptr half, ptr addrspace(3) @global_smem, i32 %419
  %548 = getelementptr half, ptr addrspace(3) @global_smem, i32 %420
  %549 = getelementptr half, ptr addrspace(3) @global_smem, i32 %421
  %550 = getelementptr half, ptr addrspace(3) @global_smem, i32 %422
  %551 = getelementptr half, ptr addrspace(3) @global_smem, i32 %423
  %552 = getelementptr half, ptr addrspace(3) @global_smem, i32 %424
  %553 = getelementptr half, ptr addrspace(3) @global_smem, i32 %425
  %554 = getelementptr half, ptr addrspace(3) @global_smem, i32 %426
  %555 = getelementptr half, ptr addrspace(3) @global_smem, i32 %427
  %556 = getelementptr half, ptr addrspace(3) @global_smem, i32 %428
  %557 = getelementptr half, ptr addrspace(3) @global_smem, i32 %429
  %558 = getelementptr half, ptr addrspace(3) @global_smem, i32 %430
  %559 = getelementptr half, ptr addrspace(3) @global_smem, i32 %431
  %560 = getelementptr half, ptr addrspace(3) @global_smem, i32 %432
  %561 = getelementptr half, ptr addrspace(3) @global_smem, i32 %433
  %562 = getelementptr half, ptr addrspace(3) @global_smem, i32 %434
  %563 = getelementptr half, ptr addrspace(3) @global_smem, i32 %435
  %564 = getelementptr half, ptr addrspace(3) @global_smem, i32 %436
  %565 = getelementptr half, ptr addrspace(3) @global_smem, i32 %437
  %566 = getelementptr half, ptr addrspace(3) @global_smem, i32 %438
  %567 = getelementptr half, ptr addrspace(3) @global_smem, i32 %439
  %568 = getelementptr half, ptr addrspace(3) @global_smem, i32 %440
  %569 = getelementptr half, ptr addrspace(3) @global_smem, i32 %441
  %570 = getelementptr half, ptr addrspace(3) @global_smem, i32 %442
  %571 = getelementptr half, ptr addrspace(3) @global_smem, i32 %443
  %572 = getelementptr half, ptr addrspace(3) @global_smem, i32 %444
  %573 = getelementptr half, ptr addrspace(3) @global_smem, i32 %445
  %574 = getelementptr half, ptr addrspace(3) @global_smem, i32 %446
  %575 = getelementptr half, ptr addrspace(3) @global_smem, i32 %447
  %576 = getelementptr half, ptr addrspace(3) @global_smem, i32 %448
  %577 = getelementptr half, ptr addrspace(3) @global_smem, i32 %449
  %578 = getelementptr half, ptr addrspace(3) @global_smem, i32 %450
  %579 = getelementptr half, ptr addrspace(3) @global_smem, i32 %451
  %580 = getelementptr half, ptr addrspace(3) @global_smem, i32 %452
  %581 = getelementptr half, ptr addrspace(3) @global_smem, i32 %453
  %582 = getelementptr half, ptr addrspace(3) @global_smem, i32 %454
  %583 = getelementptr half, ptr addrspace(3) @global_smem, i32 %455
  %584 = getelementptr half, ptr addrspace(3) @global_smem, i32 %456
  %585 = getelementptr half, ptr addrspace(3) @global_smem, i32 %457
  %586 = getelementptr half, ptr addrspace(3) @global_smem, i32 %458
  %587 = getelementptr half, ptr addrspace(3) @global_smem, i32 %459
  %588 = getelementptr half, ptr addrspace(3) @global_smem, i32 %460
  %589 = getelementptr half, ptr addrspace(3) @global_smem, i32 %461
  %590 = getelementptr half, ptr addrspace(3) @global_smem, i32 %462
  %591 = getelementptr half, ptr addrspace(3) @global_smem, i32 %463
  %592 = getelementptr half, ptr addrspace(3) @global_smem, i32 %464
  %593 = getelementptr half, ptr addrspace(3) @global_smem, i32 %465
  %594 = getelementptr half, ptr addrspace(3) @global_smem, i32 %466
  %595 = getelementptr half, ptr addrspace(3) @global_smem, i32 %467
  %596 = getelementptr half, ptr addrspace(3) @global_smem, i32 %468
  %597 = getelementptr half, ptr addrspace(3) @global_smem, i32 %469
  %598 = getelementptr half, ptr addrspace(3) @global_smem, i32 %470
  %599 = getelementptr half, ptr addrspace(3) @global_smem, i32 %471
  %600 = getelementptr half, ptr addrspace(3) @global_smem, i32 %472
  %601 = getelementptr half, ptr addrspace(3) @global_smem, i32 %473
  %602 = getelementptr half, ptr addrspace(3) @global_smem, i32 %474
  %603 = getelementptr half, ptr addrspace(3) @global_smem, i32 %475
  %604 = getelementptr half, ptr addrspace(3) @global_smem, i32 %476
  %605 = getelementptr half, ptr addrspace(3) @global_smem, i32 %477
  %606 = getelementptr half, ptr addrspace(3) @global_smem, i32 %478
  %607 = getelementptr half, ptr addrspace(3) @global_smem, i32 %479
  %608 = getelementptr half, ptr addrspace(3) @global_smem, i32 %480
  %609 = getelementptr half, ptr addrspace(3) @global_smem, i32 %481
  %610 = getelementptr half, ptr addrspace(3) @global_smem, i32 %482
  %611 = getelementptr half, ptr addrspace(3) @global_smem, i32 %483
  %612 = getelementptr half, ptr addrspace(3) @global_smem, i32 %484
  %613 = getelementptr half, ptr addrspace(3) @global_smem, i32 %485
  %614 = getelementptr half, ptr addrspace(3) @global_smem, i32 %486
  %615 = getelementptr half, ptr addrspace(3) @global_smem, i32 %487
  %616 = getelementptr half, ptr addrspace(3) @global_smem, i32 %488
  %617 = getelementptr half, ptr addrspace(3) @global_smem, i32 %489
  %618 = getelementptr half, ptr addrspace(3) @global_smem, i32 %490
  %619 = getelementptr half, ptr addrspace(3) @global_smem, i32 %491
  %620 = getelementptr half, ptr addrspace(3) @global_smem, i32 %492
  %621 = getelementptr half, ptr addrspace(3) @global_smem, i32 %493
  %622 = getelementptr half, ptr addrspace(3) @global_smem, i32 %494
  %623 = getelementptr half, ptr addrspace(3) @global_smem, i32 %495
  %624 = getelementptr half, ptr addrspace(3) @global_smem, i32 %496
  %625 = getelementptr half, ptr addrspace(3) @global_smem, i32 %497
  %626 = getelementptr half, ptr addrspace(3) @global_smem, i32 %498
  %627 = getelementptr half, ptr addrspace(3) @global_smem, i32 %499
  %628 = getelementptr half, ptr addrspace(3) @global_smem, i32 %500
  %629 = getelementptr half, ptr addrspace(3) @global_smem, i32 %501
  %630 = getelementptr half, ptr addrspace(3) @global_smem, i32 %502
  %631 = getelementptr half, ptr addrspace(3) @global_smem, i32 %503
  %632 = getelementptr half, ptr addrspace(3) @global_smem, i32 %504
  %633 = getelementptr half, ptr addrspace(3) @global_smem, i32 %505
  %634 = getelementptr half, ptr addrspace(3) @global_smem, i32 %506
  %635 = getelementptr half, ptr addrspace(3) @global_smem, i32 %507
  %636 = getelementptr half, ptr addrspace(3) @global_smem, i32 %508
  %637 = getelementptr half, ptr addrspace(3) @global_smem, i32 %509
  %638 = getelementptr half, ptr addrspace(3) @global_smem, i32 %510
  %639 = getelementptr half, ptr addrspace(3) @global_smem, i32 %511
  %640 = getelementptr half, ptr addrspace(3) @global_smem, i32 %512
  %641 = getelementptr half, ptr addrspace(3) @global_smem, i32 %513
  %642 = getelementptr half, ptr addrspace(3) @global_smem, i32 %514
  %643 = getelementptr half, ptr addrspace(3) @global_smem, i32 %515
  %644 = getelementptr half, ptr addrspace(3) @global_smem, i32 %516
  %645 = getelementptr half, ptr addrspace(3) @global_smem, i32 %517
  %646 = getelementptr half, ptr addrspace(3) @global_smem, i32 %518
  %647 = getelementptr half, ptr addrspace(3) @global_smem, i32 %519
  %648 = getelementptr half, ptr addrspace(3) @global_smem, i32 %520
  %649 = getelementptr half, ptr addrspace(3) @global_smem, i32 %521
  %650 = getelementptr half, ptr addrspace(3) @global_smem, i32 %522
  %651 = getelementptr half, ptr addrspace(3) @global_smem, i32 %523
  %652 = getelementptr half, ptr addrspace(3) @global_smem, i32 %524
  %653 = getelementptr half, ptr addrspace(3) @global_smem, i32 %525
  %654 = getelementptr half, ptr addrspace(3) @global_smem, i32 %526
  %655 = getelementptr half, ptr addrspace(3) @global_smem, i32 %527
  %656 = getelementptr half, ptr addrspace(3) @global_smem, i32 %528
  %657 = getelementptr half, ptr addrspace(3) @global_smem, i32 %529
  %658 = getelementptr half, ptr addrspace(3) @global_smem, i32 %530
  %659 = getelementptr half, ptr addrspace(3) @global_smem, i32 %531
  %660 = getelementptr half, ptr addrspace(3) @global_smem, i32 %532
  %661 = getelementptr half, ptr addrspace(3) @global_smem, i32 %533
  %662 = getelementptr half, ptr addrspace(3) @global_smem, i32 %534
  %663 = getelementptr half, ptr addrspace(3) @global_smem, i32 %535
  %664 = getelementptr half, ptr addrspace(3) @global_smem, i32 %536
  %665 = getelementptr half, ptr addrspace(3) @global_smem, i32 %537
  %666 = getelementptr half, ptr addrspace(3) @global_smem, i32 %538
  %667 = getelementptr half, ptr addrspace(3) @global_smem, i32 %539
  %668 = getelementptr half, ptr addrspace(3) @global_smem, i32 %540
  %669 = getelementptr half, ptr addrspace(3) @global_smem, i32 %541
  %670 = getelementptr half, ptr addrspace(3) @global_smem, i32 %542
  %671 = sext i32 %165 to i64
  %672 = sext i32 %166 to i64
  br label %673, !dbg !78

673:                                              ; preds = %28, %673
  %.pn81147 = phi ptr addrspace(1) [ %156, %28 ], [ %1492, %673 ]
  %.pn97146 = phi ptr addrspace(1) [ %155, %28 ], [ %1491, %673 ]
  %.pn113145 = phi ptr addrspace(1) [ %154, %28 ], [ %1490, %673 ]
  %.pn129144 = phi ptr addrspace(1) [ %153, %28 ], [ %1489, %673 ]
  %.pn17143 = phi ptr addrspace(1) [ %134, %28 ], [ %1488, %673 ]
  %.pn33142 = phi ptr addrspace(1) [ %132, %28 ], [ %1487, %673 ]
  %.pn49141 = phi ptr addrspace(1) [ %130, %28 ], [ %1486, %673 ]
  %.pn65140 = phi ptr addrspace(1) [ %128, %28 ], [ %1485, %673 ]
  %674 = phi float [ 0xFFF0000000000000, %28 ], [ %911, %673 ]
  %675 = phi float [ 1.000000e+00, %28 ], [ %1048, %673 ]
  %676 = phi i32 [ 0, %28 ], [ %1493, %673 ]
  %677 = phi <2 x float> [ zeroinitializer, %28 ], [ %1495, %673 ]
  %678 = phi <2 x float> [ zeroinitializer, %28 ], [ %1496, %673 ]
  %679 = phi <2 x float> [ zeroinitializer, %28 ], [ %1497, %673 ]
  %680 = phi <2 x float> [ zeroinitializer, %28 ], [ %1498, %673 ]
  %681 = phi <2 x float> [ zeroinitializer, %28 ], [ %1499, %673 ]
  %682 = phi <2 x float> [ zeroinitializer, %28 ], [ %1500, %673 ]
  %683 = phi <2 x float> [ zeroinitializer, %28 ], [ %1501, %673 ]
  %684 = phi <2 x float> [ zeroinitializer, %28 ], [ %1502, %673 ]
  %685 = phi <2 x float> [ zeroinitializer, %28 ], [ %1503, %673 ]
  %686 = phi <2 x float> [ zeroinitializer, %28 ], [ %1504, %673 ]
  %687 = phi <2 x float> [ zeroinitializer, %28 ], [ %1505, %673 ]
  %688 = phi <2 x float> [ zeroinitializer, %28 ], [ %1506, %673 ]
  %689 = phi <2 x float> [ zeroinitializer, %28 ], [ %1507, %673 ]
  %690 = phi <2 x float> [ zeroinitializer, %28 ], [ %1508, %673 ]
  %691 = phi <2 x float> [ zeroinitializer, %28 ], [ %1509, %673 ]
  %692 = phi <2 x float> [ zeroinitializer, %28 ], [ %1510, %673 ]
  %693 = phi <2 x float> [ zeroinitializer, %28 ], [ %1511, %673 ]
  %694 = phi <2 x float> [ zeroinitializer, %28 ], [ %1512, %673 ]
  %695 = phi <2 x float> [ zeroinitializer, %28 ], [ %1513, %673 ]
  %696 = phi <2 x float> [ zeroinitializer, %28 ], [ %1514, %673 ]
  %697 = phi <2 x float> [ zeroinitializer, %28 ], [ %1515, %673 ]
  %698 = phi <2 x float> [ zeroinitializer, %28 ], [ %1516, %673 ]
  %699 = phi <2 x float> [ zeroinitializer, %28 ], [ %1517, %673 ]
  %700 = phi <2 x float> [ zeroinitializer, %28 ], [ %1518, %673 ]
  %701 = phi <2 x float> [ zeroinitializer, %28 ], [ %1519, %673 ]
  %702 = phi <2 x float> [ zeroinitializer, %28 ], [ %1520, %673 ]
  %703 = phi <2 x float> [ zeroinitializer, %28 ], [ %1521, %673 ]
  %704 = phi <2 x float> [ zeroinitializer, %28 ], [ %1522, %673 ]
  %705 = phi <2 x float> [ zeroinitializer, %28 ], [ %1523, %673 ]
  %706 = phi <2 x float> [ zeroinitializer, %28 ], [ %1524, %673 ]
  %707 = phi <2 x float> [ zeroinitializer, %28 ], [ %1525, %673 ]
  %708 = phi <2 x float> [ zeroinitializer, %28 ], [ %1526, %673 ]
  ; GR K
  %unmaskedload = load <8 x half>, ptr addrspace(1) %.pn65140, align 16, !dbg !79
  %unmaskedload131 = load <8 x half>, ptr addrspace(1) %.pn49141, align 16, !dbg !79
  %unmaskedload132 = load <8 x half>, ptr addrspace(1) %.pn33142, align 16, !dbg !79
  %unmaskedload133 = load <8 x half>, ptr addrspace(1) %.pn17143, align 16, !dbg !79
  fence syncscope("workgroup") release, !dbg !79
  tail call void @llvm.amdgcn.s.barrier(), !dbg !79
  fence syncscope("workgroup") acquire, !dbg !79
  ; LW K
  %709 = shufflevector <8 x half> %unmaskedload, <8 x half> poison, <4 x i32> <i32 0, i32 1, i32 2, i32 3>, !dbg !79
  store <4 x half> %709, ptr addrspace(3) %200, align 8, !dbg !79
  %710 = shufflevector <8 x half> %unmaskedload, <8 x half> poison, <4 x i32> <i32 4, i32 5, i32 6, i32 7>, !dbg !79
  store <4 x half> %710, ptr addrspace(3) %203, align 8, !dbg !79
  %711 = shufflevector <8 x half> %unmaskedload131, <8 x half> poison, <4 x i32> <i32 0, i32 1, i32 2, i32 3>, !dbg !79
  store <4 x half> %711, ptr addrspace(3) %205, align 8, !dbg !79
  %712 = shufflevector <8 x half> %unmaskedload131, <8 x half> poison, <4 x i32> <i32 4, i32 5, i32 6, i32 7>, !dbg !79
  store <4 x half> %712, ptr addrspace(3) %207, align 8, !dbg !79
  %713 = shufflevector <8 x half> %unmaskedload132, <8 x half> poison, <4 x i32> <i32 0, i32 1, i32 2, i32 3>, !dbg !79
  store <4 x half> %713, ptr addrspace(3) %209, align 8, !dbg !79
  %714 = shufflevector <8 x half> %unmaskedload133, <8 x half> poison, <4 x i32> <i32 0, i32 1, i32 2, i32 3>, !dbg !79
  store <4 x half> %714, ptr addrspace(3) %212, align 8, !dbg !79
  %715 = shufflevector <8 x half> %unmaskedload133, <8 x half> poison, <4 x i32> <i32 4, i32 5, i32 6, i32 7>, !dbg !79
  store <4 x half> %715, ptr addrspace(3) %211, align 8, !dbg !79
  fence syncscope("workgroup") release, !dbg !79
  tail call void @llvm.amdgcn.s.barrier(), !dbg !79
  fence syncscope("workgroup") acquire, !dbg !79
  ; LR K
  %716 = load <4 x half>, ptr addrspace(3) %366, align 8, !dbg !79
  %717 = load <4 x half>, ptr addrspace(3) %367, align 8, !dbg !79
  %718 = load <4 x half>, ptr addrspace(3) %368, align 8, !dbg !79
  %719 = load <4 x half>, ptr addrspace(3) %369, align 8, !dbg !79
  %720 = load <4 x half>, ptr addrspace(3) %370, align 8, !dbg !79
  %721 = load <4 x half>, ptr addrspace(3) %371, align 8, !dbg !79
  %722 = load <4 x half>, ptr addrspace(3) %372, align 8, !dbg !79
  %723 = load <4 x half>, ptr addrspace(3) %373, align 8, !dbg !79
  %724 = load <4 x half>, ptr addrspace(3) %374, align 8, !dbg !79
  %725 = load <4 x half>, ptr addrspace(3) %375, align 8, !dbg !79
  %726 = load <4 x half>, ptr addrspace(3) %376, align 8, !dbg !79
  %727 = load <4 x half>, ptr addrspace(3) %377, align 8, !dbg !79
  %728 = load <4 x half>, ptr addrspace(3) %378, align 8, !dbg !79
  %729 = load <4 x half>, ptr addrspace(3) %379, align 8, !dbg !79
  %730 = load <4 x half>, ptr addrspace(3) %380, align 8, !dbg !79
  %731 = load <4 x half>, ptr addrspace(3) %381, align 8, !dbg !79
  %732 = load <4 x half>, ptr addrspace(3) %382, align 8, !dbg !79
  %733 = load <4 x half>, ptr addrspace(3) %383, align 8, !dbg !79
  %734 = load <4 x half>, ptr addrspace(3) %384, align 8, !dbg !79
  %735 = load <4 x half>, ptr addrspace(3) %385, align 8, !dbg !79
  %736 = load <4 x half>, ptr addrspace(3) %386, align 8, !dbg !79
  %737 = load <4 x half>, ptr addrspace(3) %387, align 8, !dbg !79
  %738 = load <4 x half>, ptr addrspace(3) %388, align 8, !dbg !79
  %739 = load <4 x half>, ptr addrspace(3) %389, align 8, !dbg !79
  %740 = load <4 x half>, ptr addrspace(3) %390, align 8, !dbg !79
  %741 = load <4 x half>, ptr addrspace(3) %391, align 8, !dbg !79
  %742 = load <4 x half>, ptr addrspace(3) %392, align 8, !dbg !79
  %743 = load <4 x half>, ptr addrspace(3) %393, align 8, !dbg !79
  %744 = load <4 x half>, ptr addrspace(3) %394, align 8, !dbg !79
  %745 = load <4 x half>, ptr addrspace(3) %395, align 8, !dbg !79
  %746 = load <4 x half>, ptr addrspace(3) %396, align 8, !dbg !79
  %747 = load <4 x half>, ptr addrspace(3) %397, align 8, !dbg !79
  ; 1st mfma's
  %748 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %716, <4 x half> %302, <16 x float> zeroinitializer, i32 0, i32 0, i32 0), !dbg !81
  %749 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %717, <4 x half> %304, <16 x float> %748, i32 0, i32 0, i32 0), !dbg !81
  %750 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %718, <4 x half> %306, <16 x float> %749, i32 0, i32 0, i32 0), !dbg !81
  %751 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %719, <4 x half> %308, <16 x float> %750, i32 0, i32 0, i32 0), !dbg !81
  %752 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %720, <4 x half> %310, <16 x float> %751, i32 0, i32 0, i32 0), !dbg !81
  %753 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %721, <4 x half> %312, <16 x float> %752, i32 0, i32 0, i32 0), !dbg !81
  %754 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %722, <4 x half> %314, <16 x float> %753, i32 0, i32 0, i32 0), !dbg !81
  %755 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %723, <4 x half> %316, <16 x float> %754, i32 0, i32 0, i32 0), !dbg !81
  %756 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %724, <4 x half> %318, <16 x float> %755, i32 0, i32 0, i32 0), !dbg !81
  %757 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %725, <4 x half> %320, <16 x float> %756, i32 0, i32 0, i32 0), !dbg !81
  %758 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %726, <4 x half> %322, <16 x float> %757, i32 0, i32 0, i32 0), !dbg !81
  %759 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %727, <4 x half> %324, <16 x float> %758, i32 0, i32 0, i32 0), !dbg !81
  %760 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %728, <4 x half> %326, <16 x float> %759, i32 0, i32 0, i32 0), !dbg !81
  %761 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %729, <4 x half> %328, <16 x float> %760, i32 0, i32 0, i32 0), !dbg !81
  %762 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %730, <4 x half> %330, <16 x float> %761, i32 0, i32 0, i32 0), !dbg !81
  %763 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %731, <4 x half> %332, <16 x float> %762, i32 0, i32 0, i32 0), !dbg !81
  %764 = extractelement <16 x float> %763, i64 0, !dbg !81
  %765 = extractelement <16 x float> %763, i64 1, !dbg !81
  %766 = extractelement <16 x float> %763, i64 2, !dbg !81
  %767 = extractelement <16 x float> %763, i64 3, !dbg !81
  %768 = extractelement <16 x float> %763, i64 4, !dbg !81
  %769 = extractelement <16 x float> %763, i64 5, !dbg !81
  %770 = extractelement <16 x float> %763, i64 6, !dbg !81
  %771 = extractelement <16 x float> %763, i64 7, !dbg !81
  %772 = extractelement <16 x float> %763, i64 8, !dbg !81
  %773 = extractelement <16 x float> %763, i64 9, !dbg !81
  %774 = extractelement <16 x float> %763, i64 10, !dbg !81
  %775 = extractelement <16 x float> %763, i64 11, !dbg !81
  %776 = extractelement <16 x float> %763, i64 12, !dbg !81
  %777 = extractelement <16 x float> %763, i64 13, !dbg !81
  %778 = extractelement <16 x float> %763, i64 14, !dbg !81
  %779 = extractelement <16 x float> %763, i64 15, !dbg !81
  %780 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %732, <4 x half> %302, <16 x float> zeroinitializer, i32 0, i32 0, i32 0), !dbg !81
  %781 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %733, <4 x half> %304, <16 x float> %780, i32 0, i32 0, i32 0), !dbg !81
  %782 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %734, <4 x half> %306, <16 x float> %781, i32 0, i32 0, i32 0), !dbg !81
  %783 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %735, <4 x half> %308, <16 x float> %782, i32 0, i32 0, i32 0), !dbg !81
  %784 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %736, <4 x half> %310, <16 x float> %783, i32 0, i32 0, i32 0), !dbg !81
  %785 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %737, <4 x half> %312, <16 x float> %784, i32 0, i32 0, i32 0), !dbg !81
  %786 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %738, <4 x half> %314, <16 x float> %785, i32 0, i32 0, i32 0), !dbg !81
  %787 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %739, <4 x half> %316, <16 x float> %786, i32 0, i32 0, i32 0), !dbg !81
  %788 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %740, <4 x half> %318, <16 x float> %787, i32 0, i32 0, i32 0), !dbg !81
  %789 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %741, <4 x half> %320, <16 x float> %788, i32 0, i32 0, i32 0), !dbg !81
  %790 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %742, <4 x half> %322, <16 x float> %789, i32 0, i32 0, i32 0), !dbg !81
  %791 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %743, <4 x half> %324, <16 x float> %790, i32 0, i32 0, i32 0), !dbg !81
  %792 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %744, <4 x half> %326, <16 x float> %791, i32 0, i32 0, i32 0), !dbg !81
  %793 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %745, <4 x half> %328, <16 x float> %792, i32 0, i32 0, i32 0), !dbg !81
  %794 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %746, <4 x half> %330, <16 x float> %793, i32 0, i32 0, i32 0), !dbg !81
  %795 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %747, <4 x half> %332, <16 x float> %794, i32 0, i32 0, i32 0), !dbg !81
  %796 = extractelement <16 x float> %795, i64 0, !dbg !81
  %797 = extractelement <16 x float> %795, i64 1, !dbg !81
  %798 = extractelement <16 x float> %795, i64 2, !dbg !81
  %799 = extractelement <16 x float> %795, i64 3, !dbg !81
  %800 = extractelement <16 x float> %795, i64 4, !dbg !81
  %801 = extractelement <16 x float> %795, i64 5, !dbg !81
  %802 = extractelement <16 x float> %795, i64 6, !dbg !81
  %803 = extractelement <16 x float> %795, i64 7, !dbg !81
  %804 = extractelement <16 x float> %795, i64 8, !dbg !81
  %805 = extractelement <16 x float> %795, i64 9, !dbg !81
  %806 = extractelement <16 x float> %795, i64 10, !dbg !81
  %807 = extractelement <16 x float> %795, i64 11, !dbg !81
  %808 = extractelement <16 x float> %795, i64 12, !dbg !81
  %809 = extractelement <16 x float> %795, i64 13, !dbg !81
  %810 = extractelement <16 x float> %795, i64 14, !dbg !81
  %811 = extractelement <16 x float> %795, i64 15, !dbg !81
  %812 = fmul float %764, 0x3FC0527DC0000000, !dbg !82
  %813 = fmul float %765, 0x3FC0527DC0000000, !dbg !82
  %814 = fmul float %766, 0x3FC0527DC0000000, !dbg !82
  %815 = fmul float %767, 0x3FC0527DC0000000, !dbg !82
  %816 = fmul float %768, 0x3FC0527DC0000000, !dbg !82
  %817 = fmul float %769, 0x3FC0527DC0000000, !dbg !82
  %818 = fmul float %770, 0x3FC0527DC0000000, !dbg !82
  %819 = fmul float %771, 0x3FC0527DC0000000, !dbg !82
  %820 = fmul float %772, 0x3FC0527DC0000000, !dbg !82
  %821 = fmul float %773, 0x3FC0527DC0000000, !dbg !82
  %822 = fmul float %774, 0x3FC0527DC0000000, !dbg !82
  %823 = fmul float %775, 0x3FC0527DC0000000, !dbg !82
  %824 = fmul float %776, 0x3FC0527DC0000000, !dbg !82
  %825 = fmul float %777, 0x3FC0527DC0000000, !dbg !82
  %826 = fmul float %778, 0x3FC0527DC0000000, !dbg !82
  %827 = fmul float %779, 0x3FC0527DC0000000, !dbg !82
  %828 = fmul float %796, 0x3FC0527DC0000000, !dbg !82
  %829 = fmul float %797, 0x3FC0527DC0000000, !dbg !82
  %830 = fmul float %798, 0x3FC0527DC0000000, !dbg !82
  %831 = fmul float %799, 0x3FC0527DC0000000, !dbg !82
  %832 = fmul float %800, 0x3FC0527DC0000000, !dbg !82
  %833 = fmul float %801, 0x3FC0527DC0000000, !dbg !82
  %834 = fmul float %802, 0x3FC0527DC0000000, !dbg !82
  %835 = fmul float %803, 0x3FC0527DC0000000, !dbg !82
  %836 = fmul float %804, 0x3FC0527DC0000000, !dbg !82
  %837 = fmul float %805, 0x3FC0527DC0000000, !dbg !82
  %838 = fmul float %806, 0x3FC0527DC0000000, !dbg !82
  %839 = fmul float %807, 0x3FC0527DC0000000, !dbg !82
  %840 = fmul float %808, 0x3FC0527DC0000000, !dbg !82
  %841 = fmul float %809, 0x3FC0527DC0000000, !dbg !82
  %842 = fmul float %810, 0x3FC0527DC0000000, !dbg !82
  %843 = fmul float %811, 0x3FC0527DC0000000, !dbg !82
  %844 = fadd float %812, 0.000000e+00, !dbg !83
  %845 = fadd float %813, 0.000000e+00, !dbg !83
  %846 = fadd float %814, 0.000000e+00, !dbg !83
  %847 = fadd float %815, 0.000000e+00, !dbg !83
  %848 = fadd float %816, 0.000000e+00, !dbg !83
  %849 = fadd float %817, 0.000000e+00, !dbg !83
  %850 = fadd float %818, 0.000000e+00, !dbg !83
  %851 = fadd float %819, 0.000000e+00, !dbg !83
  %852 = fadd float %820, 0.000000e+00, !dbg !83
  %853 = fadd float %821, 0.000000e+00, !dbg !83
  %854 = fadd float %822, 0.000000e+00, !dbg !83
  %855 = fadd float %823, 0.000000e+00, !dbg !83
  %856 = fadd float %824, 0.000000e+00, !dbg !83
  %857 = fadd float %825, 0.000000e+00, !dbg !83
  %858 = fadd float %826, 0.000000e+00, !dbg !83
  %859 = fadd float %827, 0.000000e+00, !dbg !83
  %860 = fadd float %828, 0.000000e+00, !dbg !83
  %861 = fadd float %829, 0.000000e+00, !dbg !83
  %862 = fadd float %830, 0.000000e+00, !dbg !83
  %863 = fadd float %831, 0.000000e+00, !dbg !83
  %864 = fadd float %832, 0.000000e+00, !dbg !83
  %865 = fadd float %833, 0.000000e+00, !dbg !83
  %866 = fadd float %834, 0.000000e+00, !dbg !83
  %867 = fadd float %835, 0.000000e+00, !dbg !83
  %868 = fadd float %836, 0.000000e+00, !dbg !83
  %869 = fadd float %837, 0.000000e+00, !dbg !83
  %870 = fadd float %838, 0.000000e+00, !dbg !83
  %871 = fadd float %839, 0.000000e+00, !dbg !83
  %872 = fadd float %840, 0.000000e+00, !dbg !83
  %873 = fadd float %841, 0.000000e+00, !dbg !83
  %874 = fadd float %842, 0.000000e+00, !dbg !83
  %875 = fadd float %843, 0.000000e+00, !dbg !83
  %876 = tail call float @llvm.maxnum.f32(float %844, float %845), !dbg !84
  %877 = tail call float @llvm.maxnum.f32(float %876, float %846), !dbg !84
  %878 = tail call float @llvm.maxnum.f32(float %877, float %847), !dbg !84
  %879 = tail call float @llvm.maxnum.f32(float %878, float %848), !dbg !84
  %880 = tail call float @llvm.maxnum.f32(float %879, float %849), !dbg !84
  %881 = tail call float @llvm.maxnum.f32(float %880, float %850), !dbg !84
  %882 = tail call float @llvm.maxnum.f32(float %881, float %851), !dbg !84
  %883 = tail call float @llvm.maxnum.f32(float %882, float %852), !dbg !84
  %884 = tail call float @llvm.maxnum.f32(float %883, float %853), !dbg !84
  %885 = tail call float @llvm.maxnum.f32(float %884, float %854), !dbg !84
  %886 = tail call float @llvm.maxnum.f32(float %885, float %855), !dbg !84
  %887 = tail call float @llvm.maxnum.f32(float %886, float %856), !dbg !84
  %888 = tail call float @llvm.maxnum.f32(float %887, float %857), !dbg !84
  %889 = tail call float @llvm.maxnum.f32(float %888, float %858), !dbg !84
  %890 = tail call float @llvm.maxnum.f32(float %889, float %859), !dbg !84
  %891 = tail call float @llvm.maxnum.f32(float %890, float %860), !dbg !84
  %892 = tail call float @llvm.maxnum.f32(float %891, float %861), !dbg !84
  %893 = tail call float @llvm.maxnum.f32(float %892, float %862), !dbg !84
  %894 = tail call float @llvm.maxnum.f32(float %893, float %863), !dbg !84
  %895 = tail call float @llvm.maxnum.f32(float %894, float %864), !dbg !84
  %896 = tail call float @llvm.maxnum.f32(float %895, float %865), !dbg !84
  %897 = tail call float @llvm.maxnum.f32(float %896, float %866), !dbg !84
  %898 = tail call float @llvm.maxnum.f32(float %897, float %867), !dbg !84
  %899 = tail call float @llvm.maxnum.f32(float %898, float %868), !dbg !84
  %900 = tail call float @llvm.maxnum.f32(float %899, float %869), !dbg !84
  %901 = tail call float @llvm.maxnum.f32(float %900, float %870), !dbg !84
  %902 = tail call float @llvm.maxnum.f32(float %901, float %871), !dbg !84
  %903 = tail call float @llvm.maxnum.f32(float %902, float %872), !dbg !84
  %904 = tail call float @llvm.maxnum.f32(float %903, float %873), !dbg !84
  %905 = tail call float @llvm.maxnum.f32(float %904, float %874), !dbg !84
  %906 = tail call float @llvm.maxnum.f32(float %905, float %875), !dbg !84
  %907 = bitcast float %906 to i32, !dbg !88
  %908 = tail call i32 @llvm.amdgcn.ds.bpermute(i32 %399, i32 %907), !dbg !88
  %909 = bitcast i32 %908 to float, !dbg !88
  %910 = tail call float @llvm.maxnum.f32(float %906, float %909), !dbg !84
  %911 = tail call float @llvm.maxnum.f32(float %674, float %910), !dbg !89
  %912 = fsub float %844, %911, !dbg !90
  %913 = fsub float %845, %911, !dbg !90
  %914 = fsub float %846, %911, !dbg !90
  %915 = fsub float %847, %911, !dbg !90
  %916 = fsub float %848, %911, !dbg !90
  %917 = fsub float %849, %911, !dbg !90
  %918 = fsub float %850, %911, !dbg !90
  %919 = fsub float %851, %911, !dbg !90
  %920 = fsub float %852, %911, !dbg !90
  %921 = fsub float %853, %911, !dbg !90
  %922 = fsub float %854, %911, !dbg !90
  %923 = fsub float %855, %911, !dbg !90
  %924 = fsub float %856, %911, !dbg !90
  %925 = fsub float %857, %911, !dbg !90
  %926 = fsub float %858, %911, !dbg !90
  %927 = fsub float %859, %911, !dbg !90
  %928 = fsub float %860, %911, !dbg !90
  %929 = fsub float %861, %911, !dbg !90
  %930 = fsub float %862, %911, !dbg !90
  %931 = fsub float %863, %911, !dbg !90
  %932 = fsub float %864, %911, !dbg !90
  %933 = fsub float %865, %911, !dbg !90
  %934 = fsub float %866, %911, !dbg !90
  %935 = fsub float %867, %911, !dbg !90
  %936 = fsub float %868, %911, !dbg !90
  %937 = fsub float %869, %911, !dbg !90
  %938 = fsub float %870, %911, !dbg !90
  %939 = fsub float %871, %911, !dbg !90
  %940 = fsub float %872, %911, !dbg !90
  %941 = fsub float %873, %911, !dbg !90
  %942 = fsub float %874, %911, !dbg !90
  %943 = fsub float %875, %911, !dbg !90
  %944 = tail call float @llvm.amdgcn.exp2.f32(float %912), !dbg !91
  %945 = tail call float @llvm.amdgcn.exp2.f32(float %913), !dbg !91
  %946 = tail call float @llvm.amdgcn.exp2.f32(float %914), !dbg !91
  %947 = tail call float @llvm.amdgcn.exp2.f32(float %915), !dbg !91
  %948 = tail call float @llvm.amdgcn.exp2.f32(float %916), !dbg !91
  %949 = tail call float @llvm.amdgcn.exp2.f32(float %917), !dbg !91
  %950 = tail call float @llvm.amdgcn.exp2.f32(float %918), !dbg !91
  %951 = tail call float @llvm.amdgcn.exp2.f32(float %919), !dbg !91
  %952 = tail call float @llvm.amdgcn.exp2.f32(float %920), !dbg !91
  %953 = tail call float @llvm.amdgcn.exp2.f32(float %921), !dbg !91
  %954 = tail call float @llvm.amdgcn.exp2.f32(float %922), !dbg !91
  %955 = tail call float @llvm.amdgcn.exp2.f32(float %923), !dbg !91
  %956 = tail call float @llvm.amdgcn.exp2.f32(float %924), !dbg !91
  %957 = tail call float @llvm.amdgcn.exp2.f32(float %925), !dbg !91
  %958 = tail call float @llvm.amdgcn.exp2.f32(float %926), !dbg !91
  %959 = tail call float @llvm.amdgcn.exp2.f32(float %927), !dbg !91
  %960 = tail call float @llvm.amdgcn.exp2.f32(float %928), !dbg !91
  %961 = tail call float @llvm.amdgcn.exp2.f32(float %929), !dbg !91
  %962 = tail call float @llvm.amdgcn.exp2.f32(float %930), !dbg !91
  %963 = tail call float @llvm.amdgcn.exp2.f32(float %931), !dbg !91
  %964 = tail call float @llvm.amdgcn.exp2.f32(float %932), !dbg !91
  %965 = tail call float @llvm.amdgcn.exp2.f32(float %933), !dbg !91
  %966 = tail call float @llvm.amdgcn.exp2.f32(float %934), !dbg !91
  %967 = tail call float @llvm.amdgcn.exp2.f32(float %935), !dbg !91
  %968 = tail call float @llvm.amdgcn.exp2.f32(float %936), !dbg !91
  %969 = tail call float @llvm.amdgcn.exp2.f32(float %937), !dbg !91
  %970 = tail call float @llvm.amdgcn.exp2.f32(float %938), !dbg !91
  %971 = tail call float @llvm.amdgcn.exp2.f32(float %939), !dbg !91
  %972 = tail call float @llvm.amdgcn.exp2.f32(float %940), !dbg !91
  %973 = tail call float @llvm.amdgcn.exp2.f32(float %941), !dbg !91
  %974 = tail call float @llvm.amdgcn.exp2.f32(float %942), !dbg !91
  %975 = tail call float @llvm.amdgcn.exp2.f32(float %943), !dbg !91
  %976 = fadd float %944, %945, !dbg !92
  %977 = fadd float %946, %976, !dbg !92
  %978 = fadd float %947, %977, !dbg !92
  %979 = fadd float %948, %978, !dbg !92
  %980 = fadd float %949, %979, !dbg !92
  %981 = fadd float %950, %980, !dbg !92
  %982 = fadd float %951, %981, !dbg !92
  %983 = fadd float %952, %982, !dbg !92
  %984 = fadd float %953, %983, !dbg !92
  %985 = fadd float %954, %984, !dbg !92
  %986 = fadd float %955, %985, !dbg !92
  %987 = fadd float %956, %986, !dbg !92
  %988 = fadd float %957, %987, !dbg !92
  %989 = fadd float %958, %988, !dbg !92
  %990 = fadd float %959, %989, !dbg !92
  %991 = fadd float %960, %990, !dbg !92
  %992 = fadd float %961, %991, !dbg !92
  %993 = fadd float %962, %992, !dbg !92
  %994 = fadd float %963, %993, !dbg !92
  %995 = fadd float %964, %994, !dbg !92
  %996 = fadd float %965, %995, !dbg !92
  %997 = fadd float %966, %996, !dbg !92
  %998 = fadd float %967, %997, !dbg !92
  %999 = fadd float %968, %998, !dbg !92
  %1000 = fadd float %969, %999, !dbg !92
  %1001 = fadd float %970, %1000, !dbg !92
  %1002 = fadd float %971, %1001, !dbg !92
  %1003 = fadd float %972, %1002, !dbg !92
  %1004 = fadd float %973, %1003, !dbg !92
  %1005 = fadd float %974, %1004, !dbg !92
  %1006 = fadd float %975, %1005, !dbg !92
  %1007 = bitcast float %1006 to i32, !dbg !93
  %1008 = tail call i32 @llvm.amdgcn.ds.bpermute(i32 %399, i32 %1007), !dbg !93
  %1009 = bitcast i32 %1008 to float, !dbg !93
  %1010 = fadd float %1006, %1009, !dbg !92
  %1011 = fsub float %674, %911, !dbg !94
  %1012 = tail call float @llvm.amdgcn.exp2.f32(float %1011), !dbg !95
  %1013 = insertelement <2 x float> poison, float %1012, i64 0, !dbg !96
  %1014 = shufflevector <2 x float> %1013, <2 x float> poison, <2 x i32> zeroinitializer, !dbg !96
  %1015 = fmul <2 x float> %701, %1014, !dbg !96
  %1016 = fmul <2 x float> %702, %1014, !dbg !96
  %1017 = fmul <2 x float> %703, %1014, !dbg !96
  %1018 = fmul <2 x float> %704, %1014, !dbg !96
  %1019 = fmul <2 x float> %705, %1014, !dbg !96
  %1020 = fmul <2 x float> %706, %1014, !dbg !96
  %1021 = fmul <2 x float> %707, %1014, !dbg !96
  %1022 = fmul <2 x float> %708, %1014, !dbg !96
  %1023 = fmul <2 x float> %693, %1014, !dbg !96
  %1024 = fmul <2 x float> %694, %1014, !dbg !96
  %1025 = fmul <2 x float> %695, %1014, !dbg !96
  %1026 = fmul <2 x float> %696, %1014, !dbg !96
  %1027 = fmul <2 x float> %697, %1014, !dbg !96
  %1028 = fmul <2 x float> %698, %1014, !dbg !96
  %1029 = fmul <2 x float> %699, %1014, !dbg !96
  %1030 = fmul <2 x float> %700, %1014, !dbg !96
  %1031 = fmul <2 x float> %685, %1014, !dbg !96
  %1032 = fmul <2 x float> %686, %1014, !dbg !96
  %1033 = fmul <2 x float> %687, %1014, !dbg !96
  %1034 = fmul <2 x float> %688, %1014, !dbg !96
  %1035 = fmul <2 x float> %689, %1014, !dbg !96
  %1036 = fmul <2 x float> %690, %1014, !dbg !96
  %1037 = fmul <2 x float> %691, %1014, !dbg !96
  %1038 = fmul <2 x float> %692, %1014, !dbg !96
  %1039 = fmul <2 x float> %677, %1014, !dbg !96
  %1040 = fmul <2 x float> %678, %1014, !dbg !96
  %1041 = fmul <2 x float> %679, %1014, !dbg !96
  %1042 = fmul <2 x float> %680, %1014, !dbg !96
  %1043 = fmul <2 x float> %681, %1014, !dbg !96
  %1044 = fmul <2 x float> %682, %1014, !dbg !96
  %1045 = fmul <2 x float> %683, %1014, !dbg !96
  %1046 = fmul <2 x float> %684, %1014, !dbg !96
  ; GR V
  %unmaskedload134 = load <8 x half>, ptr addrspace(1) %.pn129144, align 16, !dbg !79
  %unmaskedload135 = load <8 x half>, ptr addrspace(1) %.pn113145, align 16, !dbg !79
  %unmaskedload136 = load <8 x half>, ptr addrspace(1) %.pn97146, align 16, !dbg !79
  %unmaskedload137 = load <8 x half>, ptr addrspace(1) %.pn81147, align 16, !dbg !79
  %1047 = fmul float %675, %1012, !dbg !97
  %1048 = fadd float %1047, %1010, !dbg !98
  %1049 = fptrunc float %944 to half, !dbg !99
  %1050 = fptrunc float %945 to half, !dbg !99
  %1051 = fptrunc float %946 to half, !dbg !99
  %1052 = fptrunc float %947 to half, !dbg !99
  %1053 = fptrunc float %948 to half, !dbg !99
  %1054 = fptrunc float %949 to half, !dbg !99
  %1055 = fptrunc float %950 to half, !dbg !99
  %1056 = fptrunc float %951 to half, !dbg !99
  %1057 = fptrunc float %952 to half, !dbg !99
  %1058 = fptrunc float %953 to half, !dbg !99
  %1059 = fptrunc float %954 to half, !dbg !99
  %1060 = fptrunc float %955 to half, !dbg !99
  %1061 = fptrunc float %956 to half, !dbg !99
  %1062 = fptrunc float %957 to half, !dbg !99
  %1063 = fptrunc float %958 to half, !dbg !99
  %1064 = fptrunc float %959 to half, !dbg !99
  %1065 = fptrunc float %960 to half, !dbg !99
  %1066 = fptrunc float %961 to half, !dbg !99
  %1067 = fptrunc float %962 to half, !dbg !99
  %1068 = fptrunc float %963 to half, !dbg !99
  %1069 = fptrunc float %964 to half, !dbg !99
  %1070 = fptrunc float %965 to half, !dbg !99
  %1071 = fptrunc float %966 to half, !dbg !99
  %1072 = fptrunc float %967 to half, !dbg !99
  %1073 = fptrunc float %968 to half, !dbg !99
  %1074 = fptrunc float %969 to half, !dbg !99
  %1075 = fptrunc float %970 to half, !dbg !99
  %1076 = fptrunc float %971 to half, !dbg !99
  %1077 = fptrunc float %972 to half, !dbg !99
  %1078 = fptrunc float %973 to half, !dbg !99
  %1079 = fptrunc float %974 to half, !dbg !99
  %1080 = fptrunc float %975 to half, !dbg !99
  fence syncscope("workgroup") release, !dbg !79
  tail call void @llvm.amdgcn.s.barrier(), !dbg !79
  fence syncscope("workgroup") acquire, !dbg !79
  ; LW V
  store <8 x half> %unmaskedload134, ptr addrspace(3) %406, align 16, !dbg !79
  store <8 x half> %unmaskedload135, ptr addrspace(3) %408, align 16, !dbg !79
  store <8 x half> %unmaskedload136, ptr addrspace(3) %410, align 16, !dbg !79
  store <8 x half> %unmaskedload137, ptr addrspace(3) %412, align 16, !dbg !79
  fence syncscope("workgroup") release, !dbg !79
  tail call void @llvm.amdgcn.s.barrier(), !dbg !79
  fence syncscope("workgroup") acquire, !dbg !79
  ; LR V
  %1081 = load <1 x half>, ptr addrspace(3) %543, align 2, !dbg !79
  %1082 = load <1 x half>, ptr addrspace(3) %544, align 2, !dbg !79
  %1083 = load <1 x half>, ptr addrspace(3) %545, align 2, !dbg !79
  %1084 = shufflevector <1 x half> %1083, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1085 = load <1 x half>, ptr addrspace(3) %546, align 2, !dbg !79
  %1086 = shufflevector <1 x half> %1085, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1087 = load <1 x half>, ptr addrspace(3) %547, align 2, !dbg !79
  %1088 = load <1 x half>, ptr addrspace(3) %548, align 2, !dbg !79
  %1089 = load <1 x half>, ptr addrspace(3) %549, align 2, !dbg !79
  %1090 = shufflevector <1 x half> %1089, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1091 = load <1 x half>, ptr addrspace(3) %550, align 2, !dbg !79
  %1092 = shufflevector <1 x half> %1091, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1093 = load <1 x half>, ptr addrspace(3) %551, align 2, !dbg !79
  %1094 = load <1 x half>, ptr addrspace(3) %552, align 2, !dbg !79
  %1095 = load <1 x half>, ptr addrspace(3) %553, align 2, !dbg !79
  %1096 = shufflevector <1 x half> %1095, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1097 = load <1 x half>, ptr addrspace(3) %554, align 2, !dbg !79
  %1098 = shufflevector <1 x half> %1097, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1099 = load <1 x half>, ptr addrspace(3) %555, align 2, !dbg !79
  %1100 = load <1 x half>, ptr addrspace(3) %556, align 2, !dbg !79
  %1101 = load <1 x half>, ptr addrspace(3) %557, align 2, !dbg !79
  %1102 = shufflevector <1 x half> %1101, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1103 = load <1 x half>, ptr addrspace(3) %558, align 2, !dbg !79
  %1104 = shufflevector <1 x half> %1103, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1105 = load <1 x half>, ptr addrspace(3) %559, align 2, !dbg !79
  %1106 = load <1 x half>, ptr addrspace(3) %560, align 2, !dbg !79
  %1107 = load <1 x half>, ptr addrspace(3) %561, align 2, !dbg !79
  %1108 = shufflevector <1 x half> %1107, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1109 = load <1 x half>, ptr addrspace(3) %562, align 2, !dbg !79
  %1110 = shufflevector <1 x half> %1109, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1111 = load <1 x half>, ptr addrspace(3) %563, align 2, !dbg !79
  %1112 = load <1 x half>, ptr addrspace(3) %564, align 2, !dbg !79
  %1113 = load <1 x half>, ptr addrspace(3) %565, align 2, !dbg !79
  %1114 = shufflevector <1 x half> %1113, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1115 = load <1 x half>, ptr addrspace(3) %566, align 2, !dbg !79
  %1116 = shufflevector <1 x half> %1115, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1117 = load <1 x half>, ptr addrspace(3) %567, align 2, !dbg !79
  %1118 = load <1 x half>, ptr addrspace(3) %568, align 2, !dbg !79
  %1119 = load <1 x half>, ptr addrspace(3) %569, align 2, !dbg !79
  %1120 = shufflevector <1 x half> %1119, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1121 = load <1 x half>, ptr addrspace(3) %570, align 2, !dbg !79
  %1122 = shufflevector <1 x half> %1121, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1123 = load <1 x half>, ptr addrspace(3) %571, align 2, !dbg !79
  %1124 = load <1 x half>, ptr addrspace(3) %572, align 2, !dbg !79
  %1125 = load <1 x half>, ptr addrspace(3) %573, align 2, !dbg !79
  %1126 = shufflevector <1 x half> %1125, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1127 = load <1 x half>, ptr addrspace(3) %574, align 2, !dbg !79
  %1128 = shufflevector <1 x half> %1127, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1129 = load <1 x half>, ptr addrspace(3) %575, align 2, !dbg !79
  %1130 = load <1 x half>, ptr addrspace(3) %576, align 2, !dbg !79
  %1131 = load <1 x half>, ptr addrspace(3) %577, align 2, !dbg !79
  %1132 = shufflevector <1 x half> %1131, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1133 = load <1 x half>, ptr addrspace(3) %578, align 2, !dbg !79
  %1134 = shufflevector <1 x half> %1133, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1135 = load <1 x half>, ptr addrspace(3) %579, align 2, !dbg !79
  %1136 = load <1 x half>, ptr addrspace(3) %580, align 2, !dbg !79
  %1137 = load <1 x half>, ptr addrspace(3) %581, align 2, !dbg !79
  %1138 = shufflevector <1 x half> %1137, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1139 = load <1 x half>, ptr addrspace(3) %582, align 2, !dbg !79
  %1140 = shufflevector <1 x half> %1139, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1141 = load <1 x half>, ptr addrspace(3) %583, align 2, !dbg !79
  %1142 = load <1 x half>, ptr addrspace(3) %584, align 2, !dbg !79
  %1143 = load <1 x half>, ptr addrspace(3) %585, align 2, !dbg !79
  %1144 = shufflevector <1 x half> %1143, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1145 = load <1 x half>, ptr addrspace(3) %586, align 2, !dbg !79
  %1146 = shufflevector <1 x half> %1145, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1147 = load <1 x half>, ptr addrspace(3) %587, align 2, !dbg !79
  %1148 = load <1 x half>, ptr addrspace(3) %588, align 2, !dbg !79
  %1149 = load <1 x half>, ptr addrspace(3) %589, align 2, !dbg !79
  %1150 = shufflevector <1 x half> %1149, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1151 = load <1 x half>, ptr addrspace(3) %590, align 2, !dbg !79
  %1152 = shufflevector <1 x half> %1151, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1153 = load <1 x half>, ptr addrspace(3) %591, align 2, !dbg !79
  %1154 = load <1 x half>, ptr addrspace(3) %592, align 2, !dbg !79
  %1155 = load <1 x half>, ptr addrspace(3) %593, align 2, !dbg !79
  %1156 = shufflevector <1 x half> %1155, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1157 = load <1 x half>, ptr addrspace(3) %594, align 2, !dbg !79
  %1158 = shufflevector <1 x half> %1157, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1159 = load <1 x half>, ptr addrspace(3) %595, align 2, !dbg !79
  %1160 = load <1 x half>, ptr addrspace(3) %596, align 2, !dbg !79
  %1161 = load <1 x half>, ptr addrspace(3) %597, align 2, !dbg !79
  %1162 = shufflevector <1 x half> %1161, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1163 = load <1 x half>, ptr addrspace(3) %598, align 2, !dbg !79
  %1164 = shufflevector <1 x half> %1163, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1165 = load <1 x half>, ptr addrspace(3) %599, align 2, !dbg !79
  %1166 = load <1 x half>, ptr addrspace(3) %600, align 2, !dbg !79
  %1167 = load <1 x half>, ptr addrspace(3) %601, align 2, !dbg !79
  %1168 = shufflevector <1 x half> %1167, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1169 = load <1 x half>, ptr addrspace(3) %602, align 2, !dbg !79
  %1170 = shufflevector <1 x half> %1169, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1171 = load <1 x half>, ptr addrspace(3) %603, align 2, !dbg !79
  %1172 = load <1 x half>, ptr addrspace(3) %604, align 2, !dbg !79
  %1173 = load <1 x half>, ptr addrspace(3) %605, align 2, !dbg !79
  %1174 = shufflevector <1 x half> %1173, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1175 = load <1 x half>, ptr addrspace(3) %606, align 2, !dbg !79
  %1176 = shufflevector <1 x half> %1175, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1177 = load <1 x half>, ptr addrspace(3) %607, align 2, !dbg !79
  %1178 = load <1 x half>, ptr addrspace(3) %608, align 2, !dbg !79
  %1179 = load <1 x half>, ptr addrspace(3) %609, align 2, !dbg !79
  %1180 = shufflevector <1 x half> %1179, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1181 = load <1 x half>, ptr addrspace(3) %610, align 2, !dbg !79
  %1182 = shufflevector <1 x half> %1181, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1183 = load <1 x half>, ptr addrspace(3) %611, align 2, !dbg !79
  %1184 = load <1 x half>, ptr addrspace(3) %612, align 2, !dbg !79
  %1185 = load <1 x half>, ptr addrspace(3) %613, align 2, !dbg !79
  %1186 = shufflevector <1 x half> %1185, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1187 = load <1 x half>, ptr addrspace(3) %614, align 2, !dbg !79
  %1188 = shufflevector <1 x half> %1187, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1189 = load <1 x half>, ptr addrspace(3) %615, align 2, !dbg !79
  %1190 = load <1 x half>, ptr addrspace(3) %616, align 2, !dbg !79
  %1191 = load <1 x half>, ptr addrspace(3) %617, align 2, !dbg !79
  %1192 = shufflevector <1 x half> %1191, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1193 = load <1 x half>, ptr addrspace(3) %618, align 2, !dbg !79
  %1194 = shufflevector <1 x half> %1193, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1195 = load <1 x half>, ptr addrspace(3) %619, align 2, !dbg !79
  %1196 = load <1 x half>, ptr addrspace(3) %620, align 2, !dbg !79
  %1197 = load <1 x half>, ptr addrspace(3) %621, align 2, !dbg !79
  %1198 = shufflevector <1 x half> %1197, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1199 = load <1 x half>, ptr addrspace(3) %622, align 2, !dbg !79
  %1200 = shufflevector <1 x half> %1199, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1201 = load <1 x half>, ptr addrspace(3) %623, align 2, !dbg !79
  %1202 = load <1 x half>, ptr addrspace(3) %624, align 2, !dbg !79
  %1203 = load <1 x half>, ptr addrspace(3) %625, align 2, !dbg !79
  %1204 = shufflevector <1 x half> %1203, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1205 = load <1 x half>, ptr addrspace(3) %626, align 2, !dbg !79
  %1206 = shufflevector <1 x half> %1205, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1207 = load <1 x half>, ptr addrspace(3) %627, align 2, !dbg !79
  %1208 = load <1 x half>, ptr addrspace(3) %628, align 2, !dbg !79
  %1209 = load <1 x half>, ptr addrspace(3) %629, align 2, !dbg !79
  %1210 = shufflevector <1 x half> %1209, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1211 = load <1 x half>, ptr addrspace(3) %630, align 2, !dbg !79
  %1212 = shufflevector <1 x half> %1211, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1213 = load <1 x half>, ptr addrspace(3) %631, align 2, !dbg !79
  %1214 = load <1 x half>, ptr addrspace(3) %632, align 2, !dbg !79
  %1215 = load <1 x half>, ptr addrspace(3) %633, align 2, !dbg !79
  %1216 = shufflevector <1 x half> %1215, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1217 = load <1 x half>, ptr addrspace(3) %634, align 2, !dbg !79
  %1218 = shufflevector <1 x half> %1217, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1219 = load <1 x half>, ptr addrspace(3) %635, align 2, !dbg !79
  %1220 = load <1 x half>, ptr addrspace(3) %636, align 2, !dbg !79
  %1221 = load <1 x half>, ptr addrspace(3) %637, align 2, !dbg !79
  %1222 = shufflevector <1 x half> %1221, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1223 = load <1 x half>, ptr addrspace(3) %638, align 2, !dbg !79
  %1224 = shufflevector <1 x half> %1223, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1225 = load <1 x half>, ptr addrspace(3) %639, align 2, !dbg !79
  %1226 = load <1 x half>, ptr addrspace(3) %640, align 2, !dbg !79
  %1227 = load <1 x half>, ptr addrspace(3) %641, align 2, !dbg !79
  %1228 = shufflevector <1 x half> %1227, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1229 = load <1 x half>, ptr addrspace(3) %642, align 2, !dbg !79
  %1230 = shufflevector <1 x half> %1229, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1231 = load <1 x half>, ptr addrspace(3) %643, align 2, !dbg !79
  %1232 = load <1 x half>, ptr addrspace(3) %644, align 2, !dbg !79
  %1233 = load <1 x half>, ptr addrspace(3) %645, align 2, !dbg !79
  %1234 = shufflevector <1 x half> %1233, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1235 = load <1 x half>, ptr addrspace(3) %646, align 2, !dbg !79
  %1236 = shufflevector <1 x half> %1235, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1237 = load <1 x half>, ptr addrspace(3) %647, align 2, !dbg !79
  %1238 = load <1 x half>, ptr addrspace(3) %648, align 2, !dbg !79
  %1239 = load <1 x half>, ptr addrspace(3) %649, align 2, !dbg !79
  %1240 = shufflevector <1 x half> %1239, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1241 = load <1 x half>, ptr addrspace(3) %650, align 2, !dbg !79
  %1242 = shufflevector <1 x half> %1241, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1243 = load <1 x half>, ptr addrspace(3) %651, align 2, !dbg !79
  %1244 = load <1 x half>, ptr addrspace(3) %652, align 2, !dbg !79
  %1245 = load <1 x half>, ptr addrspace(3) %653, align 2, !dbg !79
  %1246 = shufflevector <1 x half> %1245, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1247 = load <1 x half>, ptr addrspace(3) %654, align 2, !dbg !79
  %1248 = shufflevector <1 x half> %1247, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1249 = load <1 x half>, ptr addrspace(3) %655, align 2, !dbg !79
  %1250 = load <1 x half>, ptr addrspace(3) %656, align 2, !dbg !79
  %1251 = load <1 x half>, ptr addrspace(3) %657, align 2, !dbg !79
  %1252 = shufflevector <1 x half> %1251, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1253 = load <1 x half>, ptr addrspace(3) %658, align 2, !dbg !79
  %1254 = shufflevector <1 x half> %1253, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1255 = load <1 x half>, ptr addrspace(3) %659, align 2, !dbg !79
  %1256 = load <1 x half>, ptr addrspace(3) %660, align 2, !dbg !79
  %1257 = load <1 x half>, ptr addrspace(3) %661, align 2, !dbg !79
  %1258 = shufflevector <1 x half> %1257, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1259 = load <1 x half>, ptr addrspace(3) %662, align 2, !dbg !79
  %1260 = shufflevector <1 x half> %1259, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1261 = load <1 x half>, ptr addrspace(3) %663, align 2, !dbg !79
  %1262 = load <1 x half>, ptr addrspace(3) %664, align 2, !dbg !79
  %1263 = load <1 x half>, ptr addrspace(3) %665, align 2, !dbg !79
  %1264 = shufflevector <1 x half> %1263, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1265 = load <1 x half>, ptr addrspace(3) %666, align 2, !dbg !79
  %1266 = shufflevector <1 x half> %1265, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1267 = load <1 x half>, ptr addrspace(3) %667, align 2, !dbg !79
  %1268 = load <1 x half>, ptr addrspace(3) %668, align 2, !dbg !79
  %1269 = load <1 x half>, ptr addrspace(3) %669, align 2, !dbg !79
  %1270 = shufflevector <1 x half> %1269, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1271 = load <1 x half>, ptr addrspace(3) %670, align 2, !dbg !79
  %1272 = shufflevector <1 x half> %1271, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1273 = insertelement <4 x half> poison, half %1049, i64 0, !dbg !100
  %1274 = insertelement <4 x half> %1273, half %1050, i64 1, !dbg !100
  %1275 = insertelement <4 x half> %1274, half %1051, i64 2, !dbg !100
  %1276 = insertelement <4 x half> %1275, half %1052, i64 3, !dbg !100
  %1277 = insertelement <4 x half> poison, half %1053, i64 0, !dbg !100
  %1278 = insertelement <4 x half> %1277, half %1054, i64 1, !dbg !100
  %1279 = insertelement <4 x half> %1278, half %1055, i64 2, !dbg !100
  %1280 = insertelement <4 x half> %1279, half %1056, i64 3, !dbg !100
  %1281 = insertelement <4 x half> poison, half %1057, i64 0, !dbg !100
  %1282 = insertelement <4 x half> %1281, half %1058, i64 1, !dbg !100
  %1283 = insertelement <4 x half> %1282, half %1059, i64 2, !dbg !100
  %1284 = insertelement <4 x half> %1283, half %1060, i64 3, !dbg !100
  %1285 = insertelement <4 x half> poison, half %1061, i64 0, !dbg !100
  %1286 = insertelement <4 x half> %1285, half %1062, i64 1, !dbg !100
  %1287 = insertelement <4 x half> %1286, half %1063, i64 2, !dbg !100
  %1288 = insertelement <4 x half> %1287, half %1064, i64 3, !dbg !100
  %1289 = insertelement <4 x half> poison, half %1065, i64 0, !dbg !100
  %1290 = insertelement <4 x half> %1289, half %1066, i64 1, !dbg !100
  %1291 = insertelement <4 x half> %1290, half %1067, i64 2, !dbg !100
  %1292 = insertelement <4 x half> %1291, half %1068, i64 3, !dbg !100
  %1293 = insertelement <4 x half> poison, half %1069, i64 0, !dbg !100
  %1294 = insertelement <4 x half> %1293, half %1070, i64 1, !dbg !100
  %1295 = insertelement <4 x half> %1294, half %1071, i64 2, !dbg !100
  %1296 = insertelement <4 x half> %1295, half %1072, i64 3, !dbg !100
  %1297 = insertelement <4 x half> poison, half %1073, i64 0, !dbg !100
  %1298 = insertelement <4 x half> %1297, half %1074, i64 1, !dbg !100
  %1299 = insertelement <4 x half> %1298, half %1075, i64 2, !dbg !100
  %1300 = insertelement <4 x half> %1299, half %1076, i64 3, !dbg !100
  %1301 = insertelement <4 x half> poison, half %1077, i64 0, !dbg !100
  %1302 = insertelement <4 x half> %1301, half %1078, i64 1, !dbg !100
  %1303 = insertelement <4 x half> %1302, half %1079, i64 2, !dbg !100
  %1304 = insertelement <4 x half> %1303, half %1080, i64 3, !dbg !100
  %1305 = shufflevector <1 x half> %1081, <1 x half> %1082, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !100
  %1306 = shufflevector <4 x half> %1305, <4 x half> %1084, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !100
  %1307 = shufflevector <4 x half> %1306, <4 x half> %1086, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !100
  %1308 = shufflevector <1 x half> %1087, <1 x half> %1088, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !100
  %1309 = shufflevector <4 x half> %1308, <4 x half> %1090, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !100
  %1310 = shufflevector <4 x half> %1309, <4 x half> %1092, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !100
  %1311 = shufflevector <1 x half> %1093, <1 x half> %1094, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !100
  %1312 = shufflevector <4 x half> %1311, <4 x half> %1096, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !100
  %1313 = shufflevector <4 x half> %1312, <4 x half> %1098, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !100
  %1314 = shufflevector <1 x half> %1099, <1 x half> %1100, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !100
  %1315 = shufflevector <4 x half> %1314, <4 x half> %1102, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !100
  %1316 = shufflevector <4 x half> %1315, <4 x half> %1104, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !100
  %1317 = shufflevector <1 x half> %1105, <1 x half> %1106, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !100
  %1318 = shufflevector <4 x half> %1317, <4 x half> %1108, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !100
  %1319 = shufflevector <4 x half> %1318, <4 x half> %1110, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !100
  %1320 = shufflevector <1 x half> %1111, <1 x half> %1112, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !100
  %1321 = shufflevector <4 x half> %1320, <4 x half> %1114, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !100
  %1322 = shufflevector <4 x half> %1321, <4 x half> %1116, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !100
  %1323 = shufflevector <1 x half> %1117, <1 x half> %1118, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !100
  %1324 = shufflevector <4 x half> %1323, <4 x half> %1120, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !100
  %1325 = shufflevector <4 x half> %1324, <4 x half> %1122, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !100
  %1326 = shufflevector <1 x half> %1123, <1 x half> %1124, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !100
  %1327 = shufflevector <4 x half> %1326, <4 x half> %1126, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !100
  %1328 = shufflevector <4 x half> %1327, <4 x half> %1128, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !100
  %1329 = shufflevector <1 x half> %1129, <1 x half> %1130, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !100
  %1330 = shufflevector <4 x half> %1329, <4 x half> %1132, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !100
  %1331 = shufflevector <4 x half> %1330, <4 x half> %1134, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !100
  %1332 = shufflevector <1 x half> %1135, <1 x half> %1136, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !100
  %1333 = shufflevector <4 x half> %1332, <4 x half> %1138, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !100
  %1334 = shufflevector <4 x half> %1333, <4 x half> %1140, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !100
  %1335 = shufflevector <1 x half> %1141, <1 x half> %1142, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !100
  %1336 = shufflevector <4 x half> %1335, <4 x half> %1144, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !100
  %1337 = shufflevector <4 x half> %1336, <4 x half> %1146, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !100
  %1338 = shufflevector <1 x half> %1147, <1 x half> %1148, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !100
  %1339 = shufflevector <4 x half> %1338, <4 x half> %1150, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !100
  %1340 = shufflevector <4 x half> %1339, <4 x half> %1152, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !100
  %1341 = shufflevector <1 x half> %1153, <1 x half> %1154, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !100
  %1342 = shufflevector <4 x half> %1341, <4 x half> %1156, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !100
  %1343 = shufflevector <4 x half> %1342, <4 x half> %1158, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !100
  %1344 = shufflevector <1 x half> %1159, <1 x half> %1160, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !100
  %1345 = shufflevector <4 x half> %1344, <4 x half> %1162, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !100
  %1346 = shufflevector <4 x half> %1345, <4 x half> %1164, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !100
  %1347 = shufflevector <1 x half> %1165, <1 x half> %1166, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !100
  %1348 = shufflevector <4 x half> %1347, <4 x half> %1168, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !100
  %1349 = shufflevector <4 x half> %1348, <4 x half> %1170, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !100
  %1350 = shufflevector <1 x half> %1171, <1 x half> %1172, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !100
  %1351 = shufflevector <4 x half> %1350, <4 x half> %1174, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !100
  %1352 = shufflevector <4 x half> %1351, <4 x half> %1176, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !100
  %1353 = shufflevector <1 x half> %1177, <1 x half> %1178, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !100
  %1354 = shufflevector <4 x half> %1353, <4 x half> %1180, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !100
  %1355 = shufflevector <4 x half> %1354, <4 x half> %1182, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !100
  %1356 = shufflevector <1 x half> %1183, <1 x half> %1184, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !100
  %1357 = shufflevector <4 x half> %1356, <4 x half> %1186, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !100
  %1358 = shufflevector <4 x half> %1357, <4 x half> %1188, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !100
  %1359 = shufflevector <1 x half> %1189, <1 x half> %1190, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !100
  %1360 = shufflevector <4 x half> %1359, <4 x half> %1192, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !100
  %1361 = shufflevector <4 x half> %1360, <4 x half> %1194, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !100
  %1362 = shufflevector <1 x half> %1195, <1 x half> %1196, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !100
  %1363 = shufflevector <4 x half> %1362, <4 x half> %1198, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !100
  %1364 = shufflevector <4 x half> %1363, <4 x half> %1200, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !100
  %1365 = shufflevector <1 x half> %1201, <1 x half> %1202, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !100
  %1366 = shufflevector <4 x half> %1365, <4 x half> %1204, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !100
  %1367 = shufflevector <4 x half> %1366, <4 x half> %1206, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !100
  %1368 = shufflevector <1 x half> %1207, <1 x half> %1208, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !100
  %1369 = shufflevector <4 x half> %1368, <4 x half> %1210, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !100
  %1370 = shufflevector <4 x half> %1369, <4 x half> %1212, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !100
  %1371 = shufflevector <1 x half> %1213, <1 x half> %1214, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !100
  %1372 = shufflevector <4 x half> %1371, <4 x half> %1216, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !100
  %1373 = shufflevector <4 x half> %1372, <4 x half> %1218, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !100
  %1374 = shufflevector <1 x half> %1219, <1 x half> %1220, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !100
  %1375 = shufflevector <4 x half> %1374, <4 x half> %1222, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !100
  %1376 = shufflevector <4 x half> %1375, <4 x half> %1224, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !100
  %1377 = shufflevector <1 x half> %1225, <1 x half> %1226, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !100
  %1378 = shufflevector <4 x half> %1377, <4 x half> %1228, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !100
  %1379 = shufflevector <4 x half> %1378, <4 x half> %1230, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !100
  %1380 = shufflevector <1 x half> %1231, <1 x half> %1232, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !100
  %1381 = shufflevector <4 x half> %1380, <4 x half> %1234, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !100
  %1382 = shufflevector <4 x half> %1381, <4 x half> %1236, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !100
  %1383 = shufflevector <1 x half> %1237, <1 x half> %1238, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !100
  %1384 = shufflevector <4 x half> %1383, <4 x half> %1240, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !100
  %1385 = shufflevector <4 x half> %1384, <4 x half> %1242, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !100
  %1386 = shufflevector <1 x half> %1243, <1 x half> %1244, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !100
  %1387 = shufflevector <4 x half> %1386, <4 x half> %1246, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !100
  %1388 = shufflevector <4 x half> %1387, <4 x half> %1248, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !100
  %1389 = shufflevector <1 x half> %1249, <1 x half> %1250, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !100
  %1390 = shufflevector <4 x half> %1389, <4 x half> %1252, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !100
  %1391 = shufflevector <4 x half> %1390, <4 x half> %1254, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !100
  %1392 = shufflevector <1 x half> %1255, <1 x half> %1256, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !100
  %1393 = shufflevector <4 x half> %1392, <4 x half> %1258, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !100
  %1394 = shufflevector <4 x half> %1393, <4 x half> %1260, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !100
  %1395 = shufflevector <1 x half> %1261, <1 x half> %1262, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !100
  %1396 = shufflevector <4 x half> %1395, <4 x half> %1264, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !100
  %1397 = shufflevector <4 x half> %1396, <4 x half> %1266, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !100
  %1398 = shufflevector <1 x half> %1267, <1 x half> %1268, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !100
  %1399 = shufflevector <4 x half> %1398, <4 x half> %1270, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !100
  %1400 = shufflevector <4 x half> %1399, <4 x half> %1272, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !100
  %1401 = shufflevector <2 x float> %1015, <2 x float> %1016, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1402 = shufflevector <2 x float> %1017, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1403 = shufflevector <16 x float> %1401, <16 x float> %1402, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 16, i32 17, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1404 = shufflevector <2 x float> %1018, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1405 = shufflevector <16 x float> %1403, <16 x float> %1404, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 16, i32 17, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1406 = shufflevector <2 x float> %1019, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1407 = shufflevector <16 x float> %1405, <16 x float> %1406, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1408 = shufflevector <2 x float> %1020, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1409 = shufflevector <16 x float> %1407, <16 x float> %1408, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 16, i32 17, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1410 = shufflevector <2 x float> %1021, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1411 = shufflevector <16 x float> %1409, <16 x float> %1410, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 16, i32 17, i32 poison, i32 poison>, !dbg !100
  %1412 = shufflevector <2 x float> %1022, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1413 = shufflevector <16 x float> %1411, <16 x float> %1412, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 16, i32 17>, !dbg !100
  ; 2nd mfma's
  %1414 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1307, <4 x half> %1276, <16 x float> %1413, i32 0, i32 0, i32 0), !dbg !100
  %1415 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1310, <4 x half> %1280, <16 x float> %1414, i32 0, i32 0, i32 0), !dbg !100
  %1416 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1313, <4 x half> %1284, <16 x float> %1415, i32 0, i32 0, i32 0), !dbg !100
  %1417 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1316, <4 x half> %1288, <16 x float> %1416, i32 0, i32 0, i32 0), !dbg !100
  %1418 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1319, <4 x half> %1292, <16 x float> %1417, i32 0, i32 0, i32 0), !dbg !100
  %1419 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1322, <4 x half> %1296, <16 x float> %1418, i32 0, i32 0, i32 0), !dbg !100
  %1420 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1325, <4 x half> %1300, <16 x float> %1419, i32 0, i32 0, i32 0), !dbg !100
  %1421 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1328, <4 x half> %1304, <16 x float> %1420, i32 0, i32 0, i32 0), !dbg !100
  %1422 = shufflevector <2 x float> %1023, <2 x float> %1024, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1423 = shufflevector <2 x float> %1025, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1424 = shufflevector <16 x float> %1422, <16 x float> %1423, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 16, i32 17, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1425 = shufflevector <2 x float> %1026, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1426 = shufflevector <16 x float> %1424, <16 x float> %1425, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 16, i32 17, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1427 = shufflevector <2 x float> %1027, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1428 = shufflevector <16 x float> %1426, <16 x float> %1427, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1429 = shufflevector <2 x float> %1028, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1430 = shufflevector <16 x float> %1428, <16 x float> %1429, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 16, i32 17, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1431 = shufflevector <2 x float> %1029, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1432 = shufflevector <16 x float> %1430, <16 x float> %1431, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 16, i32 17, i32 poison, i32 poison>, !dbg !100
  %1433 = shufflevector <2 x float> %1030, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1434 = shufflevector <16 x float> %1432, <16 x float> %1433, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 16, i32 17>, !dbg !100
  %1435 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1331, <4 x half> %1276, <16 x float> %1434, i32 0, i32 0, i32 0), !dbg !100
  %1436 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1334, <4 x half> %1280, <16 x float> %1435, i32 0, i32 0, i32 0), !dbg !100
  %1437 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1337, <4 x half> %1284, <16 x float> %1436, i32 0, i32 0, i32 0), !dbg !100
  %1438 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1340, <4 x half> %1288, <16 x float> %1437, i32 0, i32 0, i32 0), !dbg !100
  %1439 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1343, <4 x half> %1292, <16 x float> %1438, i32 0, i32 0, i32 0), !dbg !100
  %1440 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1346, <4 x half> %1296, <16 x float> %1439, i32 0, i32 0, i32 0), !dbg !100
  %1441 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1349, <4 x half> %1300, <16 x float> %1440, i32 0, i32 0, i32 0), !dbg !100
  %1442 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1352, <4 x half> %1304, <16 x float> %1441, i32 0, i32 0, i32 0), !dbg !100
  %1443 = shufflevector <2 x float> %1031, <2 x float> %1032, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1444 = shufflevector <2 x float> %1033, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1445 = shufflevector <16 x float> %1443, <16 x float> %1444, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 16, i32 17, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1446 = shufflevector <2 x float> %1034, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1447 = shufflevector <16 x float> %1445, <16 x float> %1446, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 16, i32 17, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1448 = shufflevector <2 x float> %1035, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1449 = shufflevector <16 x float> %1447, <16 x float> %1448, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1450 = shufflevector <2 x float> %1036, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1451 = shufflevector <16 x float> %1449, <16 x float> %1450, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 16, i32 17, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1452 = shufflevector <2 x float> %1037, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1453 = shufflevector <16 x float> %1451, <16 x float> %1452, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 16, i32 17, i32 poison, i32 poison>, !dbg !100
  %1454 = shufflevector <2 x float> %1038, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1455 = shufflevector <16 x float> %1453, <16 x float> %1454, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 16, i32 17>, !dbg !100
  %1456 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1355, <4 x half> %1276, <16 x float> %1455, i32 0, i32 0, i32 0), !dbg !100
  %1457 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1358, <4 x half> %1280, <16 x float> %1456, i32 0, i32 0, i32 0), !dbg !100
  %1458 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1361, <4 x half> %1284, <16 x float> %1457, i32 0, i32 0, i32 0), !dbg !100
  %1459 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1364, <4 x half> %1288, <16 x float> %1458, i32 0, i32 0, i32 0), !dbg !100
  %1460 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1367, <4 x half> %1292, <16 x float> %1459, i32 0, i32 0, i32 0), !dbg !100
  %1461 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1370, <4 x half> %1296, <16 x float> %1460, i32 0, i32 0, i32 0), !dbg !100
  %1462 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1373, <4 x half> %1300, <16 x float> %1461, i32 0, i32 0, i32 0), !dbg !100
  %1463 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1376, <4 x half> %1304, <16 x float> %1462, i32 0, i32 0, i32 0), !dbg !100
  %1464 = shufflevector <2 x float> %1039, <2 x float> %1040, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1465 = shufflevector <2 x float> %1041, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1466 = shufflevector <16 x float> %1464, <16 x float> %1465, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 16, i32 17, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1467 = shufflevector <2 x float> %1042, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1468 = shufflevector <16 x float> %1466, <16 x float> %1467, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 16, i32 17, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1469 = shufflevector <2 x float> %1043, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1470 = shufflevector <16 x float> %1468, <16 x float> %1469, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1471 = shufflevector <2 x float> %1044, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1472 = shufflevector <16 x float> %1470, <16 x float> %1471, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 16, i32 17, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1473 = shufflevector <2 x float> %1045, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1474 = shufflevector <16 x float> %1472, <16 x float> %1473, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 16, i32 17, i32 poison, i32 poison>, !dbg !100
  %1475 = shufflevector <2 x float> %1046, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !100
  %1476 = shufflevector <16 x float> %1474, <16 x float> %1475, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 16, i32 17>, !dbg !100
  %1477 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1379, <4 x half> %1276, <16 x float> %1476, i32 0, i32 0, i32 0), !dbg !100
  %1478 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1382, <4 x half> %1280, <16 x float> %1477, i32 0, i32 0, i32 0), !dbg !100
  %1479 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1385, <4 x half> %1284, <16 x float> %1478, i32 0, i32 0, i32 0), !dbg !100
  %1480 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1388, <4 x half> %1288, <16 x float> %1479, i32 0, i32 0, i32 0), !dbg !100
  %1481 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1391, <4 x half> %1292, <16 x float> %1480, i32 0, i32 0, i32 0), !dbg !100
  %1482 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1394, <4 x half> %1296, <16 x float> %1481, i32 0, i32 0, i32 0), !dbg !100
  %1483 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1397, <4 x half> %1300, <16 x float> %1482, i32 0, i32 0, i32 0), !dbg !100
  %1484 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1400, <4 x half> %1304, <16 x float> %1483, i32 0, i32 0, i32 0), !dbg !100
  %1485 = getelementptr half, ptr addrspace(1) %.pn65140, i64 %671, !dbg !101
  %1486 = getelementptr half, ptr addrspace(1) %.pn49141, i64 %671, !dbg !101
  %1487 = getelementptr half, ptr addrspace(1) %.pn33142, i64 %671, !dbg !101
  %1488 = getelementptr half, ptr addrspace(1) %.pn17143, i64 %671, !dbg !101
  %1489 = getelementptr half, ptr addrspace(1) %.pn129144, i64 %672, !dbg !102
  %1490 = getelementptr half, ptr addrspace(1) %.pn113145, i64 %672, !dbg !102
  %1491 = getelementptr half, ptr addrspace(1) %.pn97146, i64 %672, !dbg !102
  %1492 = getelementptr half, ptr addrspace(1) %.pn81147, i64 %672, !dbg !102
  %1493 = add nuw nsw i32 %676, 64, !dbg !78
  %1494 = icmp samesign ult i32 %676, 16320, !dbg !78
  %1495 = shufflevector <16 x float> %1484, <16 x float> poison, <2 x i32> <i32 0, i32 1>
  %1496 = shufflevector <16 x float> %1484, <16 x float> poison, <2 x i32> <i32 2, i32 3>
  %1497 = shufflevector <16 x float> %1484, <16 x float> poison, <2 x i32> <i32 4, i32 5>
  %1498 = shufflevector <16 x float> %1484, <16 x float> poison, <2 x i32> <i32 6, i32 7>
  %1499 = shufflevector <16 x float> %1484, <16 x float> poison, <2 x i32> <i32 8, i32 9>
  %1500 = shufflevector <16 x float> %1484, <16 x float> poison, <2 x i32> <i32 10, i32 11>
  %1501 = shufflevector <16 x float> %1484, <16 x float> poison, <2 x i32> <i32 12, i32 13>
  %1502 = shufflevector <16 x float> %1484, <16 x float> poison, <2 x i32> <i32 14, i32 15>
  %1503 = shufflevector <16 x float> %1463, <16 x float> poison, <2 x i32> <i32 0, i32 1>
  %1504 = shufflevector <16 x float> %1463, <16 x float> poison, <2 x i32> <i32 2, i32 3>
  %1505 = shufflevector <16 x float> %1463, <16 x float> poison, <2 x i32> <i32 4, i32 5>
  %1506 = shufflevector <16 x float> %1463, <16 x float> poison, <2 x i32> <i32 6, i32 7>
  %1507 = shufflevector <16 x float> %1463, <16 x float> poison, <2 x i32> <i32 8, i32 9>
  %1508 = shufflevector <16 x float> %1463, <16 x float> poison, <2 x i32> <i32 10, i32 11>
  %1509 = shufflevector <16 x float> %1463, <16 x float> poison, <2 x i32> <i32 12, i32 13>
  %1510 = shufflevector <16 x float> %1463, <16 x float> poison, <2 x i32> <i32 14, i32 15>
  %1511 = shufflevector <16 x float> %1442, <16 x float> poison, <2 x i32> <i32 0, i32 1>
  %1512 = shufflevector <16 x float> %1442, <16 x float> poison, <2 x i32> <i32 2, i32 3>
  %1513 = shufflevector <16 x float> %1442, <16 x float> poison, <2 x i32> <i32 4, i32 5>
  %1514 = shufflevector <16 x float> %1442, <16 x float> poison, <2 x i32> <i32 6, i32 7>
  %1515 = shufflevector <16 x float> %1442, <16 x float> poison, <2 x i32> <i32 8, i32 9>
  %1516 = shufflevector <16 x float> %1442, <16 x float> poison, <2 x i32> <i32 10, i32 11>
  %1517 = shufflevector <16 x float> %1442, <16 x float> poison, <2 x i32> <i32 12, i32 13>
  %1518 = shufflevector <16 x float> %1442, <16 x float> poison, <2 x i32> <i32 14, i32 15>
  %1519 = shufflevector <16 x float> %1421, <16 x float> poison, <2 x i32> <i32 0, i32 1>
  %1520 = shufflevector <16 x float> %1421, <16 x float> poison, <2 x i32> <i32 2, i32 3>
  %1521 = shufflevector <16 x float> %1421, <16 x float> poison, <2 x i32> <i32 4, i32 5>
  %1522 = shufflevector <16 x float> %1421, <16 x float> poison, <2 x i32> <i32 6, i32 7>
  %1523 = shufflevector <16 x float> %1421, <16 x float> poison, <2 x i32> <i32 8, i32 9>
  %1524 = shufflevector <16 x float> %1421, <16 x float> poison, <2 x i32> <i32 10, i32 11>
  %1525 = shufflevector <16 x float> %1421, <16 x float> poison, <2 x i32> <i32 12, i32 13>
  %1526 = shufflevector <16 x float> %1421, <16 x float> poison, <2 x i32> <i32 14, i32 15>
  br i1 %1494, label %673, label %1527, !dbg !78
  ; loop ends

1527:                                             ; preds = %673
  %1528 = or disjoint i32 %58, %52, !dbg !46
  %1529 = or disjoint i32 %1528, %48, !dbg !47
  %1530 = icmp slt i32 %167, 1, !dbg !103
  fence syncscope("workgroup") release, !dbg !104
  tail call void @llvm.amdgcn.s.barrier(), !dbg !104
  fence syncscope("workgroup") acquire, !dbg !104
  br i1 %1530, label %1540, label %1531, !dbg !105

1531:                                             ; preds = %1527
  %1532 = icmp slt i32 %1529, 16384, !dbg !70
  %1533 = sub i32 16384, %48, !dbg !106
  %1534 = icmp slt i32 %66, %1533, !dbg !107
  %1535 = tail call noundef float @llvm.log2.f32(float %1048), !dbg !108
  %1536 = fadd float %911, %1535, !dbg !109
  %1537 = getelementptr inbounds nuw float, ptr addrspace(3) @global_smem, i32 %1528, !dbg !110
  %1538 = insertelement <1 x float> poison, float %1536, i64 0, !dbg !110
  store <1 x float> %1538, ptr addrspace(3) %1537, align 4, !dbg !110
  fence syncscope("workgroup") release, !dbg !110
  tail call void @llvm.amdgcn.s.barrier(), !dbg !110
  fence syncscope("workgroup") acquire, !dbg !110
  %1539 = and i1 %56, %1534, !dbg !110
  br label %.critedge, !dbg !105

1540:                                             ; preds = %1527
  %1541 = tail call noundef float @llvm.log2.f32(float %1048), !dbg !111
  %1542 = fadd float %911, %1541, !dbg !112
  %1543 = getelementptr inbounds nuw float, ptr addrspace(3) @global_smem, i32 %1528, !dbg !113
  %1544 = insertelement <1 x float> poison, float %1542, i64 0, !dbg !113
  store <1 x float> %1544, ptr addrspace(3) %1543, align 4, !dbg !113
  fence syncscope("workgroup") release, !dbg !113
  tail call void @llvm.amdgcn.s.barrier(), !dbg !113
  fence syncscope("workgroup") acquire, !dbg !113
  br label %.critedge, !dbg !105

.critedge:                                        ; preds = %1531, %1540
  %.sink279 = phi i1 [ %1539, %1531 ], [ %56, %1540 ]
  %1545 = phi i1 [ %1532, %1531 ], [ true, %1540 ], !dbg !114
  %1546 = fdiv float 1.000000e+00, %1048, !dbg !115
  %1547 = extractelement <16 x float> %1484, i64 15, !dbg !100
  %1548 = extractelement <16 x float> %1484, i64 12, !dbg !100
  %1549 = extractelement <16 x float> %1484, i64 11, !dbg !100
  %1550 = extractelement <16 x float> %1484, i64 8, !dbg !100
  %1551 = extractelement <16 x float> %1484, i64 7, !dbg !100
  %1552 = extractelement <16 x float> %1484, i64 4, !dbg !100
  %1553 = extractelement <16 x float> %1484, i64 3, !dbg !100
  %1554 = extractelement <16 x float> %1484, i64 0, !dbg !100
  %1555 = extractelement <16 x float> %1463, i64 15, !dbg !100
  %1556 = extractelement <16 x float> %1463, i64 12, !dbg !100
  %1557 = extractelement <16 x float> %1463, i64 11, !dbg !100
  %1558 = extractelement <16 x float> %1463, i64 8, !dbg !100
  %1559 = extractelement <16 x float> %1463, i64 7, !dbg !100
  %1560 = extractelement <16 x float> %1463, i64 4, !dbg !100
  %1561 = extractelement <16 x float> %1463, i64 3, !dbg !100
  %1562 = extractelement <16 x float> %1463, i64 0, !dbg !100
  %1563 = extractelement <16 x float> %1442, i64 15, !dbg !100
  %1564 = extractelement <16 x float> %1442, i64 12, !dbg !100
  %1565 = extractelement <16 x float> %1442, i64 11, !dbg !100
  %1566 = extractelement <16 x float> %1442, i64 8, !dbg !100
  %1567 = extractelement <16 x float> %1442, i64 7, !dbg !100
  %1568 = extractelement <16 x float> %1442, i64 4, !dbg !100
  %1569 = extractelement <16 x float> %1442, i64 3, !dbg !100
  %1570 = extractelement <16 x float> %1442, i64 0, !dbg !100
  %1571 = extractelement <16 x float> %1421, i64 15, !dbg !100
  %1572 = extractelement <16 x float> %1421, i64 12, !dbg !100
  %1573 = extractelement <16 x float> %1421, i64 11, !dbg !100
  %1574 = extractelement <16 x float> %1421, i64 8, !dbg !100
  %1575 = extractelement <16 x float> %1421, i64 7, !dbg !100
  %1576 = extractelement <16 x float> %1421, i64 4, !dbg !100
  %1577 = extractelement <16 x float> %1421, i64 3, !dbg !100
  %1578 = extractelement <16 x float> %1421, i64 0, !dbg !100
  %.sink.in = getelementptr inbounds nuw float, ptr addrspace(3) @global_smem, i32 %66, !dbg !116
  %.sink = load <1 x float>, ptr addrspace(3) %.sink.in, align 4, !dbg !116
  %1579 = shl i32 %47, 18, !dbg !117
  %1580 = sext i32 %1579 to i64, !dbg !118
  %1581 = getelementptr float, ptr addrspace(1) %3, i64 %1580, !dbg !118
  %1582 = shl i32 %46, 14, !dbg !119
  %1583 = sext i32 %1582 to i64, !dbg !120
  %1584 = getelementptr float, ptr addrspace(1) %1581, i64 %1583, !dbg !120
  %1585 = or disjoint i32 %48, %66, !dbg !47
  %1586 = sext i32 %1585 to i64, !dbg !121
  %1587 = getelementptr float, ptr addrspace(1) %1584, i64 %1586, !dbg !121
  %1588 = insertelement <1 x i1> poison, i1 %.sink279, i64 0, !dbg !116
  tail call void @llvm.masked.store.v1f32.p1(<1 x float> %.sink, ptr addrspace(1) %1587, i32 16, <1 x i1> %1588), !dbg !116
  %1589 = fmul float %1547, %1546, !dbg !122
  %1590 = fptrunc float %1589 to half, !dbg !123
  %1591 = shufflevector <16 x float> %1484, <16 x float> poison, <2 x i32> <i32 13, i32 14>, !dbg !122
  %1592 = insertelement <2 x float> poison, float %1546, i64 0, !dbg !122
  %1593 = shufflevector <2 x float> %1592, <2 x float> poison, <2 x i32> zeroinitializer, !dbg !122
  %1594 = fmul <2 x float> %1591, %1593, !dbg !122
  %1595 = fptrunc <2 x float> %1594 to <2 x half>, !dbg !123
  %1596 = fmul float %1548, %1546, !dbg !122
  %1597 = fptrunc float %1596 to half, !dbg !123
  %1598 = fmul float %1549, %1546, !dbg !122
  %1599 = fptrunc float %1598 to half, !dbg !123
  %1600 = shufflevector <16 x float> %1484, <16 x float> poison, <2 x i32> <i32 9, i32 10>, !dbg !122
  %1601 = fmul <2 x float> %1600, %1593, !dbg !122
  %1602 = fptrunc <2 x float> %1601 to <2 x half>, !dbg !123
  %1603 = fmul float %1550, %1546, !dbg !122
  %1604 = fptrunc float %1603 to half, !dbg !123
  %1605 = fmul float %1551, %1546, !dbg !122
  %1606 = fptrunc float %1605 to half, !dbg !123
  %1607 = shufflevector <16 x float> %1484, <16 x float> poison, <2 x i32> <i32 5, i32 6>, !dbg !122
  %1608 = fmul <2 x float> %1607, %1593, !dbg !122
  %1609 = fptrunc <2 x float> %1608 to <2 x half>, !dbg !123
  %1610 = fmul float %1552, %1546, !dbg !122
  %1611 = fptrunc float %1610 to half, !dbg !123
  %1612 = fmul float %1553, %1546, !dbg !122
  %1613 = fptrunc float %1612 to half, !dbg !123
  %1614 = shufflevector <16 x float> %1484, <16 x float> poison, <2 x i32> <i32 1, i32 2>, !dbg !122
  %1615 = fmul <2 x float> %1614, %1593, !dbg !122
  %1616 = fptrunc <2 x float> %1615 to <2 x half>, !dbg !123
  %1617 = fmul float %1554, %1546, !dbg !122
  %1618 = fptrunc float %1617 to half, !dbg !123
  %1619 = fmul float %1555, %1546, !dbg !122
  %1620 = fptrunc float %1619 to half, !dbg !123
  %1621 = shufflevector <16 x float> %1463, <16 x float> poison, <2 x i32> <i32 13, i32 14>, !dbg !122
  %1622 = fmul <2 x float> %1621, %1593, !dbg !122
  %1623 = fptrunc <2 x float> %1622 to <2 x half>, !dbg !123
  %1624 = fmul float %1556, %1546, !dbg !122
  %1625 = fptrunc float %1624 to half, !dbg !123
  %1626 = fmul float %1557, %1546, !dbg !122
  %1627 = fptrunc float %1626 to half, !dbg !123
  %1628 = shufflevector <16 x float> %1463, <16 x float> poison, <2 x i32> <i32 9, i32 10>, !dbg !122
  %1629 = fmul <2 x float> %1628, %1593, !dbg !122
  %1630 = fptrunc <2 x float> %1629 to <2 x half>, !dbg !123
  %1631 = fmul float %1558, %1546, !dbg !122
  %1632 = fptrunc float %1631 to half, !dbg !123
  %1633 = fmul float %1559, %1546, !dbg !122
  %1634 = fptrunc float %1633 to half, !dbg !123
  %1635 = shufflevector <16 x float> %1463, <16 x float> poison, <2 x i32> <i32 5, i32 6>, !dbg !122
  %1636 = fmul <2 x float> %1635, %1593, !dbg !122
  %1637 = fptrunc <2 x float> %1636 to <2 x half>, !dbg !123
  %1638 = fmul float %1560, %1546, !dbg !122
  %1639 = fptrunc float %1638 to half, !dbg !123
  %1640 = fmul float %1561, %1546, !dbg !122
  %1641 = fptrunc float %1640 to half, !dbg !123
  %1642 = shufflevector <16 x float> %1463, <16 x float> poison, <2 x i32> <i32 1, i32 2>, !dbg !122
  %1643 = fmul <2 x float> %1642, %1593, !dbg !122
  %1644 = fptrunc <2 x float> %1643 to <2 x half>, !dbg !123
  %1645 = fmul float %1562, %1546, !dbg !122
  %1646 = fptrunc float %1645 to half, !dbg !123
  %1647 = fmul float %1563, %1546, !dbg !122
  %1648 = fptrunc float %1647 to half, !dbg !123
  %1649 = shufflevector <16 x float> %1442, <16 x float> poison, <2 x i32> <i32 13, i32 14>, !dbg !122
  %1650 = fmul <2 x float> %1649, %1593, !dbg !122
  %1651 = fptrunc <2 x float> %1650 to <2 x half>, !dbg !123
  %1652 = fmul float %1564, %1546, !dbg !122
  %1653 = fptrunc float %1652 to half, !dbg !123
  %1654 = fmul float %1565, %1546, !dbg !122
  %1655 = fptrunc float %1654 to half, !dbg !123
  %1656 = shufflevector <16 x float> %1442, <16 x float> poison, <2 x i32> <i32 9, i32 10>, !dbg !122
  %1657 = fmul <2 x float> %1656, %1593, !dbg !122
  %1658 = fptrunc <2 x float> %1657 to <2 x half>, !dbg !123
  %1659 = fmul float %1566, %1546, !dbg !122
  %1660 = fptrunc float %1659 to half, !dbg !123
  %1661 = fmul float %1567, %1546, !dbg !122
  %1662 = fptrunc float %1661 to half, !dbg !123
  %1663 = shufflevector <16 x float> %1442, <16 x float> poison, <2 x i32> <i32 5, i32 6>, !dbg !122
  %1664 = fmul <2 x float> %1663, %1593, !dbg !122
  %1665 = fptrunc <2 x float> %1664 to <2 x half>, !dbg !123
  %1666 = fmul float %1568, %1546, !dbg !122
  %1667 = fptrunc float %1666 to half, !dbg !123
  %1668 = fmul float %1569, %1546, !dbg !122
  %1669 = fptrunc float %1668 to half, !dbg !123
  %1670 = shufflevector <16 x float> %1442, <16 x float> poison, <2 x i32> <i32 1, i32 2>, !dbg !122
  %1671 = fmul <2 x float> %1670, %1593, !dbg !122
  %1672 = fptrunc <2 x float> %1671 to <2 x half>, !dbg !123
  %1673 = fmul float %1570, %1546, !dbg !122
  %1674 = fptrunc float %1673 to half, !dbg !123
  %1675 = fmul float %1571, %1546, !dbg !122
  %1676 = fptrunc float %1675 to half, !dbg !123
  %1677 = shufflevector <16 x float> %1421, <16 x float> poison, <2 x i32> <i32 13, i32 14>, !dbg !122
  %1678 = fmul <2 x float> %1677, %1593, !dbg !122
  %1679 = fptrunc <2 x float> %1678 to <2 x half>, !dbg !123
  %1680 = fmul float %1572, %1546, !dbg !122
  %1681 = fptrunc float %1680 to half, !dbg !123
  %1682 = fmul float %1573, %1546, !dbg !122
  %1683 = fptrunc float %1682 to half, !dbg !123
  %1684 = shufflevector <16 x float> %1421, <16 x float> poison, <2 x i32> <i32 9, i32 10>, !dbg !122
  %1685 = fmul <2 x float> %1684, %1593, !dbg !122
  %1686 = fptrunc <2 x float> %1685 to <2 x half>, !dbg !123
  %1687 = fmul float %1574, %1546, !dbg !122
  %1688 = fptrunc float %1687 to half, !dbg !123
  %1689 = fmul float %1575, %1546, !dbg !122
  %1690 = fptrunc float %1689 to half, !dbg !123
  %1691 = shufflevector <16 x float> %1421, <16 x float> poison, <2 x i32> <i32 5, i32 6>, !dbg !122
  %1692 = fmul <2 x float> %1691, %1593, !dbg !122
  %1693 = fptrunc <2 x float> %1692 to <2 x half>, !dbg !123
  %1694 = fmul float %1576, %1546, !dbg !122
  %1695 = fptrunc float %1694 to half, !dbg !123
  %1696 = fmul float %1577, %1546, !dbg !122
  %1697 = fptrunc float %1696 to half, !dbg !123
  %1698 = shufflevector <16 x float> %1421, <16 x float> poison, <2 x i32> <i32 1, i32 2>, !dbg !122
  %1699 = fmul <2 x float> %1698, %1593, !dbg !122
  %1700 = fptrunc <2 x float> %1699 to <2 x half>, !dbg !123
  %1701 = fmul float %1578, %1546, !dbg !122
  %1702 = fptrunc float %1701 to half, !dbg !123
  %1703 = mul i32 %14, %47, !dbg !124
  %1704 = sext i32 %1703 to i64, !dbg !125
  %1705 = getelementptr half, ptr addrspace(1) %4, i64 %1704, !dbg !125
  %1706 = mul i32 %15, %46, !dbg !126
  %1707 = sext i32 %1706 to i64, !dbg !127
  %1708 = getelementptr half, ptr addrspace(1) %1705, i64 %1707, !dbg !127
  %1709 = mul i32 %16, %1529, !dbg !128
  %1710 = sext i32 %1709 to i64, !dbg !129
  %1711 = getelementptr half, ptr addrspace(1) %1708, i64 %1710, !dbg !129
  %1712 = lshr exact i32 %59, 3, !dbg !54
  %1713 = or disjoint i32 %1712, 120, !dbg !54
  %1714 = zext nneg i32 %1713 to i64, !dbg !130
  %1715 = getelementptr half, ptr addrspace(1) %1711, i64 %1714, !dbg !130
  %1716 = or disjoint i32 %1712, 112, !dbg !54
  %1717 = zext nneg i32 %1716 to i64, !dbg !130
  %1718 = getelementptr half, ptr addrspace(1) %1711, i64 %1717, !dbg !130
  %1719 = or disjoint i32 %1712, 104, !dbg !54
  %1720 = zext nneg i32 %1719 to i64, !dbg !130
  %1721 = getelementptr half, ptr addrspace(1) %1711, i64 %1720, !dbg !130
  %1722 = or disjoint i32 %1712, 96, !dbg !54
  %1723 = zext nneg i32 %1722 to i64, !dbg !130
  %1724 = getelementptr half, ptr addrspace(1) %1711, i64 %1723, !dbg !130
  %1725 = or disjoint i32 %1712, 88, !dbg !54
  %1726 = zext nneg i32 %1725 to i64, !dbg !130
  %1727 = getelementptr half, ptr addrspace(1) %1711, i64 %1726, !dbg !130
  %1728 = or disjoint i32 %1712, 80, !dbg !54
  %1729 = zext nneg i32 %1728 to i64, !dbg !130
  %1730 = getelementptr half, ptr addrspace(1) %1711, i64 %1729, !dbg !130
  %1731 = or disjoint i32 %1712, 72, !dbg !54
  %1732 = zext nneg i32 %1731 to i64, !dbg !130
  %1733 = getelementptr half, ptr addrspace(1) %1711, i64 %1732, !dbg !130
  %1734 = or disjoint i32 %1712, 64, !dbg !54
  %1735 = zext nneg i32 %1734 to i64, !dbg !130
  %1736 = getelementptr half, ptr addrspace(1) %1711, i64 %1735, !dbg !130
  %1737 = or disjoint i32 %1712, 56, !dbg !54
  %1738 = zext nneg i32 %1737 to i64, !dbg !130
  %1739 = getelementptr half, ptr addrspace(1) %1711, i64 %1738, !dbg !130
  %1740 = or disjoint i32 %1712, 48, !dbg !54
  %1741 = zext nneg i32 %1740 to i64, !dbg !130
  %1742 = getelementptr half, ptr addrspace(1) %1711, i64 %1741, !dbg !130
  %1743 = or disjoint i32 %1712, 40, !dbg !54
  %1744 = zext nneg i32 %1743 to i64, !dbg !130
  %1745 = getelementptr half, ptr addrspace(1) %1711, i64 %1744, !dbg !130
  %1746 = or disjoint i32 %1712, 32, !dbg !54
  %1747 = zext nneg i32 %1746 to i64, !dbg !130
  %1748 = getelementptr half, ptr addrspace(1) %1711, i64 %1747, !dbg !130
  %1749 = or disjoint i32 %1712, 24, !dbg !54
  %1750 = zext nneg i32 %1749 to i64, !dbg !130
  %1751 = getelementptr half, ptr addrspace(1) %1711, i64 %1750, !dbg !130
  %1752 = or disjoint i32 %1712, 16, !dbg !54
  %1753 = zext nneg i32 %1752 to i64, !dbg !130
  %1754 = getelementptr half, ptr addrspace(1) %1711, i64 %1753, !dbg !130
  %1755 = or disjoint i32 %1712, 8, !dbg !54
  %1756 = zext nneg i32 %1755 to i64, !dbg !130
  %1757 = getelementptr half, ptr addrspace(1) %1711, i64 %1756, !dbg !130
  %1758 = zext nneg i32 %1712 to i64, !dbg !130
  %1759 = getelementptr half, ptr addrspace(1) %1711, i64 %1758, !dbg !130
  %1760 = insertelement <4 x half> poison, half %1702, i64 0, !dbg !131
  %1761 = shufflevector <2 x half> %1700, <2 x half> poison, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !131
  %1762 = shufflevector <4 x half> %1760, <4 x half> %1761, <4 x i32> <i32 0, i32 4, i32 5, i32 poison>, !dbg !131
  %1763 = insertelement <4 x half> %1762, half %1697, i64 3, !dbg !131
  %1764 = insertelement <4 x i1> poison, i1 %1545, i64 0, !dbg !131
  %1765 = shufflevector <4 x i1> %1764, <4 x i1> poison, <4 x i32> zeroinitializer, !dbg !131
  tail call void @llvm.masked.store.v4f16.p1(<4 x half> %1763, ptr addrspace(1) %1759, i32 16, <4 x i1> %1765), !dbg !131
  %1766 = insertelement <4 x half> poison, half %1695, i64 0, !dbg !131
  %1767 = shufflevector <2 x half> %1693, <2 x half> poison, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !131
  %1768 = shufflevector <4 x half> %1766, <4 x half> %1767, <4 x i32> <i32 0, i32 4, i32 5, i32 poison>, !dbg !131
  %1769 = insertelement <4 x half> %1768, half %1690, i64 3, !dbg !131
  tail call void @llvm.masked.store.v4f16.p1(<4 x half> %1769, ptr addrspace(1) %1757, i32 16, <4 x i1> %1765), !dbg !131
  %1770 = insertelement <4 x half> poison, half %1688, i64 0, !dbg !131
  %1771 = shufflevector <2 x half> %1686, <2 x half> poison, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !131
  %1772 = shufflevector <4 x half> %1770, <4 x half> %1771, <4 x i32> <i32 0, i32 4, i32 5, i32 poison>, !dbg !131
  %1773 = insertelement <4 x half> %1772, half %1683, i64 3, !dbg !131
  tail call void @llvm.masked.store.v4f16.p1(<4 x half> %1773, ptr addrspace(1) %1754, i32 16, <4 x i1> %1765), !dbg !131
  %1774 = insertelement <4 x half> poison, half %1681, i64 0, !dbg !131
  %1775 = shufflevector <2 x half> %1679, <2 x half> poison, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !131
  %1776 = shufflevector <4 x half> %1774, <4 x half> %1775, <4 x i32> <i32 0, i32 4, i32 5, i32 poison>, !dbg !131
  %1777 = insertelement <4 x half> %1776, half %1676, i64 3, !dbg !131
  tail call void @llvm.masked.store.v4f16.p1(<4 x half> %1777, ptr addrspace(1) %1751, i32 16, <4 x i1> %1765), !dbg !131
  %1778 = insertelement <4 x half> poison, half %1674, i64 0, !dbg !131
  %1779 = shufflevector <2 x half> %1672, <2 x half> poison, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !131
  %1780 = shufflevector <4 x half> %1778, <4 x half> %1779, <4 x i32> <i32 0, i32 4, i32 5, i32 poison>, !dbg !131
  %1781 = insertelement <4 x half> %1780, half %1669, i64 3, !dbg !131
  tail call void @llvm.masked.store.v4f16.p1(<4 x half> %1781, ptr addrspace(1) %1748, i32 16, <4 x i1> %1765), !dbg !131
  %1782 = insertelement <4 x half> poison, half %1667, i64 0, !dbg !131
  %1783 = shufflevector <2 x half> %1665, <2 x half> poison, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !131
  %1784 = shufflevector <4 x half> %1782, <4 x half> %1783, <4 x i32> <i32 0, i32 4, i32 5, i32 poison>, !dbg !131
  %1785 = insertelement <4 x half> %1784, half %1662, i64 3, !dbg !131
  tail call void @llvm.masked.store.v4f16.p1(<4 x half> %1785, ptr addrspace(1) %1745, i32 16, <4 x i1> %1765), !dbg !131
  %1786 = insertelement <4 x half> poison, half %1660, i64 0, !dbg !131
  %1787 = shufflevector <2 x half> %1658, <2 x half> poison, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !131
  %1788 = shufflevector <4 x half> %1786, <4 x half> %1787, <4 x i32> <i32 0, i32 4, i32 5, i32 poison>, !dbg !131
  %1789 = insertelement <4 x half> %1788, half %1655, i64 3, !dbg !131
  tail call void @llvm.masked.store.v4f16.p1(<4 x half> %1789, ptr addrspace(1) %1742, i32 16, <4 x i1> %1765), !dbg !131
  %1790 = insertelement <4 x half> poison, half %1653, i64 0, !dbg !131
  %1791 = shufflevector <2 x half> %1651, <2 x half> poison, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !131
  %1792 = shufflevector <4 x half> %1790, <4 x half> %1791, <4 x i32> <i32 0, i32 4, i32 5, i32 poison>, !dbg !131
  %1793 = insertelement <4 x half> %1792, half %1648, i64 3, !dbg !131
  tail call void @llvm.masked.store.v4f16.p1(<4 x half> %1793, ptr addrspace(1) %1739, i32 16, <4 x i1> %1765), !dbg !131
  %1794 = insertelement <4 x half> poison, half %1646, i64 0, !dbg !131
  %1795 = shufflevector <2 x half> %1644, <2 x half> poison, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !131
  %1796 = shufflevector <4 x half> %1794, <4 x half> %1795, <4 x i32> <i32 0, i32 4, i32 5, i32 poison>, !dbg !131
  %1797 = insertelement <4 x half> %1796, half %1641, i64 3, !dbg !131
  tail call void @llvm.masked.store.v4f16.p1(<4 x half> %1797, ptr addrspace(1) %1736, i32 16, <4 x i1> %1765), !dbg !131
  %1798 = insertelement <4 x half> poison, half %1639, i64 0, !dbg !131
  %1799 = shufflevector <2 x half> %1637, <2 x half> poison, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !131
  %1800 = shufflevector <4 x half> %1798, <4 x half> %1799, <4 x i32> <i32 0, i32 4, i32 5, i32 poison>, !dbg !131
  %1801 = insertelement <4 x half> %1800, half %1634, i64 3, !dbg !131
  tail call void @llvm.masked.store.v4f16.p1(<4 x half> %1801, ptr addrspace(1) %1733, i32 16, <4 x i1> %1765), !dbg !131
  %1802 = insertelement <4 x half> poison, half %1632, i64 0, !dbg !131
  %1803 = shufflevector <2 x half> %1630, <2 x half> poison, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !131
  %1804 = shufflevector <4 x half> %1802, <4 x half> %1803, <4 x i32> <i32 0, i32 4, i32 5, i32 poison>, !dbg !131
  %1805 = insertelement <4 x half> %1804, half %1627, i64 3, !dbg !131
  tail call void @llvm.masked.store.v4f16.p1(<4 x half> %1805, ptr addrspace(1) %1730, i32 16, <4 x i1> %1765), !dbg !131
  %1806 = insertelement <4 x half> poison, half %1625, i64 0, !dbg !131
  %1807 = shufflevector <2 x half> %1623, <2 x half> poison, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !131
  %1808 = shufflevector <4 x half> %1806, <4 x half> %1807, <4 x i32> <i32 0, i32 4, i32 5, i32 poison>, !dbg !131
  %1809 = insertelement <4 x half> %1808, half %1620, i64 3, !dbg !131
  tail call void @llvm.masked.store.v4f16.p1(<4 x half> %1809, ptr addrspace(1) %1727, i32 16, <4 x i1> %1765), !dbg !131
  %1810 = insertelement <4 x half> poison, half %1618, i64 0, !dbg !131
  %1811 = shufflevector <2 x half> %1616, <2 x half> poison, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !131
  %1812 = shufflevector <4 x half> %1810, <4 x half> %1811, <4 x i32> <i32 0, i32 4, i32 5, i32 poison>, !dbg !131
  %1813 = insertelement <4 x half> %1812, half %1613, i64 3, !dbg !131
  tail call void @llvm.masked.store.v4f16.p1(<4 x half> %1813, ptr addrspace(1) %1724, i32 16, <4 x i1> %1765), !dbg !131
  %1814 = insertelement <4 x half> poison, half %1611, i64 0, !dbg !131
  %1815 = shufflevector <2 x half> %1609, <2 x half> poison, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !131
  %1816 = shufflevector <4 x half> %1814, <4 x half> %1815, <4 x i32> <i32 0, i32 4, i32 5, i32 poison>, !dbg !131
  %1817 = insertelement <4 x half> %1816, half %1606, i64 3, !dbg !131
  tail call void @llvm.masked.store.v4f16.p1(<4 x half> %1817, ptr addrspace(1) %1721, i32 16, <4 x i1> %1765), !dbg !131
  %1818 = insertelement <4 x half> poison, half %1604, i64 0, !dbg !131
  %1819 = shufflevector <2 x half> %1602, <2 x half> poison, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !131
  %1820 = shufflevector <4 x half> %1818, <4 x half> %1819, <4 x i32> <i32 0, i32 4, i32 5, i32 poison>, !dbg !131
  %1821 = insertelement <4 x half> %1820, half %1599, i64 3, !dbg !131
  tail call void @llvm.masked.store.v4f16.p1(<4 x half> %1821, ptr addrspace(1) %1718, i32 16, <4 x i1> %1765), !dbg !131
  %1822 = insertelement <4 x half> poison, half %1597, i64 0, !dbg !131
  %1823 = shufflevector <2 x half> %1595, <2 x half> poison, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !131
  %1824 = shufflevector <4 x half> %1822, <4 x half> %1823, <4 x i32> <i32 0, i32 4, i32 5, i32 poison>, !dbg !131
  %1825 = insertelement <4 x half> %1824, half %1590, i64 3, !dbg !131
  tail call void @llvm.masked.store.v4f16.p1(<4 x half> %1825, ptr addrspace(1) %1715, i32 16, <4 x i1> %1765), !dbg !131
  ret void, !dbg !132
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(inaccessiblemem: write)
declare void @llvm.assume(i1 noundef) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.amdgcn.workgroup.id.x() #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.amdgcn.workgroup.id.y() #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.amdgcn.workgroup.id.z() #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.amdgcn.workitem.id.x() #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: read)
declare <8 x half> @llvm.masked.load.v8f16.p1(ptr addrspace(1) nocapture, i32 immarg, <8 x i1>, <8 x half>) #3

; Function Attrs: convergent mustprogress nocallback nofree nounwind willreturn
declare void @llvm.amdgcn.s.barrier() #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: write)
declare void @llvm.masked.store.v1f32.p1(<1 x float>, ptr addrspace(1) nocapture, i32 immarg, <1 x i1>) #5

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: write)
declare void @llvm.masked.store.v4f16.p1(<4 x half>, ptr addrspace(1) nocapture, i32 immarg, <4 x i1>) #5

; Function Attrs: convergent mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half>, <4 x half>, <16 x float>, i32 immarg, i32 immarg, i32 immarg) #6

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.maxnum.f32(float, float) #0

; Function Attrs: convergent mustprogress nocallback nofree nounwind willreturn memory(none)
declare i32 @llvm.amdgcn.ds.bpermute(i32, i32) #7

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.log2.f32(float) #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nofree norecurse nounwind "amdgpu-flat-work-group-size"="1,256" "amdgpu-no-agpr" "amdgpu-no-completion-action" "amdgpu-no-default-queue" "amdgpu-no-dispatch-id" "amdgpu-no-dispatch-ptr" "amdgpu-no-flat-scratch-init" "amdgpu-no-heap-ptr" "amdgpu-no-hostcall-ptr" "amdgpu-no-implicitarg-ptr" "amdgpu-no-lds-kernel-id" "amdgpu-no-multigrid-sync-arg" "amdgpu-no-queue-ptr" "amdgpu-no-workgroup-id-x" "amdgpu-no-workitem-id-x" "amdgpu-no-workitem-id-y" "amdgpu-no-workitem-id-z" "amdgpu-waves-per-eu"="2" "denormal-fp-math-f32"="ieee" "uniform-work-group-size"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(inaccessiblemem: write) }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: read) }
attributes #4 = { convergent mustprogress nocallback nofree nounwind willreturn }
attributes #5 = { mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: write) }
attributes #6 = { convergent mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #7 = { convergent mustprogress nocallback nofree nounwind willreturn memory(none) }

!llvm.module.flags = !{!0, !1, !2, !3}
!llvm.dbg.cu = !{!4}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 1, !"amdhsa_code_object_version", i32 500}
!2 = !{i32 1, !"wchar_size", i32 4}
!3 = !{i32 8, !"PIC Level", i32 0}
!4 = distinct !DICompileUnit(language: DW_LANG_C, file: !5, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!5 = !DIFile(filename: "flash-attention.py", directory: "/var/lib/jenkins/AMD-triton/python/perf-kernels/issue561/new_ll/../..")
!6 = !DISubprogram(name: "llvm.amdgcn.exp2.f32", linkageName: "llvm.amdgcn.exp2.f32", scope: !5, file: !5, line: 676, type: !7, scopeLine: 676, spFlags: DISPFlagOptimized)
!7 = !DISubroutineType(cc: DW_CC_normal, types: !8)
!8 = !{}
!9 = distinct !DISubprogram(name: "attn_fwd", linkageName: "attn_fwd", scope: !5, file: !5, line: 434, type: !7, scopeLine: 434, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !4)
!10 = !DILocation(line: 446, column: 27, scope: !9)
!11 = !DILocation(line: 446, column: 14, scope: !9)
!12 = !DILocation(line: 447, column: 27, scope: !9)
!13 = !DILocation(line: 447, column: 14, scope: !9)
!14 = !DILocation(line: 448, column: 27, scope: !9)
!15 = !DILocation(line: 448, column: 14, scope: !9)
!16 = !DILocation(line: 450, column: 27, scope: !9)
!17 = !DILocation(line: 450, column: 14, scope: !9)
!18 = !DILocation(line: 451, column: 27, scope: !9)
!19 = !DILocation(line: 451, column: 14, scope: !9)
!20 = !DILocation(line: 452, column: 27, scope: !9)
!21 = !DILocation(line: 452, column: 14, scope: !9)
!22 = !DILocation(line: 454, column: 27, scope: !9)
!23 = !DILocation(line: 454, column: 14, scope: !9)
!24 = !DILocation(line: 455, column: 27, scope: !9)
!25 = !DILocation(line: 455, column: 14, scope: !9)
!26 = !DILocation(line: 456, column: 27, scope: !9)
!27 = !DILocation(line: 456, column: 14, scope: !9)
!28 = !DILocation(line: 457, column: 27, scope: !9)
!29 = !DILocation(line: 457, column: 14, scope: !9)
!30 = !DILocation(line: 458, column: 27, scope: !9)
!31 = !DILocation(line: 458, column: 14, scope: !9)
!32 = !DILocation(line: 459, column: 27, scope: !9)
!33 = !DILocation(line: 459, column: 14, scope: !9)
!34 = !DILocation(line: 460, column: 27, scope: !9)
!35 = !DILocation(line: 460, column: 14, scope: !9)
!36 = !DILocation(line: 462, column: 27, scope: !9)
!37 = !DILocation(line: 462, column: 14, scope: !9)
!38 = !DILocation(line: 463, column: 27, scope: !9)
!39 = !DILocation(line: 463, column: 14, scope: !9)
!40 = !DILocation(line: 464, column: 27, scope: !9)
!41 = !DILocation(line: 464, column: 14, scope: !9)
!42 = !DILocation(line: 487, column: 36, scope: !9)
!43 = !DILocation(line: 488, column: 36, scope: !9)
!44 = !DILocation(line: 489, column: 34, scope: !9)
!45 = !DILocation(line: 491, column: 27, scope: !9)
!46 = !DILocation(line: 491, column: 50, scope: !9)
!47 = !DILocation(line: 491, column: 37, scope: !9)
!48 = !DILocation(line: 570, column: 39, scope: !9)
!49 = !DILocation(line: 570, column: 31, scope: !9)
!50 = !DILocation(line: 570, column: 61, scope: !9)
!51 = !DILocation(line: 570, column: 51, scope: !9)
!52 = !DILocation(line: 571, column: 54, scope: !9)
!53 = !DILocation(line: 571, column: 36, scope: !9)
!54 = !DILocation(line: 571, column: 73, scope: !9)
!55 = !DILocation(line: 571, column: 66, scope: !9)
!56 = !DILocation(line: 572, column: 39, scope: !9)
!57 = !DILocation(line: 572, column: 31, scope: !9)
!58 = !DILocation(line: 572, column: 61, scope: !9)
!59 = !DILocation(line: 572, column: 51, scope: !9)
!60 = !DILocation(line: 573, column: 36, scope: !9)
!61 = !DILocation(line: 573, column: 84, scope: !9)
!62 = !DILocation(line: 573, column: 66, scope: !9)
!63 = !DILocation(line: 574, column: 39, scope: !9)
!64 = !DILocation(line: 574, column: 31, scope: !9)
!65 = !DILocation(line: 574, column: 61, scope: !9)
!66 = !DILocation(line: 574, column: 51, scope: !9)
!67 = !DILocation(line: 575, column: 54, scope: !9)
!68 = !DILocation(line: 575, column: 36, scope: !9)
!69 = !DILocation(line: 575, column: 66, scope: !9)
!70 = !DILocation(line: 621, column: 48, scope: !9)
!71 = !DILocation(line: 341, column: 28, scope: !72, inlinedAt: !73)
!72 = distinct !DILexicalBlockFile(scope: !9, file: !5, discriminator: 0)
!73 = !DILocation(line: 676, column: 52, scope: !9)
!74 = !DILocation(line: 342, column: 28, scope: !72, inlinedAt: !73)
!75 = !DILocation(line: 733, column: 44, scope: !9)
!76 = !DILocation(line: 624, column: 28, scope: !9)
!77 = !DILocation(line: 754, column: 12, scope: !9)
!78 = !DILocation(line: 248, column: 47, scope: !72, inlinedAt: !73)
!79 = !DILocation(line: 185, column: 25, scope: !80, inlinedAt: !73)
!80 = distinct !DILexicalBlockFile(scope: !72, file: !5, discriminator: 0)
!81 = !DILocation(line: 285, column: 29, scope: !72, inlinedAt: !73)
!82 = !DILocation(line: 285, column: 34, scope: !72, inlinedAt: !73)
!83 = !DILocation(line: 285, column: 19, scope: !72, inlinedAt: !73)
!84 = !DILocation(line: 163, column: 27, scope: !85, inlinedAt: !73)
!85 = distinct !DILexicalBlockFile(scope: !87, file: !86, discriminator: 0)
!86 = !DIFile(filename: "standard.py", directory: "/var/lib/jenkins/OAI-triton/python/triton/language")
!87 = distinct !DILexicalBlockFile(scope: !72, file: !86, discriminator: 0)
!88 = !DILocation(line: 184, column: 40, scope: !87, inlinedAt: !73)
!89 = !DILocation(line: 304, column: 31, scope: !72, inlinedAt: !73)
!90 = !DILocation(line: 305, column: 18, scope: !72, inlinedAt: !73)
!91 = !DILocation(line: 306, column: 25, scope: !72, inlinedAt: !73)
!92 = !DILocation(line: 256, column: 15, scope: !85, inlinedAt: !73)
!93 = !DILocation(line: 267, column: 36, scope: !87, inlinedAt: !73)
!94 = !DILocation(line: 319, column: 35, scope: !72, inlinedAt: !73)
!95 = !DILocation(line: 319, column: 29, scope: !72, inlinedAt: !73)
!96 = !DILocation(line: 320, column: 20, scope: !72, inlinedAt: !73)
!97 = !DILocation(line: 324, column: 20, scope: !72, inlinedAt: !73)
!98 = !DILocation(line: 324, column: 28, scope: !72, inlinedAt: !73)
!99 = !DILocation(line: 339, column: 31, scope: !72, inlinedAt: !73)
!100 = !DILocation(line: 339, column: 51, scope: !72, inlinedAt: !73)
!101 = !DILocation(line: 341, column: 18, scope: !72, inlinedAt: !73)
!102 = !DILocation(line: 342, column: 18, scope: !72, inlinedAt: !73)
!103 = !DILocation(line: 734, column: 35, scope: !9)
!104 = !DILocation(line: 680, column: 16, scope: !9)
!105 = !DILocation(line: 734, column: 19, scope: !9)
!106 = !DILocation(line: 735, column: 62, scope: !9)
!107 = !DILocation(line: 736, column: 58, scope: !9)
!108 = !DILocation(line: 737, column: 56, scope: !9)
!109 = !DILocation(line: 737, column: 43, scope: !9)
!110 = !DILocation(line: 737, column: 37, scope: !9)
!111 = !DILocation(line: 739, column: 56, scope: !9)
!112 = !DILocation(line: 739, column: 43, scope: !9)
!113 = !DILocation(line: 739, column: 37, scope: !9)
!114 = !DILocation(line: 745, column: 19, scope: !9)
!115 = !DILocation(line: 709, column: 30, scope: !9)
!116 = !DILocation(line: 0, scope: !9)
!117 = !DILocation(line: 730, column: 42, scope: !9)
!118 = !DILocation(line: 730, column: 29, scope: !9)
!119 = !DILocation(line: 730, column: 68, scope: !9)
!120 = !DILocation(line: 730, column: 58, scope: !9)
!121 = !DILocation(line: 730, column: 84, scope: !9)
!122 = !DILocation(line: 710, column: 28, scope: !9)
!123 = !DILocation(line: 721, column: 29, scope: !9)
!124 = !DILocation(line: 742, column: 41, scope: !9)
!125 = !DILocation(line: 742, column: 33, scope: !9)
!126 = !DILocation(line: 742, column: 63, scope: !9)
!127 = !DILocation(line: 742, column: 53, scope: !9)
!128 = !DILocation(line: 743, column: 54, scope: !9)
!129 = !DILocation(line: 743, column: 36, scope: !9)
!130 = !DILocation(line: 743, column: 66, scope: !9)
!131 = !DILocation(line: 749, column: 33, scope: !9)
!132 = !DILocation(line: 480, column: 4, scope: !9)
