Analysis & Synthesis report for final_project
Mon Jan 03 22:37:39 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |final_project|final_project_soc:nios_system|final_project_soc_sdram:sdram|m_next
 11. State Machine - |final_project|final_project_soc:nios_system|final_project_soc_sdram:sdram|m_state
 12. State Machine - |final_project|final_project_soc:nios_system|final_project_soc_sdram:sdram|i_next
 13. State Machine - |final_project|final_project_soc:nios_system|final_project_soc_sdram:sdram|i_state
 14. State Machine - |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Registers Packed Into Inferred Megafunctions
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 23. Source assignments for final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 24. Source assignments for final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_register_bank_a_module:final_project_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 25. Source assignments for final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_register_bank_b_module:final_project_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 26. Source assignments for final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 27. Source assignments for final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem|final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 28. Source assignments for final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 29. Source assignments for final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 30. Source assignments for final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 31. Source assignments for final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 32. Source assignments for final_project_soc:nios_system|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lqh1:auto_generated
 33. Source assignments for final_project_soc:nios_system|final_project_soc_sdram:sdram
 34. Source assignments for final_project_soc:nios_system|final_project_soc_sdram_pll:sdram_pll
 35. Source assignments for final_project_soc:nios_system|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_stdsync_sv6:stdsync2|final_project_soc_sdram_pll_dffpipe_l2c:dffpipe3
 36. Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux:cmd_demux
 37. Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 38. Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux
 39. Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 40. Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 41. Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003
 42. Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004
 43. Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005
 44. Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_006
 45. Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_007
 46. Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_008
 47. Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_009
 48. Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_010
 49. Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_011
 50. Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_012
 51. Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_013
 52. Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 53. Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 54. Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 55. Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 56. Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 57. Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 58. Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 59. Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 60. Source assignments for final_project_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 61. Source assignments for final_project_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 62. Source assignments for final_project_soc:nios_system|altera_reset_controller:rst_controller_001
 63. Source assignments for final_project_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 64. Source assignments for final_project_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 65. Source assignments for final_project_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 66. Source assignments for final_project_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 67. Source assignments for background:background_instance|background_RAM:background_RAM_inst|altsyncram:background_mem_rtl_0|altsyncram_mb81:auto_generated
 68. Source assignments for fish_top:fish_top1|fish:fish9|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0|altsyncram_5b81:auto_generated
 69. Source assignments for fish_top:fish_top1|fish:fish9|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0|altsyncram_m781:auto_generated
 70. Source assignments for fish_top:fish_top1|fish:fish8|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0|altsyncram_5b81:auto_generated
 71. Source assignments for fish_top:fish_top1|fish:fish8|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0|altsyncram_m781:auto_generated
 72. Source assignments for fish_top:fish_top1|fish:fish7|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0|altsyncram_5b81:auto_generated
 73. Source assignments for fish_top:fish_top1|fish:fish7|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0|altsyncram_m781:auto_generated
 74. Source assignments for fish_top:fish_top1|fish:fish6|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0|altsyncram_5b81:auto_generated
 75. Source assignments for fish_top:fish_top1|fish:fish6|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0|altsyncram_m781:auto_generated
 76. Source assignments for fish_top:fish_top1|fish:fish5|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0|altsyncram_5b81:auto_generated
 77. Source assignments for fish_top:fish_top1|fish:fish5|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0|altsyncram_m781:auto_generated
 78. Source assignments for fish_top:fish_top1|fish:fish4|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0|altsyncram_5b81:auto_generated
 79. Source assignments for fish_top:fish_top1|fish:fish4|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0|altsyncram_m781:auto_generated
 80. Source assignments for fish_top:fish_top1|fish:fish3|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0|altsyncram_5b81:auto_generated
 81. Source assignments for fish_top:fish_top1|fish:fish3|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0|altsyncram_m781:auto_generated
 82. Source assignments for fish_top:fish_top1|fish:fish2|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0|altsyncram_5b81:auto_generated
 83. Source assignments for fish_top:fish_top1|fish:fish2|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0|altsyncram_m781:auto_generated
 84. Source assignments for fish_top:fish_top1|fish:fish1|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0|altsyncram_5b81:auto_generated
 85. Source assignments for fish_top:fish_top1|fish:fish1|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0|altsyncram_m781:auto_generated
 86. Source assignments for fish_top:fish_top1|shark:shark1|shark_right_RAM:shark_right|altsyncram:shark_mem_rtl_0|altsyncram_ug81:auto_generated
 87. Source assignments for fish_top:fish_top1|shark:shark1|shark_left_RAM:shark_left|altsyncram:shark_mem_rtl_0|altsyncram_fb81:auto_generated
 88. Source assignments for user_2:user2|user2_right_RAM:user_right|altsyncram:user_mem_rtl_0|altsyncram_qd81:auto_generated
 89. Source assignments for user_2:user2|user2_left_RAM:user_left|altsyncram:user_mem_rtl_0|altsyncram_vb81:auto_generated
 90. Source assignments for user:user1|user_right_RAM:user_right|altsyncram:user_mem_rtl_0|altsyncram_jg81:auto_generated
 91. Source assignments for user:user1|user_left_RAM:user_left|altsyncram:user_mem_rtl_0|altsyncram_f781:auto_generated
 92. Source assignments for title:title_instance|title_RAM:title_RAM_inst|altsyncram:title_mem_rtl_0|altsyncram_up71:auto_generated
 93. Source assignments for controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated
 94. Source assignments for controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated
 95. Source assignments for controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated
 96. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo
 97. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo
 98. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_register_bank_a_module:final_project_soc_nios2_gen2_0_cpu_register_bank_a
 99. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_register_bank_a_module:final_project_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
100. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_register_bank_b_module:final_project_soc_nios2_gen2_0_cpu_register_bank_b
101. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_register_bank_b_module:final_project_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
102. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
103. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem|final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram
104. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem|final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
105. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
106. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
107. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
108. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
109. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy
110. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_onchip_memory2_0:onchip_memory2_0
111. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
112. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
113. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
114. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
115. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
116. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
117. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator
118. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
119. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
120. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator
121. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator
122. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator
123. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator
124. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator
125. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator
126. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator
127. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_0_s1_translator
128. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
129. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
130. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
131. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
132. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
133. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
134. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
135. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
136. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
137. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
138. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
139. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent
140. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
141. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo
142. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
143. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
144. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
145. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
146. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
147. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
148. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
149. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent
150. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor
151. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo
152. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent
153. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor
154. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo
155. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent
156. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor
157. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo
158. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent
159. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor
160. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo
161. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent
162. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor
163. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo
164. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent
165. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor
166. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo
167. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent
168. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor
169. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo
170. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_0_s1_agent
171. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
172. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo
173. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router:router|final_project_soc_mm_interconnect_0_router_default_decode:the_default_decode
174. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_001:router_001|final_project_soc_mm_interconnect_0_router_001_default_decode:the_default_decode
175. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_002|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
176. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_003|final_project_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
177. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_004|final_project_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
178. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_005|final_project_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
179. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_006|final_project_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
180. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_007|final_project_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
181. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_008|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
182. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_009|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
183. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_010|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
184. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_011|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
185. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_012|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
186. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_013|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
187. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_014|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
188. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_015|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
189. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
190. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
191. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
192. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
193. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb
194. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
195. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb
196. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
197. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb
198. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
199. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
200. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
201. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
202. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
203. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
204. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
205. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
206. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
207. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
208. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
209. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
210. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
211. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
212. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
213. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
214. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
215. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
216. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
217. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
218. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
219. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
220. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
221. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
222. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
223. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
224. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
225. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
226. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
227. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
228. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
229. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
230. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
231. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
232. Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
233. Parameter Settings for User Entity Instance: final_project_soc:nios_system|altera_reset_controller:rst_controller
234. Parameter Settings for User Entity Instance: final_project_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
235. Parameter Settings for User Entity Instance: final_project_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
236. Parameter Settings for User Entity Instance: final_project_soc:nios_system|altera_reset_controller:rst_controller_001
237. Parameter Settings for User Entity Instance: final_project_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
238. Parameter Settings for User Entity Instance: final_project_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
239. Parameter Settings for User Entity Instance: final_project_soc:nios_system|altera_reset_controller:rst_controller_002
240. Parameter Settings for User Entity Instance: final_project_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
241. Parameter Settings for User Entity Instance: final_project_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
242. Parameter Settings for User Entity Instance: vga_clk:vga_clk_instance|altpll:altpll_component
243. Parameter Settings for User Entity Instance: VGA_controller:vga_controller_instance
244. Parameter Settings for User Entity Instance: controller:controller_inst
245. Parameter Settings for User Entity Instance: color_mapper:color_instance
246. Parameter Settings for User Entity Instance: background:background_instance
247. Parameter Settings for User Entity Instance: user:user1
248. Parameter Settings for User Entity Instance: user_2:user2
249. Parameter Settings for User Entity Instance: fish_top:fish_top1|fish:fish1
250. Parameter Settings for User Entity Instance: fish_top:fish_top1|fish:fish2
251. Parameter Settings for User Entity Instance: fish_top:fish_top1|fish:fish3
252. Parameter Settings for User Entity Instance: fish_top:fish_top1|fish:fish4
253. Parameter Settings for User Entity Instance: fish_top:fish_top1|fish:fish5
254. Parameter Settings for User Entity Instance: fish_top:fish_top1|fish:fish6
255. Parameter Settings for User Entity Instance: fish_top:fish_top1|fish:fish7
256. Parameter Settings for User Entity Instance: fish_top:fish_top1|fish:fish8
257. Parameter Settings for User Entity Instance: fish_top:fish_top1|fish:fish9
258. Parameter Settings for User Entity Instance: fish_top:fish_top1|shark:shark1
259. Parameter Settings for Inferred Entity Instance: background:background_instance|background_RAM:background_RAM_inst|altsyncram:background_mem_rtl_0
260. Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|fish:fish9|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0
261. Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|fish:fish9|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0
262. Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|fish:fish8|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0
263. Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|fish:fish8|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0
264. Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|fish:fish7|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0
265. Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|fish:fish7|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0
266. Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|fish:fish6|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0
267. Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|fish:fish6|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0
268. Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|fish:fish5|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0
269. Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|fish:fish5|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0
270. Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|fish:fish4|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0
271. Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|fish:fish4|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0
272. Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|fish:fish3|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0
273. Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|fish:fish3|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0
274. Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|fish:fish2|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0
275. Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|fish:fish2|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0
276. Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|fish:fish1|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0
277. Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|fish:fish1|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0
278. Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|shark:shark1|shark_right_RAM:shark_right|altsyncram:shark_mem_rtl_0
279. Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|shark:shark1|shark_left_RAM:shark_left|altsyncram:shark_mem_rtl_0
280. Parameter Settings for Inferred Entity Instance: user_2:user2|user2_right_RAM:user_right|altsyncram:user_mem_rtl_0
281. Parameter Settings for Inferred Entity Instance: user_2:user2|user2_left_RAM:user_left|altsyncram:user_mem_rtl_0
282. Parameter Settings for Inferred Entity Instance: user:user1|user_right_RAM:user_right|altsyncram:user_mem_rtl_0
283. Parameter Settings for Inferred Entity Instance: user:user1|user_left_RAM:user_left|altsyncram:user_mem_rtl_0
284. Parameter Settings for Inferred Entity Instance: title:title_instance|title_RAM:title_RAM_inst|altsyncram:title_mem_rtl_0
285. Parameter Settings for Inferred Entity Instance: controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0
286. Parameter Settings for Inferred Entity Instance: controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0
287. Parameter Settings for Inferred Entity Instance: controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0
288. Parameter Settings for Inferred Entity Instance: title:title_instance|lpm_mult:Mult0
289. scfifo Parameter Settings by Entity Instance
290. altsyncram Parameter Settings by Entity Instance
291. altpll Parameter Settings by Entity Instance
292. lpm_mult Parameter Settings by Entity Instance
293. Port Connectivity Checks: "fish_top:fish_top1|fish:fish9|fish_right_RAM:fish_right"
294. Port Connectivity Checks: "fish_top:fish_top1|fish:fish9|fish_left_RAM:fish_left"
295. Port Connectivity Checks: "fish_top:fish_top1|fish:fish8|fish_right_RAM:fish_right"
296. Port Connectivity Checks: "fish_top:fish_top1|fish:fish8|fish_left_RAM:fish_left"
297. Port Connectivity Checks: "fish_top:fish_top1|fish:fish7|fish_right_RAM:fish_right"
298. Port Connectivity Checks: "fish_top:fish_top1|fish:fish7|fish_left_RAM:fish_left"
299. Port Connectivity Checks: "fish_top:fish_top1|fish:fish6|fish_right_RAM:fish_right"
300. Port Connectivity Checks: "fish_top:fish_top1|fish:fish6|fish_left_RAM:fish_left"
301. Port Connectivity Checks: "fish_top:fish_top1|fish:fish5|fish_right_RAM:fish_right"
302. Port Connectivity Checks: "fish_top:fish_top1|fish:fish5|fish_left_RAM:fish_left"
303. Port Connectivity Checks: "fish_top:fish_top1|fish:fish4|fish_right_RAM:fish_right"
304. Port Connectivity Checks: "fish_top:fish_top1|fish:fish4|fish_left_RAM:fish_left"
305. Port Connectivity Checks: "fish_top:fish_top1|fish:fish3|fish_right_RAM:fish_right"
306. Port Connectivity Checks: "fish_top:fish_top1|fish:fish3|fish_left_RAM:fish_left"
307. Port Connectivity Checks: "fish_top:fish_top1|fish:fish2|fish_right_RAM:fish_right"
308. Port Connectivity Checks: "fish_top:fish_top1|fish:fish2|fish_left_RAM:fish_left"
309. Port Connectivity Checks: "fish_top:fish_top1|fish:fish1|fish_right_RAM:fish_right"
310. Port Connectivity Checks: "fish_top:fish_top1|fish:fish1|fish_left_RAM:fish_left"
311. Port Connectivity Checks: "user_2:user2|user2_right_RAM:user_right"
312. Port Connectivity Checks: "user_2:user2|user2_left_RAM:user_left"
313. Port Connectivity Checks: "user:user1|user_right_RAM:user_right"
314. Port Connectivity Checks: "user:user1|user_left_RAM:user_left"
315. Port Connectivity Checks: "title:title_instance|title_RAM:title_RAM_inst"
316. Port Connectivity Checks: "final_project_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
317. Port Connectivity Checks: "final_project_soc:nios_system|altera_reset_controller:rst_controller_002"
318. Port Connectivity Checks: "final_project_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
319. Port Connectivity Checks: "final_project_soc:nios_system|altera_reset_controller:rst_controller_001"
320. Port Connectivity Checks: "final_project_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
321. Port Connectivity Checks: "final_project_soc:nios_system|altera_reset_controller:rst_controller"
322. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
323. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
324. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
325. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
326. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
327. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
328. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
329. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_003|final_project_soc_mm_interconnect_0_router_003_default_decode:the_default_decode"
330. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_002|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode"
331. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_001:router_001|final_project_soc_mm_interconnect_0_router_001_default_decode:the_default_decode"
332. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router:router|final_project_soc_mm_interconnect_0_router_default_decode:the_default_decode"
333. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo"
334. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_0_s1_agent"
335. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo"
336. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent"
337. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo"
338. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent"
339. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo"
340. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent"
341. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo"
342. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent"
343. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo"
344. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent"
345. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo"
346. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent"
347. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo"
348. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent"
349. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
350. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
351. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
352. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
353. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
354. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo"
355. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent"
356. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
357. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
358. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
359. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
360. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
361. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
362. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
363. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
364. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_0_s1_translator"
365. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator"
366. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator"
367. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator"
368. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator"
369. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator"
370. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator"
371. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"
372. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
373. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
374. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"
375. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
376. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
377. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
378. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
379. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
380. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_altpll_lqa2:sd1"
381. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_sdram_pll:sdram_pll"
382. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_sdram:sdram|final_project_soc_sdram_input_efifo_module:the_final_project_soc_sdram_input_efifo_module"
383. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_onchip_memory2_0:onchip_memory2_0"
384. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy"
385. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
386. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
387. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_pib"
388. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
389. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|final_project_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:final_project_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
390. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace"
391. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk"
392. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk"
393. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug"
394. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci"
395. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_test_bench:the_final_project_soc_nios2_gen2_0_cpu_test_bench"
396. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0"
397. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic"
398. Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0"
399. Port Connectivity Checks: "final_project_soc:nios_system"
400. Post-Synthesis Netlist Statistics for Top Partition
401. Elapsed Time Per Partition
402. Analysis & Synthesis Messages
403. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jan 03 22:37:39 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; final_project                               ;
; Top-level Entity Name              ; final_project                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 5,905                                       ;
;     Total combinational functions  ; 4,926                                       ;
;     Dedicated logic registers      ; 2,521                                       ;
; Total registers                    ; 2521                                        ;
; Total pins                         ; 136                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,002,688                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; final_project      ; final_project      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; File Name with User-Entered Path                                                                                ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                   ; Library           ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Color_Mapper.sv                                                                                                 ; yes             ; User SystemVerilog HDL File                           ; D:/jzy/code/FPGA/final_project/Color_Mapper.sv                                                                                                 ;                   ;
; final_project.sv                                                                                                ; yes             ; User SystemVerilog HDL File                           ; D:/jzy/code/FPGA/final_project/final_project.sv                                                                                                ;                   ;
; controller.sv                                                                                                   ; yes             ; User SystemVerilog HDL File                           ; D:/jzy/code/FPGA/final_project/controller.sv                                                                                                   ;                   ;
; user.sv                                                                                                         ; yes             ; User SystemVerilog HDL File                           ; D:/jzy/code/FPGA/final_project/user.sv                                                                                                         ;                   ;
; user2.sv                                                                                                        ; yes             ; User SystemVerilog HDL File                           ; D:/jzy/code/FPGA/final_project/user2.sv                                                                                                        ;                   ;
; fish_top.sv                                                                                                     ; yes             ; User SystemVerilog HDL File                           ; D:/jzy/code/FPGA/final_project/fish_top.sv                                                                                                     ;                   ;
; shark.sv                                                                                                        ; yes             ; User SystemVerilog HDL File                           ; D:/jzy/code/FPGA/final_project/shark.sv                                                                                                        ;                   ;
; fish.sv                                                                                                         ; yes             ; User SystemVerilog HDL File                           ; D:/jzy/code/FPGA/final_project/fish.sv                                                                                                         ;                   ;
; bin_display.sv                                                                                                  ; yes             ; User SystemVerilog HDL File                           ; D:/jzy/code/FPGA/final_project/bin_display.sv                                                                                                  ;                   ;
; bin_data.sv                                                                                                     ; yes             ; User SystemVerilog HDL File                           ; D:/jzy/code/FPGA/final_project/bin_data.sv                                                                                                     ;                   ;
; user_RAM.sv                                                                                                     ; yes             ; User SystemVerilog HDL File                           ; D:/jzy/code/FPGA/final_project/user_RAM.sv                                                                                                     ;                   ;
; fish_RAM.sv                                                                                                     ; yes             ; User SystemVerilog HDL File                           ; D:/jzy/code/FPGA/final_project/fish_RAM.sv                                                                                                     ;                   ;
; VGA_controller.sv                                                                                               ; yes             ; User SystemVerilog HDL File                           ; D:/jzy/code/FPGA/final_project/VGA_controller.sv                                                                                               ;                   ;
; vga_clk.v                                                                                                       ; yes             ; User Wizard-Generated File                            ; D:/jzy/code/FPGA/final_project/vga_clk.v                                                                                                       ;                   ;
; hpi_io_intf.sv                                                                                                  ; yes             ; User SystemVerilog HDL File                           ; D:/jzy/code/FPGA/final_project/hpi_io_intf.sv                                                                                                  ;                   ;
; HexDriver.sv                                                                                                    ; yes             ; User SystemVerilog HDL File                           ; D:/jzy/code/FPGA/final_project/HexDriver.sv                                                                                                    ;                   ;
; background.sv                                                                                                   ; yes             ; User SystemVerilog HDL File                           ; D:/jzy/code/FPGA/final_project/background.sv                                                                                                   ;                   ;
; final_project_soc/synthesis/final_project_soc.v                                                                 ; yes             ; User Verilog HDL File                                 ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/final_project_soc.v                                                                 ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_reset_controller.v                                                ; yes             ; User Verilog HDL File                                 ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_reset_controller.v                                                ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_reset_synchronizer.v                                              ; yes             ; User Verilog HDL File                                 ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_reset_synchronizer.v                                              ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                           ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_irq_mapper.sv                                          ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                                 ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v                                    ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                                 ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter.v                  ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                           ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                               ; yes             ; User SystemVerilog HDL File                           ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                               ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                         ; yes             ; User SystemVerilog HDL File                           ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                         ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                          ; yes             ; User SystemVerilog HDL File                           ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                          ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                           ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv                       ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                              ; yes             ; User SystemVerilog HDL File                           ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                              ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                           ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv                           ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                           ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_001.sv                     ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                           ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux.sv                         ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                           ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_001.sv                       ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                           ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv                           ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                           ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux_001.sv                     ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                           ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux.sv                         ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                           ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv                        ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                           ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv                        ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                           ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv                        ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                           ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv                            ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                                  ; yes             ; User Verilog HDL File                                 ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                                  ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                             ; yes             ; User SystemVerilog HDL File                           ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                             ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                      ; yes             ; User SystemVerilog HDL File                           ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                      ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_merlin_master_agent.sv                                            ; yes             ; User SystemVerilog HDL File                           ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_merlin_master_agent.sv                                            ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                        ; yes             ; User SystemVerilog HDL File                           ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                        ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_merlin_master_translator.sv                                       ; yes             ; User SystemVerilog HDL File                           ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_merlin_master_translator.sv                                       ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_sysid_qsys_0.v                                         ; yes             ; User Verilog HDL File                                 ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_sysid_qsys_0.v                                         ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v                                            ; yes             ; User Verilog HDL File                                 ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v                                            ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_sdram.v                                                ; yes             ; User Verilog HDL File                                 ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v                                                ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_otg_hpi_data.v                                         ; yes             ; User Verilog HDL File                                 ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_otg_hpi_data.v                                         ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_otg_hpi_cs.v                                           ; yes             ; User Verilog HDL File                                 ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_otg_hpi_cs.v                                           ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_otg_hpi_address.v                                      ; yes             ; User Verilog HDL File                                 ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_otg_hpi_address.v                                      ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.hex                                   ; yes             ; User Hexadecimal (Intel-Format) File                  ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.hex                                   ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File                                 ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v                                     ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0.v                                         ; yes             ; User Verilog HDL File                                 ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0.v                                         ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v                                     ; yes             ; User Verilog HDL File                                 ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v                                     ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; yes             ; User Verilog HDL File                                 ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_tck.v                     ; yes             ; User Verilog HDL File                                 ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_tck.v                     ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; yes             ; User Verilog HDL File                                 ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_test_bench.v                          ; yes             ; User Verilog HDL File                                 ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_test_bench.v                          ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_keycode.v                                              ; yes             ; User Verilog HDL File                                 ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_keycode.v                                              ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v                                          ; yes             ; User Verilog HDL File                                 ; D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v                                          ; final_project_soc ;
; picture/user1_left.txt                                                                                          ; yes             ; Auto-Found File                                       ; D:/jzy/code/FPGA/final_project/picture/user1_left.txt                                                                                          ;                   ;
; picture/user1_right.txt                                                                                         ; yes             ; Auto-Found File                                       ; D:/jzy/code/FPGA/final_project/picture/user1_right.txt                                                                                         ;                   ;
; picture/user2_right.txt                                                                                         ; yes             ; Auto-Found File                                       ; D:/jzy/code/FPGA/final_project/picture/user2_right.txt                                                                                         ;                   ;
; picture/user2_left.txt                                                                                          ; yes             ; Auto-Found File                                       ; D:/jzy/code/FPGA/final_project/picture/user2_left.txt                                                                                          ;                   ;
; picture/feed.txt                                                                                                ; yes             ; Auto-Found File                                       ; D:/jzy/code/FPGA/final_project/picture/feed.txt                                                                                                ;                   ;
; picture/bg_final.txt                                                                                            ; yes             ; Auto-Found File                                       ; D:/jzy/code/FPGA/final_project/picture/bg_final.txt                                                                                            ;                   ;
; picture/shark_left.txt                                                                                          ; yes             ; Auto-Found File                                       ; D:/jzy/code/FPGA/final_project/picture/shark_left.txt                                                                                          ;                   ;
; picture/shark_right.txt                                                                                         ; yes             ; Auto-Found File                                       ; D:/jzy/code/FPGA/final_project/picture/shark_right.txt                                                                                         ;                   ;
; picture/fish_right.txt                                                                                          ; yes             ; Auto-Found File                                       ; D:/jzy/code/FPGA/final_project/picture/fish_right.txt                                                                                          ;                   ;
; picture/fish_left.txt                                                                                           ; yes             ; Auto-Found File                                       ; D:/jzy/code/FPGA/final_project/picture/fish_left.txt                                                                                           ;                   ;
; picture/player2win.txt                                                                                          ; yes             ; Auto-Found File                                       ; D:/jzy/code/FPGA/final_project/picture/player2win.txt                                                                                          ;                   ;
; picture/player1win.txt                                                                                          ; yes             ; Auto-Found File                                       ; D:/jzy/code/FPGA/final_project/picture/player1win.txt                                                                                          ;                   ;
; picture/start.txt                                                                                               ; yes             ; Auto-Found File                                       ; D:/jzy/code/FPGA/final_project/picture/start.txt                                                                                               ;                   ;
; scfifo.tdf                                                                                                      ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                             ;                   ;
; a_regfifo.inc                                                                                                   ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                          ;                   ;
; a_dpfifo.inc                                                                                                    ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                           ;                   ;
; a_i2fifo.inc                                                                                                    ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                           ;                   ;
; a_fffifo.inc                                                                                                    ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                           ;                   ;
; a_f2fifo.inc                                                                                                    ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                           ;                   ;
; aglobal181.inc                                                                                                  ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                         ;                   ;
; db/scfifo_jr21.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/jzy/code/FPGA/final_project/db/scfifo_jr21.tdf                                                                                              ;                   ;
; db/a_dpfifo_l011.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                           ; D:/jzy/code/FPGA/final_project/db/a_dpfifo_l011.tdf                                                                                            ;                   ;
; db/a_fefifo_7cf.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                           ; D:/jzy/code/FPGA/final_project/db/a_fefifo_7cf.tdf                                                                                             ;                   ;
; db/cntr_do7.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/jzy/code/FPGA/final_project/db/cntr_do7.tdf                                                                                                 ;                   ;
; db/altsyncram_nio1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                           ; D:/jzy/code/FPGA/final_project/db/altsyncram_nio1.tdf                                                                                          ;                   ;
; db/cntr_1ob.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/jzy/code/FPGA/final_project/db/cntr_1ob.tdf                                                                                                 ;                   ;
; alt_jtag_atlantic.v                                                                                             ; yes             ; Encrypted Megafunction                                ; d:/software/quartus18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                    ;                   ;
; sld_jtag_endpoint_adapter.vhd                                                                                   ; yes             ; Encrypted Megafunction                                ; d:/software/quartus18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                          ;                   ;
; sld_jtag_endpoint_adapter_impl.sv                                                                               ; yes             ; Encrypted Megafunction                                ; d:/software/quartus18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                      ;                   ;
; altsyncram.tdf                                                                                                  ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                         ;                   ;
; stratix_ram_block.inc                                                                                           ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                  ;                   ;
; lpm_mux.inc                                                                                                     ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                            ;                   ;
; lpm_decode.inc                                                                                                  ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                         ;                   ;
; a_rdenreg.inc                                                                                                   ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                          ;                   ;
; altrom.inc                                                                                                      ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/altrom.inc                                                                             ;                   ;
; altram.inc                                                                                                      ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/altram.inc                                                                             ;                   ;
; altdpram.inc                                                                                                    ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/altdpram.inc                                                                           ;                   ;
; db/altsyncram_6mc1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                           ; D:/jzy/code/FPGA/final_project/db/altsyncram_6mc1.tdf                                                                                          ;                   ;
; altera_std_synchronizer.v                                                                                       ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                              ;                   ;
; db/altsyncram_ac71.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                           ; D:/jzy/code/FPGA/final_project/db/altsyncram_ac71.tdf                                                                                          ;                   ;
; sld_virtual_jtag_basic.v                                                                                        ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                               ;                   ;
; db/altsyncram_lqh1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                           ; D:/jzy/code/FPGA/final_project/db/altsyncram_lqh1.tdf                                                                                          ;                   ;
; altpll.tdf                                                                                                      ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/altpll.tdf                                                                             ;                   ;
; stratix_pll.inc                                                                                                 ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                        ;                   ;
; stratixii_pll.inc                                                                                               ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                      ;                   ;
; cycloneii_pll.inc                                                                                               ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                      ;                   ;
; db/vga_clk_altpll.v                                                                                             ; yes             ; Auto-Generated Megafunction                           ; D:/jzy/code/FPGA/final_project/db/vga_clk_altpll.v                                                                                             ;                   ;
; sld_hub.vhd                                                                                                     ; yes             ; Encrypted Megafunction                                ; d:/software/quartus18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                            ; altera_sld        ;
; db/ip/slde12e9b63/alt_sld_fab.v                                                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; D:/jzy/code/FPGA/final_project/db/ip/slde12e9b63/alt_sld_fab.v                                                                                 ; alt_sld_fab       ;
; db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v                                                          ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; D:/jzy/code/FPGA/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v                                                          ; alt_sld_fab       ;
; db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                   ; yes             ; Auto-Found SystemVerilog HDL File                     ; D:/jzy/code/FPGA/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                   ; alt_sld_fab       ;
; db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; D:/jzy/code/FPGA/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                ; alt_sld_fab       ;
; db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                              ; yes             ; Encrypted Auto-Found VHDL File                        ; D:/jzy/code/FPGA/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                              ; alt_sld_fab       ;
; db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; D:/jzy/code/FPGA/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                ; alt_sld_fab       ;
; sld_jtag_hub.vhd                                                                                                ; yes             ; Encrypted Megafunction                                ; d:/software/quartus18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                       ;                   ;
; sld_rom_sr.vhd                                                                                                  ; yes             ; Encrypted Megafunction                                ; d:/software/quartus18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                         ;                   ;
; db/altsyncram_mb81.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                           ; D:/jzy/code/FPGA/final_project/db/altsyncram_mb81.tdf                                                                                          ;                   ;
; db/final_project.ram0_background_RAM_ea427172.hdl.mif                                                           ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/jzy/code/FPGA/final_project/db/final_project.ram0_background_RAM_ea427172.hdl.mif                                                           ;                   ;
; db/decode_u9a.tdf                                                                                               ; yes             ; Auto-Generated Megafunction                           ; D:/jzy/code/FPGA/final_project/db/decode_u9a.tdf                                                                                               ;                   ;
; db/mux_hob.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/jzy/code/FPGA/final_project/db/mux_hob.tdf                                                                                                  ;                   ;
; db/altsyncram_5b81.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                           ; D:/jzy/code/FPGA/final_project/db/altsyncram_5b81.tdf                                                                                          ;                   ;
; db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif                                                            ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/jzy/code/FPGA/final_project/db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif                                                            ;                   ;
; db/altsyncram_m781.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                           ; D:/jzy/code/FPGA/final_project/db/altsyncram_m781.tdf                                                                                          ;                   ;
; db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif                                                            ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/jzy/code/FPGA/final_project/db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif                                                            ;                   ;
; db/altsyncram_ug81.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                           ; D:/jzy/code/FPGA/final_project/db/altsyncram_ug81.tdf                                                                                          ;                   ;
; db/final_project.ram0_shark_right_RAM_948abb15.hdl.mif                                                          ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/jzy/code/FPGA/final_project/db/final_project.ram0_shark_right_RAM_948abb15.hdl.mif                                                          ;                   ;
; db/decode_i8a.tdf                                                                                               ; yes             ; Auto-Generated Megafunction                           ; D:/jzy/code/FPGA/final_project/db/decode_i8a.tdf                                                                                               ;                   ;
; db/mux_5nb.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/jzy/code/FPGA/final_project/db/mux_5nb.tdf                                                                                                  ;                   ;
; db/altsyncram_fb81.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                           ; D:/jzy/code/FPGA/final_project/db/altsyncram_fb81.tdf                                                                                          ;                   ;
; db/final_project.ram0_shark_left_RAM_14a410c6.hdl.mif                                                           ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/jzy/code/FPGA/final_project/db/final_project.ram0_shark_left_RAM_14a410c6.hdl.mif                                                           ;                   ;
; db/altsyncram_qd81.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                           ; D:/jzy/code/FPGA/final_project/db/altsyncram_qd81.tdf                                                                                          ;                   ;
; db/final_project.ram0_user2_right_RAM_4449bfb2.hdl.mif                                                          ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/jzy/code/FPGA/final_project/db/final_project.ram0_user2_right_RAM_4449bfb2.hdl.mif                                                          ;                   ;
; db/altsyncram_vb81.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                           ; D:/jzy/code/FPGA/final_project/db/altsyncram_vb81.tdf                                                                                          ;                   ;
; db/final_project.ram0_user2_left_RAM_b0f9d9b9.hdl.mif                                                           ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/jzy/code/FPGA/final_project/db/final_project.ram0_user2_left_RAM_b0f9d9b9.hdl.mif                                                           ;                   ;
; db/altsyncram_jg81.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                           ; D:/jzy/code/FPGA/final_project/db/altsyncram_jg81.tdf                                                                                          ;                   ;
; db/final_project.ram0_user_right_RAM_ab76cabf.hdl.mif                                                           ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/jzy/code/FPGA/final_project/db/final_project.ram0_user_right_RAM_ab76cabf.hdl.mif                                                           ;                   ;
; db/altsyncram_f781.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                           ; D:/jzy/code/FPGA/final_project/db/altsyncram_f781.tdf                                                                                          ;                   ;
; db/final_project.ram0_user_left_RAM_4b60989e.hdl.mif                                                            ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/jzy/code/FPGA/final_project/db/final_project.ram0_user_left_RAM_4b60989e.hdl.mif                                                            ;                   ;
; db/altsyncram_up71.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                           ; D:/jzy/code/FPGA/final_project/db/altsyncram_up71.tdf                                                                                          ;                   ;
; db/final_project.ram0_title_RAM_1f31965a.hdl.mif                                                                ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/jzy/code/FPGA/final_project/db/final_project.ram0_title_RAM_1f31965a.hdl.mif                                                                ;                   ;
; db/altsyncram_r881.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                           ; D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf                                                                                          ;                   ;
; db/final_project.ram0_user2win_RAM_aed30bc1.hdl.mif                                                             ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/jzy/code/FPGA/final_project/db/final_project.ram0_user2win_RAM_aed30bc1.hdl.mif                                                             ;                   ;
; db/altsyncram_j481.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                           ; D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf                                                                                          ;                   ;
; db/final_project.ram0_user1win_RAM_1911a4f5.hdl.mif                                                             ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/jzy/code/FPGA/final_project/db/final_project.ram0_user1win_RAM_1911a4f5.hdl.mif                                                             ;                   ;
; db/altsyncram_1s71.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                           ; D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf                                                                                          ;                   ;
; db/final_project.ram0_start_RAM_c5135f12.hdl.mif                                                                ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/jzy/code/FPGA/final_project/db/final_project.ram0_start_RAM_c5135f12.hdl.mif                                                                ;                   ;
; lpm_mult.tdf                                                                                                    ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                           ;                   ;
; lpm_add_sub.inc                                                                                                 ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                        ;                   ;
; multcore.inc                                                                                                    ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/multcore.inc                                                                           ;                   ;
; bypassff.inc                                                                                                    ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/bypassff.inc                                                                           ;                   ;
; altshift.inc                                                                                                    ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/altshift.inc                                                                           ;                   ;
; multcore.tdf                                                                                                    ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/multcore.tdf                                                                           ;                   ;
; csa_add.inc                                                                                                     ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/csa_add.inc                                                                            ;                   ;
; mpar_add.inc                                                                                                    ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/mpar_add.inc                                                                           ;                   ;
; muleabz.inc                                                                                                     ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/muleabz.inc                                                                            ;                   ;
; mul_lfrg.inc                                                                                                    ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/mul_lfrg.inc                                                                           ;                   ;
; mul_boothc.inc                                                                                                  ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/mul_boothc.inc                                                                         ;                   ;
; alt_ded_mult.inc                                                                                                ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/alt_ded_mult.inc                                                                       ;                   ;
; alt_ded_mult_y.inc                                                                                              ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                                     ;                   ;
; dffpipe.inc                                                                                                     ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/dffpipe.inc                                                                            ;                   ;
; mpar_add.tdf                                                                                                    ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/mpar_add.tdf                                                                           ;                   ;
; lpm_add_sub.tdf                                                                                                 ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                        ;                   ;
; addcore.inc                                                                                                     ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/addcore.inc                                                                            ;                   ;
; look_add.inc                                                                                                    ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/look_add.inc                                                                           ;                   ;
; alt_stratix_add_sub.inc                                                                                         ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                ;                   ;
; db/add_sub_kgh.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/jzy/code/FPGA/final_project/db/add_sub_kgh.tdf                                                                                              ;                   ;
; db/add_sub_ogh.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/jzy/code/FPGA/final_project/db/add_sub_ogh.tdf                                                                                              ;                   ;
; altshift.tdf                                                                                                    ; yes             ; Megafunction                                          ; d:/software/quartus18.1/quartus/libraries/megafunctions/altshift.tdf                                                                           ;                   ;
; picture/bg.txt                                                                                                  ; yes             ; Auto-Found File                                       ; D:/jzy/code/FPGA/final_project/picture/bg.txt                                                                                                  ;                   ;
; picture/fish1_left.txt                                                                                          ; yes             ; Auto-Found File                                       ; picture/fish1_left.txt                                                                                                                         ;                   ;
; db/altsyncram_0p71.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                           ; D:/jzy/code/FPGA/final_project/db/altsyncram_0p71.tdf                                                                                          ;                   ;
; db/final_project.ram0_fish_RAM_37efe1f1.hdl.mif                                                                 ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/jzy/code/FPGA/final_project/db/final_project.ram0_fish_RAM_37efe1f1.hdl.mif                                                                 ;                   ;
; db/altsyncram_gq71.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                           ; D:/jzy/code/FPGA/final_project/db/altsyncram_gq71.tdf                                                                                          ;                   ;
; db/final_project.ram0_shark_RAM_a810d2b1.hdl.mif                                                                ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/jzy/code/FPGA/final_project/db/final_project.ram0_shark_RAM_a810d2b1.hdl.mif                                                                ;                   ;
; db/altsyncram_lr71.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                           ; D:/jzy/code/FPGA/final_project/db/altsyncram_lr71.tdf                                                                                          ;                   ;
; db/final_project.ram0_user_2_RAM_9298c17c.hdl.mif                                                               ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/jzy/code/FPGA/final_project/db/final_project.ram0_user_2_RAM_9298c17c.hdl.mif                                                               ;                   ;
; db/altsyncram_eo71.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                           ; D:/jzy/code/FPGA/final_project/db/altsyncram_eo71.tdf                                                                                          ;                   ;
; db/final_project.ram0_user_RAM_7d184c3f.hdl.mif                                                                 ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/jzy/code/FPGA/final_project/db/final_project.ram0_user_RAM_7d184c3f.hdl.mif                                                                 ;                   ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 5,905          ;
;                                             ;                ;
; Total combinational functions               ; 4926           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 2344           ;
;     -- 3 input functions                    ; 1594           ;
;     -- <=2 input functions                  ; 988            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 3954           ;
;     -- arithmetic mode                      ; 972            ;
;                                             ;                ;
; Total registers                             ; 2521           ;
;     -- Dedicated logic registers            ; 2521           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 136            ;
; Total memory bits                           ; 1002688        ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 2              ;
;     -- PLLs                                 ; 2              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1791           ;
; Total fan-out                               ; 29363          ;
; Average fan-out                             ; 3.62           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Entity Name                                               ; Library Name      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------------+
; |final_project                                                                                                                          ; 4926 (34)           ; 2521 (1)                  ; 1002688     ; 0            ; 0       ; 0         ; 136  ; 0            ; |final_project                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; final_project                                             ; work              ;
;    |HexDriver:hex_inst_0|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|HexDriver:hex_inst_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; HexDriver                                                 ; work              ;
;    |HexDriver:hex_inst_1|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|HexDriver:hex_inst_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; HexDriver                                                 ; work              ;
;    |VGA_controller:vga_controller_instance|                                                                                             ; 60 (60)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|VGA_controller:vga_controller_instance                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; VGA_controller                                            ; work              ;
;    |background:background_instance|                                                                                                     ; 45 (20)             ; 4 (0)                     ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|background:background_instance                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; background                                                ; work              ;
;       |background_RAM:background_RAM_inst|                                                                                              ; 25 (0)              ; 4 (0)                     ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|background:background_instance|background_RAM:background_RAM_inst                                                                                                                                                                                                                                                                                                                                                                                                                                     ; background_RAM                                            ; work              ;
;          |altsyncram:background_mem_rtl_0|                                                                                              ; 25 (0)              ; 4 (0)                     ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|background:background_instance|background_RAM:background_RAM_inst|altsyncram:background_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                     ; altsyncram                                                ; work              ;
;             |altsyncram_mb81:auto_generated|                                                                                            ; 25 (0)              ; 4 (4)                     ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|background:background_instance|background_RAM:background_RAM_inst|altsyncram:background_mem_rtl_0|altsyncram_mb81:auto_generated                                                                                                                                                                                                                                                                                                                                                                      ; altsyncram_mb81                                           ; work              ;
;                |mux_hob:mux2|                                                                                                           ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|background:background_instance|background_RAM:background_RAM_inst|altsyncram:background_mem_rtl_0|altsyncram_mb81:auto_generated|mux_hob:mux2                                                                                                                                                                                                                                                                                                                                                         ; mux_hob                                                   ; work              ;
;    |color_mapper:color_instance|                                                                                                        ; 630 (508)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; color_mapper                                              ; work              ;
;       |number_display:number_display1|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|number_display:number_display1                                                                                                                                                                                                                                                                                                                                                                                                                                            ; number_display                                            ; work              ;
;       |number_display:number_display2|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|number_display:number_display2                                                                                                                                                                                                                                                                                                                                                                                                                                            ; number_display                                            ; work              ;
;       |numbers:number1|                                                                                                                 ; 45 (45)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|numbers:number1                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; numbers                                                   ; work              ;
;       |numbers:number2|                                                                                                                 ; 69 (69)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|numbers:number2                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; numbers                                                   ; work              ;
;    |controller:controller_inst|                                                                                                         ; 54 (20)             ; 15 (3)                    ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|controller:controller_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; controller                                                ; work              ;
;       |start_RAM:start_RAM_inst|                                                                                                        ; 18 (0)              ; 4 (0)                     ; 76800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|controller:controller_inst|start_RAM:start_RAM_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; start_RAM                                                 ; work              ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 18 (0)              ; 4 (0)                     ; 76800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                              ; altsyncram                                                ; work              ;
;             |altsyncram_1s71:auto_generated|                                                                                            ; 18 (0)              ; 4 (4)                     ; 76800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated                                                                                                                                                                                                                                                                                                                                                                                               ; altsyncram_1s71                                           ; work              ;
;                |decode_u9a:rden_decode|                                                                                                 ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|decode_u9a:rden_decode                                                                                                                                                                                                                                                                                                                                                                        ; decode_u9a                                                ; work              ;
;                |mux_hob:mux2|                                                                                                           ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|mux_hob:mux2                                                                                                                                                                                                                                                                                                                                                                                  ; mux_hob                                                   ; work              ;
;       |user1win_RAM:user1win_RAM_inst|                                                                                                  ; 8 (0)               ; 4 (0)                     ; 76800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|controller:controller_inst|user1win_RAM:user1win_RAM_inst                                                                                                                                                                                                                                                                                                                                                                                                                                             ; user1win_RAM                                              ; work              ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 8 (0)               ; 4 (0)                     ; 76800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram                                                ; work              ;
;             |altsyncram_j481:auto_generated|                                                                                            ; 8 (0)               ; 4 (4)                     ; 76800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated                                                                                                                                                                                                                                                                                                                                                                                         ; altsyncram_j481                                           ; work              ;
;                |mux_hob:mux2|                                                                                                           ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|mux_hob:mux2                                                                                                                                                                                                                                                                                                                                                                            ; mux_hob                                                   ; work              ;
;       |user2win_RAM:user2win_RAM_inst|                                                                                                  ; 8 (0)               ; 4 (0)                     ; 76800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|controller:controller_inst|user2win_RAM:user2win_RAM_inst                                                                                                                                                                                                                                                                                                                                                                                                                                             ; user2win_RAM                                              ; work              ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 8 (0)               ; 4 (0)                     ; 76800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram                                                ; work              ;
;             |altsyncram_r881:auto_generated|                                                                                            ; 8 (0)               ; 4 (4)                     ; 76800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated                                                                                                                                                                                                                                                                                                                                                                                         ; altsyncram_r881                                           ; work              ;
;                |mux_hob:mux2|                                                                                                           ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|mux_hob:mux2                                                                                                                                                                                                                                                                                                                                                                            ; mux_hob                                                   ; work              ;
;    |final_project_soc:nios_system|                                                                                                      ; 2297 (0)            ; 2025 (0)                  ; 11392       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; final_project_soc                                         ; final_project_soc ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                                   ; final_project_soc ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                                 ; final_project_soc ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                                 ; final_project_soc ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                                   ; final_project_soc ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                                 ; final_project_soc ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                                   ; final_project_soc ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                                 ; final_project_soc ;
;       |final_project_soc_jtag_uart_0:jtag_uart_0|                                                                                       ; 142 (36)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                                                                               ; final_project_soc_jtag_uart_0                             ; final_project_soc ;
;          |alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|                                                            ; 55 (55)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                             ; alt_jtag_atlantic                                         ; work              ;
;          |final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|                                            ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                                                             ; final_project_soc_jtag_uart_0_scfifo_r                    ; final_project_soc ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                ; scfifo                                                    ; work              ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                                                     ; scfifo_jr21                                               ; work              ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                                                                ; a_dpfifo_l011                                             ; work              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                        ; a_fefifo_7cf                                              ; work              ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                                                   ; cntr_do7                                                  ; work              ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                                                        ; altsyncram_nio1                                           ; work              ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                                                          ; cntr_1ob                                                  ; work              ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                                                ; cntr_1ob                                                  ; work              ;
;          |final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|                                            ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                                                             ; final_project_soc_jtag_uart_0_scfifo_w                    ; final_project_soc ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                ; scfifo                                                    ; work              ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                                                     ; scfifo_jr21                                               ; work              ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                                                                ; a_dpfifo_l011                                             ; work              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                        ; a_fefifo_7cf                                              ; work              ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                                                   ; cntr_do7                                                  ; work              ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                                                        ; altsyncram_nio1                                           ; work              ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                                                          ; cntr_1ob                                                  ; work              ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                                                ; cntr_1ob                                                  ; work              ;
;       |final_project_soc_keycode:keycode_0|                                                                                             ; 11 (11)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_keycode:keycode_0                                                                                                                                                                                                                                                                                                                                                                                                                                     ; final_project_soc_keycode                                 ; final_project_soc ;
;       |final_project_soc_keycode:keycode|                                                                                               ; 12 (12)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_keycode:keycode                                                                                                                                                                                                                                                                                                                                                                                                                                       ; final_project_soc_keycode                                 ; final_project_soc ;
;       |final_project_soc_mm_interconnect_0:mm_interconnect_0|                                                                           ; 754 (0)             ; 906 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                   ; final_project_soc_mm_interconnect_0                       ; final_project_soc ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                     ; final_project_soc ;
;          |altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo|                                                                            ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                     ; final_project_soc ;
;          |altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                     ; final_project_soc ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                     ; final_project_soc ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                     ; final_project_soc ;
;          |altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|                                                                      ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                     ; final_project_soc ;
;          |altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|                                                                           ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                     ; final_project_soc ;
;          |altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|                                                                         ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                     ; final_project_soc ;
;          |altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|                                                                            ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                     ; final_project_soc ;
;          |altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|                                                                        ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                     ; final_project_soc ;
;          |altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|                                                                            ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                     ; final_project_soc ;
;          |altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                     ; final_project_soc ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 185 (185)           ; 330 (330)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                     ; final_project_soc ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 40 (40)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                     ; final_project_soc ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                     ; final_project_soc ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 6 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_st_handshake_clock_crosser                  ; final_project_soc ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6 (6)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                     ; altera_avalon_st_clock_crosser                            ; final_project_soc ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                ; altera_std_synchronizer_nocut                             ; final_project_soc ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                ; altera_std_synchronizer_nocut                             ; final_project_soc ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 3 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_st_handshake_clock_crosser                  ; final_project_soc ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                     ; altera_avalon_st_clock_crosser                            ; final_project_soc ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                ; altera_std_synchronizer_nocut                             ; final_project_soc ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                ; altera_std_synchronizer_nocut                             ; final_project_soc ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 4 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_st_handshake_clock_crosser                  ; final_project_soc ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                     ; altera_avalon_st_clock_crosser                            ; final_project_soc ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                ; altera_std_synchronizer_nocut                             ; final_project_soc ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                ; altera_std_synchronizer_nocut                             ; final_project_soc ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 5 (0)               ; 136 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser                  ; final_project_soc ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 136 (132)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                         ; altera_avalon_st_clock_crosser                            ; final_project_soc ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut                             ; final_project_soc ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut                             ; final_project_soc ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_master_agent                                ; final_project_soc ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_master_translator                           ; final_project_soc ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_master_translator                           ; final_project_soc ;
;          |altera_merlin_slave_agent:keycode_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                                 ; final_project_soc ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                                 ; final_project_soc ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                                 ; final_project_soc ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                                 ; final_project_soc ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 11 (11)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                            ; final_project_soc ;
;          |altera_merlin_slave_translator:keycode_0_s1_translator|                                                                       ; 5 (5)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_0_s1_translator                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                            ; final_project_soc ;
;          |altera_merlin_slave_translator:keycode_s1_translator|                                                                         ; 6 (6)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                            ; final_project_soc ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                            ; final_project_soc ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                            ; final_project_soc ;
;          |altera_merlin_slave_translator:otg_hpi_address_s1_translator|                                                                 ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                            ; final_project_soc ;
;          |altera_merlin_slave_translator:otg_hpi_cs_s1_translator|                                                                      ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                            ; final_project_soc ;
;          |altera_merlin_slave_translator:otg_hpi_data_s1_translator|                                                                    ; 5 (5)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                            ; final_project_soc ;
;          |altera_merlin_slave_translator:otg_hpi_r_s1_translator|                                                                       ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                            ; final_project_soc ;
;          |altera_merlin_slave_translator:otg_hpi_reset_s1_translator|                                                                   ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                            ; final_project_soc ;
;          |altera_merlin_slave_translator:otg_hpi_w_s1_translator|                                                                       ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                            ; final_project_soc ;
;          |altera_merlin_slave_translator:sdram_pll_pll_slave_translator|                                                                ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                            ; final_project_soc ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                            ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                      ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                           ; final_project_soc_mm_interconnect_0_cmd_demux             ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                              ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                                                   ; final_project_soc_mm_interconnect_0_cmd_demux_001         ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                  ; 12 (8)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                                                                       ; final_project_soc_mm_interconnect_0_cmd_mux_001           ; final_project_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                                  ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                  ; 55 (51)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                                                                                       ; final_project_soc_mm_interconnect_0_cmd_mux_001           ; final_project_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                                  ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|                                                                  ; 11 (7)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                                                                                                                                       ; final_project_soc_mm_interconnect_0_cmd_mux_001           ; final_project_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                                  ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|                                                                  ; 47 (43)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                                                                                                                                                                       ; final_project_soc_mm_interconnect_0_cmd_mux_001           ; final_project_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                                  ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|                                                                  ; 67 (63)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                                                                                                                                                                                                                       ; final_project_soc_mm_interconnect_0_cmd_mux_001           ; final_project_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                                  ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_router:router|                                                                            ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                                                 ; final_project_soc_mm_interconnect_0_router                ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_router_001:router_001|                                                                    ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                                         ; final_project_soc_mm_interconnect_0_router_001            ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_router_003:router_007|                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_007                                                                                                                                                                                                                                                                                                                                                         ; final_project_soc_mm_interconnect_0_router_003            ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                                                                   ; final_project_soc_mm_interconnect_0_rsp_demux_001         ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003|                                                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                                                                                                   ; final_project_soc_mm_interconnect_0_rsp_demux_001         ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004|                                                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                                                                                                                                                                                                   ; final_project_soc_mm_interconnect_0_rsp_demux_001         ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005|                                                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                                                                                                                                                                                                                                   ; final_project_soc_mm_interconnect_0_rsp_demux_001         ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                          ; 89 (89)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                               ; final_project_soc_mm_interconnect_0_rsp_mux               ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                                                       ; final_project_soc_mm_interconnect_0_rsp_mux_001           ; final_project_soc ;
;       |final_project_soc_nios2_gen2_0:nios2_gen2_0|                                                                                     ; 1002 (0)            ; 587 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                                                             ; final_project_soc_nios2_gen2_0                            ; final_project_soc ;
;          |final_project_soc_nios2_gen2_0_cpu:cpu|                                                                                       ; 1002 (713)          ; 587 (318)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                      ; final_project_soc_nios2_gen2_0_cpu                        ; final_project_soc ;
;             |final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|                             ; 289 (35)            ; 269 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                                        ; final_project_soc_nios2_gen2_0_cpu_nios2_oci              ; final_project_soc ;
;                |final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|      ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                                      ; final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper    ; final_project_soc ;
;                   |final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|     ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk     ; final_project_soc ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                   ; work              ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                   ; work              ;
;                   |final_project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck|           ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck                                                            ; final_project_soc_nios2_gen2_0_cpu_debug_slave_tck        ; final_project_soc ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                   ; work              ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                   ; work              ;
;                   |sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy|                                           ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy                                                                                            ; sld_virtual_jtag_basic                                    ; work              ;
;                |final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|            ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                            ; final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg       ; final_project_soc ;
;                |final_project_soc_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_break|              ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                              ; final_project_soc_nios2_gen2_0_cpu_nios2_oci_break        ; final_project_soc ;
;                |final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|              ; 8 (8)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                              ; final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug        ; final_project_soc ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                          ; altera_std_synchronizer                                   ; work              ;
;                |final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem|                    ; 114 (114)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                                    ; final_project_soc_nios2_gen2_0_cpu_nios2_ocimem           ; final_project_soc ;
;                   |final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram|            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem|final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module   ; final_project_soc ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem|final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                                ; work              ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem|final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                           ; work              ;
;             |final_project_soc_nios2_gen2_0_cpu_register_bank_a_module:final_project_soc_nios2_gen2_0_cpu_register_bank_a|              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_register_bank_a_module:final_project_soc_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                                         ; final_project_soc_nios2_gen2_0_cpu_register_bank_a_module ; final_project_soc ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_register_bank_a_module:final_project_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                               ; altsyncram                                                ; work              ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_register_bank_a_module:final_project_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                                                ; altsyncram_6mc1                                           ; work              ;
;             |final_project_soc_nios2_gen2_0_cpu_register_bank_b_module:final_project_soc_nios2_gen2_0_cpu_register_bank_b|              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_register_bank_b_module:final_project_soc_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                                         ; final_project_soc_nios2_gen2_0_cpu_register_bank_b_module ; final_project_soc ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_register_bank_b_module:final_project_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                               ; altsyncram                                                ; work              ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_register_bank_b_module:final_project_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                                                ; altsyncram_6mc1                                           ; work              ;
;       |final_project_soc_onchip_memory2_0:onchip_memory2_0|                                                                             ; 1 (1)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                                                                     ; final_project_soc_onchip_memory2_0                        ; final_project_soc ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                           ; altsyncram                                                ; work              ;
;             |altsyncram_lqh1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lqh1:auto_generated                                                                                                                                                                                                                                                                                                                                                            ; altsyncram_lqh1                                           ; work              ;
;       |final_project_soc_otg_hpi_address:otg_hpi_address|                                                                               ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_otg_hpi_address:otg_hpi_address                                                                                                                                                                                                                                                                                                                                                                                                                       ; final_project_soc_otg_hpi_address                         ; final_project_soc ;
;       |final_project_soc_otg_hpi_cs:otg_hpi_cs|                                                                                         ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_otg_hpi_cs:otg_hpi_cs                                                                                                                                                                                                                                                                                                                                                                                                                                 ; final_project_soc_otg_hpi_cs                              ; final_project_soc ;
;       |final_project_soc_otg_hpi_cs:otg_hpi_reset|                                                                                      ; 5 (5)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_otg_hpi_cs:otg_hpi_reset                                                                                                                                                                                                                                                                                                                                                                                                                              ; final_project_soc_otg_hpi_cs                              ; final_project_soc ;
;       |final_project_soc_otg_hpi_cs:otg_hpi_r|                                                                                          ; 5 (5)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_otg_hpi_cs:otg_hpi_r                                                                                                                                                                                                                                                                                                                                                                                                                                  ; final_project_soc_otg_hpi_cs                              ; final_project_soc ;
;       |final_project_soc_otg_hpi_cs:otg_hpi_w|                                                                                          ; 5 (5)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_otg_hpi_cs:otg_hpi_w                                                                                                                                                                                                                                                                                                                                                                                                                                  ; final_project_soc_otg_hpi_cs                              ; final_project_soc ;
;       |final_project_soc_otg_hpi_data:otg_hpi_data|                                                                                     ; 19 (19)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_otg_hpi_data:otg_hpi_data                                                                                                                                                                                                                                                                                                                                                                                                                             ; final_project_soc_otg_hpi_data                            ; final_project_soc ;
;       |final_project_soc_sdram:sdram|                                                                                                   ; 319 (248)           ; 337 (209)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                                                                                           ; final_project_soc_sdram                                   ; final_project_soc ;
;          |final_project_soc_sdram_input_efifo_module:the_final_project_soc_sdram_input_efifo_module|                                    ; 71 (71)             ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_sdram:sdram|final_project_soc_sdram_input_efifo_module:the_final_project_soc_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                                                                 ; final_project_soc_sdram_input_efifo_module                ; final_project_soc ;
;       |final_project_soc_sdram_pll:sdram_pll|                                                                                           ; 8 (7)               ; 6 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_sdram_pll:sdram_pll                                                                                                                                                                                                                                                                                                                                                                                                                                   ; final_project_soc_sdram_pll                               ; final_project_soc ;
;          |final_project_soc_sdram_pll_altpll_lqa2:sd1|                                                                                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_altpll_lqa2:sd1                                                                                                                                                                                                                                                                                                                                                                                       ; final_project_soc_sdram_pll_altpll_lqa2                   ; final_project_soc ;
;          |final_project_soc_sdram_pll_stdsync_sv6:stdsync2|                                                                             ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                                                                  ; final_project_soc_sdram_pll_stdsync_sv6                   ; final_project_soc ;
;             |final_project_soc_sdram_pll_dffpipe_l2c:dffpipe3|                                                                          ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_system|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_stdsync_sv6:stdsync2|final_project_soc_sdram_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                                                                 ; final_project_soc_sdram_pll_dffpipe_l2c                   ; final_project_soc ;
;    |fish_top:fish_top1|                                                                                                                 ; 1282 (0)            ; 290 (0)                   ; 466944      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; fish_top                                                  ; work              ;
;       |fish:fish1|                                                                                                                      ; 116 (116)           ; 30 (30)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish1                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; fish                                                      ; work              ;
;          |fish_left_RAM:fish_left|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish1|fish_left_RAM:fish_left                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; fish_left_RAM                                             ; work              ;
;             |altsyncram:fish_mem_rtl_0|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish1|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                                ; work              ;
;                |altsyncram_m781:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish1|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0|altsyncram_m781:auto_generated                                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram_m781                                           ; work              ;
;          |fish_right_RAM:fish_right|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish1|fish_right_RAM:fish_right                                                                                                                                                                                                                                                                                                                                                                                                                                               ; fish_right_RAM                                            ; work              ;
;             |altsyncram:fish_mem_rtl_0|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish1|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                     ; altsyncram                                                ; work              ;
;                |altsyncram_5b81:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish1|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0|altsyncram_5b81:auto_generated                                                                                                                                                                                                                                                                                                                                                                                      ; altsyncram_5b81                                           ; work              ;
;       |fish:fish2|                                                                                                                      ; 115 (115)           ; 29 (29)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish2                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; fish                                                      ; work              ;
;          |fish_left_RAM:fish_left|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish2|fish_left_RAM:fish_left                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; fish_left_RAM                                             ; work              ;
;             |altsyncram:fish_mem_rtl_0|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish2|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                                ; work              ;
;                |altsyncram_m781:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish2|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0|altsyncram_m781:auto_generated                                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram_m781                                           ; work              ;
;          |fish_right_RAM:fish_right|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish2|fish_right_RAM:fish_right                                                                                                                                                                                                                                                                                                                                                                                                                                               ; fish_right_RAM                                            ; work              ;
;             |altsyncram:fish_mem_rtl_0|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish2|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                     ; altsyncram                                                ; work              ;
;                |altsyncram_5b81:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish2|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0|altsyncram_5b81:auto_generated                                                                                                                                                                                                                                                                                                                                                                                      ; altsyncram_5b81                                           ; work              ;
;       |fish:fish3|                                                                                                                      ; 115 (115)           ; 29 (29)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish3                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; fish                                                      ; work              ;
;          |fish_left_RAM:fish_left|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish3|fish_left_RAM:fish_left                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; fish_left_RAM                                             ; work              ;
;             |altsyncram:fish_mem_rtl_0|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish3|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                                ; work              ;
;                |altsyncram_m781:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish3|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0|altsyncram_m781:auto_generated                                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram_m781                                           ; work              ;
;          |fish_right_RAM:fish_right|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish3|fish_right_RAM:fish_right                                                                                                                                                                                                                                                                                                                                                                                                                                               ; fish_right_RAM                                            ; work              ;
;             |altsyncram:fish_mem_rtl_0|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish3|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                     ; altsyncram                                                ; work              ;
;                |altsyncram_5b81:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish3|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0|altsyncram_5b81:auto_generated                                                                                                                                                                                                                                                                                                                                                                                      ; altsyncram_5b81                                           ; work              ;
;       |fish:fish4|                                                                                                                      ; 114 (114)           ; 29 (29)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish4                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; fish                                                      ; work              ;
;          |fish_left_RAM:fish_left|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish4|fish_left_RAM:fish_left                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; fish_left_RAM                                             ; work              ;
;             |altsyncram:fish_mem_rtl_0|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish4|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                                ; work              ;
;                |altsyncram_m781:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish4|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0|altsyncram_m781:auto_generated                                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram_m781                                           ; work              ;
;          |fish_right_RAM:fish_right|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish4|fish_right_RAM:fish_right                                                                                                                                                                                                                                                                                                                                                                                                                                               ; fish_right_RAM                                            ; work              ;
;             |altsyncram:fish_mem_rtl_0|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish4|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                     ; altsyncram                                                ; work              ;
;                |altsyncram_5b81:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish4|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0|altsyncram_5b81:auto_generated                                                                                                                                                                                                                                                                                                                                                                                      ; altsyncram_5b81                                           ; work              ;
;       |fish:fish5|                                                                                                                      ; 115 (115)           ; 29 (29)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish5                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; fish                                                      ; work              ;
;          |fish_left_RAM:fish_left|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish5|fish_left_RAM:fish_left                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; fish_left_RAM                                             ; work              ;
;             |altsyncram:fish_mem_rtl_0|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish5|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                                ; work              ;
;                |altsyncram_m781:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish5|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0|altsyncram_m781:auto_generated                                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram_m781                                           ; work              ;
;          |fish_right_RAM:fish_right|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish5|fish_right_RAM:fish_right                                                                                                                                                                                                                                                                                                                                                                                                                                               ; fish_right_RAM                                            ; work              ;
;             |altsyncram:fish_mem_rtl_0|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish5|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                     ; altsyncram                                                ; work              ;
;                |altsyncram_5b81:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish5|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0|altsyncram_5b81:auto_generated                                                                                                                                                                                                                                                                                                                                                                                      ; altsyncram_5b81                                           ; work              ;
;       |fish:fish6|                                                                                                                      ; 112 (112)           ; 29 (29)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish6                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; fish                                                      ; work              ;
;          |fish_left_RAM:fish_left|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish6|fish_left_RAM:fish_left                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; fish_left_RAM                                             ; work              ;
;             |altsyncram:fish_mem_rtl_0|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish6|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                                ; work              ;
;                |altsyncram_m781:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish6|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0|altsyncram_m781:auto_generated                                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram_m781                                           ; work              ;
;          |fish_right_RAM:fish_right|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish6|fish_right_RAM:fish_right                                                                                                                                                                                                                                                                                                                                                                                                                                               ; fish_right_RAM                                            ; work              ;
;             |altsyncram:fish_mem_rtl_0|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish6|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                     ; altsyncram                                                ; work              ;
;                |altsyncram_5b81:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish6|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0|altsyncram_5b81:auto_generated                                                                                                                                                                                                                                                                                                                                                                                      ; altsyncram_5b81                                           ; work              ;
;       |fish:fish7|                                                                                                                      ; 113 (113)           ; 29 (29)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish7                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; fish                                                      ; work              ;
;          |fish_left_RAM:fish_left|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish7|fish_left_RAM:fish_left                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; fish_left_RAM                                             ; work              ;
;             |altsyncram:fish_mem_rtl_0|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish7|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                                ; work              ;
;                |altsyncram_m781:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish7|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0|altsyncram_m781:auto_generated                                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram_m781                                           ; work              ;
;          |fish_right_RAM:fish_right|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish7|fish_right_RAM:fish_right                                                                                                                                                                                                                                                                                                                                                                                                                                               ; fish_right_RAM                                            ; work              ;
;             |altsyncram:fish_mem_rtl_0|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish7|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                     ; altsyncram                                                ; work              ;
;                |altsyncram_5b81:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish7|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0|altsyncram_5b81:auto_generated                                                                                                                                                                                                                                                                                                                                                                                      ; altsyncram_5b81                                           ; work              ;
;       |fish:fish8|                                                                                                                      ; 115 (115)           ; 29 (29)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish8                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; fish                                                      ; work              ;
;          |fish_left_RAM:fish_left|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish8|fish_left_RAM:fish_left                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; fish_left_RAM                                             ; work              ;
;             |altsyncram:fish_mem_rtl_0|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish8|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                                ; work              ;
;                |altsyncram_m781:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish8|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0|altsyncram_m781:auto_generated                                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram_m781                                           ; work              ;
;          |fish_right_RAM:fish_right|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish8|fish_right_RAM:fish_right                                                                                                                                                                                                                                                                                                                                                                                                                                               ; fish_right_RAM                                            ; work              ;
;             |altsyncram:fish_mem_rtl_0|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish8|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                     ; altsyncram                                                ; work              ;
;                |altsyncram_5b81:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish8|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0|altsyncram_5b81:auto_generated                                                                                                                                                                                                                                                                                                                                                                                      ; altsyncram_5b81                                           ; work              ;
;       |fish:fish9|                                                                                                                      ; 114 (114)           ; 29 (29)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish9                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; fish                                                      ; work              ;
;          |fish_left_RAM:fish_left|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish9|fish_left_RAM:fish_left                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; fish_left_RAM                                             ; work              ;
;             |altsyncram:fish_mem_rtl_0|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish9|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                                ; work              ;
;                |altsyncram_m781:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish9|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0|altsyncram_m781:auto_generated                                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram_m781                                           ; work              ;
;          |fish_right_RAM:fish_right|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish9|fish_right_RAM:fish_right                                                                                                                                                                                                                                                                                                                                                                                                                                               ; fish_right_RAM                                            ; work              ;
;             |altsyncram:fish_mem_rtl_0|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish9|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                     ; altsyncram                                                ; work              ;
;                |altsyncram_5b81:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|fish:fish9|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0|altsyncram_5b81:auto_generated                                                                                                                                                                                                                                                                                                                                                                                      ; altsyncram_5b81                                           ; work              ;
;       |shark:shark1|                                                                                                                    ; 253 (247)           ; 28 (22)                   ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|shark:shark1                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; shark                                                     ; work              ;
;          |shark_left_RAM:shark_left|                                                                                                    ; 0 (0)               ; 3 (0)                     ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|shark:shark1|shark_left_RAM:shark_left                                                                                                                                                                                                                                                                                                                                                                                                                                             ; shark_left_RAM                                            ; work              ;
;             |altsyncram:shark_mem_rtl_0|                                                                                                ; 0 (0)               ; 3 (0)                     ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|shark:shark1|shark_left_RAM:shark_left|altsyncram:shark_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                  ; altsyncram                                                ; work              ;
;                |altsyncram_fb81:auto_generated|                                                                                         ; 0 (0)               ; 3 (3)                     ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|shark:shark1|shark_left_RAM:shark_left|altsyncram:shark_mem_rtl_0|altsyncram_fb81:auto_generated                                                                                                                                                                                                                                                                                                                                                                                   ; altsyncram_fb81                                           ; work              ;
;          |shark_right_RAM:shark_right|                                                                                                  ; 6 (0)               ; 3 (0)                     ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|shark:shark1|shark_right_RAM:shark_right                                                                                                                                                                                                                                                                                                                                                                                                                                           ; shark_right_RAM                                           ; work              ;
;             |altsyncram:shark_mem_rtl_0|                                                                                                ; 6 (0)               ; 3 (0)                     ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|shark:shark1|shark_right_RAM:shark_right|altsyncram:shark_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                ; altsyncram                                                ; work              ;
;                |altsyncram_ug81:auto_generated|                                                                                         ; 6 (0)               ; 3 (3)                     ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|shark:shark1|shark_right_RAM:shark_right|altsyncram:shark_mem_rtl_0|altsyncram_ug81:auto_generated                                                                                                                                                                                                                                                                                                                                                                                 ; altsyncram_ug81                                           ; work              ;
;                   |decode_i8a:rden_decode|                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|fish_top:fish_top1|shark:shark1|shark_right_RAM:shark_right|altsyncram:shark_mem_rtl_0|altsyncram_ug81:auto_generated|decode_i8a:rden_decode                                                                                                                                                                                                                                                                                                                                                          ; decode_i8a                                                ; work              ;
;    |hpi_io_intf:hpi_io_inst|                                                                                                            ; 22 (22)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|hpi_io_intf:hpi_io_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; hpi_io_intf                                               ; work              ;
;    |sld_hub:auto_hub|                                                                                                                   ; 149 (1)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_hub                                                   ; altera_sld        ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 148 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                      ; alt_sld_fab_with_jtag_input                               ; altera_sld        ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 148 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                                                   ; alt_sld_fab                                               ; alt_sld_fab       ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 148 (1)             ; 85 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                               ; alt_sld_fab_alt_sld_fab                                   ; alt_sld_fab       ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 147 (0)             ; 79 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                   ; alt_sld_fab_alt_sld_fab_sldfabric                         ; alt_sld_fab       ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 147 (106)           ; 79 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                      ; sld_jtag_hub                                              ; work              ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                              ; sld_rom_sr                                                ; work              ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                            ; sld_shadow_jsm                                            ; altera_sld        ;
;    |title:title_instance|                                                                                                               ; 60 (40)             ; 0 (0)                     ; 14400       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|title:title_instance                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; title                                                     ; work              ;
;       |lpm_mult:Mult0|                                                                                                                  ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|title:title_instance|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; lpm_mult                                                  ; work              ;
;          |multcore:mult_core|                                                                                                           ; 20 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|title:title_instance|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                                                                                                                ; multcore                                                  ; work              ;
;             |mpar_add:padder|                                                                                                           ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|title:title_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                                                                                                                                ; mpar_add                                                  ; work              ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|title:title_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                               ; work              ;
;                   |add_sub_kgh:auto_generated|                                                                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|title:title_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                                                                                                                                                                                                                                                                                                                                                                                ; add_sub_kgh                                               ; work              ;
;                |mpar_add:sub_par_add|                                                                                                   ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|title:title_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                                                                                                                                                                           ; mpar_add                                                  ; work              ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|title:title_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                                                                                      ; lpm_add_sub                                               ; work              ;
;                      |add_sub_ogh:auto_generated|                                                                                       ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|title:title_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated                                                                                                                                                                                                                                                                                                                                                           ; add_sub_ogh                                               ; work              ;
;       |title_RAM:title_RAM_inst|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 14400       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|title:title_instance|title_RAM:title_RAM_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; title_RAM                                                 ; work              ;
;          |altsyncram:title_mem_rtl_0|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 14400       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|title:title_instance|title_RAM:title_RAM_inst|altsyncram:title_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                              ; altsyncram                                                ; work              ;
;             |altsyncram_up71:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 14400       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|title:title_instance|title_RAM:title_RAM_inst|altsyncram:title_mem_rtl_0|altsyncram_up71:auto_generated                                                                                                                                                                                                                                                                                                                                                                                               ; altsyncram_up71                                           ; work              ;
;    |user:user1|                                                                                                                         ; 140 (140)           ; 28 (28)                   ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|user:user1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; user                                                      ; work              ;
;       |user_left_RAM:user_left|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|user:user1|user_left_RAM:user_left                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; user_left_RAM                                             ; work              ;
;          |altsyncram:user_mem_rtl_0|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|user:user1|user_left_RAM:user_left|altsyncram:user_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altsyncram                                                ; work              ;
;             |altsyncram_f781:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|user:user1|user_left_RAM:user_left|altsyncram:user_mem_rtl_0|altsyncram_f781:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                           ; altsyncram_f781                                           ; work              ;
;       |user_right_RAM:user_right|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|user:user1|user_right_RAM:user_right                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; user_right_RAM                                            ; work              ;
;          |altsyncram:user_mem_rtl_0|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|user:user1|user_right_RAM:user_right|altsyncram:user_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram                                                ; work              ;
;             |altsyncram_jg81:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|user:user1|user_right_RAM:user_right|altsyncram:user_mem_rtl_0|altsyncram_jg81:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                         ; altsyncram_jg81                                           ; work              ;
;    |user_2:user2|                                                                                                                       ; 139 (139)           ; 28 (28)                   ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|user_2:user2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; user_2                                                    ; work              ;
;       |user2_left_RAM:user_left|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|user_2:user2|user2_left_RAM:user_left                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; user2_left_RAM                                            ; work              ;
;          |altsyncram:user_mem_rtl_0|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|user_2:user2|user2_left_RAM:user_left|altsyncram:user_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                                ; work              ;
;             |altsyncram_vb81:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|user_2:user2|user2_left_RAM:user_left|altsyncram:user_mem_rtl_0|altsyncram_vb81:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram_vb81                                           ; work              ;
;       |user2_right_RAM:user_right|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|user_2:user2|user2_right_RAM:user_right                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; user2_right_RAM                                           ; work              ;
;          |altsyncram:user_mem_rtl_0|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|user_2:user2|user2_right_RAM:user_right|altsyncram:user_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altsyncram                                                ; work              ;
;             |altsyncram_qd81:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|user_2:user2|user2_right_RAM:user_right|altsyncram:user_mem_rtl_0|altsyncram_qd81:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                      ; altsyncram_qd81                                           ; work              ;
;    |vga_clk:vga_clk_instance|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|vga_clk:vga_clk_instance                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; vga_clk                                                   ; work              ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|vga_clk:vga_clk_instance|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altpll                                                    ; work              ;
;          |vga_clk_altpll:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                        ; vga_clk_altpll                                            ; work              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------------+
; background:background_instance|background_RAM:background_RAM_inst|altsyncram:background_mem_rtl_0|altsyncram_mb81:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                     ; AUTO ; ROM              ; 76800        ; 4            ; --           ; --           ; 307200 ; db/final_project.ram0_background_RAM_ea427172.hdl.mif  ;
; controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                              ; AUTO ; ROM              ; 76800        ; 4            ; --           ; --           ; 307200 ; db/final_project.ram0_start_RAM_c5135f12.hdl.mif       ;
; controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                        ; AUTO ; ROM              ; 76800        ; 4            ; --           ; --           ; 307200 ; db/final_project.ram0_user1win_RAM_1911a4f5.hdl.mif    ;
; controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                        ; AUTO ; ROM              ; 76800        ; 4            ; --           ; --           ; 307200 ; db/final_project.ram0_user2win_RAM_aed30bc1.hdl.mif    ;
; final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                                   ;
; final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                                   ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem|final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                                                   ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_register_bank_a_module:final_project_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                                   ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_register_bank_b_module:final_project_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                                   ;
; final_project_soc:nios_system|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lqh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                           ; AUTO ; Single Port      ; 4            ; 32           ; --           ; --           ; 128    ; final_project_soc_onchip_memory2_0.hex                 ;
; fish_top:fish_top1|fish:fish1|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0|altsyncram_m781:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                       ; AUTO ; ROM              ; 1024         ; 4            ; --           ; --           ; 4096   ; db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif   ;
; fish_top:fish_top1|fish:fish1|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0|altsyncram_5b81:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                     ; AUTO ; ROM              ; 1024         ; 4            ; --           ; --           ; 4096   ; db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif   ;
; fish_top:fish_top1|fish:fish2|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0|altsyncram_m781:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                       ; AUTO ; ROM              ; 1024         ; 4            ; --           ; --           ; 4096   ; db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif   ;
; fish_top:fish_top1|fish:fish2|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0|altsyncram_5b81:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                     ; AUTO ; ROM              ; 1024         ; 4            ; --           ; --           ; 4096   ; db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif   ;
; fish_top:fish_top1|fish:fish3|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0|altsyncram_m781:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                       ; AUTO ; ROM              ; 1024         ; 4            ; --           ; --           ; 4096   ; db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif   ;
; fish_top:fish_top1|fish:fish3|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0|altsyncram_5b81:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                     ; AUTO ; ROM              ; 1024         ; 4            ; --           ; --           ; 4096   ; db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif   ;
; fish_top:fish_top1|fish:fish4|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0|altsyncram_m781:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                       ; AUTO ; ROM              ; 1024         ; 4            ; --           ; --           ; 4096   ; db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif   ;
; fish_top:fish_top1|fish:fish4|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0|altsyncram_5b81:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                     ; AUTO ; ROM              ; 1024         ; 4            ; --           ; --           ; 4096   ; db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif   ;
; fish_top:fish_top1|fish:fish5|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0|altsyncram_m781:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                       ; AUTO ; ROM              ; 1024         ; 4            ; --           ; --           ; 4096   ; db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif   ;
; fish_top:fish_top1|fish:fish5|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0|altsyncram_5b81:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                     ; AUTO ; ROM              ; 1024         ; 4            ; --           ; --           ; 4096   ; db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif   ;
; fish_top:fish_top1|fish:fish6|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0|altsyncram_m781:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                       ; AUTO ; ROM              ; 1024         ; 4            ; --           ; --           ; 4096   ; db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif   ;
; fish_top:fish_top1|fish:fish6|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0|altsyncram_5b81:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                     ; AUTO ; ROM              ; 1024         ; 4            ; --           ; --           ; 4096   ; db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif   ;
; fish_top:fish_top1|fish:fish7|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0|altsyncram_m781:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                       ; AUTO ; ROM              ; 1024         ; 4            ; --           ; --           ; 4096   ; db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif   ;
; fish_top:fish_top1|fish:fish7|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0|altsyncram_5b81:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                     ; AUTO ; ROM              ; 1024         ; 4            ; --           ; --           ; 4096   ; db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif   ;
; fish_top:fish_top1|fish:fish8|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0|altsyncram_m781:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                       ; AUTO ; ROM              ; 1024         ; 4            ; --           ; --           ; 4096   ; db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif   ;
; fish_top:fish_top1|fish:fish8|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0|altsyncram_5b81:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                     ; AUTO ; ROM              ; 1024         ; 4            ; --           ; --           ; 4096   ; db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif   ;
; fish_top:fish_top1|fish:fish9|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0|altsyncram_m781:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                       ; AUTO ; ROM              ; 1024         ; 4            ; --           ; --           ; 4096   ; db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif   ;
; fish_top:fish_top1|fish:fish9|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0|altsyncram_5b81:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                     ; AUTO ; ROM              ; 1024         ; 4            ; --           ; --           ; 4096   ; db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif   ;
; fish_top:fish_top1|shark:shark1|shark_left_RAM:shark_left|altsyncram:shark_mem_rtl_0|altsyncram_fb81:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                  ; AUTO ; ROM              ; 49152        ; 4            ; --           ; --           ; 196608 ; db/final_project.ram0_shark_left_RAM_14a410c6.hdl.mif  ;
; fish_top:fish_top1|shark:shark1|shark_right_RAM:shark_right|altsyncram:shark_mem_rtl_0|altsyncram_ug81:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                ; AUTO ; ROM              ; 49152        ; 4            ; --           ; --           ; 196608 ; db/final_project.ram0_shark_right_RAM_948abb15.hdl.mif ;
; title:title_instance|title_RAM:title_RAM_inst|altsyncram:title_mem_rtl_0|altsyncram_up71:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                              ; AUTO ; ROM              ; 4800         ; 4            ; --           ; --           ; 19200  ; db/final_project.ram0_title_RAM_1f31965a.hdl.mif       ;
; user:user1|user_left_RAM:user_left|altsyncram:user_mem_rtl_0|altsyncram_f781:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                          ; AUTO ; ROM              ; 3072         ; 4            ; --           ; --           ; 12288  ; db/final_project.ram0_user_left_RAM_4b60989e.hdl.mif   ;
; user:user1|user_right_RAM:user_right|altsyncram:user_mem_rtl_0|altsyncram_jg81:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                        ; AUTO ; ROM              ; 3072         ; 4            ; --           ; --           ; 12288  ; db/final_project.ram0_user_right_RAM_ab76cabf.hdl.mif  ;
; user_2:user2|user2_left_RAM:user_left|altsyncram:user_mem_rtl_0|altsyncram_vb81:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                       ; AUTO ; ROM              ; 3072         ; 4            ; --           ; --           ; 12288  ; db/final_project.ram0_user2_left_RAM_b0f9d9b9.hdl.mif  ;
; user_2:user2|user2_right_RAM:user_right|altsyncram:user_mem_rtl_0|altsyncram_qd81:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                     ; AUTO ; ROM              ; 3072         ; 4            ; --           ; --           ; 12288  ; db/final_project.ram0_user2_right_RAM_4449bfb2.hdl.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                    ; IP Include File        ;
+--------+------------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                        ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                        ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                        ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                        ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                        ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system                                                                                                                                                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_irq_mapper:irq_mapper                                                                                                                                                                                               ; final_project_soc.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                             ; final_project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_keycode:keycode                                                                                                                                                                                                     ; final_project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_keycode:keycode_0                                                                                                                                                                                                   ; final_project_soc.qsys ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                 ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                         ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                   ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                     ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0               ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                     ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0               ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                     ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0               ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                     ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0               ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                     ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0               ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                     ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0               ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                     ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0               ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                     ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0               ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                     ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0               ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                     ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0               ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                     ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0               ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                     ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0               ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                     ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0               ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                 ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                             ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                     ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                     ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                     ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                     ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                     ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                            ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                            ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                            ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                   ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                              ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_0_s1_agent                                                                                                                                    ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo                                                                                                                               ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_0_s1_translator                                                                                                                          ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                      ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                 ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                            ; final_project_soc.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                             ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                    ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                               ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                          ; final_project_soc.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                ; final_project_soc.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                      ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                             ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                        ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                   ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent                                                                                                                              ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo                                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator                                                                                                                    ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent                                                                                                                                   ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo                                                                                                                              ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator                                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent                                                                                                                                 ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo                                                                                                                            ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator                                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent                                                                                                                                    ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo                                                                                                                               ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator                                                                                                                          ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent                                                                                                                                ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo                                                                                                                           ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator                                                                                                                      ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent                                                                                                                                    ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo                                                                                                                               ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator                                                                                                                          ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router:router                                                                                                                               ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_001:router_001                                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_002                                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_003                                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_004                                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_005                                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_006                                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_007                                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_008                                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_009                                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_010                                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_011                                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_012                                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_013                                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_014                                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_015                                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                 ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                 ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                 ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                 ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                 ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                     ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                     ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                     ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                     ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                     ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                     ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                     ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                     ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                             ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                     ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent                                                                                                                             ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                        ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                   ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                        ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                 ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                   ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                              ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                      ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                 ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                            ; final_project_soc.qsys ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                           ; final_project_soc.qsys ;
; Altera ; altera_nios2_gen2_unit                   ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                    ; final_project_soc.qsys ;
; Altera ; altera_avalon_onchip_memory2             ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                   ; final_project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_otg_hpi_address:otg_hpi_address                                                                                                                                                                                     ; final_project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_otg_hpi_cs:otg_hpi_cs                                                                                                                                                                                               ; final_project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_otg_hpi_data:otg_hpi_data                                                                                                                                                                                           ; final_project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_otg_hpi_cs:otg_hpi_r                                                                                                                                                                                                ; final_project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_otg_hpi_cs:otg_hpi_reset                                                                                                                                                                                            ; final_project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_otg_hpi_cs:otg_hpi_w                                                                                                                                                                                                ; final_project_soc.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|altera_reset_controller:rst_controller                                                                                                                                                                                                ; final_project_soc.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|altera_reset_controller:rst_controller_001                                                                                                                                                                                            ; final_project_soc.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|altera_reset_controller:rst_controller_002                                                                                                                                                                                            ; final_project_soc.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_sdram:sdram                                                                                                                                                                                                         ; final_project_soc.qsys ;
; Altera ; altpll                                   ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_sdram_pll:sdram_pll                                                                                                                                                                                                 ; final_project_soc.qsys ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_system|final_project_soc_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                           ; final_project_soc.qsys ;
; Altera ; ALTPLL                                   ; 18.1    ; N/A          ; N/A          ; |final_project|vga_clk:vga_clk_instance                                                                                                                                                                                                                                            ; vga_clk.v              ;
+--------+------------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |final_project|final_project_soc:nios_system|final_project_soc_sdram:sdram|m_next ;
+------------------+------------------+------------------+------------------+-----------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001      ;
+------------------+------------------+------------------+------------------+-----------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                     ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                     ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                     ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                     ;
+------------------+------------------+------------------+------------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |final_project|final_project_soc:nios_system|final_project_soc_sdram:sdram|m_state                                                                                                    ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |final_project|final_project_soc:nios_system|final_project_soc_sdram:sdram|i_next ;
+------------+------------+------------+------------+-----------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                    ;
+------------+------------+------------+------------+-----------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                             ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                             ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                             ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                             ;
+------------+------------+------------+------------+-----------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |final_project|final_project_soc:nios_system|final_project_soc_sdram:sdram|i_state ;
+-------------+-------------+-------------+-------------+-------------+-------------+----------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000    ;
+-------------+-------------+-------------+-------------+-------------+-------------+----------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1              ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1              ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1              ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1              ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1              ;
+-------------+-------------+-------------+-------------+-------------+-------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                           ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Total number of protected registers is 64                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LEDG[0]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; LEDG[1]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; LEDG[2]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; LEDG[3]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; LEDG[4]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; LEDG[5]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; LEDG[6]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; LEDG[7]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,65..67,69,71,72,87..89]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,65..67,69,71,72,87..89]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65,69,71,72,86..89]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65,69,71,72,86..89]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_0_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[4,6..9,16,18,19,21,25..28,31]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_otg_hpi_data:otg_hpi_data|readdata[16..31]                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[0..4,6..31]                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_ipending_reg[0..4,6..31]                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_im:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_im:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[16..31]                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[1..4,6..31]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                            ; Merged with final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                            ; Merged with final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                            ; Merged with final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                            ; Merged with final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                            ; Merged with final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                            ; Merged with final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                            ; Merged with final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                            ; Merged with final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                            ; Merged with final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                            ; Merged with final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                             ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                             ; Merged with final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                            ; Merged with final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                            ; Merged with final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                            ; Merged with final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                            ; Merged with final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                            ; Merged with final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                            ; Merged with final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                            ; Merged with final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                            ; Merged with final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                            ; Merged with final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                             ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                             ; Merged with final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                             ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                             ; Merged with final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                             ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                             ; Merged with final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                             ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                             ; Merged with final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                             ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                             ; Merged with final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                             ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                             ; Merged with final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                            ; Merged with final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                             ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                             ; Merged with final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                             ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                             ; Merged with final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                            ; Merged with final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                            ;
; user:user1|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                                                                                                          ; Merged with fish_top:fish_top1|shark:shark1|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                                                                                     ;
; user_2:user2|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged with fish_top:fish_top1|shark:shark1|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                                                                                     ;
; fish_top:fish_top1|fish:fish1|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with fish_top:fish_top1|shark:shark1|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                                                                                     ;
; fish_top:fish_top1|fish:fish2|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with fish_top:fish_top1|shark:shark1|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                                                                                     ;
; fish_top:fish_top1|fish:fish3|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with fish_top:fish_top1|shark:shark1|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                                                                                     ;
; fish_top:fish_top1|fish:fish4|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with fish_top:fish_top1|shark:shark1|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                                                                                     ;
; fish_top:fish_top1|fish:fish5|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with fish_top:fish_top1|shark:shark1|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                                                                                     ;
; fish_top:fish_top1|fish:fish6|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with fish_top:fish_top1|shark:shark1|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                                                                                     ;
; fish_top:fish_top1|fish:fish7|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with fish_top:fish_top1|shark:shark1|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                                                                                     ;
; fish_top:fish_top1|fish:fish8|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with fish_top:fish_top1|shark:shark1|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                                                                                     ;
; fish_top:fish_top1|fish:fish9|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with fish_top:fish_top1|shark:shark1|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                                                                                     ;
; fish_top:fish_top1|fish:fish9|fish_X_Motion[6..8]                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged with fish_top:fish_top1|fish:fish9|fish_X_Motion[9]                                                                                                                                                                                                                                                                                                                                                                                                        ;
; fish_top:fish_top1|fish:fish9|fish_X_Motion[2..4]                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged with fish_top:fish_top1|fish:fish9|fish_X_Motion[5]                                                                                                                                                                                                                                                                                                                                                                                                        ;
; fish_top:fish_top1|fish:fish9|fish_Y_Motion[4..8]                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged with fish_top:fish_top1|fish:fish9|fish_Y_Motion[9]                                                                                                                                                                                                                                                                                                                                                                                                        ;
; fish_top:fish_top1|fish:fish9|fish_Y_Motion[1,2]                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with fish_top:fish_top1|fish:fish9|fish_Y_Motion[3]                                                                                                                                                                                                                                                                                                                                                                                                        ;
; fish_top:fish_top1|fish:fish8|fish_X_Motion[1..8]                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged with fish_top:fish_top1|fish:fish8|fish_X_Motion[9]                                                                                                                                                                                                                                                                                                                                                                                                        ;
; fish_top:fish_top1|fish:fish8|fish_Y_Motion[1..8]                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged with fish_top:fish_top1|fish:fish8|fish_Y_Motion[9]                                                                                                                                                                                                                                                                                                                                                                                                        ;
; fish_top:fish_top1|fish:fish7|fish_X_Motion[1,2,4,5,7]                                                                                                                                                                                                                                                                                                                                                                                                ; Merged with fish_top:fish_top1|fish:fish7|fish_X_Motion[9]                                                                                                                                                                                                                                                                                                                                                                                                        ;
; fish_top:fish_top1|fish:fish7|fish_X_Motion[3,6]                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with fish_top:fish_top1|fish:fish7|fish_X_Motion[8]                                                                                                                                                                                                                                                                                                                                                                                                        ;
; fish_top:fish_top1|fish:fish7|fish_Y_Motion[1..8]                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged with fish_top:fish_top1|fish:fish7|fish_Y_Motion[9]                                                                                                                                                                                                                                                                                                                                                                                                        ;
; fish_top:fish_top1|fish:fish6|fish_X_Motion[2..7]                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged with fish_top:fish_top1|fish:fish6|fish_X_Motion[9]                                                                                                                                                                                                                                                                                                                                                                                                        ;
; fish_top:fish_top1|fish:fish6|fish_X_Motion[1]                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged with fish_top:fish_top1|fish:fish6|fish_X_Motion[8]                                                                                                                                                                                                                                                                                                                                                                                                        ;
; fish_top:fish_top1|fish:fish6|fish_Y_Motion[1..4,6,8]                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged with fish_top:fish_top1|fish:fish6|fish_Y_Motion[9]                                                                                                                                                                                                                                                                                                                                                                                                        ;
; fish_top:fish_top1|fish:fish5|fish_X_Motion[1..8]                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged with fish_top:fish_top1|fish:fish5|fish_X_Motion[9]                                                                                                                                                                                                                                                                                                                                                                                                        ;
; fish_top:fish_top1|fish:fish5|fish_Y_Motion[1..8]                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged with fish_top:fish_top1|fish:fish5|fish_Y_Motion[9]                                                                                                                                                                                                                                                                                                                                                                                                        ;
; fish_top:fish_top1|fish:fish4|fish_X_Motion[1,2,4..7]                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged with fish_top:fish_top1|fish:fish4|fish_X_Motion[9]                                                                                                                                                                                                                                                                                                                                                                                                        ;
; fish_top:fish_top1|fish:fish4|fish_X_Motion[3]                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged with fish_top:fish_top1|fish:fish4|fish_X_Motion[8]                                                                                                                                                                                                                                                                                                                                                                                                        ;
; fish_top:fish_top1|fish:fish4|fish_Y_Motion[1..8]                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged with fish_top:fish_top1|fish:fish4|fish_Y_Motion[9]                                                                                                                                                                                                                                                                                                                                                                                                        ;
; fish_top:fish_top1|fish:fish3|fish_X_Motion[1..8]                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged with fish_top:fish_top1|fish:fish3|fish_X_Motion[9]                                                                                                                                                                                                                                                                                                                                                                                                        ;
; fish_top:fish_top1|fish:fish3|fish_Y_Motion[1..8]                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged with fish_top:fish_top1|fish:fish3|fish_Y_Motion[9]                                                                                                                                                                                                                                                                                                                                                                                                        ;
; fish_top:fish_top1|fish:fish2|fish_X_Motion[1..8]                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged with fish_top:fish_top1|fish:fish2|fish_X_Motion[9]                                                                                                                                                                                                                                                                                                                                                                                                        ;
; fish_top:fish_top1|fish:fish2|fish_Y_Motion[1..6,8]                                                                                                                                                                                                                                                                                                                                                                                                   ; Merged with fish_top:fish_top1|fish:fish2|fish_Y_Motion[9]                                                                                                                                                                                                                                                                                                                                                                                                        ;
; fish_top:fish_top1|fish:fish1|fish_X_Motion[1..4,6..8]                                                                                                                                                                                                                                                                                                                                                                                                ; Merged with fish_top:fish_top1|fish:fish1|fish_X_Motion[9]                                                                                                                                                                                                                                                                                                                                                                                                        ;
; fish_top:fish_top1|fish:fish1|fish_Y_Motion[1..8]                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged with fish_top:fish_top1|fish:fish1|fish_Y_Motion[9]                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                                  ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                  ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                  ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                  ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                                     ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                     ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                     ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                     ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                                ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][72]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                     ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                     ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                     ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                     ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0..3,5,10..15,17,20,22..24,29]                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:nios_system|final_project_soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                                                                                                ;
; fish_top:fish_top1|fish:fish9|fish_X_Motion[5]                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged with fish_top:fish_top1|fish:fish9|fish_X_Motion[9]                                                                                                                                                                                                                                                                                                                                                                                                        ;
; fish_top:fish_top1|fish:fish9|fish_Y_Motion[3]                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged with fish_top:fish_top1|fish:fish9|fish_Y_Motion[9]                                                                                                                                                                                                                                                                                                                                                                                                        ;
; fish_top:fish_top1|fish:fish7|fish_X_Motion[8]                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged with fish_top:fish_top1|fish:fish7|fish_X_Motion[9]                                                                                                                                                                                                                                                                                                                                                                                                        ;
; fish_top:fish_top1|fish:fish6|fish_Y_Motion[5,7]                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with fish_top:fish_top1|fish:fish6|fish_Y_Motion[9]                                                                                                                                                                                                                                                                                                                                                                                                        ;
; fish_top:fish_top1|fish:fish4|fish_X_Motion[8]                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged with fish_top:fish_top1|fish:fish4|fish_X_Motion[9]                                                                                                                                                                                                                                                                                                                                                                                                        ;
; fish_top:fish_top1|fish:fish9|fish_X_Motion[1]                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged with fish_top:fish_top1|fish:fish9|fish_X_Motion[9]                                                                                                                                                                                                                                                                                                                                                                                                        ;
; fish_top:fish_top1|fish:fish2|fish_Y_Motion[7]                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged with fish_top:fish_top1|fish:fish2|fish_Y_Motion[9]                                                                                                                                                                                                                                                                                                                                                                                                        ;
; fish_top:fish_top1|fish:fish1|fish_X_Motion[5]                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged with fish_top:fish_top1|fish:fish1|fish_X_Motion[9]                                                                                                                                                                                                                                                                                                                                                                                                        ;
; fish_top:fish_top1|fish:fish2|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                                                                                   ; Merged with fish_top:fish_top1|fish:fish1|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                                                                                   ;
; fish_top:fish_top1|fish:fish3|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                                                                                   ; Merged with fish_top:fish_top1|fish:fish1|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                                                                                   ;
; fish_top:fish_top1|fish:fish4|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                                                                                   ; Merged with fish_top:fish_top1|fish:fish1|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                                                                                   ;
; fish_top:fish_top1|fish:fish5|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                                                                                   ; Merged with fish_top:fish_top1|fish:fish1|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                                                                                   ;
; fish_top:fish_top1|fish:fish6|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                                                                                   ; Merged with fish_top:fish_top1|fish:fish1|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                                                                                   ;
; fish_top:fish_top1|fish:fish7|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                                                                                   ; Merged with fish_top:fish_top1|fish:fish1|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                                                                                   ;
; fish_top:fish_top1|fish:fish8|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                                                                                   ; Merged with fish_top:fish_top1|fish:fish1|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                                                                                   ;
; fish_top:fish_top1|fish:fish9|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                                                                                   ; Merged with fish_top:fish_top1|fish:fish1|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                                                                                   ;
; fish_top:fish_top1|shark:shark1|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged with fish_top:fish_top1|fish:fish1|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                                                                                   ;
; user:user1|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with fish_top:fish_top1|fish:fish1|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                                                                                   ;
; user_2:user2|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged with fish_top:fish_top1|fish:fish1|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                                                                                   ;
; fish_top:fish_top1|fish:fish6|fish_X_Motion[9]                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged with fish_top:fish_top1|fish:fish6|fish_X_Motion[8]                                                                                                                                                                                                                                                                                                                                                                                                        ;
; user_2:user2|user_X_Motion[3..9]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with user_2:user2|user_X_Motion[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; user:user1|user_X_Motion[3..9]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged with user:user1|user_X_Motion[2]                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; user:user1|user_Y_Motion[3..9]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged with user:user1|user_Y_Motion[2]                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; user_2:user2|user_Y_Motion[3..9]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with user_2:user2|user_Y_Motion[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                                                                 ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                 ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                ; Merged with final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                 ; Merged with final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                           ; Merged with final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                ; Merged with final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                              ; Merged with final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                 ; Merged with final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                             ; Merged with final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                 ; Merged with final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                     ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                     ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                     ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                     ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                                ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][72]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][88]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][72]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][88]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][89]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][72]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][88]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][72]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][88]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][89]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][71]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][72]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][88]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][89]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                                     ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                     ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                     ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                     ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                                  ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                  ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                  ; Merged with final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                  ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][73]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_system|final_project_soc_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Total Number of Removed Registers = 1192                                                                                                                                                                                                                                                                                                                                                                                                              ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                           ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                   ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                      ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                    ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                 ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                         ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                         ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                      ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|locked[1],                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                                                                                                    ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|locked[0]                                                                                                                                                                                                                                                                                             ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                             ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                                  ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                                                                                                 ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                                                                                                 ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                                                                                                 ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                                                                                                 ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                                                                                                 ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                                                                                                 ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                                                                                                 ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                                                                                                 ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                                                                                                 ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                                                                                                 ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                                                                                                    ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                                                                                    ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                                                                                    ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                                                                                    ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                                                                                                    ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                                                                                                    ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                                                                                    ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_otg_hpi_data:otg_hpi_data|readdata[31]                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_otg_hpi_data:otg_hpi_data|readdata[30]                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_otg_hpi_data:otg_hpi_data|readdata[29]                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_otg_hpi_data:otg_hpi_data|readdata[28]                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_otg_hpi_data:otg_hpi_data|readdata[27]                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_otg_hpi_data:otg_hpi_data|readdata[26]                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_otg_hpi_data:otg_hpi_data|readdata[25]                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_otg_hpi_data:otg_hpi_data|readdata[24]                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_otg_hpi_data:otg_hpi_data|readdata[23]                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_otg_hpi_data:otg_hpi_data|readdata[22]                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_otg_hpi_data:otg_hpi_data|readdata[21]                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_otg_hpi_data:otg_hpi_data|readdata[20]                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_otg_hpi_data:otg_hpi_data|readdata[19]                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_otg_hpi_data:otg_hpi_data|readdata[18]                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_otg_hpi_data:otg_hpi_data|readdata[17]                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_otg_hpi_data:otg_hpi_data|readdata[16]                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                   ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                    ; Lost Fanouts              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                    ; Lost Fanouts              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                    ; Lost Fanouts              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                    ; Lost Fanouts              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                ; Lost Fanouts              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                  ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                ; Lost Fanouts              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                  ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                ; Lost Fanouts              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                  ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                ; Lost Fanouts              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                  ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                   ; Lost Fanouts              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                     ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                   ; Lost Fanouts              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                     ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                   ; Lost Fanouts              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                     ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                   ; Lost Fanouts              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                     ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                    ; Lost Fanouts              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                    ; Lost Fanouts              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                    ; Lost Fanouts              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                    ; Lost Fanouts              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                    ; Lost Fanouts              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                    ; Lost Fanouts              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                    ; Lost Fanouts              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                    ; Lost Fanouts              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                 ; Lost Fanouts              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                 ; Lost Fanouts              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                 ; Lost Fanouts              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                 ; Lost Fanouts              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                              ; Lost Fanouts              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                              ; Lost Fanouts              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                              ; Lost Fanouts              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                      ; Lost Fanouts              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                      ; Lost Fanouts              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                      ; Lost Fanouts              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                      ; Lost Fanouts              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                   ; Lost Fanouts              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                     ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                   ; Lost Fanouts              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                     ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                   ; Lost Fanouts              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                     ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                   ; Lost Fanouts              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                     ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                              ; Lost Fanouts              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                                                               ; Stuck at VCC              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                                                               ; Stuck at VCC              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                                                               ; Stuck at VCC              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                                                               ; Stuck at VCC              ; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2521  ;
; Number of registers using Synchronous Clear  ; 111   ;
; Number of registers using Synchronous Load   ; 426   ;
; Number of registers using Asynchronous Clear ; 1297  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1416  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                                         ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; final_project_soc:nios_system|final_project_soc_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                      ; 2       ;
; final_project_soc:nios_system|final_project_soc_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                      ; 2       ;
; final_project_soc:nios_system|final_project_soc_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                      ; 2       ;
; final_project_soc:nios_system|final_project_soc_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                      ; 1       ;
; final_project_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                   ; 231     ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                            ; 29      ;
; final_project_soc:nios_system|final_project_soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                    ; 11      ;
; final_project_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                               ; 405     ;
; final_project_soc:nios_system|final_project_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                      ; 2       ;
; final_project_soc:nios_system|final_project_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                      ; 2       ;
; final_project_soc:nios_system|final_project_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                      ; 2       ;
; final_project_soc:nios_system|final_project_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                      ; 2       ;
; final_project_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                    ; 1       ;
; final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                            ; 4       ;
; final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                    ; 3       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                   ; 9       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|F_pc[26]                                                                                                                                                                                                                 ; 4       ;
; final_project_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                ; 1       ;
; final_project_soc:nios_system|final_project_soc_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                                                                           ; 2       ;
; final_project_soc:nios_system|final_project_soc_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                                           ; 2       ;
; final_project_soc:nios_system|final_project_soc_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                            ; 2       ;
; final_project_soc:nios_system|final_project_soc_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                            ; 2       ;
; final_project_soc:nios_system|final_project_soc_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                                                                            ; 2       ;
; final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                        ; 11      ;
; final_project_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                              ; 1       ;
; final_project_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                    ; 1       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                          ; 2       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                          ; 2       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                          ; 2       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                          ; 2       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                          ; 2       ;
; final_project_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                ; 1       ;
; final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                             ; 3       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                           ; 9       ;
; final_project_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                           ; 1       ;
; final_project_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                           ; 4       ;
; final_project_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                              ; 2       ;
; final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                            ; 3       ;
; final_project_soc:nios_system|final_project_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                            ; 2       ;
; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5] ; 2       ;
; final_project_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                           ; 1       ;
; final_project_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                              ; 1       ;
; final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                 ; 2       ;
; final_project_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                           ; 1       ;
; final_project_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                               ; 1       ;
; final_project_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                ; 1       ;
; final_project_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]           ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]           ; 3       ;
; Total number of inverted registers = 49                                                                                                                                                                                                                                                                                                   ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                               ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------+
; Register Name                                                                              ; Megafunction                                                                           ; Type ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------+
; background:background_instance|background_RAM:background_RAM_inst|background_address[0..2] ; background:background_instance|background_RAM:background_RAM_inst|background_mem_rtl_0 ; RAM  ;
; fish_top:fish_top1|fish:fish9|fish_right_RAM:fish_right|fish_address[0..3]                 ; fish_top:fish_top1|fish:fish9|fish_right_RAM:fish_right|fish_mem_rtl_0                 ; RAM  ;
; fish_top:fish_top1|fish:fish9|fish_left_RAM:fish_left|fish_address[0..3]                   ; fish_top:fish_top1|fish:fish9|fish_left_RAM:fish_left|fish_mem_rtl_0                   ; RAM  ;
; fish_top:fish_top1|fish:fish8|fish_right_RAM:fish_right|fish_address[0..3]                 ; fish_top:fish_top1|fish:fish8|fish_right_RAM:fish_right|fish_mem_rtl_0                 ; RAM  ;
; fish_top:fish_top1|fish:fish8|fish_left_RAM:fish_left|fish_address[0..3]                   ; fish_top:fish_top1|fish:fish8|fish_left_RAM:fish_left|fish_mem_rtl_0                   ; RAM  ;
; fish_top:fish_top1|fish:fish7|fish_right_RAM:fish_right|fish_address[0..3]                 ; fish_top:fish_top1|fish:fish7|fish_right_RAM:fish_right|fish_mem_rtl_0                 ; RAM  ;
; fish_top:fish_top1|fish:fish7|fish_left_RAM:fish_left|fish_address[0..3]                   ; fish_top:fish_top1|fish:fish7|fish_left_RAM:fish_left|fish_mem_rtl_0                   ; RAM  ;
; fish_top:fish_top1|fish:fish6|fish_right_RAM:fish_right|fish_address[0..3]                 ; fish_top:fish_top1|fish:fish6|fish_right_RAM:fish_right|fish_mem_rtl_0                 ; RAM  ;
; fish_top:fish_top1|fish:fish6|fish_left_RAM:fish_left|fish_address[0..3]                   ; fish_top:fish_top1|fish:fish6|fish_left_RAM:fish_left|fish_mem_rtl_0                   ; RAM  ;
; fish_top:fish_top1|fish:fish5|fish_right_RAM:fish_right|fish_address[0..3]                 ; fish_top:fish_top1|fish:fish5|fish_right_RAM:fish_right|fish_mem_rtl_0                 ; RAM  ;
; fish_top:fish_top1|fish:fish5|fish_left_RAM:fish_left|fish_address[0..3]                   ; fish_top:fish_top1|fish:fish5|fish_left_RAM:fish_left|fish_mem_rtl_0                   ; RAM  ;
; fish_top:fish_top1|fish:fish4|fish_right_RAM:fish_right|fish_address[0..3]                 ; fish_top:fish_top1|fish:fish4|fish_right_RAM:fish_right|fish_mem_rtl_0                 ; RAM  ;
; fish_top:fish_top1|fish:fish4|fish_left_RAM:fish_left|fish_address[0..3]                   ; fish_top:fish_top1|fish:fish4|fish_left_RAM:fish_left|fish_mem_rtl_0                   ; RAM  ;
; fish_top:fish_top1|fish:fish3|fish_right_RAM:fish_right|fish_address[0..3]                 ; fish_top:fish_top1|fish:fish3|fish_right_RAM:fish_right|fish_mem_rtl_0                 ; RAM  ;
; fish_top:fish_top1|fish:fish3|fish_left_RAM:fish_left|fish_address[0..3]                   ; fish_top:fish_top1|fish:fish3|fish_left_RAM:fish_left|fish_mem_rtl_0                   ; RAM  ;
; fish_top:fish_top1|fish:fish2|fish_right_RAM:fish_right|fish_address[0..3]                 ; fish_top:fish_top1|fish:fish2|fish_right_RAM:fish_right|fish_mem_rtl_0                 ; RAM  ;
; fish_top:fish_top1|fish:fish2|fish_left_RAM:fish_left|fish_address[0..3]                   ; fish_top:fish_top1|fish:fish2|fish_left_RAM:fish_left|fish_mem_rtl_0                   ; RAM  ;
; fish_top:fish_top1|fish:fish1|fish_right_RAM:fish_right|fish_address[0..3]                 ; fish_top:fish_top1|fish:fish1|fish_right_RAM:fish_right|fish_mem_rtl_0                 ; RAM  ;
; fish_top:fish_top1|fish:fish1|fish_left_RAM:fish_left|fish_address[0..3]                   ; fish_top:fish_top1|fish:fish1|fish_left_RAM:fish_left|fish_mem_rtl_0                   ; RAM  ;
; fish_top:fish_top1|shark:shark1|shark_right_RAM:shark_right|shark_address[0..3]            ; fish_top:fish_top1|shark:shark1|shark_right_RAM:shark_right|shark_mem_rtl_0            ; RAM  ;
; fish_top:fish_top1|shark:shark1|shark_left_RAM:shark_left|shark_address[0..3]              ; fish_top:fish_top1|shark:shark1|shark_left_RAM:shark_left|shark_mem_rtl_0              ; RAM  ;
; user_2:user2|user2_right_RAM:user_right|user_address[0..3]                                 ; user_2:user2|user2_right_RAM:user_right|user_mem_rtl_0                                 ; RAM  ;
; user_2:user2|user2_left_RAM:user_left|user_address[0..3]                                   ; user_2:user2|user2_left_RAM:user_left|user_mem_rtl_0                                   ; RAM  ;
; user:user1|user_right_RAM:user_right|user_address[0..3]                                    ; user:user1|user_right_RAM:user_right|user_mem_rtl_0                                    ; RAM  ;
; user:user1|user_left_RAM:user_left|user_address[0..3]                                      ; user:user1|user_left_RAM:user_left|user_mem_rtl_0                                      ; RAM  ;
; title:title_instance|title_RAM:title_RAM_inst|title_address[0..2]                          ; title:title_instance|title_RAM:title_RAM_inst|title_mem_rtl_0                          ; RAM  ;
; controller:controller_inst|user2win_RAM:user2win_RAM_inst|user2win_address                 ; controller:controller_inst|user2win_RAM:user2win_RAM_inst|mem_rtl_0                    ; RAM  ;
; controller:controller_inst|user1win_RAM:user1win_RAM_inst|user1win_address                 ; controller:controller_inst|user1win_RAM:user1win_RAM_inst|mem_rtl_0                    ; RAM  ;
; controller:controller_inst|start_RAM:start_RAM_inst|start_address                          ; controller:controller_inst|start_RAM:start_RAM_inst|mem_rtl_0                          ; RAM  ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 217 bits  ; 434 LEs       ; 217 LEs              ; 217 LEs                ; Yes        ; |final_project|fish_top:fish_top1|fish:fish9|fish_Y_Pos[3]                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |final_project|VGA_controller:vga_controller_instance|h_counter[3]                                                                                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |final_project|user:user1|user_X_Pos[0]                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|D_iw[31]                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[0]                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|d_writedata[30]                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_alu_result[31]                                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|E_src2[10]                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]                                                                                                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|F_pc[14]                                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_sdram:sdram|final_project_soc_sdram_input_efifo_module:the_final_project_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_sdram:sdram|m_dqm[1]                                                                                                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                                                                                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_sdram:sdram|m_addr[12]                                                                                                                                                                                                                                                                                                                                                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                                                                                             ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                                                                                             ;
; 7:1                ; 62 bits   ; 248 LEs       ; 0 LEs                ; 248 LEs                ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_sdram:sdram|active_addr[16]                                                                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:nios_system|final_project_soc_sdram:sdram|m_data[31]                                                                                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |final_project|VGA_controller:vga_controller_instance|v_counter_in[1]                                                                                                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|E_logic_result[24]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |final_project|fish_top:fish_top1|fish:fish9|fish_X_Motion_in                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |final_project|fish_top:fish_top1|fish:fish8|fish_X_Motion_in                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |final_project|fish_top:fish_top1|fish:fish7|fish_X_Motion_in                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |final_project|fish_top:fish_top1|fish:fish6|fish_X_Motion_in                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |final_project|fish_top:fish_top1|fish:fish5|fish_X_Motion_in                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |final_project|fish_top:fish_top1|fish:fish4|fish_X_Motion_in                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |final_project|fish_top:fish_top1|fish:fish3|fish_X_Motion_in                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |final_project|fish_top:fish_top1|fish:fish2|fish_X_Motion_in                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |final_project|fish_top:fish_top1|fish:fish1|fish_X_Motion_in                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |final_project|fish_top:fish_top1|fish:fish9|fish_Y_Motion_in                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |final_project|fish_top:fish_top1|fish:fish8|fish_Y_Motion_in                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |final_project|fish_top:fish_top1|fish:fish7|fish_Y_Motion_in                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |final_project|fish_top:fish_top1|fish:fish6|fish_Y_Motion_in                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |final_project|fish_top:fish_top1|fish:fish5|fish_Y_Motion_in                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |final_project|fish_top:fish_top1|fish:fish4|fish_Y_Motion_in                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |final_project|fish_top:fish_top1|fish:fish3|fish_Y_Motion_in                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |final_project|fish_top:fish_top1|fish:fish2|fish_Y_Motion_in                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |final_project|fish_top:fish_top1|fish:fish1|fish_Y_Motion_in                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[23]                                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |final_project|final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]                                                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_001:router_001|src_channel[4]                                                                                                                                                                                                                                                                                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |final_project|final_project_soc:nios_system|final_project_soc_sdram:sdram|Selector34                                                                                                                                                                                                                                                                                                                                                                            ;
; 14:1               ; 2 bits    ; 18 LEs        ; 4 LEs                ; 14 LEs                 ; No         ; |final_project|final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router:router|src_channel[4]                                                                                                                                                                                                                                                                                              ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |final_project|final_project_soc:nios_system|final_project_soc_sdram:sdram|Selector27                                                                                                                                                                                                                                                                                                                                                                            ;
; 262:1              ; 3 bits    ; 522 LEs       ; 21 LEs               ; 501 LEs                ; No         ; |final_project|user_2:user2|user_X_Motion_in                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 262:1              ; 3 bits    ; 522 LEs       ; 18 LEs               ; 504 LEs                ; No         ; |final_project|user:user1|user_X_Motion_in                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 262:1              ; 3 bits    ; 522 LEs       ; 18 LEs               ; 504 LEs                ; No         ; |final_project|user:user1|user_Y_Motion_in                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 262:1              ; 3 bits    ; 522 LEs       ; 21 LEs               ; 501 LEs                ; No         ; |final_project|user_2:user2|user_Y_Motion_in                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 20:1               ; 3 bits    ; 39 LEs        ; 33 LEs               ; 6 LEs                  ; No         ; |final_project|color_mapper:color_instance|VGA_B[3]                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 27:1               ; 7 bits    ; 126 LEs       ; 119 LEs              ; 7 LEs                  ; No         ; |final_project|color_mapper:color_instance|VGA_B[2]                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 27:1               ; 6 bits    ; 108 LEs       ; 96 LEs               ; 12 LEs                 ; No         ; |final_project|color_mapper:color_instance|VGA_G[0]                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 34:1               ; 2 bits    ; 44 LEs        ; 40 LEs               ; 4 LEs                  ; No         ; |final_project|color_mapper:color_instance|VGA_R[1]                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_register_bank_a_module:final_project_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_register_bank_b_module:final_project_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem|final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lqh1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|final_project_soc_sdram:sdram ;
+-----------------------------+-------+------+---------------------------------------+
; Assignment                  ; Value ; From ; To                                    ;
+-----------------------------+-------+------+---------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                       ;
+-----------------------------+-------+------+---------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|final_project_soc_sdram_pll:sdram_pll ;
+----------------+-------+------+------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                         ;
+----------------+-------+------+------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                                                 ;
+----------------+-------+------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_stdsync_sv6:stdsync2|final_project_soc_sdram_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_013 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                     ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                 ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                     ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                 ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                         ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                     ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                         ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                     ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                         ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                     ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                         ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                     ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                         ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                     ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                         ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                     ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+--------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                           ;
+-------------------+-------+------+--------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                       ;
+-------------------+-------+------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                      ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                      ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for background:background_instance|background_RAM:background_RAM_inst|altsyncram:background_mem_rtl_0|altsyncram_mb81:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fish_top:fish_top1|fish:fish9|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0|altsyncram_5b81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fish_top:fish_top1|fish:fish9|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0|altsyncram_m781:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fish_top:fish_top1|fish:fish8|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0|altsyncram_5b81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fish_top:fish_top1|fish:fish8|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0|altsyncram_m781:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fish_top:fish_top1|fish:fish7|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0|altsyncram_5b81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fish_top:fish_top1|fish:fish7|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0|altsyncram_m781:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fish_top:fish_top1|fish:fish6|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0|altsyncram_5b81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fish_top:fish_top1|fish:fish6|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0|altsyncram_m781:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fish_top:fish_top1|fish:fish5|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0|altsyncram_5b81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fish_top:fish_top1|fish:fish5|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0|altsyncram_m781:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fish_top:fish_top1|fish:fish4|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0|altsyncram_5b81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fish_top:fish_top1|fish:fish4|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0|altsyncram_m781:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fish_top:fish_top1|fish:fish3|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0|altsyncram_5b81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fish_top:fish_top1|fish:fish3|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0|altsyncram_m781:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fish_top:fish_top1|fish:fish2|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0|altsyncram_5b81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fish_top:fish_top1|fish:fish2|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0|altsyncram_m781:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fish_top:fish_top1|fish:fish1|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0|altsyncram_5b81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fish_top:fish_top1|fish:fish1|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0|altsyncram_m781:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fish_top:fish_top1|shark:shark1|shark_right_RAM:shark_right|altsyncram:shark_mem_rtl_0|altsyncram_ug81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fish_top:fish_top1|shark:shark1|shark_left_RAM:shark_left|altsyncram:shark_mem_rtl_0|altsyncram_fb81:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for user_2:user2|user2_right_RAM:user_right|altsyncram:user_mem_rtl_0|altsyncram_qd81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for user_2:user2|user2_left_RAM:user_left|altsyncram:user_mem_rtl_0|altsyncram_vb81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for user:user1|user_right_RAM:user_right|altsyncram:user_mem_rtl_0|altsyncram_jg81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for user:user1|user_left_RAM:user_left|altsyncram:user_mem_rtl_0|altsyncram_f781:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for title:title_instance|title_RAM:title_RAM_inst|altsyncram:title_mem_rtl_0|altsyncram_up71:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                       ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                             ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                                             ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                                                             ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                                    ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                                    ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                                                    ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                       ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                             ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                                             ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                                                             ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                                    ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                                    ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                                                    ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_register_bank_a_module:final_project_soc_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_register_bank_a_module:final_project_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                  ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                                                           ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                                           ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_register_bank_b_module:final_project_soc_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_register_bank_b_module:final_project_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                  ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                                                           ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                                           ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem|final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem|final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                                                                                               ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                                                                                               ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                                                                                               ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_onchip_memory2_0:onchip_memory2_0 ;
+----------------+----------------------------------------+----------------------------------------------------------------------+
; Parameter Name ; Value                                  ; Type                                                                 ;
+----------------+----------------------------------------+----------------------------------------------------------------------+
; INIT_FILE      ; final_project_soc_onchip_memory2_0.hex ; String                                                               ;
+----------------+----------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                       ;
+------------------------------------+----------------------------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT                            ; Untyped                                                                    ;
; WIDTH_A                            ; 32                                     ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 2                                      ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 4                                      ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                    ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 4                                      ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                                      ; Signed Integer                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                              ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                    ;
; INIT_FILE                          ; final_project_soc_onchip_memory2_0.hex ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 4                                      ; Signed Integer                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_lqh1                        ; Untyped                                                                    ;
+------------------------------------+----------------------------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                           ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                                                                                                 ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                 ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                 ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                 ;
; UAV_ADDRESS_W               ; 29    ; Signed Integer                                                                                                                                                 ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                 ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                  ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                        ;
; UAV_ADDRESS_W               ; 29    ; Signed Integer                                                                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                        ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                                        ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                  ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                               ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                        ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                        ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                        ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                       ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                    ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                  ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                     ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                                         ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                                         ;
; PKT_CACHE_H               ; 101   ; Signed Integer                                                                                                                                         ;
; PKT_CACHE_L               ; 98    ; Signed Integer                                                                                                                                         ;
; PKT_THREAD_ID_H           ; 94    ; Signed Integer                                                                                                                                         ;
; PKT_THREAD_ID_L           ; 94    ; Signed Integer                                                                                                                                         ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 70    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                                         ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                                         ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                         ;
; ID                        ; 0     ; Signed Integer                                                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                         ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_W                ; 29    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                                                ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                                                ;
; PKT_CACHE_H               ; 101   ; Signed Integer                                                                                                                                                ;
; PKT_CACHE_L               ; 98    ; Signed Integer                                                                                                                                                ;
; PKT_THREAD_ID_H           ; 94    ; Signed Integer                                                                                                                                                ;
; PKT_THREAD_ID_L           ; 94    ; Signed Integer                                                                                                                                                ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                                                ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 70    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                                ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                                ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                                                ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                                                ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                                                ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                ;
; ID                        ; 1     ; Signed Integer                                                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_W                ; 29    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                                                ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                                                ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                                             ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                             ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                             ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                                             ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                                             ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                                             ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                                             ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                                             ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                                             ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                             ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                        ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                                          ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                          ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                          ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                                          ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                                          ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                                          ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                                          ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                                          ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                                          ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                          ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                     ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                                            ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                                            ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                                            ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                                            ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                                            ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                            ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                       ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                                   ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                                   ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                   ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                              ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                                   ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                                   ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                   ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                              ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                        ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                        ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                   ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                   ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                     ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                     ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                                     ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                          ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                          ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                     ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                                  ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                                  ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                  ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                             ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                               ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                               ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                          ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                            ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                            ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                       ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                            ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                            ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                       ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                             ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                             ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                        ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                                ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                                ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                                ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                                ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                                ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                           ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                            ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                            ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                       ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router:router|final_project_soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 12    ; Signed Integer                                                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_001:router_001|final_project_soc_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 12    ; Signed Integer                                                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_002|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_003|final_project_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_004|final_project_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_005|final_project_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_006|final_project_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_007|final_project_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_008|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_009|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_010|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_011|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_012|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_013|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_014|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_015|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 14     ; Signed Integer                                                                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 28    ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                                                      ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                      ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                      ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                      ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                         ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                         ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                          ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                          ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                                                          ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                          ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                          ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                          ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                          ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                                                                   ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                                   ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                          ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                          ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                                                          ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                          ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                          ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                          ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                          ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                                                                   ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                                   ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                          ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                          ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                                                          ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                          ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                          ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                          ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                          ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                                                                   ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                                   ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                       ;
+---------------------------+----------+----------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                             ;
+---------------------------+----------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                           ;
+---------------------------+----------+--------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                 ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                 ;
+---------------------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+--------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                           ;
+---------------------------+----------+--------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                 ;
+---------------------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_clk:vga_clk_instance|altpll:altpll_component ;
+-------------------------------+---------------------------+-----------------------------------+
; Parameter Name                ; Value                     ; Type                              ;
+-------------------------------+---------------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                           ;
; PLL_TYPE                      ; AUTO                      ; Untyped                           ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=vga_clk ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                           ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                           ;
; LOCK_HIGH                     ; 1                         ; Untyped                           ;
; LOCK_LOW                      ; 1                         ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                           ;
; SKIP_VCO                      ; OFF                       ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                           ;
; BANDWIDTH                     ; 0                         ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                           ;
; DOWN_SPREAD                   ; 0                         ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                           ;
; DPA_DIVIDER                   ; 0                         ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                           ;
; VCO_MIN                       ; 0                         ; Untyped                           ;
; VCO_MAX                       ; 0                         ; Untyped                           ;
; VCO_CENTER                    ; 0                         ; Untyped                           ;
; PFD_MIN                       ; 0                         ; Untyped                           ;
; PFD_MAX                       ; 0                         ; Untyped                           ;
; M_INITIAL                     ; 0                         ; Untyped                           ;
; M                             ; 0                         ; Untyped                           ;
; N                             ; 1                         ; Untyped                           ;
; M2                            ; 1                         ; Untyped                           ;
; N2                            ; 1                         ; Untyped                           ;
; SS                            ; 1                         ; Untyped                           ;
; C0_HIGH                       ; 0                         ; Untyped                           ;
; C1_HIGH                       ; 0                         ; Untyped                           ;
; C2_HIGH                       ; 0                         ; Untyped                           ;
; C3_HIGH                       ; 0                         ; Untyped                           ;
; C4_HIGH                       ; 0                         ; Untyped                           ;
; C5_HIGH                       ; 0                         ; Untyped                           ;
; C6_HIGH                       ; 0                         ; Untyped                           ;
; C7_HIGH                       ; 0                         ; Untyped                           ;
; C8_HIGH                       ; 0                         ; Untyped                           ;
; C9_HIGH                       ; 0                         ; Untyped                           ;
; C0_LOW                        ; 0                         ; Untyped                           ;
; C1_LOW                        ; 0                         ; Untyped                           ;
; C2_LOW                        ; 0                         ; Untyped                           ;
; C3_LOW                        ; 0                         ; Untyped                           ;
; C4_LOW                        ; 0                         ; Untyped                           ;
; C5_LOW                        ; 0                         ; Untyped                           ;
; C6_LOW                        ; 0                         ; Untyped                           ;
; C7_LOW                        ; 0                         ; Untyped                           ;
; C8_LOW                        ; 0                         ; Untyped                           ;
; C9_LOW                        ; 0                         ; Untyped                           ;
; C0_INITIAL                    ; 0                         ; Untyped                           ;
; C1_INITIAL                    ; 0                         ; Untyped                           ;
; C2_INITIAL                    ; 0                         ; Untyped                           ;
; C3_INITIAL                    ; 0                         ; Untyped                           ;
; C4_INITIAL                    ; 0                         ; Untyped                           ;
; C5_INITIAL                    ; 0                         ; Untyped                           ;
; C6_INITIAL                    ; 0                         ; Untyped                           ;
; C7_INITIAL                    ; 0                         ; Untyped                           ;
; C8_INITIAL                    ; 0                         ; Untyped                           ;
; C9_INITIAL                    ; 0                         ; Untyped                           ;
; C0_MODE                       ; BYPASS                    ; Untyped                           ;
; C1_MODE                       ; BYPASS                    ; Untyped                           ;
; C2_MODE                       ; BYPASS                    ; Untyped                           ;
; C3_MODE                       ; BYPASS                    ; Untyped                           ;
; C4_MODE                       ; BYPASS                    ; Untyped                           ;
; C5_MODE                       ; BYPASS                    ; Untyped                           ;
; C6_MODE                       ; BYPASS                    ; Untyped                           ;
; C7_MODE                       ; BYPASS                    ; Untyped                           ;
; C8_MODE                       ; BYPASS                    ; Untyped                           ;
; C9_MODE                       ; BYPASS                    ; Untyped                           ;
; C0_PH                         ; 0                         ; Untyped                           ;
; C1_PH                         ; 0                         ; Untyped                           ;
; C2_PH                         ; 0                         ; Untyped                           ;
; C3_PH                         ; 0                         ; Untyped                           ;
; C4_PH                         ; 0                         ; Untyped                           ;
; C5_PH                         ; 0                         ; Untyped                           ;
; C6_PH                         ; 0                         ; Untyped                           ;
; C7_PH                         ; 0                         ; Untyped                           ;
; C8_PH                         ; 0                         ; Untyped                           ;
; C9_PH                         ; 0                         ; Untyped                           ;
; L0_HIGH                       ; 1                         ; Untyped                           ;
; L1_HIGH                       ; 1                         ; Untyped                           ;
; G0_HIGH                       ; 1                         ; Untyped                           ;
; G1_HIGH                       ; 1                         ; Untyped                           ;
; G2_HIGH                       ; 1                         ; Untyped                           ;
; G3_HIGH                       ; 1                         ; Untyped                           ;
; E0_HIGH                       ; 1                         ; Untyped                           ;
; E1_HIGH                       ; 1                         ; Untyped                           ;
; E2_HIGH                       ; 1                         ; Untyped                           ;
; E3_HIGH                       ; 1                         ; Untyped                           ;
; L0_LOW                        ; 1                         ; Untyped                           ;
; L1_LOW                        ; 1                         ; Untyped                           ;
; G0_LOW                        ; 1                         ; Untyped                           ;
; G1_LOW                        ; 1                         ; Untyped                           ;
; G2_LOW                        ; 1                         ; Untyped                           ;
; G3_LOW                        ; 1                         ; Untyped                           ;
; E0_LOW                        ; 1                         ; Untyped                           ;
; E1_LOW                        ; 1                         ; Untyped                           ;
; E2_LOW                        ; 1                         ; Untyped                           ;
; E3_LOW                        ; 1                         ; Untyped                           ;
; L0_INITIAL                    ; 1                         ; Untyped                           ;
; L1_INITIAL                    ; 1                         ; Untyped                           ;
; G0_INITIAL                    ; 1                         ; Untyped                           ;
; G1_INITIAL                    ; 1                         ; Untyped                           ;
; G2_INITIAL                    ; 1                         ; Untyped                           ;
; G3_INITIAL                    ; 1                         ; Untyped                           ;
; E0_INITIAL                    ; 1                         ; Untyped                           ;
; E1_INITIAL                    ; 1                         ; Untyped                           ;
; E2_INITIAL                    ; 1                         ; Untyped                           ;
; E3_INITIAL                    ; 1                         ; Untyped                           ;
; L0_MODE                       ; BYPASS                    ; Untyped                           ;
; L1_MODE                       ; BYPASS                    ; Untyped                           ;
; G0_MODE                       ; BYPASS                    ; Untyped                           ;
; G1_MODE                       ; BYPASS                    ; Untyped                           ;
; G2_MODE                       ; BYPASS                    ; Untyped                           ;
; G3_MODE                       ; BYPASS                    ; Untyped                           ;
; E0_MODE                       ; BYPASS                    ; Untyped                           ;
; E1_MODE                       ; BYPASS                    ; Untyped                           ;
; E2_MODE                       ; BYPASS                    ; Untyped                           ;
; E3_MODE                       ; BYPASS                    ; Untyped                           ;
; L0_PH                         ; 0                         ; Untyped                           ;
; L1_PH                         ; 0                         ; Untyped                           ;
; G0_PH                         ; 0                         ; Untyped                           ;
; G1_PH                         ; 0                         ; Untyped                           ;
; G2_PH                         ; 0                         ; Untyped                           ;
; G3_PH                         ; 0                         ; Untyped                           ;
; E0_PH                         ; 0                         ; Untyped                           ;
; E1_PH                         ; 0                         ; Untyped                           ;
; E2_PH                         ; 0                         ; Untyped                           ;
; E3_PH                         ; 0                         ; Untyped                           ;
; M_PH                          ; 0                         ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; CLK0_COUNTER                  ; G0                        ; Untyped                           ;
; CLK1_COUNTER                  ; G0                        ; Untyped                           ;
; CLK2_COUNTER                  ; G0                        ; Untyped                           ;
; CLK3_COUNTER                  ; G0                        ; Untyped                           ;
; CLK4_COUNTER                  ; G0                        ; Untyped                           ;
; CLK5_COUNTER                  ; G0                        ; Untyped                           ;
; CLK6_COUNTER                  ; E0                        ; Untyped                           ;
; CLK7_COUNTER                  ; E1                        ; Untyped                           ;
; CLK8_COUNTER                  ; E2                        ; Untyped                           ;
; CLK9_COUNTER                  ; E3                        ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                           ;
; M_TIME_DELAY                  ; 0                         ; Untyped                           ;
; N_TIME_DELAY                  ; 0                         ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                           ;
; VCO_POST_SCALE                ; 0                         ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                           ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                           ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                           ;
; CBXI_PARAMETER                ; vga_clk_altpll            ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                           ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                    ;
+-------------------------------+---------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:vga_controller_instance ;
+----------------+------------+-------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                  ;
+----------------+------------+-------------------------------------------------------+
; H_TOTAL        ; 1100100000 ; Unsigned Binary                                       ;
; V_TOTAL        ; 1000001101 ; Unsigned Binary                                       ;
+----------------+------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:controller_inst ;
+----------------+------------+-------------------------------------------+
; Parameter Name ; Value      ; Type                                      ;
+----------------+------------+-------------------------------------------+
; SCREEN_WIDTH   ; 0111100000 ; Unsigned Binary                           ;
; SCREEN_LENGTH  ; 1010000000 ; Unsigned Binary                           ;
; scale          ; 0000000010 ; Unsigned Binary                           ;
; RESHAPE_LENGTH ; 0101000000 ; Unsigned Binary                           ;
+----------------+------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: color_mapper:color_instance ;
+----------------+--------------------------+------------------------------+
; Parameter Name ; Value                    ; Type                         ;
+----------------+--------------------------+------------------------------+
; score_color    ; 111111110000000000000000 ; Unsigned Binary              ;
+----------------+--------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:background_instance ;
+----------------+------------+-----------------------------------------------+
; Parameter Name ; Value      ; Type                                          ;
+----------------+------------+-----------------------------------------------+
; SCREEN_WIDTH   ; 0111100000 ; Unsigned Binary                               ;
; SCREEN_LENGTH  ; 1010000000 ; Unsigned Binary                               ;
; scale          ; 0000000010 ; Unsigned Binary                               ;
; RESHAPE_LENGTH ; 0101000000 ; Unsigned Binary                               ;
+----------------+------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: user:user1 ;
+----------------+------------+---------------------------+
; Parameter Name ; Value      ; Type                      ;
+----------------+------------+---------------------------+
; user_X_Center  ; 0001000110 ; Unsigned Binary           ;
; user_Y_Center  ; 0001000110 ; Unsigned Binary           ;
; user_X_Min     ; 0000000000 ; Unsigned Binary           ;
; user_X_Max     ; 1001111111 ; Unsigned Binary           ;
; user_Y_Min     ; 0000110000 ; Unsigned Binary           ;
; user_Y_Max     ; 0111011111 ; Unsigned Binary           ;
; user_X_Step    ; 0000000011 ; Unsigned Binary           ;
; user_Y_Step    ; 0000000011 ; Unsigned Binary           ;
; user_sizeX     ; 0001000000 ; Unsigned Binary           ;
; user_sizeY     ; 0000110000 ; Unsigned Binary           ;
+----------------+------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: user_2:user2 ;
+----------------+------------+-----------------------------+
; Parameter Name ; Value      ; Type                        ;
+----------------+------------+-----------------------------+
; user_X_Center  ; 0001000110 ; Unsigned Binary             ;
; user_Y_Center  ; 0001000110 ; Unsigned Binary             ;
; user_X_Min     ; 0000000000 ; Unsigned Binary             ;
; user_X_Max     ; 1001111111 ; Unsigned Binary             ;
; user_Y_Min     ; 0000110000 ; Unsigned Binary             ;
; user_Y_Max     ; 0111011111 ; Unsigned Binary             ;
; user_X_Step    ; 0000000011 ; Unsigned Binary             ;
; user_Y_Step    ; 0000000011 ; Unsigned Binary             ;
; user_sizeX     ; 0001000000 ; Unsigned Binary             ;
; user_sizeY     ; 0000110000 ; Unsigned Binary             ;
+----------------+------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fish_top:fish_top1|fish:fish1 ;
+----------------+------------+----------------------------------------------+
; Parameter Name ; Value      ; Type                                         ;
+----------------+------------+----------------------------------------------+
; fish_X_Center  ; 0000111100 ; Unsigned Binary                              ;
; fish_Y_Center  ; 0111000010 ; Unsigned Binary                              ;
; fish_X_Min     ; 0000000000 ; Unsigned Binary                              ;
; fish_X_Max     ; 1001111111 ; Unsigned Binary                              ;
; fish_Y_Min     ; 0000110000 ; Unsigned Binary                              ;
; fish_Y_Max     ; 0111011111 ; Unsigned Binary                              ;
; fish_X_Step    ; 0000000001 ; Unsigned Binary                              ;
; fish_Y_Step    ; 0000000001 ; Unsigned Binary                              ;
; fish_sizeX     ; 0000100000 ; Unsigned Binary                              ;
; fish_sizeY     ; 0000100000 ; Unsigned Binary                              ;
+----------------+------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fish_top:fish_top1|fish:fish2 ;
+----------------+------------+----------------------------------------------+
; Parameter Name ; Value      ; Type                                         ;
+----------------+------------+----------------------------------------------+
; fish_X_Center  ; 0001111000 ; Unsigned Binary                              ;
; fish_Y_Center  ; 0110100100 ; Unsigned Binary                              ;
; fish_X_Min     ; 0000000000 ; Unsigned Binary                              ;
; fish_X_Max     ; 1001111111 ; Unsigned Binary                              ;
; fish_Y_Min     ; 0000110000 ; Unsigned Binary                              ;
; fish_Y_Max     ; 0111011111 ; Unsigned Binary                              ;
; fish_X_Step    ; 0000000001 ; Unsigned Binary                              ;
; fish_Y_Step    ; 0000000001 ; Unsigned Binary                              ;
; fish_sizeX     ; 0000100000 ; Unsigned Binary                              ;
; fish_sizeY     ; 0000100000 ; Unsigned Binary                              ;
+----------------+------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fish_top:fish_top1|fish:fish3 ;
+----------------+------------+----------------------------------------------+
; Parameter Name ; Value      ; Type                                         ;
+----------------+------------+----------------------------------------------+
; fish_X_Center  ; 0010110100 ; Unsigned Binary                              ;
; fish_Y_Center  ; 0110000110 ; Unsigned Binary                              ;
; fish_X_Min     ; 0000000000 ; Unsigned Binary                              ;
; fish_X_Max     ; 1001111111 ; Unsigned Binary                              ;
; fish_Y_Min     ; 0000110000 ; Unsigned Binary                              ;
; fish_Y_Max     ; 0111011111 ; Unsigned Binary                              ;
; fish_X_Step    ; 0000000001 ; Unsigned Binary                              ;
; fish_Y_Step    ; 0000000001 ; Unsigned Binary                              ;
; fish_sizeX     ; 0000100000 ; Unsigned Binary                              ;
; fish_sizeY     ; 0000100000 ; Unsigned Binary                              ;
+----------------+------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fish_top:fish_top1|fish:fish4 ;
+----------------+------------+----------------------------------------------+
; Parameter Name ; Value      ; Type                                         ;
+----------------+------------+----------------------------------------------+
; fish_X_Center  ; 0011110000 ; Unsigned Binary                              ;
; fish_Y_Center  ; 0101101000 ; Unsigned Binary                              ;
; fish_X_Min     ; 0000000000 ; Unsigned Binary                              ;
; fish_X_Max     ; 1001111111 ; Unsigned Binary                              ;
; fish_Y_Min     ; 0000110000 ; Unsigned Binary                              ;
; fish_Y_Max     ; 0111011111 ; Unsigned Binary                              ;
; fish_X_Step    ; 0000000001 ; Unsigned Binary                              ;
; fish_Y_Step    ; 0000000001 ; Unsigned Binary                              ;
; fish_sizeX     ; 0000100000 ; Unsigned Binary                              ;
; fish_sizeY     ; 0000100000 ; Unsigned Binary                              ;
+----------------+------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fish_top:fish_top1|fish:fish5 ;
+----------------+------------+----------------------------------------------+
; Parameter Name ; Value      ; Type                                         ;
+----------------+------------+----------------------------------------------+
; fish_X_Center  ; 0100101100 ; Unsigned Binary                              ;
; fish_Y_Center  ; 0101001010 ; Unsigned Binary                              ;
; fish_X_Min     ; 0000000000 ; Unsigned Binary                              ;
; fish_X_Max     ; 1001111111 ; Unsigned Binary                              ;
; fish_Y_Min     ; 0000110000 ; Unsigned Binary                              ;
; fish_Y_Max     ; 0111011111 ; Unsigned Binary                              ;
; fish_X_Step    ; 0000000001 ; Unsigned Binary                              ;
; fish_Y_Step    ; 0000000001 ; Unsigned Binary                              ;
; fish_sizeX     ; 0000100000 ; Unsigned Binary                              ;
; fish_sizeY     ; 0000100000 ; Unsigned Binary                              ;
+----------------+------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fish_top:fish_top1|fish:fish6 ;
+----------------+------------+----------------------------------------------+
; Parameter Name ; Value      ; Type                                         ;
+----------------+------------+----------------------------------------------+
; fish_X_Center  ; 0101101000 ; Unsigned Binary                              ;
; fish_Y_Center  ; 0100101100 ; Unsigned Binary                              ;
; fish_X_Min     ; 0000000000 ; Unsigned Binary                              ;
; fish_X_Max     ; 1001111111 ; Unsigned Binary                              ;
; fish_Y_Min     ; 0000110000 ; Unsigned Binary                              ;
; fish_Y_Max     ; 0111011111 ; Unsigned Binary                              ;
; fish_X_Step    ; 0000000001 ; Unsigned Binary                              ;
; fish_Y_Step    ; 0000000001 ; Unsigned Binary                              ;
; fish_sizeX     ; 0000100000 ; Unsigned Binary                              ;
; fish_sizeY     ; 0000100000 ; Unsigned Binary                              ;
+----------------+------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fish_top:fish_top1|fish:fish7 ;
+----------------+------------+----------------------------------------------+
; Parameter Name ; Value      ; Type                                         ;
+----------------+------------+----------------------------------------------+
; fish_X_Center  ; 0110100100 ; Unsigned Binary                              ;
; fish_Y_Center  ; 0100001110 ; Unsigned Binary                              ;
; fish_X_Min     ; 0000000000 ; Unsigned Binary                              ;
; fish_X_Max     ; 1001111111 ; Unsigned Binary                              ;
; fish_Y_Min     ; 0000110000 ; Unsigned Binary                              ;
; fish_Y_Max     ; 0111011111 ; Unsigned Binary                              ;
; fish_X_Step    ; 0000000001 ; Unsigned Binary                              ;
; fish_Y_Step    ; 0000000001 ; Unsigned Binary                              ;
; fish_sizeX     ; 0000100000 ; Unsigned Binary                              ;
; fish_sizeY     ; 0000100000 ; Unsigned Binary                              ;
+----------------+------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fish_top:fish_top1|fish:fish8 ;
+----------------+------------+----------------------------------------------+
; Parameter Name ; Value      ; Type                                         ;
+----------------+------------+----------------------------------------------+
; fish_X_Center  ; 0111100000 ; Unsigned Binary                              ;
; fish_Y_Center  ; 0011110000 ; Unsigned Binary                              ;
; fish_X_Min     ; 0000000000 ; Unsigned Binary                              ;
; fish_X_Max     ; 1001111111 ; Unsigned Binary                              ;
; fish_Y_Min     ; 0000110000 ; Unsigned Binary                              ;
; fish_Y_Max     ; 0111011111 ; Unsigned Binary                              ;
; fish_X_Step    ; 0000000001 ; Unsigned Binary                              ;
; fish_Y_Step    ; 0000000001 ; Unsigned Binary                              ;
; fish_sizeX     ; 0000100000 ; Unsigned Binary                              ;
; fish_sizeY     ; 0000100000 ; Unsigned Binary                              ;
+----------------+------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fish_top:fish_top1|fish:fish9 ;
+----------------+------------+----------------------------------------------+
; Parameter Name ; Value      ; Type                                         ;
+----------------+------------+----------------------------------------------+
; fish_X_Center  ; 1000011100 ; Unsigned Binary                              ;
; fish_Y_Center  ; 0011010010 ; Unsigned Binary                              ;
; fish_X_Min     ; 0000000000 ; Unsigned Binary                              ;
; fish_X_Max     ; 1001111111 ; Unsigned Binary                              ;
; fish_Y_Min     ; 0000110000 ; Unsigned Binary                              ;
; fish_Y_Max     ; 0111011111 ; Unsigned Binary                              ;
; fish_X_Step    ; 0000000001 ; Unsigned Binary                              ;
; fish_Y_Step    ; 0000000001 ; Unsigned Binary                              ;
; fish_sizeX     ; 0000100000 ; Unsigned Binary                              ;
; fish_sizeY     ; 0000100000 ; Unsigned Binary                              ;
+----------------+------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fish_top:fish_top1|shark:shark1 ;
+----------------+------------+------------------------------------------------+
; Parameter Name ; Value      ; Type                                           ;
+----------------+------------+------------------------------------------------+
; shark_X_Center ; 0110010000 ; Unsigned Binary                                ;
; shark_Y_Center ; 0110010000 ; Unsigned Binary                                ;
; shark_X_Min    ; 0000000000 ; Unsigned Binary                                ;
; shark_X_Max    ; 1001111111 ; Unsigned Binary                                ;
; shark_Y_Min    ; 0000110000 ; Unsigned Binary                                ;
; shark_Y_Max    ; 0111011111 ; Unsigned Binary                                ;
; shark_X_Step   ; 0000000001 ; Unsigned Binary                                ;
; shark_Y_Step   ; 0000000001 ; Unsigned Binary                                ;
; shark_sizeX    ; 0100000000 ; Unsigned Binary                                ;
; shark_sizeY    ; 0011000000 ; Unsigned Binary                                ;
+----------------+------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: background:background_instance|background_RAM:background_RAM_inst|altsyncram:background_mem_rtl_0 ;
+------------------------------------+-------------------------------------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                                                 ; Type                                                  ;
+------------------------------------+-------------------------------------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                     ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                                    ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                   ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                                    ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                   ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                                                     ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                                                   ; Untyped                                               ;
; WIDTH_A                            ; 4                                                     ; Untyped                                               ;
; WIDTHAD_A                          ; 17                                                    ; Untyped                                               ;
; NUMWORDS_A                         ; 76800                                                 ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                          ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                                                  ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                                                  ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                                  ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                                                  ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                                                  ; Untyped                                               ;
; WIDTH_B                            ; 1                                                     ; Untyped                                               ;
; WIDTHAD_B                          ; 1                                                     ; Untyped                                               ;
; NUMWORDS_B                         ; 1                                                     ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1                                                ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                                                ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1                                                ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                          ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                                                ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                                                  ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                                                  ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                                                  ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                                                  ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                                                     ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                                                     ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                                  ; Untyped                                               ;
; BYTE_SIZE                          ; 8                                                     ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                                               ;
; INIT_FILE                          ; db/final_project.ram0_background_RAM_ea427172.hdl.mif ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                                                     ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                       ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                       ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                                                 ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                 ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                                                     ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E                                          ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_mb81                                       ; Untyped                                               ;
+------------------------------------+-------------------------------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|fish:fish9|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0 ;
+------------------------------------+------------------------------------------------------+----------------------------------------+
; Parameter Name                     ; Value                                                ; Type                                   ;
+------------------------------------+------------------------------------------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped                                ;
; OPERATION_MODE                     ; ROM                                                  ; Untyped                                ;
; WIDTH_A                            ; 4                                                    ; Untyped                                ;
; WIDTHAD_A                          ; 10                                                   ; Untyped                                ;
; NUMWORDS_A                         ; 1024                                                 ; Untyped                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped                                ;
; WIDTH_B                            ; 1                                                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                                                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                                                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1                                               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped                                ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                                                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                ;
; INIT_FILE                          ; db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone IV E                                         ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_5b81                                      ; Untyped                                ;
+------------------------------------+------------------------------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|fish:fish9|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0 ;
+------------------------------------+------------------------------------------------------+--------------------------------------+
; Parameter Name                     ; Value                                                ; Type                                 ;
+------------------------------------+------------------------------------------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped                              ;
; OPERATION_MODE                     ; ROM                                                  ; Untyped                              ;
; WIDTH_A                            ; 4                                                    ; Untyped                              ;
; WIDTHAD_A                          ; 10                                                   ; Untyped                              ;
; NUMWORDS_A                         ; 1024                                                 ; Untyped                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped                              ;
; WIDTH_B                            ; 1                                                    ; Untyped                              ;
; WIDTHAD_B                          ; 1                                                    ; Untyped                              ;
; NUMWORDS_B                         ; 1                                                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1                                               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped                              ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                                                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                              ;
; INIT_FILE                          ; db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone IV E                                         ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_m781                                      ; Untyped                              ;
+------------------------------------+------------------------------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|fish:fish8|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0 ;
+------------------------------------+------------------------------------------------------+----------------------------------------+
; Parameter Name                     ; Value                                                ; Type                                   ;
+------------------------------------+------------------------------------------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped                                ;
; OPERATION_MODE                     ; ROM                                                  ; Untyped                                ;
; WIDTH_A                            ; 4                                                    ; Untyped                                ;
; WIDTHAD_A                          ; 10                                                   ; Untyped                                ;
; NUMWORDS_A                         ; 1024                                                 ; Untyped                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped                                ;
; WIDTH_B                            ; 1                                                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                                                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                                                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1                                               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped                                ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                                                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                ;
; INIT_FILE                          ; db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone IV E                                         ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_5b81                                      ; Untyped                                ;
+------------------------------------+------------------------------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|fish:fish8|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0 ;
+------------------------------------+------------------------------------------------------+--------------------------------------+
; Parameter Name                     ; Value                                                ; Type                                 ;
+------------------------------------+------------------------------------------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped                              ;
; OPERATION_MODE                     ; ROM                                                  ; Untyped                              ;
; WIDTH_A                            ; 4                                                    ; Untyped                              ;
; WIDTHAD_A                          ; 10                                                   ; Untyped                              ;
; NUMWORDS_A                         ; 1024                                                 ; Untyped                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped                              ;
; WIDTH_B                            ; 1                                                    ; Untyped                              ;
; WIDTHAD_B                          ; 1                                                    ; Untyped                              ;
; NUMWORDS_B                         ; 1                                                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1                                               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped                              ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                                                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                              ;
; INIT_FILE                          ; db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone IV E                                         ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_m781                                      ; Untyped                              ;
+------------------------------------+------------------------------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|fish:fish7|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0 ;
+------------------------------------+------------------------------------------------------+----------------------------------------+
; Parameter Name                     ; Value                                                ; Type                                   ;
+------------------------------------+------------------------------------------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped                                ;
; OPERATION_MODE                     ; ROM                                                  ; Untyped                                ;
; WIDTH_A                            ; 4                                                    ; Untyped                                ;
; WIDTHAD_A                          ; 10                                                   ; Untyped                                ;
; NUMWORDS_A                         ; 1024                                                 ; Untyped                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped                                ;
; WIDTH_B                            ; 1                                                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                                                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                                                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1                                               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped                                ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                                                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                ;
; INIT_FILE                          ; db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone IV E                                         ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_5b81                                      ; Untyped                                ;
+------------------------------------+------------------------------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|fish:fish7|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0 ;
+------------------------------------+------------------------------------------------------+--------------------------------------+
; Parameter Name                     ; Value                                                ; Type                                 ;
+------------------------------------+------------------------------------------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped                              ;
; OPERATION_MODE                     ; ROM                                                  ; Untyped                              ;
; WIDTH_A                            ; 4                                                    ; Untyped                              ;
; WIDTHAD_A                          ; 10                                                   ; Untyped                              ;
; NUMWORDS_A                         ; 1024                                                 ; Untyped                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped                              ;
; WIDTH_B                            ; 1                                                    ; Untyped                              ;
; WIDTHAD_B                          ; 1                                                    ; Untyped                              ;
; NUMWORDS_B                         ; 1                                                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1                                               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped                              ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                                                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                              ;
; INIT_FILE                          ; db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone IV E                                         ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_m781                                      ; Untyped                              ;
+------------------------------------+------------------------------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|fish:fish6|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0 ;
+------------------------------------+------------------------------------------------------+----------------------------------------+
; Parameter Name                     ; Value                                                ; Type                                   ;
+------------------------------------+------------------------------------------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped                                ;
; OPERATION_MODE                     ; ROM                                                  ; Untyped                                ;
; WIDTH_A                            ; 4                                                    ; Untyped                                ;
; WIDTHAD_A                          ; 10                                                   ; Untyped                                ;
; NUMWORDS_A                         ; 1024                                                 ; Untyped                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped                                ;
; WIDTH_B                            ; 1                                                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                                                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                                                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1                                               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped                                ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                                                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                ;
; INIT_FILE                          ; db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone IV E                                         ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_5b81                                      ; Untyped                                ;
+------------------------------------+------------------------------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|fish:fish6|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0 ;
+------------------------------------+------------------------------------------------------+--------------------------------------+
; Parameter Name                     ; Value                                                ; Type                                 ;
+------------------------------------+------------------------------------------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped                              ;
; OPERATION_MODE                     ; ROM                                                  ; Untyped                              ;
; WIDTH_A                            ; 4                                                    ; Untyped                              ;
; WIDTHAD_A                          ; 10                                                   ; Untyped                              ;
; NUMWORDS_A                         ; 1024                                                 ; Untyped                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped                              ;
; WIDTH_B                            ; 1                                                    ; Untyped                              ;
; WIDTHAD_B                          ; 1                                                    ; Untyped                              ;
; NUMWORDS_B                         ; 1                                                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1                                               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped                              ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                                                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                              ;
; INIT_FILE                          ; db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone IV E                                         ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_m781                                      ; Untyped                              ;
+------------------------------------+------------------------------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|fish:fish5|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0 ;
+------------------------------------+------------------------------------------------------+----------------------------------------+
; Parameter Name                     ; Value                                                ; Type                                   ;
+------------------------------------+------------------------------------------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped                                ;
; OPERATION_MODE                     ; ROM                                                  ; Untyped                                ;
; WIDTH_A                            ; 4                                                    ; Untyped                                ;
; WIDTHAD_A                          ; 10                                                   ; Untyped                                ;
; NUMWORDS_A                         ; 1024                                                 ; Untyped                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped                                ;
; WIDTH_B                            ; 1                                                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                                                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                                                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1                                               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped                                ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                                                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                ;
; INIT_FILE                          ; db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone IV E                                         ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_5b81                                      ; Untyped                                ;
+------------------------------------+------------------------------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|fish:fish5|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0 ;
+------------------------------------+------------------------------------------------------+--------------------------------------+
; Parameter Name                     ; Value                                                ; Type                                 ;
+------------------------------------+------------------------------------------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped                              ;
; OPERATION_MODE                     ; ROM                                                  ; Untyped                              ;
; WIDTH_A                            ; 4                                                    ; Untyped                              ;
; WIDTHAD_A                          ; 10                                                   ; Untyped                              ;
; NUMWORDS_A                         ; 1024                                                 ; Untyped                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped                              ;
; WIDTH_B                            ; 1                                                    ; Untyped                              ;
; WIDTHAD_B                          ; 1                                                    ; Untyped                              ;
; NUMWORDS_B                         ; 1                                                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1                                               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped                              ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                                                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                              ;
; INIT_FILE                          ; db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone IV E                                         ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_m781                                      ; Untyped                              ;
+------------------------------------+------------------------------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|fish:fish4|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0 ;
+------------------------------------+------------------------------------------------------+----------------------------------------+
; Parameter Name                     ; Value                                                ; Type                                   ;
+------------------------------------+------------------------------------------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped                                ;
; OPERATION_MODE                     ; ROM                                                  ; Untyped                                ;
; WIDTH_A                            ; 4                                                    ; Untyped                                ;
; WIDTHAD_A                          ; 10                                                   ; Untyped                                ;
; NUMWORDS_A                         ; 1024                                                 ; Untyped                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped                                ;
; WIDTH_B                            ; 1                                                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                                                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                                                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1                                               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped                                ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                                                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                ;
; INIT_FILE                          ; db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone IV E                                         ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_5b81                                      ; Untyped                                ;
+------------------------------------+------------------------------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|fish:fish4|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0 ;
+------------------------------------+------------------------------------------------------+--------------------------------------+
; Parameter Name                     ; Value                                                ; Type                                 ;
+------------------------------------+------------------------------------------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped                              ;
; OPERATION_MODE                     ; ROM                                                  ; Untyped                              ;
; WIDTH_A                            ; 4                                                    ; Untyped                              ;
; WIDTHAD_A                          ; 10                                                   ; Untyped                              ;
; NUMWORDS_A                         ; 1024                                                 ; Untyped                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped                              ;
; WIDTH_B                            ; 1                                                    ; Untyped                              ;
; WIDTHAD_B                          ; 1                                                    ; Untyped                              ;
; NUMWORDS_B                         ; 1                                                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1                                               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped                              ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                                                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                              ;
; INIT_FILE                          ; db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone IV E                                         ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_m781                                      ; Untyped                              ;
+------------------------------------+------------------------------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|fish:fish3|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0 ;
+------------------------------------+------------------------------------------------------+----------------------------------------+
; Parameter Name                     ; Value                                                ; Type                                   ;
+------------------------------------+------------------------------------------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped                                ;
; OPERATION_MODE                     ; ROM                                                  ; Untyped                                ;
; WIDTH_A                            ; 4                                                    ; Untyped                                ;
; WIDTHAD_A                          ; 10                                                   ; Untyped                                ;
; NUMWORDS_A                         ; 1024                                                 ; Untyped                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped                                ;
; WIDTH_B                            ; 1                                                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                                                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                                                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1                                               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped                                ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                                                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                ;
; INIT_FILE                          ; db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone IV E                                         ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_5b81                                      ; Untyped                                ;
+------------------------------------+------------------------------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|fish:fish3|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0 ;
+------------------------------------+------------------------------------------------------+--------------------------------------+
; Parameter Name                     ; Value                                                ; Type                                 ;
+------------------------------------+------------------------------------------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped                              ;
; OPERATION_MODE                     ; ROM                                                  ; Untyped                              ;
; WIDTH_A                            ; 4                                                    ; Untyped                              ;
; WIDTHAD_A                          ; 10                                                   ; Untyped                              ;
; NUMWORDS_A                         ; 1024                                                 ; Untyped                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped                              ;
; WIDTH_B                            ; 1                                                    ; Untyped                              ;
; WIDTHAD_B                          ; 1                                                    ; Untyped                              ;
; NUMWORDS_B                         ; 1                                                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1                                               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped                              ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                                                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                              ;
; INIT_FILE                          ; db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone IV E                                         ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_m781                                      ; Untyped                              ;
+------------------------------------+------------------------------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|fish:fish2|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0 ;
+------------------------------------+------------------------------------------------------+----------------------------------------+
; Parameter Name                     ; Value                                                ; Type                                   ;
+------------------------------------+------------------------------------------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped                                ;
; OPERATION_MODE                     ; ROM                                                  ; Untyped                                ;
; WIDTH_A                            ; 4                                                    ; Untyped                                ;
; WIDTHAD_A                          ; 10                                                   ; Untyped                                ;
; NUMWORDS_A                         ; 1024                                                 ; Untyped                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped                                ;
; WIDTH_B                            ; 1                                                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                                                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                                                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1                                               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped                                ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                                                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                ;
; INIT_FILE                          ; db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone IV E                                         ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_5b81                                      ; Untyped                                ;
+------------------------------------+------------------------------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|fish:fish2|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0 ;
+------------------------------------+------------------------------------------------------+--------------------------------------+
; Parameter Name                     ; Value                                                ; Type                                 ;
+------------------------------------+------------------------------------------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped                              ;
; OPERATION_MODE                     ; ROM                                                  ; Untyped                              ;
; WIDTH_A                            ; 4                                                    ; Untyped                              ;
; WIDTHAD_A                          ; 10                                                   ; Untyped                              ;
; NUMWORDS_A                         ; 1024                                                 ; Untyped                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped                              ;
; WIDTH_B                            ; 1                                                    ; Untyped                              ;
; WIDTHAD_B                          ; 1                                                    ; Untyped                              ;
; NUMWORDS_B                         ; 1                                                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1                                               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped                              ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                                                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                              ;
; INIT_FILE                          ; db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone IV E                                         ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_m781                                      ; Untyped                              ;
+------------------------------------+------------------------------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|fish:fish1|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0 ;
+------------------------------------+------------------------------------------------------+----------------------------------------+
; Parameter Name                     ; Value                                                ; Type                                   ;
+------------------------------------+------------------------------------------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped                                ;
; OPERATION_MODE                     ; ROM                                                  ; Untyped                                ;
; WIDTH_A                            ; 4                                                    ; Untyped                                ;
; WIDTHAD_A                          ; 10                                                   ; Untyped                                ;
; NUMWORDS_A                         ; 1024                                                 ; Untyped                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped                                ;
; WIDTH_B                            ; 1                                                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                                                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                                                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1                                               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped                                ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                                                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                ;
; INIT_FILE                          ; db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone IV E                                         ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_5b81                                      ; Untyped                                ;
+------------------------------------+------------------------------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|fish:fish1|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0 ;
+------------------------------------+------------------------------------------------------+--------------------------------------+
; Parameter Name                     ; Value                                                ; Type                                 ;
+------------------------------------+------------------------------------------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped                              ;
; OPERATION_MODE                     ; ROM                                                  ; Untyped                              ;
; WIDTH_A                            ; 4                                                    ; Untyped                              ;
; WIDTHAD_A                          ; 10                                                   ; Untyped                              ;
; NUMWORDS_A                         ; 1024                                                 ; Untyped                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped                              ;
; WIDTH_B                            ; 1                                                    ; Untyped                              ;
; WIDTHAD_B                          ; 1                                                    ; Untyped                              ;
; NUMWORDS_B                         ; 1                                                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1                                               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped                              ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                                                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                              ;
; INIT_FILE                          ; db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone IV E                                         ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_m781                                      ; Untyped                              ;
+------------------------------------+------------------------------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|shark:shark1|shark_right_RAM:shark_right|altsyncram:shark_mem_rtl_0 ;
+------------------------------------+--------------------------------------------------------+-------------------------------------------+
; Parameter Name                     ; Value                                                  ; Type                                      ;
+------------------------------------+--------------------------------------------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                      ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                                                     ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                    ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                                                     ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                    ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                                                      ; Untyped                                   ;
; OPERATION_MODE                     ; ROM                                                    ; Untyped                                   ;
; WIDTH_A                            ; 4                                                      ; Untyped                                   ;
; WIDTHAD_A                          ; 16                                                     ; Untyped                                   ;
; NUMWORDS_A                         ; 49152                                                  ; Untyped                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                                           ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                                                   ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                                                   ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                                                   ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                                                   ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                                                   ; Untyped                                   ;
; WIDTH_B                            ; 1                                                      ; Untyped                                   ;
; WIDTHAD_B                          ; 1                                                      ; Untyped                                   ;
; NUMWORDS_B                         ; 1                                                      ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1                                                 ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                 ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                                                 ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1                                                 ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                                           ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1                                                 ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                                                   ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                                                   ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                                                   ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                                                   ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                                                   ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                                                   ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                                                      ; Untyped                                   ;
; WIDTH_BYTEENA_B                    ; 1                                                      ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                                                   ; Untyped                                   ;
; BYTE_SIZE                          ; 8                                                      ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                   ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                   ; Untyped                                   ;
; INIT_FILE                          ; db/final_project.ram0_shark_right_RAM_948abb15.hdl.mif ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                 ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                                                      ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                 ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                 ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                 ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                 ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                        ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                        ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                                                  ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                  ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                                                      ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E                                           ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_ug81                                        ; Untyped                                   ;
+------------------------------------+--------------------------------------------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fish_top:fish_top1|shark:shark1|shark_left_RAM:shark_left|altsyncram:shark_mem_rtl_0 ;
+------------------------------------+-------------------------------------------------------+------------------------------------------+
; Parameter Name                     ; Value                                                 ; Type                                     ;
+------------------------------------+-------------------------------------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                     ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                                    ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                   ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                                                    ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                   ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                                                     ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                                                   ; Untyped                                  ;
; WIDTH_A                            ; 4                                                     ; Untyped                                  ;
; WIDTHAD_A                          ; 16                                                    ; Untyped                                  ;
; NUMWORDS_A                         ; 49152                                                 ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                          ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                                                  ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                                                  ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                                  ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                                                  ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                                                  ; Untyped                                  ;
; WIDTH_B                            ; 1                                                     ; Untyped                                  ;
; WIDTHAD_B                          ; 1                                                     ; Untyped                                  ;
; NUMWORDS_B                         ; 1                                                     ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                                                ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                                ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                                                ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                          ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                                ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                                                  ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                                                  ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                                                  ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                                                  ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                                                     ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                                                     ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                                  ; Untyped                                  ;
; BYTE_SIZE                          ; 8                                                     ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                                  ;
; INIT_FILE                          ; db/final_project.ram0_shark_left_RAM_14a410c6.hdl.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                                                     ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                       ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                       ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                                                 ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                 ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                                                     ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                                          ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_fb81                                       ; Untyped                                  ;
+------------------------------------+-------------------------------------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: user_2:user2|user2_right_RAM:user_right|altsyncram:user_mem_rtl_0 ;
+------------------------------------+--------------------------------------------------------+----------------------+
; Parameter Name                     ; Value                                                  ; Type                 ;
+------------------------------------+--------------------------------------------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                      ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                                                     ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                    ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                                                     ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                    ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                                                      ; Untyped              ;
; OPERATION_MODE                     ; ROM                                                    ; Untyped              ;
; WIDTH_A                            ; 4                                                      ; Untyped              ;
; WIDTHAD_A                          ; 12                                                     ; Untyped              ;
; NUMWORDS_A                         ; 3072                                                   ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                           ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                                                   ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                                                   ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                                                   ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                                                   ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                                                   ; Untyped              ;
; WIDTH_B                            ; 1                                                      ; Untyped              ;
; WIDTHAD_B                          ; 1                                                      ; Untyped              ;
; NUMWORDS_B                         ; 1                                                      ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1                                                 ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                 ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1                                                 ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1                                                 ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                           ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1                                                 ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                                                   ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                                                   ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                                                   ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                                                   ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                                                   ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                                                   ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                                                      ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                                                      ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                                                   ; Untyped              ;
; BYTE_SIZE                          ; 8                                                      ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                   ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                   ; Untyped              ;
; INIT_FILE                          ; db/final_project.ram0_user2_right_RAM_4449bfb2.hdl.mif ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                 ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                                                      ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                 ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                 ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                 ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                 ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                        ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                        ; Untyped              ;
; ENABLE_ECC                         ; FALSE                                                  ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                  ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                                                      ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone IV E                                           ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_qd81                                        ; Untyped              ;
+------------------------------------+--------------------------------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: user_2:user2|user2_left_RAM:user_left|altsyncram:user_mem_rtl_0 ;
+------------------------------------+-------------------------------------------------------+---------------------+
; Parameter Name                     ; Value                                                 ; Type                ;
+------------------------------------+-------------------------------------------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                     ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                                                    ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                   ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                                                    ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                   ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                                                     ; Untyped             ;
; OPERATION_MODE                     ; ROM                                                   ; Untyped             ;
; WIDTH_A                            ; 4                                                     ; Untyped             ;
; WIDTHAD_A                          ; 12                                                    ; Untyped             ;
; NUMWORDS_A                         ; 3072                                                  ; Untyped             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                          ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                                                  ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                                                  ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                                                  ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                                                  ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                                                  ; Untyped             ;
; WIDTH_B                            ; 1                                                     ; Untyped             ;
; WIDTHAD_B                          ; 1                                                     ; Untyped             ;
; NUMWORDS_B                         ; 1                                                     ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1                                                ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1                                                ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK1                                                ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                          ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1                                                ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                                                  ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                                                  ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                                                  ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                                                  ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                                                  ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                                                  ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                                                     ; Untyped             ;
; WIDTH_BYTEENA_B                    ; 1                                                     ; Untyped             ;
; RAM_BLOCK_TYPE                     ; AUTO                                                  ; Untyped             ;
; BYTE_SIZE                          ; 8                                                     ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                  ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                  ; Untyped             ;
; INIT_FILE                          ; db/final_project.ram0_user2_left_RAM_b0f9d9b9.hdl.mif ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                                                     ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                       ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                       ; Untyped             ;
; ENABLE_ECC                         ; FALSE                                                 ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                 ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                                                     ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone IV E                                          ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_vb81                                       ; Untyped             ;
+------------------------------------+-------------------------------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: user:user1|user_right_RAM:user_right|altsyncram:user_mem_rtl_0 ;
+------------------------------------+-------------------------------------------------------+--------------------+
; Parameter Name                     ; Value                                                 ; Type               ;
+------------------------------------+-------------------------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                     ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                                    ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                   ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                                    ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                   ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                                     ; Untyped            ;
; OPERATION_MODE                     ; ROM                                                   ; Untyped            ;
; WIDTH_A                            ; 4                                                     ; Untyped            ;
; WIDTHAD_A                          ; 12                                                    ; Untyped            ;
; NUMWORDS_A                         ; 3072                                                  ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                          ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                                                  ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                                                  ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                                                  ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                                                  ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                                                  ; Untyped            ;
; WIDTH_B                            ; 1                                                     ; Untyped            ;
; WIDTHAD_B                          ; 1                                                     ; Untyped            ;
; NUMWORDS_B                         ; 1                                                     ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1                                                ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                                                ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1                                                ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                          ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                                                ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                                                  ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                                                  ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                                                  ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                                                  ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                                                  ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                                                  ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                                     ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                                                     ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                                                  ; Untyped            ;
; BYTE_SIZE                          ; 8                                                     ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                  ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                  ; Untyped            ;
; INIT_FILE                          ; db/final_project.ram0_user_right_RAM_ab76cabf.hdl.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                                     ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                       ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                       ; Untyped            ;
; ENABLE_ECC                         ; FALSE                                                 ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                 ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                                                     ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E                                          ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_jg81                                       ; Untyped            ;
+------------------------------------+-------------------------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: user:user1|user_left_RAM:user_left|altsyncram:user_mem_rtl_0 ;
+------------------------------------+------------------------------------------------------+-------------------+
; Parameter Name                     ; Value                                                ; Type              ;
+------------------------------------+------------------------------------------------------+-------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped           ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE    ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped           ;
; OPERATION_MODE                     ; ROM                                                  ; Untyped           ;
; WIDTH_A                            ; 4                                                    ; Untyped           ;
; WIDTHAD_A                          ; 12                                                   ; Untyped           ;
; NUMWORDS_A                         ; 3072                                                 ; Untyped           ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped           ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped           ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped           ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped           ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped           ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped           ;
; WIDTH_B                            ; 1                                                    ; Untyped           ;
; WIDTHAD_B                          ; 1                                                    ; Untyped           ;
; NUMWORDS_B                         ; 1                                                    ; Untyped           ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped           ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped           ;
; ADDRESS_REG_B                      ; CLOCK1                                               ; Untyped           ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped           ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped           ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped           ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped           ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped           ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped           ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped           ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped           ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped           ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped           ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped           ;
; BYTE_SIZE                          ; 8                                                    ; Untyped           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped           ;
; INIT_FILE                          ; db/final_project.ram0_user_left_RAM_4b60989e.hdl.mif ; Untyped           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped           ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped           ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped           ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped           ;
; DEVICE_FAMILY                      ; Cyclone IV E                                         ; Untyped           ;
; CBXI_PARAMETER                     ; altsyncram_f781                                      ; Untyped           ;
+------------------------------------+------------------------------------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: title:title_instance|title_RAM:title_RAM_inst|altsyncram:title_mem_rtl_0 ;
+------------------------------------+--------------------------------------------------+-----------------------------------+
; Parameter Name                     ; Value                                            ; Type                              ;
+------------------------------------+--------------------------------------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped                           ;
; OPERATION_MODE                     ; ROM                                              ; Untyped                           ;
; WIDTH_A                            ; 4                                                ; Untyped                           ;
; WIDTHAD_A                          ; 13                                               ; Untyped                           ;
; NUMWORDS_A                         ; 4800                                             ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped                           ;
; WIDTH_B                            ; 1                                                ; Untyped                           ;
; WIDTHAD_B                          ; 1                                                ; Untyped                           ;
; NUMWORDS_B                         ; 1                                                ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1                                           ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped                           ;
; BYTE_SIZE                          ; 8                                                ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped                           ;
; INIT_FILE                          ; db/final_project.ram0_title_RAM_1f31965a.hdl.mif ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone IV E                                     ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_up71                                  ; Untyped                           ;
+------------------------------------+--------------------------------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0 ;
+------------------------------------+-----------------------------------------------------+--------------------------------------+
; Parameter Name                     ; Value                                               ; Type                                 ;
+------------------------------------+-----------------------------------------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                   ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                                                  ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                 ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                                                  ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                 ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                                                   ; Untyped                              ;
; OPERATION_MODE                     ; ROM                                                 ; Untyped                              ;
; WIDTH_A                            ; 4                                                   ; Untyped                              ;
; WIDTHAD_A                          ; 17                                                  ; Untyped                              ;
; NUMWORDS_A                         ; 76800                                               ; Untyped                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                        ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                                                ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                                                ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                                                ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                                                ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                                                ; Untyped                              ;
; WIDTH_B                            ; 1                                                   ; Untyped                              ;
; WIDTHAD_B                          ; 1                                                   ; Untyped                              ;
; NUMWORDS_B                         ; 1                                                   ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1                                              ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                              ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1                                              ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1                                              ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                        ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1                                              ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                                                ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                                                ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                                                ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                                                ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                                                ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                                                ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                                                   ; Untyped                              ;
; WIDTH_BYTEENA_B                    ; 1                                                   ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                                ; Untyped                              ;
; BYTE_SIZE                          ; 8                                                   ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                ; Untyped                              ;
; INIT_FILE                          ; db/final_project.ram0_user2win_RAM_aed30bc1.hdl.mif ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                              ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                                                   ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                              ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                              ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                              ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                              ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                     ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                     ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                                               ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                               ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                                                   ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone IV E                                        ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_r881                                     ; Untyped                              ;
+------------------------------------+-----------------------------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0 ;
+------------------------------------+-----------------------------------------------------+--------------------------------------+
; Parameter Name                     ; Value                                               ; Type                                 ;
+------------------------------------+-----------------------------------------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                   ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                                                  ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                 ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                                                  ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                 ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                                                   ; Untyped                              ;
; OPERATION_MODE                     ; ROM                                                 ; Untyped                              ;
; WIDTH_A                            ; 4                                                   ; Untyped                              ;
; WIDTHAD_A                          ; 17                                                  ; Untyped                              ;
; NUMWORDS_A                         ; 76800                                               ; Untyped                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                        ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                                                ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                                                ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                                                ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                                                ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                                                ; Untyped                              ;
; WIDTH_B                            ; 1                                                   ; Untyped                              ;
; WIDTHAD_B                          ; 1                                                   ; Untyped                              ;
; NUMWORDS_B                         ; 1                                                   ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1                                              ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                              ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1                                              ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1                                              ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                        ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1                                              ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                                                ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                                                ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                                                ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                                                ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                                                ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                                                ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                                                   ; Untyped                              ;
; WIDTH_BYTEENA_B                    ; 1                                                   ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                                ; Untyped                              ;
; BYTE_SIZE                          ; 8                                                   ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                ; Untyped                              ;
; INIT_FILE                          ; db/final_project.ram0_user1win_RAM_1911a4f5.hdl.mif ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                              ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                                                   ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                              ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                              ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                              ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                              ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                     ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                     ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                                               ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                               ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                                                   ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone IV E                                        ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_j481                                     ; Untyped                              ;
+------------------------------------+-----------------------------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0 ;
+------------------------------------+--------------------------------------------------+-----------------------------------+
; Parameter Name                     ; Value                                            ; Type                              ;
+------------------------------------+--------------------------------------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped                           ;
; OPERATION_MODE                     ; ROM                                              ; Untyped                           ;
; WIDTH_A                            ; 4                                                ; Untyped                           ;
; WIDTHAD_A                          ; 17                                               ; Untyped                           ;
; NUMWORDS_A                         ; 76800                                            ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped                           ;
; WIDTH_B                            ; 1                                                ; Untyped                           ;
; WIDTHAD_B                          ; 1                                                ; Untyped                           ;
; NUMWORDS_B                         ; 1                                                ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1                                           ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped                           ;
; BYTE_SIZE                          ; 8                                                ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped                           ;
; INIT_FILE                          ; db/final_project.ram0_start_RAM_c5135f12.hdl.mif ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone IV E                                     ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_1s71                                  ; Untyped                           ;
+------------------------------------+--------------------------------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: title:title_instance|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------+
; Parameter Name                                 ; Value        ; Type                 ;
+------------------------------------------------+--------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 10           ; Untyped              ;
; LPM_WIDTHB                                     ; 7            ; Untyped              ;
; LPM_WIDTHP                                     ; 17           ; Untyped              ;
; LPM_WIDTHR                                     ; 17           ; Untyped              ;
; LPM_WIDTHS                                     ; 1            ; Untyped              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped              ;
; LPM_PIPELINE                                   ; 0            ; Untyped              ;
; LATENCY                                        ; 0            ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped              ;
; USE_EAB                                        ; OFF          ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped              ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped              ;
+------------------------------------------------+--------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                        ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                  ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                                      ;
; Entity Instance            ; final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                           ;
;     -- lpm_width           ; 8                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                                                     ;
; Entity Instance            ; final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                           ;
;     -- lpm_width           ; 8                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                                                     ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 33                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_register_bank_a_module:final_project_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_register_bank_b_module:final_project_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem|final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; final_project_soc:nios_system|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; background:background_instance|background_RAM:background_RAM_inst|altsyncram:background_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 76800                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; fish_top:fish_top1|fish:fish9|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; fish_top:fish_top1|fish:fish9|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; fish_top:fish_top1|fish:fish8|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; fish_top:fish_top1|fish:fish8|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; fish_top:fish_top1|fish:fish7|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; fish_top:fish_top1|fish:fish7|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; fish_top:fish_top1|fish:fish6|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; fish_top:fish_top1|fish:fish6|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; fish_top:fish_top1|fish:fish5|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; fish_top:fish_top1|fish:fish5|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; fish_top:fish_top1|fish:fish4|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; fish_top:fish_top1|fish:fish4|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; fish_top:fish_top1|fish:fish3|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; fish_top:fish_top1|fish:fish3|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; fish_top:fish_top1|fish:fish2|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; fish_top:fish_top1|fish:fish2|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; fish_top:fish_top1|fish:fish1|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; fish_top:fish_top1|fish:fish1|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; fish_top:fish_top1|shark:shark1|shark_right_RAM:shark_right|altsyncram:shark_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 49152                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; fish_top:fish_top1|shark:shark1|shark_left_RAM:shark_left|altsyncram:shark_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 49152                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; user_2:user2|user2_right_RAM:user_right|altsyncram:user_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 3072                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; user_2:user2|user2_left_RAM:user_left|altsyncram:user_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 3072                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; user:user1|user_right_RAM:user_right|altsyncram:user_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 3072                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; user:user1|user_left_RAM:user_left|altsyncram:user_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 3072                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; title:title_instance|title_RAM:title_RAM_inst|altsyncram:title_mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 4800                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 76800                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 76800                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 76800                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                     ;
+-------------------------------+--------------------------------------------------+
; Name                          ; Value                                            ;
+-------------------------------+--------------------------------------------------+
; Number of entity instances    ; 1                                                ;
; Entity Instance               ; vga_clk:vga_clk_instance|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                           ;
;     -- PLL_TYPE               ; AUTO                                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                                ;
;     -- VCO_DIVIDE_BY          ; 0                                                ;
+-------------------------------+--------------------------------------------------+


+-----------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                              ;
+---------------------------------------+-------------------------------------+
; Name                                  ; Value                               ;
+---------------------------------------+-------------------------------------+
; Number of entity instances            ; 1                                   ;
; Entity Instance                       ; title:title_instance|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                  ;
;     -- LPM_WIDTHB                     ; 7                                   ;
;     -- LPM_WIDTHP                     ; 17                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                 ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
+---------------------------------------+-------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fish_top:fish_top1|fish:fish9|fish_right_RAM:fish_right" ;
+----------------------+-------+----------+-------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                   ;
+----------------------+-------+----------+-------------------------------------------+
; read_address[18..16] ; Input ; Info     ; Stuck at GND                              ;
+----------------------+-------+----------+-------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "fish_top:fish_top1|fish:fish9|fish_left_RAM:fish_left" ;
+----------------------+-------+----------+-----------------------------------------+
; Port                 ; Type  ; Severity ; Details                                 ;
+----------------------+-------+----------+-----------------------------------------+
; read_address[18..16] ; Input ; Info     ; Stuck at GND                            ;
+----------------------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fish_top:fish_top1|fish:fish8|fish_right_RAM:fish_right" ;
+----------------------+-------+----------+-------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                   ;
+----------------------+-------+----------+-------------------------------------------+
; read_address[18..16] ; Input ; Info     ; Stuck at GND                              ;
+----------------------+-------+----------+-------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "fish_top:fish_top1|fish:fish8|fish_left_RAM:fish_left" ;
+----------------------+-------+----------+-----------------------------------------+
; Port                 ; Type  ; Severity ; Details                                 ;
+----------------------+-------+----------+-----------------------------------------+
; read_address[18..16] ; Input ; Info     ; Stuck at GND                            ;
+----------------------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fish_top:fish_top1|fish:fish7|fish_right_RAM:fish_right" ;
+----------------------+-------+----------+-------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                   ;
+----------------------+-------+----------+-------------------------------------------+
; read_address[18..16] ; Input ; Info     ; Stuck at GND                              ;
+----------------------+-------+----------+-------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "fish_top:fish_top1|fish:fish7|fish_left_RAM:fish_left" ;
+----------------------+-------+----------+-----------------------------------------+
; Port                 ; Type  ; Severity ; Details                                 ;
+----------------------+-------+----------+-----------------------------------------+
; read_address[18..16] ; Input ; Info     ; Stuck at GND                            ;
+----------------------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fish_top:fish_top1|fish:fish6|fish_right_RAM:fish_right" ;
+----------------------+-------+----------+-------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                   ;
+----------------------+-------+----------+-------------------------------------------+
; read_address[18..16] ; Input ; Info     ; Stuck at GND                              ;
+----------------------+-------+----------+-------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "fish_top:fish_top1|fish:fish6|fish_left_RAM:fish_left" ;
+----------------------+-------+----------+-----------------------------------------+
; Port                 ; Type  ; Severity ; Details                                 ;
+----------------------+-------+----------+-----------------------------------------+
; read_address[18..16] ; Input ; Info     ; Stuck at GND                            ;
+----------------------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fish_top:fish_top1|fish:fish5|fish_right_RAM:fish_right" ;
+----------------------+-------+----------+-------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                   ;
+----------------------+-------+----------+-------------------------------------------+
; read_address[18..16] ; Input ; Info     ; Stuck at GND                              ;
+----------------------+-------+----------+-------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "fish_top:fish_top1|fish:fish5|fish_left_RAM:fish_left" ;
+----------------------+-------+----------+-----------------------------------------+
; Port                 ; Type  ; Severity ; Details                                 ;
+----------------------+-------+----------+-----------------------------------------+
; read_address[18..16] ; Input ; Info     ; Stuck at GND                            ;
+----------------------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fish_top:fish_top1|fish:fish4|fish_right_RAM:fish_right" ;
+----------------------+-------+----------+-------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                   ;
+----------------------+-------+----------+-------------------------------------------+
; read_address[18..16] ; Input ; Info     ; Stuck at GND                              ;
+----------------------+-------+----------+-------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "fish_top:fish_top1|fish:fish4|fish_left_RAM:fish_left" ;
+----------------------+-------+----------+-----------------------------------------+
; Port                 ; Type  ; Severity ; Details                                 ;
+----------------------+-------+----------+-----------------------------------------+
; read_address[18..16] ; Input ; Info     ; Stuck at GND                            ;
+----------------------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fish_top:fish_top1|fish:fish3|fish_right_RAM:fish_right" ;
+----------------------+-------+----------+-------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                   ;
+----------------------+-------+----------+-------------------------------------------+
; read_address[18..16] ; Input ; Info     ; Stuck at GND                              ;
+----------------------+-------+----------+-------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "fish_top:fish_top1|fish:fish3|fish_left_RAM:fish_left" ;
+----------------------+-------+----------+-----------------------------------------+
; Port                 ; Type  ; Severity ; Details                                 ;
+----------------------+-------+----------+-----------------------------------------+
; read_address[18..16] ; Input ; Info     ; Stuck at GND                            ;
+----------------------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fish_top:fish_top1|fish:fish2|fish_right_RAM:fish_right" ;
+----------------------+-------+----------+-------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                   ;
+----------------------+-------+----------+-------------------------------------------+
; read_address[18..16] ; Input ; Info     ; Stuck at GND                              ;
+----------------------+-------+----------+-------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "fish_top:fish_top1|fish:fish2|fish_left_RAM:fish_left" ;
+----------------------+-------+----------+-----------------------------------------+
; Port                 ; Type  ; Severity ; Details                                 ;
+----------------------+-------+----------+-----------------------------------------+
; read_address[18..16] ; Input ; Info     ; Stuck at GND                            ;
+----------------------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fish_top:fish_top1|fish:fish1|fish_right_RAM:fish_right" ;
+----------------------+-------+----------+-------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                   ;
+----------------------+-------+----------+-------------------------------------------+
; read_address[18..16] ; Input ; Info     ; Stuck at GND                              ;
+----------------------+-------+----------+-------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "fish_top:fish_top1|fish:fish1|fish_left_RAM:fish_left" ;
+----------------------+-------+----------+-----------------------------------------+
; Port                 ; Type  ; Severity ; Details                                 ;
+----------------------+-------+----------+-----------------------------------------+
; read_address[18..16] ; Input ; Info     ; Stuck at GND                            ;
+----------------------+-------+----------+-----------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "user_2:user2|user2_right_RAM:user_right" ;
+----------------------+-------+----------+---------------------------+
; Port                 ; Type  ; Severity ; Details                   ;
+----------------------+-------+----------+---------------------------+
; read_address[18..17] ; Input ; Info     ; Stuck at GND              ;
+----------------------+-------+----------+---------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "user_2:user2|user2_left_RAM:user_left" ;
+----------------------+-------+----------+-------------------------+
; Port                 ; Type  ; Severity ; Details                 ;
+----------------------+-------+----------+-------------------------+
; read_address[18..17] ; Input ; Info     ; Stuck at GND            ;
+----------------------+-------+----------+-------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "user:user1|user_right_RAM:user_right" ;
+----------------------+-------+----------+------------------------+
; Port                 ; Type  ; Severity ; Details                ;
+----------------------+-------+----------+------------------------+
; read_address[18..17] ; Input ; Info     ; Stuck at GND           ;
+----------------------+-------+----------+------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "user:user1|user_left_RAM:user_left" ;
+----------------------+-------+----------+----------------------+
; Port                 ; Type  ; Severity ; Details              ;
+----------------------+-------+----------+----------------------+
; read_address[18..17] ; Input ; Info     ; Stuck at GND         ;
+----------------------+-------+----------+----------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "title:title_instance|title_RAM:title_RAM_inst" ;
+------------------+-------+----------+-------------------------------------+
; Port             ; Type  ; Severity ; Details                             ;
+------------------+-------+----------+-------------------------------------+
; read_address[18] ; Input ; Info     ; Stuck at GND                        ;
+------------------+-------+----------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                               ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                          ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+-----------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                         ;
+----------------+--------+----------+-----------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                    ;
+----------------+--------+----------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                               ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                          ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                          ;
+----------------+-------+----------+------------------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                                     ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                                     ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                                     ;
+----------------+-------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                           ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                      ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                     ;
+----------------+--------+----------+-------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                      ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                ;
+----------------+--------+----------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                              ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                              ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                              ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                             ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                             ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[27..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                    ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                    ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                   ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                              ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_003|final_project_soc_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_002|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_001:router_001|final_project_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                           ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                            ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                            ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router:router|final_project_soc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                               ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                          ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                            ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                       ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                              ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                         ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                 ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                            ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                         ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                    ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                       ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                  ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                           ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                      ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                         ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                    ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                              ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                       ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                 ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                           ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                           ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_altpll_lqa2:sd1" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                         ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_sdram_pll:sdram_pll" ;
+--------------------+--------+----------+--------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                ;
+--------------------+--------+----------+--------------------------------------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected                                 ;
; scandataout        ; Output ; Info     ; Explicitly unconnected                                 ;
; areset             ; Input  ; Info     ; Stuck at GND                                           ;
; locked             ; Output ; Info     ; Explicitly unconnected                                 ;
; phasedone          ; Output ; Info     ; Explicitly unconnected                                 ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                                           ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                                           ;
; phasestep          ; Input  ; Info     ; Stuck at GND                                           ;
; scanclk            ; Input  ; Info     ; Stuck at GND                                           ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                                           ;
; scandata           ; Input  ; Info     ; Stuck at GND                                           ;
; configupdate       ; Input  ; Info     ; Stuck at GND                                           ;
+--------------------+--------+----------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_sdram:sdram|final_project_soc_sdram_input_efifo_module:the_final_project_soc_sdram_input_efifo_module" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+-----------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                           ;
+--------+-------+----------+-----------------------------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                                      ;
+--------+-------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                      ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                      ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                      ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                      ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                      ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                      ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                      ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                      ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                      ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                      ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                      ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                      ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                      ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                      ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                      ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                      ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                      ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                      ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                      ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                      ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|final_project_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:final_project_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                      ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                          ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                         ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                         ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                           ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                           ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                               ;
; oci_ienable[4..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                               ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_test_bench:the_final_project_soc_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                                                ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                           ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                           ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                    ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+-------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                           ;
+---------------+--------+----------+-------------------------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                                            ;
+---------------+--------+----------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic"             ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0"                                          ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_system" ;
+---------------+-------+----------+------------------------+
; Port          ; Type  ; Severity ; Details                ;
+---------------+-------+----------+------------------------+
; reset_reset_n ; Input ; Info     ; Stuck at VCC           ;
+---------------+-------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 175                         ;
; cycloneiii_ff         ; 2436                        ;
;     CLR               ; 651                         ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 87                          ;
;     ENA               ; 621                         ;
;     ENA CLR           ; 457                         ;
;     ENA CLR SCLR      ; 3                           ;
;     ENA CLR SLD       ; 18                          ;
;     ENA SCLR          ; 9                           ;
;     ENA SLD           ; 252                         ;
;     SCLR              ; 38                          ;
;     SLD               ; 11                          ;
;     plain             ; 240                         ;
; cycloneiii_io_obuf    ; 48                          ;
; cycloneiii_lcell_comb ; 4784                        ;
;     arith             ; 964                         ;
;         2 data inputs ; 308                         ;
;         3 data inputs ; 656                         ;
;     normal            ; 3820                        ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 92                          ;
;         2 data inputs ; 543                         ;
;         3 data inputs ; 905                         ;
;         4 data inputs ; 2273                        ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 343                         ;
;                       ;                             ;
; Max LUT depth         ; 23.20                       ;
; Average LUT depth     ; 6.78                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:30     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Jan 03 22:34:55 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file color_mapper.sv
    Info (12023): Found entity 1: color_mapper File: D:/jzy/code/FPGA/final_project/Color_Mapper.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file final_project.sv
    Info (12023): Found entity 1: final_project File: D:/jzy/code/FPGA/final_project/final_project.sv Line: 16
Info (12021): Found 4 design units, including 4 entities, in source file controller.sv
    Info (12023): Found entity 1: controller File: D:/jzy/code/FPGA/final_project/controller.sv Line: 1
    Info (12023): Found entity 2: start_RAM File: D:/jzy/code/FPGA/final_project/controller.sv Line: 90
    Info (12023): Found entity 3: user1win_RAM File: D:/jzy/code/FPGA/final_project/controller.sv Line: 113
    Info (12023): Found entity 4: user2win_RAM File: D:/jzy/code/FPGA/final_project/controller.sv Line: 136
Info (12021): Found 1 design units, including 1 entities, in source file user.sv
    Info (12023): Found entity 1: user File: D:/jzy/code/FPGA/final_project/user.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file user2.sv
    Info (12023): Found entity 1: user_2 File: D:/jzy/code/FPGA/final_project/user2.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fish_top.sv
    Info (12023): Found entity 1: fish_top File: D:/jzy/code/FPGA/final_project/fish_top.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file shark.sv
    Info (12023): Found entity 1: shark File: D:/jzy/code/FPGA/final_project/shark.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fish.sv
    Info (12023): Found entity 1: fish File: D:/jzy/code/FPGA/final_project/fish.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file bin_display.sv
    Info (12023): Found entity 1: number_display File: D:/jzy/code/FPGA/final_project/bin_display.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file bin_data.sv
    Info (12023): Found entity 1: numbers File: D:/jzy/code/FPGA/final_project/bin_data.sv Line: 4
    Info (12023): Found entity 2: alarm File: D:/jzy/code/FPGA/final_project/bin_data.sv Line: 193
Info (12021): Found 4 design units, including 4 entities, in source file user_ram.sv
    Info (12023): Found entity 1: user_left_RAM File: D:/jzy/code/FPGA/final_project/user_RAM.sv Line: 2
    Info (12023): Found entity 2: user_right_RAM File: D:/jzy/code/FPGA/final_project/user_RAM.sv Line: 25
    Info (12023): Found entity 3: user2_left_RAM File: D:/jzy/code/FPGA/final_project/user_RAM.sv Line: 49
    Info (12023): Found entity 4: user2_right_RAM File: D:/jzy/code/FPGA/final_project/user_RAM.sv Line: 73
Info (12021): Found 4 design units, including 4 entities, in source file fish_ram.sv
    Info (12023): Found entity 1: fish_left_RAM File: D:/jzy/code/FPGA/final_project/fish_RAM.sv Line: 2
    Info (12023): Found entity 2: fish_right_RAM File: D:/jzy/code/FPGA/final_project/fish_RAM.sv Line: 25
    Info (12023): Found entity 3: shark_left_RAM File: D:/jzy/code/FPGA/final_project/fish_RAM.sv Line: 49
    Info (12023): Found entity 4: shark_right_RAM File: D:/jzy/code/FPGA/final_project/fish_RAM.sv Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: VGA_controller File: D:/jzy/code/FPGA/final_project/VGA_controller.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file vga_clk.v
    Info (12023): Found entity 1: vga_clk File: D:/jzy/code/FPGA/final_project/vga_clk.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file hpi_io_intf.sv
    Info (12023): Found entity 1: hpi_io_intf File: D:/jzy/code/FPGA/final_project/hpi_io_intf.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: D:/jzy/code/FPGA/final_project/HexDriver.sv Line: 1
Info (12021): Found 4 design units, including 4 entities, in source file background.sv
    Info (12023): Found entity 1: background File: D:/jzy/code/FPGA/final_project/background.sv Line: 6
    Info (12023): Found entity 2: background_RAM File: D:/jzy/code/FPGA/final_project/background.sv Line: 35
    Info (12023): Found entity 3: title File: D:/jzy/code/FPGA/final_project/background.sv Line: 61
    Info (12023): Found entity 4: title_RAM File: D:/jzy/code/FPGA/final_project/background.sv Line: 98
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/final_project_soc.v
    Info (12023): Found entity 1: final_project_soc File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/final_project_soc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_irq_mapper.sv
    Info (12023): Found entity 1: final_project_soc_irq_mapper File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0 File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_avalon_st_adapter File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_rsp_mux_001 File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_rsp_mux File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_rsp_demux_001 File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_rsp_demux File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_cmd_mux_001 File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_cmd_mux File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_cmd_demux_001 File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_cmd_demux File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_router_003_default_decode File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: final_project_soc_mm_interconnect_0_router_003 File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_router_002_default_decode File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: final_project_soc_mm_interconnect_0_router_002 File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_router_001_default_decode File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: final_project_soc_mm_interconnect_0_router_001 File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_router_default_decode File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: final_project_soc_mm_interconnect_0_router File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_sysid_qsys_0.v
    Info (12023): Found entity 1: final_project_soc_sysid_qsys_0 File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_sysid_qsys_0.v Line: 34
Info (12021): Found 4 design units, including 4 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v
    Info (12023): Found entity 1: final_project_soc_sdram_pll_dffpipe_l2c File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v Line: 37
    Info (12023): Found entity 2: final_project_soc_sdram_pll_stdsync_sv6 File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v Line: 98
    Info (12023): Found entity 3: final_project_soc_sdram_pll_altpll_lqa2 File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v Line: 130
    Info (12023): Found entity 4: final_project_soc_sdram_pll File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v Line: 217
Info (12021): Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_sdram.v
    Info (12023): Found entity 1: final_project_soc_sdram_input_efifo_module File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v Line: 21
    Info (12023): Found entity 2: final_project_soc_sdram File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_otg_hpi_data.v
    Info (12023): Found entity 1: final_project_soc_otg_hpi_data File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_otg_hpi_data.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_otg_hpi_cs.v
    Info (12023): Found entity 1: final_project_soc_otg_hpi_cs File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_otg_hpi_cs.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_otg_hpi_address.v
    Info (12023): Found entity 1: final_project_soc_otg_hpi_address File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_otg_hpi_address.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v
    Info (12023): Found entity 1: final_project_soc_onchip_memory2_0 File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0.v
    Info (12023): Found entity 1: final_project_soc_nios2_gen2_0 File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: final_project_soc_nios2_gen2_0_cpu_register_bank_a_module File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: final_project_soc_nios2_gen2_0_cpu_register_bank_b_module File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: final_project_soc_nios2_gen2_0_cpu_nios2_oci_break File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: final_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: final_project_soc_nios2_gen2_0_cpu_nios2_oci_td_mode File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: final_project_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: final_project_soc_nios2_gen2_0_cpu_nios2_oci_pib File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: final_project_soc_nios2_gen2_0_cpu_nios2_oci_im File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: final_project_soc_nios2_gen2_0_cpu_nios2_performance_monitors File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: final_project_soc_nios2_gen2_0_cpu_nios2_ocimem File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: final_project_soc_nios2_gen2_0_cpu_nios2_oci File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: final_project_soc_nios2_gen2_0_cpu File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: final_project_soc_nios2_gen2_0_cpu_debug_slave_tck File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: final_project_soc_nios2_gen2_0_cpu_test_bench File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_keycode.v
    Info (12023): Found entity 1: final_project_soc_keycode File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_keycode.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v
    Info (12023): Found entity 1: final_project_soc_jtag_uart_0_sim_scfifo_w File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: final_project_soc_jtag_uart_0_scfifo_w File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: final_project_soc_jtag_uart_0_sim_scfifo_r File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: final_project_soc_jtag_uart_0_scfifo_r File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: final_project_soc_jtag_uart_0 File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v Line: 331
Info (12127): Elaborating entity "final_project" for the top level hierarchy
Warning (10858): Verilog HDL warning at final_project.sv(52): object led used but never assigned File: D:/jzy/code/FPGA/final_project/final_project.sv Line: 52
Warning (10030): Net "led" at final_project.sv(52) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/final_project.sv Line: 52
Info (12128): Elaborating entity "hpi_io_intf" for hierarchy "hpi_io_intf:hpi_io_inst" File: D:/jzy/code/FPGA/final_project/final_project.sv Line: 86
Warning (10036): Verilog HDL or VHDL warning at hpi_io_intf.sv(14): object "from_sw_data_out_buffer" assigned a value but never read File: D:/jzy/code/FPGA/final_project/hpi_io_intf.sv Line: 14
Info (12128): Elaborating entity "final_project_soc" for hierarchy "final_project_soc:nios_system" File: D:/jzy/code/FPGA/final_project/final_project.sv Line: 111
Info (12128): Elaborating entity "final_project_soc_jtag_uart_0" for hierarchy "final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/final_project_soc.v Line: 140
Info (12128): Elaborating entity "final_project_soc_jtag_uart_0_scfifo_w" for hierarchy "final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: D:/jzy/code/FPGA/final_project/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: d:/software/quartus18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: D:/jzy/code/FPGA/final_project/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: D:/jzy/code/FPGA/final_project/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: D:/jzy/code/FPGA/final_project/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: D:/jzy/code/FPGA/final_project/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: D:/jzy/code/FPGA/final_project/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: D:/jzy/code/FPGA/final_project/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: D:/jzy/code/FPGA/final_project/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: D:/jzy/code/FPGA/final_project/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: D:/jzy/code/FPGA/final_project/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: D:/jzy/code/FPGA/final_project/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "final_project_soc_jtag_uart_0_scfifo_r" for hierarchy "final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: d:/software/quartus18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "final_project_soc:nios_system|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/software/quartus18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "final_project_soc_keycode" for hierarchy "final_project_soc:nios_system|final_project_soc_keycode:keycode" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/final_project_soc.v Line: 151
Info (12128): Elaborating entity "final_project_soc_nios2_gen2_0" for hierarchy "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/final_project_soc.v Line: 191
Info (12128): Elaborating entity "final_project_soc_nios2_gen2_0_cpu" for hierarchy "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "final_project_soc_nios2_gen2_0_cpu_test_bench" for hierarchy "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_test_bench:the_final_project_soc_nios2_gen2_0_cpu_test_bench" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 3546
Info (12128): Elaborating entity "final_project_soc_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_register_bank_a_module:final_project_soc_nios2_gen2_0_cpu_register_bank_a" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 4063
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_register_bank_a_module:final_project_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_register_bank_a_module:final_project_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_register_bank_a_module:final_project_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: D:/jzy/code/FPGA/final_project/db/altsyncram_6mc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_register_bank_a_module:final_project_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "final_project_soc_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_register_bank_b_module:final_project_soc_nios2_gen2_0_cpu_register_bank_b" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 4081
Info (12128): Elaborating entity "final_project_soc_nios2_gen2_0_cpu_nios2_oci" for hierarchy "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 4577
Info (12128): Elaborating entity "final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "final_project_soc_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_break" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "final_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "final_project_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|final_project_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:final_project_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "final_project_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo|final_project_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "final_project_soc_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_pib" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "final_project_soc_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_im:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_im" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "final_project_soc_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem|final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem|final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem|final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem|final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: D:/jzy/code/FPGA/final_project/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem|final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "final_project_soc_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: d:/software/quartus18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy" File: d:/software/quartus18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/software/quartus18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "final_project_soc:nios_system|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/software/quartus18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "final_project_soc_onchip_memory2_0" for hierarchy "final_project_soc:nios_system|final_project_soc_onchip_memory2_0:onchip_memory2_0" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/final_project_soc.v Line: 205
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_project_soc:nios_system|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "final_project_soc:nios_system|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "final_project_soc:nios_system|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "final_project_soc_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lqh1.tdf
    Info (12023): Found entity 1: altsyncram_lqh1 File: D:/jzy/code/FPGA/final_project/db/altsyncram_lqh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lqh1" for hierarchy "final_project_soc:nios_system|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lqh1:auto_generated" File: d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "final_project_soc_otg_hpi_address" for hierarchy "final_project_soc:nios_system|final_project_soc_otg_hpi_address:otg_hpi_address" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/final_project_soc.v Line: 216
Info (12128): Elaborating entity "final_project_soc_otg_hpi_cs" for hierarchy "final_project_soc:nios_system|final_project_soc_otg_hpi_cs:otg_hpi_cs" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/final_project_soc.v Line: 227
Info (12128): Elaborating entity "final_project_soc_otg_hpi_data" for hierarchy "final_project_soc:nios_system|final_project_soc_otg_hpi_data:otg_hpi_data" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/final_project_soc.v Line: 239
Info (12128): Elaborating entity "final_project_soc_sdram" for hierarchy "final_project_soc:nios_system|final_project_soc_sdram:sdram" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/final_project_soc.v Line: 295
Info (12128): Elaborating entity "final_project_soc_sdram_input_efifo_module" for hierarchy "final_project_soc:nios_system|final_project_soc_sdram:sdram|final_project_soc_sdram_input_efifo_module:the_final_project_soc_sdram_input_efifo_module" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v Line: 298
Info (12128): Elaborating entity "final_project_soc_sdram_pll" for hierarchy "final_project_soc:nios_system|final_project_soc_sdram_pll:sdram_pll" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/final_project_soc.v Line: 319
Info (12128): Elaborating entity "final_project_soc_sdram_pll_stdsync_sv6" for hierarchy "final_project_soc:nios_system|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_stdsync_sv6:stdsync2" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v Line: 282
Info (12128): Elaborating entity "final_project_soc_sdram_pll_dffpipe_l2c" for hierarchy "final_project_soc:nios_system|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_stdsync_sv6:stdsync2|final_project_soc_sdram_pll_dffpipe_l2c:dffpipe3" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v Line: 116
Info (12128): Elaborating entity "final_project_soc_sdram_pll_altpll_lqa2" for hierarchy "final_project_soc:nios_system|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_altpll_lqa2:sd1" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v Line: 288
Info (12128): Elaborating entity "final_project_soc_sysid_qsys_0" for hierarchy "final_project_soc:nios_system|final_project_soc_sysid_qsys_0:sysid_qsys_0" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/final_project_soc.v Line: 326
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/final_project_soc.v Line: 424
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v Line: 1107
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v Line: 1167
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v Line: 1231
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v Line: 1295
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v Line: 1359
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v Line: 1423
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v Line: 1487
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v Line: 1551
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v Line: 1615
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v Line: 2144
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v Line: 2225
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v Line: 2309
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v Line: 2350
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v Line: 2975
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v Line: 3016
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_router" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router:router" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v Line: 4032
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_router_default_decode" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router:router|final_project_soc_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv Line: 197
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_router_001" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_001:router_001" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v Line: 4048
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_router_001_default_decode" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_001:router_001|final_project_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv Line: 188
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_router_002" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_002" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v Line: 4064
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_router_002_default_decode" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_002|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_router_003" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_003" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v Line: 4080
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_router_003_default_decode" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_003|final_project_soc_mm_interconnect_0_router_003_default_decode:the_default_decode" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_cmd_demux" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v Line: 4367
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_cmd_demux_001" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v Line: 4408
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_cmd_mux" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v Line: 4425
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_cmd_mux_001" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v Line: 4448
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_rsp_demux" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v Line: 4693
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_rsp_demux_001" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v Line: 4716
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_rsp_mux" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v Line: 5039
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv Line: 502
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_rsp_mux_001" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v Line: 5080
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv Line: 358
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v Line: 5114
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_avalon_st_adapter" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v Line: 5245
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "final_project_soc_irq_mapper" for hierarchy "final_project_soc:nios_system|final_project_soc_irq_mapper:irq_mapper" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/final_project_soc.v Line: 431
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "final_project_soc:nios_system|altera_reset_controller:rst_controller" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/final_project_soc.v Line: 494
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "final_project_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "final_project_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "final_project_soc:nios_system|altera_reset_controller:rst_controller_001" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/final_project_soc.v Line: 557
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "final_project_soc:nios_system|altera_reset_controller:rst_controller_002" File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/final_project_soc.v Line: 620
Info (12128): Elaborating entity "vga_clk" for hierarchy "vga_clk:vga_clk_instance" File: D:/jzy/code/FPGA/final_project/final_project.sv Line: 115
Info (12128): Elaborating entity "altpll" for hierarchy "vga_clk:vga_clk_instance|altpll:altpll_component" File: D:/jzy/code/FPGA/final_project/vga_clk.v Line: 90
Info (12130): Elaborated megafunction instantiation "vga_clk:vga_clk_instance|altpll:altpll_component" File: D:/jzy/code/FPGA/final_project/vga_clk.v Line: 90
Info (12133): Instantiated megafunction "vga_clk:vga_clk_instance|altpll:altpll_component" with the following parameter: File: D:/jzy/code/FPGA/final_project/vga_clk.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=vga_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v
    Info (12023): Found entity 1: vga_clk_altpll File: D:/jzy/code/FPGA/final_project/db/vga_clk_altpll.v Line: 29
Info (12128): Elaborating entity "vga_clk_altpll" for hierarchy "vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated" File: d:/software/quartus18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "VGA_controller" for hierarchy "VGA_controller:vga_controller_instance" File: D:/jzy/code/FPGA/final_project/final_project.sv Line: 126
Info (12128): Elaborating entity "controller" for hierarchy "controller:controller_inst" File: D:/jzy/code/FPGA/final_project/final_project.sv Line: 135
Info (12128): Elaborating entity "start_RAM" for hierarchy "controller:controller_inst|start_RAM:start_RAM_inst" File: D:/jzy/code/FPGA/final_project/controller.sv Line: 23
Warning (10230): Verilog HDL assignment warning at controller.sv(108): truncated value with size 4 to match size of target (1) File: D:/jzy/code/FPGA/final_project/controller.sv Line: 108
Warning (10030): Net "mem.data_a" at controller.sv(100) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/controller.sv Line: 100
Warning (10030): Net "mem.waddr_a" at controller.sv(100) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/controller.sv Line: 100
Warning (10030): Net "mem.we_a" at controller.sv(100) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/controller.sv Line: 100
Info (12128): Elaborating entity "user1win_RAM" for hierarchy "controller:controller_inst|user1win_RAM:user1win_RAM_inst" File: D:/jzy/code/FPGA/final_project/controller.sv Line: 24
Warning (10230): Verilog HDL assignment warning at controller.sv(131): truncated value with size 4 to match size of target (1) File: D:/jzy/code/FPGA/final_project/controller.sv Line: 131
Warning (10030): Net "mem.data_a" at controller.sv(123) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/controller.sv Line: 123
Warning (10030): Net "mem.waddr_a" at controller.sv(123) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/controller.sv Line: 123
Warning (10030): Net "mem.we_a" at controller.sv(123) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/controller.sv Line: 123
Info (12128): Elaborating entity "user2win_RAM" for hierarchy "controller:controller_inst|user2win_RAM:user2win_RAM_inst" File: D:/jzy/code/FPGA/final_project/controller.sv Line: 25
Warning (10230): Verilog HDL assignment warning at controller.sv(154): truncated value with size 4 to match size of target (1) File: D:/jzy/code/FPGA/final_project/controller.sv Line: 154
Warning (10030): Net "mem.data_a" at controller.sv(146) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/controller.sv Line: 146
Warning (10030): Net "mem.waddr_a" at controller.sv(146) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/controller.sv Line: 146
Warning (10030): Net "mem.we_a" at controller.sv(146) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/controller.sv Line: 146
Info (12128): Elaborating entity "color_mapper" for hierarchy "color_mapper:color_instance" File: D:/jzy/code/FPGA/final_project/final_project.sv Line: 151
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(146): truncated value with size 32 to match size of target (8) File: D:/jzy/code/FPGA/final_project/Color_Mapper.sv Line: 146
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(147): truncated value with size 32 to match size of target (8) File: D:/jzy/code/FPGA/final_project/Color_Mapper.sv Line: 147
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(148): truncated value with size 32 to match size of target (8) File: D:/jzy/code/FPGA/final_project/Color_Mapper.sv Line: 148
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(149): truncated value with size 32 to match size of target (8) File: D:/jzy/code/FPGA/final_project/Color_Mapper.sv Line: 149
Info (12128): Elaborating entity "number_display" for hierarchy "color_mapper:color_instance|number_display:number_display1" File: D:/jzy/code/FPGA/final_project/Color_Mapper.sv Line: 133
Info (12128): Elaborating entity "numbers" for hierarchy "color_mapper:color_instance|numbers:number1" File: D:/jzy/code/FPGA/final_project/Color_Mapper.sv Line: 137
Info (12128): Elaborating entity "title" for hierarchy "title:title_instance" File: D:/jzy/code/FPGA/final_project/final_project.sv Line: 156
Warning (10230): Verilog HDL assignment warning at background.sv(84): truncated value with size 32 to match size of target (19) File: D:/jzy/code/FPGA/final_project/background.sv Line: 84
Info (12128): Elaborating entity "title_RAM" for hierarchy "title:title_instance|title_RAM:title_RAM_inst" File: D:/jzy/code/FPGA/final_project/background.sv Line: 89
Warning (10030): Net "title_mem.data_a" at background.sv(108) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/background.sv Line: 108
Warning (10030): Net "title_mem.waddr_a" at background.sv(108) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/background.sv Line: 108
Warning (10030): Net "title_mem.we_a" at background.sv(108) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/background.sv Line: 108
Info (12128): Elaborating entity "background" for hierarchy "background:background_instance" File: D:/jzy/code/FPGA/final_project/final_project.sv Line: 160
Info (12128): Elaborating entity "background_RAM" for hierarchy "background:background_instance|background_RAM:background_RAM_inst" File: D:/jzy/code/FPGA/final_project/background.sv Line: 24
Warning (10030): Net "background_mem.data_a" at background.sv(45) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/background.sv Line: 45
Warning (10030): Net "background_mem.waddr_a" at background.sv(45) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/background.sv Line: 45
Warning (10030): Net "background_mem.we_a" at background.sv(45) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/background.sv Line: 45
Info (12128): Elaborating entity "user" for hierarchy "user:user1" File: D:/jzy/code/FPGA/final_project/final_project.sv Line: 176
Warning (10230): Verilog HDL assignment warning at user.sv(216): truncated value with size 32 to match size of target (10) File: D:/jzy/code/FPGA/final_project/user.sv Line: 216
Warning (10230): Verilog HDL assignment warning at user.sv(217): truncated value with size 32 to match size of target (10) File: D:/jzy/code/FPGA/final_project/user.sv Line: 217
Info (12128): Elaborating entity "user_left_RAM" for hierarchy "user:user1|user_left_RAM:user_left" File: D:/jzy/code/FPGA/final_project/user.sv Line: 47
Warning (10030): Net "user_mem.data_a" at user_RAM.sv(11) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/user_RAM.sv Line: 11
Warning (10030): Net "user_mem.waddr_a" at user_RAM.sv(11) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/user_RAM.sv Line: 11
Warning (10030): Net "user_mem.we_a" at user_RAM.sv(11) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/user_RAM.sv Line: 11
Info (12128): Elaborating entity "user_right_RAM" for hierarchy "user:user1|user_right_RAM:user_right" File: D:/jzy/code/FPGA/final_project/user.sv Line: 49
Warning (10030): Net "user_mem.data_a" at user_RAM.sv(34) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/user_RAM.sv Line: 34
Warning (10030): Net "user_mem.waddr_a" at user_RAM.sv(34) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/user_RAM.sv Line: 34
Warning (10030): Net "user_mem.we_a" at user_RAM.sv(34) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/user_RAM.sv Line: 34
Info (12128): Elaborating entity "user_2" for hierarchy "user_2:user2" File: D:/jzy/code/FPGA/final_project/final_project.sv Line: 191
Warning (10230): Verilog HDL assignment warning at user2.sv(209): truncated value with size 32 to match size of target (10) File: D:/jzy/code/FPGA/final_project/user2.sv Line: 209
Warning (10230): Verilog HDL assignment warning at user2.sv(210): truncated value with size 32 to match size of target (10) File: D:/jzy/code/FPGA/final_project/user2.sv Line: 210
Info (12128): Elaborating entity "user2_left_RAM" for hierarchy "user_2:user2|user2_left_RAM:user_left" File: D:/jzy/code/FPGA/final_project/user2.sv Line: 48
Warning (10030): Net "user_mem.data_a" at user_RAM.sv(58) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/user_RAM.sv Line: 58
Warning (10030): Net "user_mem.waddr_a" at user_RAM.sv(58) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/user_RAM.sv Line: 58
Warning (10030): Net "user_mem.we_a" at user_RAM.sv(58) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/user_RAM.sv Line: 58
Info (12128): Elaborating entity "user2_right_RAM" for hierarchy "user_2:user2|user2_right_RAM:user_right" File: D:/jzy/code/FPGA/final_project/user2.sv Line: 50
Warning (10030): Net "user_mem.data_a" at user_RAM.sv(82) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/user_RAM.sv Line: 82
Warning (10030): Net "user_mem.waddr_a" at user_RAM.sv(82) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/user_RAM.sv Line: 82
Warning (10030): Net "user_mem.we_a" at user_RAM.sv(82) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/user_RAM.sv Line: 82
Info (12128): Elaborating entity "fish_top" for hierarchy "fish_top:fish_top1" File: D:/jzy/code/FPGA/final_project/final_project.sv Line: 208
Info (12128): Elaborating entity "fish" for hierarchy "fish_top:fish_top1|fish:fish1" File: D:/jzy/code/FPGA/final_project/fish_top.sv Line: 40
Warning (10230): Verilog HDL assignment warning at fish.sv(154): truncated value with size 32 to match size of target (10) File: D:/jzy/code/FPGA/final_project/fish.sv Line: 154
Warning (10230): Verilog HDL assignment warning at fish.sv(155): truncated value with size 32 to match size of target (10) File: D:/jzy/code/FPGA/final_project/fish.sv Line: 155
Info (12128): Elaborating entity "fish_left_RAM" for hierarchy "fish_top:fish_top1|fish:fish1|fish_left_RAM:fish_left" File: D:/jzy/code/FPGA/final_project/fish.sv Line: 230
Warning (10030): Net "fish_mem.data_a" at fish_RAM.sv(11) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/fish_RAM.sv Line: 11
Warning (10030): Net "fish_mem.waddr_a" at fish_RAM.sv(11) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/fish_RAM.sv Line: 11
Warning (10030): Net "fish_mem.we_a" at fish_RAM.sv(11) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/fish_RAM.sv Line: 11
Info (12128): Elaborating entity "fish_right_RAM" for hierarchy "fish_top:fish_top1|fish:fish1|fish_right_RAM:fish_right" File: D:/jzy/code/FPGA/final_project/fish.sv Line: 231
Warning (10030): Net "fish_mem.data_a" at fish_RAM.sv(34) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/fish_RAM.sv Line: 34
Warning (10030): Net "fish_mem.waddr_a" at fish_RAM.sv(34) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/fish_RAM.sv Line: 34
Warning (10030): Net "fish_mem.we_a" at fish_RAM.sv(34) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/fish_RAM.sv Line: 34
Info (12128): Elaborating entity "fish" for hierarchy "fish_top:fish_top1|fish:fish2" File: D:/jzy/code/FPGA/final_project/fish_top.sv Line: 44
Warning (10230): Verilog HDL assignment warning at fish.sv(154): truncated value with size 32 to match size of target (10) File: D:/jzy/code/FPGA/final_project/fish.sv Line: 154
Warning (10230): Verilog HDL assignment warning at fish.sv(155): truncated value with size 32 to match size of target (10) File: D:/jzy/code/FPGA/final_project/fish.sv Line: 155
Info (12128): Elaborating entity "fish" for hierarchy "fish_top:fish_top1|fish:fish3" File: D:/jzy/code/FPGA/final_project/fish_top.sv Line: 48
Warning (10230): Verilog HDL assignment warning at fish.sv(154): truncated value with size 32 to match size of target (10) File: D:/jzy/code/FPGA/final_project/fish.sv Line: 154
Warning (10230): Verilog HDL assignment warning at fish.sv(155): truncated value with size 32 to match size of target (10) File: D:/jzy/code/FPGA/final_project/fish.sv Line: 155
Info (12128): Elaborating entity "fish" for hierarchy "fish_top:fish_top1|fish:fish4" File: D:/jzy/code/FPGA/final_project/fish_top.sv Line: 52
Warning (10230): Verilog HDL assignment warning at fish.sv(154): truncated value with size 32 to match size of target (10) File: D:/jzy/code/FPGA/final_project/fish.sv Line: 154
Warning (10230): Verilog HDL assignment warning at fish.sv(155): truncated value with size 32 to match size of target (10) File: D:/jzy/code/FPGA/final_project/fish.sv Line: 155
Info (12128): Elaborating entity "fish" for hierarchy "fish_top:fish_top1|fish:fish5" File: D:/jzy/code/FPGA/final_project/fish_top.sv Line: 56
Warning (10230): Verilog HDL assignment warning at fish.sv(154): truncated value with size 32 to match size of target (10) File: D:/jzy/code/FPGA/final_project/fish.sv Line: 154
Warning (10230): Verilog HDL assignment warning at fish.sv(155): truncated value with size 32 to match size of target (10) File: D:/jzy/code/FPGA/final_project/fish.sv Line: 155
Info (12128): Elaborating entity "fish" for hierarchy "fish_top:fish_top1|fish:fish6" File: D:/jzy/code/FPGA/final_project/fish_top.sv Line: 60
Warning (10230): Verilog HDL assignment warning at fish.sv(154): truncated value with size 32 to match size of target (10) File: D:/jzy/code/FPGA/final_project/fish.sv Line: 154
Warning (10230): Verilog HDL assignment warning at fish.sv(155): truncated value with size 32 to match size of target (10) File: D:/jzy/code/FPGA/final_project/fish.sv Line: 155
Info (12128): Elaborating entity "fish" for hierarchy "fish_top:fish_top1|fish:fish7" File: D:/jzy/code/FPGA/final_project/fish_top.sv Line: 64
Warning (10230): Verilog HDL assignment warning at fish.sv(154): truncated value with size 32 to match size of target (10) File: D:/jzy/code/FPGA/final_project/fish.sv Line: 154
Warning (10230): Verilog HDL assignment warning at fish.sv(155): truncated value with size 32 to match size of target (10) File: D:/jzy/code/FPGA/final_project/fish.sv Line: 155
Info (12128): Elaborating entity "fish" for hierarchy "fish_top:fish_top1|fish:fish8" File: D:/jzy/code/FPGA/final_project/fish_top.sv Line: 68
Warning (10230): Verilog HDL assignment warning at fish.sv(154): truncated value with size 32 to match size of target (10) File: D:/jzy/code/FPGA/final_project/fish.sv Line: 154
Warning (10230): Verilog HDL assignment warning at fish.sv(155): truncated value with size 32 to match size of target (10) File: D:/jzy/code/FPGA/final_project/fish.sv Line: 155
Info (12128): Elaborating entity "fish" for hierarchy "fish_top:fish_top1|fish:fish9" File: D:/jzy/code/FPGA/final_project/fish_top.sv Line: 72
Warning (10230): Verilog HDL assignment warning at fish.sv(154): truncated value with size 32 to match size of target (10) File: D:/jzy/code/FPGA/final_project/fish.sv Line: 154
Warning (10230): Verilog HDL assignment warning at fish.sv(155): truncated value with size 32 to match size of target (10) File: D:/jzy/code/FPGA/final_project/fish.sv Line: 155
Info (12128): Elaborating entity "shark" for hierarchy "fish_top:fish_top1|shark:shark1" File: D:/jzy/code/FPGA/final_project/fish_top.sv Line: 75
Warning (10230): Verilog HDL assignment warning at shark.sv(180): truncated value with size 32 to match size of target (10) File: D:/jzy/code/FPGA/final_project/shark.sv Line: 180
Warning (10230): Verilog HDL assignment warning at shark.sv(181): truncated value with size 32 to match size of target (10) File: D:/jzy/code/FPGA/final_project/shark.sv Line: 181
Warning (10034): Output port "shark_exist" at shark.sv(11) has no driver File: D:/jzy/code/FPGA/final_project/shark.sv Line: 11
Info (12128): Elaborating entity "shark_left_RAM" for hierarchy "fish_top:fish_top1|shark:shark1|shark_left_RAM:shark_left" File: D:/jzy/code/FPGA/final_project/shark.sv Line: 41
Warning (10030): Net "shark_mem.data_a" at fish_RAM.sv(58) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/fish_RAM.sv Line: 58
Warning (10030): Net "shark_mem.waddr_a" at fish_RAM.sv(58) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/fish_RAM.sv Line: 58
Warning (10030): Net "shark_mem.we_a" at fish_RAM.sv(58) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/fish_RAM.sv Line: 58
Info (12128): Elaborating entity "shark_right_RAM" for hierarchy "fish_top:fish_top1|shark:shark1|shark_right_RAM:shark_right" File: D:/jzy/code/FPGA/final_project/shark.sv Line: 43
Warning (10030): Net "shark_mem.data_a" at fish_RAM.sv(81) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/fish_RAM.sv Line: 81
Warning (10030): Net "shark_mem.waddr_a" at fish_RAM.sv(81) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/fish_RAM.sv Line: 81
Warning (10030): Net "shark_mem.we_a" at fish_RAM.sv(81) has no driver or initial value, using a default initial value '0' File: D:/jzy/code/FPGA/final_project/fish_RAM.sv Line: 81
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:hex_inst_0" File: D:/jzy/code/FPGA/final_project/final_project.sv Line: 216
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.01.03.22:36:56 Progress: Loading slde12e9b63/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/jzy/code/FPGA/final_project/db/ip/slde12e9b63/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/jzy/code/FPGA/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/jzy/code/FPGA/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/jzy/code/FPGA/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/jzy/code/FPGA/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/jzy/code/FPGA/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/jzy/code/FPGA/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "final_project_soc:nios_system|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Info (19000): Inferred 29 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "background:background_instance|background_RAM:background_RAM_inst|background_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 17
        Info (286033): Parameter NUMWORDS_A set to 76800
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_background_RAM_ea427172.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fish_top:fish_top1|fish:fish9|fish_right_RAM:fish_right|fish_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fish_top:fish_top1|fish:fish9|fish_left_RAM:fish_left|fish_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fish_top:fish_top1|fish:fish8|fish_right_RAM:fish_right|fish_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fish_top:fish_top1|fish:fish8|fish_left_RAM:fish_left|fish_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fish_top:fish_top1|fish:fish7|fish_right_RAM:fish_right|fish_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fish_top:fish_top1|fish:fish7|fish_left_RAM:fish_left|fish_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fish_top:fish_top1|fish:fish6|fish_right_RAM:fish_right|fish_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fish_top:fish_top1|fish:fish6|fish_left_RAM:fish_left|fish_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fish_top:fish_top1|fish:fish5|fish_right_RAM:fish_right|fish_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fish_top:fish_top1|fish:fish5|fish_left_RAM:fish_left|fish_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fish_top:fish_top1|fish:fish4|fish_right_RAM:fish_right|fish_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fish_top:fish_top1|fish:fish4|fish_left_RAM:fish_left|fish_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fish_top:fish_top1|fish:fish3|fish_right_RAM:fish_right|fish_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fish_top:fish_top1|fish:fish3|fish_left_RAM:fish_left|fish_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fish_top:fish_top1|fish:fish2|fish_right_RAM:fish_right|fish_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fish_top:fish_top1|fish:fish2|fish_left_RAM:fish_left|fish_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fish_top:fish_top1|fish:fish1|fish_right_RAM:fish_right|fish_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fish_top:fish_top1|fish:fish1|fish_left_RAM:fish_left|fish_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fish_top:fish_top1|shark:shark1|shark_right_RAM:shark_right|shark_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 49152
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_shark_right_RAM_948abb15.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fish_top:fish_top1|shark:shark1|shark_left_RAM:shark_left|shark_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 49152
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_shark_left_RAM_14a410c6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "user_2:user2|user2_right_RAM:user_right|user_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 3072
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_user2_right_RAM_4449bfb2.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "user_2:user2|user2_left_RAM:user_left|user_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 3072
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_user2_left_RAM_b0f9d9b9.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "user:user1|user_right_RAM:user_right|user_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 3072
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_user_right_RAM_ab76cabf.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "user:user1|user_left_RAM:user_left|user_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 3072
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_user_left_RAM_4b60989e.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "title:title_instance|title_RAM:title_RAM_inst|title_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 4800
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_title_RAM_1f31965a.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "controller:controller_inst|user2win_RAM:user2win_RAM_inst|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 17
        Info (286033): Parameter NUMWORDS_A set to 76800
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_user2win_RAM_aed30bc1.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "controller:controller_inst|user1win_RAM:user1win_RAM_inst|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 17
        Info (286033): Parameter NUMWORDS_A set to 76800
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_user1win_RAM_1911a4f5.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "controller:controller_inst|start_RAM:start_RAM_inst|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 17
        Info (286033): Parameter NUMWORDS_A set to 76800
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_start_RAM_c5135f12.hdl.mif
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "title:title_instance|Mult0" File: D:/jzy/code/FPGA/final_project/background.sv Line: 84
Info (12130): Elaborated megafunction instantiation "background:background_instance|background_RAM:background_RAM_inst|altsyncram:background_mem_rtl_0"
Info (12133): Instantiated megafunction "background:background_instance|background_RAM:background_RAM_inst|altsyncram:background_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/final_project.ram0_background_RAM_ea427172.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mb81.tdf
    Info (12023): Found entity 1: altsyncram_mb81 File: D:/jzy/code/FPGA/final_project/db/altsyncram_mb81.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u9a.tdf
    Info (12023): Found entity 1: decode_u9a File: D:/jzy/code/FPGA/final_project/db/decode_u9a.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hob.tdf
    Info (12023): Found entity 1: mux_hob File: D:/jzy/code/FPGA/final_project/db/mux_hob.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "fish_top:fish_top1|fish:fish9|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0"
Info (12133): Instantiated megafunction "fish_top:fish_top1|fish:fish9|fish_right_RAM:fish_right|altsyncram:fish_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5b81.tdf
    Info (12023): Found entity 1: altsyncram_5b81 File: D:/jzy/code/FPGA/final_project/db/altsyncram_5b81.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "fish_top:fish_top1|fish:fish9|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0"
Info (12133): Instantiated megafunction "fish_top:fish_top1|fish:fish9|fish_left_RAM:fish_left|altsyncram:fish_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m781.tdf
    Info (12023): Found entity 1: altsyncram_m781 File: D:/jzy/code/FPGA/final_project/db/altsyncram_m781.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "fish_top:fish_top1|shark:shark1|shark_right_RAM:shark_right|altsyncram:shark_mem_rtl_0"
Info (12133): Instantiated megafunction "fish_top:fish_top1|shark:shark1|shark_right_RAM:shark_right|altsyncram:shark_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "49152"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/final_project.ram0_shark_right_RAM_948abb15.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ug81.tdf
    Info (12023): Found entity 1: altsyncram_ug81 File: D:/jzy/code/FPGA/final_project/db/altsyncram_ug81.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_i8a.tdf
    Info (12023): Found entity 1: decode_i8a File: D:/jzy/code/FPGA/final_project/db/decode_i8a.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5nb.tdf
    Info (12023): Found entity 1: mux_5nb File: D:/jzy/code/FPGA/final_project/db/mux_5nb.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "fish_top:fish_top1|shark:shark1|shark_left_RAM:shark_left|altsyncram:shark_mem_rtl_0"
Info (12133): Instantiated megafunction "fish_top:fish_top1|shark:shark1|shark_left_RAM:shark_left|altsyncram:shark_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "49152"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/final_project.ram0_shark_left_RAM_14a410c6.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fb81.tdf
    Info (12023): Found entity 1: altsyncram_fb81 File: D:/jzy/code/FPGA/final_project/db/altsyncram_fb81.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "user_2:user2|user2_right_RAM:user_right|altsyncram:user_mem_rtl_0"
Info (12133): Instantiated megafunction "user_2:user2|user2_right_RAM:user_right|altsyncram:user_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "3072"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/final_project.ram0_user2_right_RAM_4449bfb2.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qd81.tdf
    Info (12023): Found entity 1: altsyncram_qd81 File: D:/jzy/code/FPGA/final_project/db/altsyncram_qd81.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "user_2:user2|user2_left_RAM:user_left|altsyncram:user_mem_rtl_0"
Info (12133): Instantiated megafunction "user_2:user2|user2_left_RAM:user_left|altsyncram:user_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "3072"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/final_project.ram0_user2_left_RAM_b0f9d9b9.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vb81.tdf
    Info (12023): Found entity 1: altsyncram_vb81 File: D:/jzy/code/FPGA/final_project/db/altsyncram_vb81.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "user:user1|user_right_RAM:user_right|altsyncram:user_mem_rtl_0"
Info (12133): Instantiated megafunction "user:user1|user_right_RAM:user_right|altsyncram:user_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "3072"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/final_project.ram0_user_right_RAM_ab76cabf.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jg81.tdf
    Info (12023): Found entity 1: altsyncram_jg81 File: D:/jzy/code/FPGA/final_project/db/altsyncram_jg81.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "user:user1|user_left_RAM:user_left|altsyncram:user_mem_rtl_0"
Info (12133): Instantiated megafunction "user:user1|user_left_RAM:user_left|altsyncram:user_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "3072"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/final_project.ram0_user_left_RAM_4b60989e.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f781.tdf
    Info (12023): Found entity 1: altsyncram_f781 File: D:/jzy/code/FPGA/final_project/db/altsyncram_f781.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "title:title_instance|title_RAM:title_RAM_inst|altsyncram:title_mem_rtl_0"
Info (12133): Instantiated megafunction "title:title_instance|title_RAM:title_RAM_inst|altsyncram:title_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "4800"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/final_project.ram0_title_RAM_1f31965a.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_up71.tdf
    Info (12023): Found entity 1: altsyncram_up71 File: D:/jzy/code/FPGA/final_project/db/altsyncram_up71.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/final_project.ram0_user2win_RAM_aed30bc1.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r881.tdf
    Info (12023): Found entity 1: altsyncram_r881 File: D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/final_project.ram0_user1win_RAM_1911a4f5.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j481.tdf
    Info (12023): Found entity 1: altsyncram_j481 File: D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/final_project.ram0_start_RAM_c5135f12.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1s71.tdf
    Info (12023): Found entity 1: altsyncram_1s71 File: D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "title:title_instance|lpm_mult:Mult0" File: D:/jzy/code/FPGA/final_project/background.sv Line: 84
Info (12133): Instantiated megafunction "title:title_instance|lpm_mult:Mult0" with the following parameter: File: D:/jzy/code/FPGA/final_project/background.sv Line: 84
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "title:title_instance|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "title:title_instance|lpm_mult:Mult0" File: d:/software/quartus18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "title:title_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "title:title_instance|lpm_mult:Mult0" File: d:/software/quartus18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "title:title_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "title:title_instance|lpm_mult:Mult0" File: d:/software/quartus18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf
    Info (12023): Found entity 1: add_sub_kgh File: D:/jzy/code/FPGA/final_project/db/add_sub_kgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "title:title_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "title:title_instance|lpm_mult:Mult0" File: d:/software/quartus18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "title:title_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "title:title_instance|lpm_mult:Mult0" File: d:/software/quartus18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf
    Info (12023): Found entity 1: add_sub_ogh File: D:/jzy/code/FPGA/final_project/db/add_sub_ogh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "title:title_instance|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "title:title_instance|lpm_mult:Mult0" File: d:/software/quartus18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a1" File: D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf Line: 62
        Warning (14320): Synthesized away node "controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a2" File: D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf Line: 83
        Warning (14320): Synthesized away node "controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a3" File: D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf Line: 104
        Warning (14320): Synthesized away node "controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a5" File: D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf Line: 146
        Warning (14320): Synthesized away node "controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a6" File: D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf Line: 167
        Warning (14320): Synthesized away node "controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a7" File: D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf Line: 188
        Warning (14320): Synthesized away node "controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a9" File: D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf Line: 230
        Warning (14320): Synthesized away node "controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a10" File: D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf Line: 251
        Warning (14320): Synthesized away node "controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a11" File: D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf Line: 272
        Warning (14320): Synthesized away node "controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a13" File: D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf Line: 314
        Warning (14320): Synthesized away node "controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a14" File: D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf Line: 335
        Warning (14320): Synthesized away node "controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a15" File: D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf Line: 356
        Warning (14320): Synthesized away node "controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a17" File: D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf Line: 398
        Warning (14320): Synthesized away node "controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a18" File: D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf Line: 419
        Warning (14320): Synthesized away node "controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a19" File: D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf Line: 440
        Warning (14320): Synthesized away node "controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a21" File: D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf Line: 482
        Warning (14320): Synthesized away node "controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a22" File: D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf Line: 503
        Warning (14320): Synthesized away node "controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a23" File: D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf Line: 524
        Warning (14320): Synthesized away node "controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a25" File: D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf Line: 566
        Warning (14320): Synthesized away node "controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a26" File: D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf Line: 587
        Warning (14320): Synthesized away node "controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a27" File: D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf Line: 608
        Warning (14320): Synthesized away node "controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a29" File: D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf Line: 650
        Warning (14320): Synthesized away node "controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a30" File: D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf Line: 671
        Warning (14320): Synthesized away node "controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a31" File: D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf Line: 692
        Warning (14320): Synthesized away node "controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a33" File: D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf Line: 734
        Warning (14320): Synthesized away node "controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a34" File: D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf Line: 755
        Warning (14320): Synthesized away node "controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a35" File: D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf Line: 776
        Warning (14320): Synthesized away node "controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a37" File: D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf Line: 818
        Warning (14320): Synthesized away node "controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a38" File: D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf Line: 839
        Warning (14320): Synthesized away node "controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a39" File: D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf Line: 860
        Warning (14320): Synthesized away node "controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a1" File: D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf Line: 62
        Warning (14320): Synthesized away node "controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a2" File: D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf Line: 83
        Warning (14320): Synthesized away node "controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a3" File: D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf Line: 104
        Warning (14320): Synthesized away node "controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a5" File: D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf Line: 146
        Warning (14320): Synthesized away node "controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a6" File: D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf Line: 167
        Warning (14320): Synthesized away node "controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a7" File: D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf Line: 188
        Warning (14320): Synthesized away node "controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a9" File: D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf Line: 230
        Warning (14320): Synthesized away node "controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a10" File: D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf Line: 251
        Warning (14320): Synthesized away node "controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a11" File: D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf Line: 272
        Warning (14320): Synthesized away node "controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a13" File: D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf Line: 314
        Warning (14320): Synthesized away node "controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a14" File: D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf Line: 335
        Warning (14320): Synthesized away node "controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a15" File: D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf Line: 356
        Warning (14320): Synthesized away node "controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a17" File: D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf Line: 398
        Warning (14320): Synthesized away node "controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a18" File: D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf Line: 419
        Warning (14320): Synthesized away node "controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a19" File: D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf Line: 440
        Warning (14320): Synthesized away node "controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a21" File: D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf Line: 482
        Warning (14320): Synthesized away node "controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a22" File: D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf Line: 503
        Warning (14320): Synthesized away node "controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a23" File: D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf Line: 524
        Warning (14320): Synthesized away node "controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a25" File: D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf Line: 566
        Warning (14320): Synthesized away node "controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a26" File: D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf Line: 587
        Warning (14320): Synthesized away node "controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a27" File: D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf Line: 608
        Warning (14320): Synthesized away node "controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a29" File: D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf Line: 650
        Warning (14320): Synthesized away node "controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a30" File: D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf Line: 671
        Warning (14320): Synthesized away node "controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a31" File: D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf Line: 692
        Warning (14320): Synthesized away node "controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a33" File: D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf Line: 734
        Warning (14320): Synthesized away node "controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a34" File: D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf Line: 755
        Warning (14320): Synthesized away node "controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a35" File: D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf Line: 776
        Warning (14320): Synthesized away node "controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a37" File: D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf Line: 818
        Warning (14320): Synthesized away node "controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a38" File: D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf Line: 839
        Warning (14320): Synthesized away node "controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a39" File: D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf Line: 860
        Warning (14320): Synthesized away node "controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a1" File: D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf Line: 62
        Warning (14320): Synthesized away node "controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a2" File: D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf Line: 83
        Warning (14320): Synthesized away node "controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a3" File: D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf Line: 104
        Warning (14320): Synthesized away node "controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a5" File: D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf Line: 146
        Warning (14320): Synthesized away node "controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a6" File: D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf Line: 167
        Warning (14320): Synthesized away node "controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a7" File: D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf Line: 188
        Warning (14320): Synthesized away node "controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a9" File: D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf Line: 230
        Warning (14320): Synthesized away node "controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a10" File: D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf Line: 251
        Warning (14320): Synthesized away node "controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a11" File: D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf Line: 272
        Warning (14320): Synthesized away node "controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a13" File: D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf Line: 314
        Warning (14320): Synthesized away node "controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a14" File: D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf Line: 335
        Warning (14320): Synthesized away node "controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a15" File: D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf Line: 356
        Warning (14320): Synthesized away node "controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a17" File: D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf Line: 398
        Warning (14320): Synthesized away node "controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a18" File: D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf Line: 419
        Warning (14320): Synthesized away node "controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a19" File: D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf Line: 440
        Warning (14320): Synthesized away node "controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a21" File: D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf Line: 482
        Warning (14320): Synthesized away node "controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a22" File: D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf Line: 503
        Warning (14320): Synthesized away node "controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a23" File: D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf Line: 524
        Warning (14320): Synthesized away node "controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a25" File: D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf Line: 566
        Warning (14320): Synthesized away node "controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a26" File: D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf Line: 587
        Warning (14320): Synthesized away node "controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a27" File: D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf Line: 608
        Warning (14320): Synthesized away node "controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a29" File: D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf Line: 650
        Warning (14320): Synthesized away node "controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a30" File: D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf Line: 671
        Warning (14320): Synthesized away node "controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a31" File: D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf Line: 692
        Warning (14320): Synthesized away node "controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a33" File: D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf Line: 734
        Warning (14320): Synthesized away node "controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a34" File: D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf Line: 755
        Warning (14320): Synthesized away node "controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a35" File: D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf Line: 776
        Warning (14320): Synthesized away node "controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a37" File: D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf Line: 818
        Warning (14320): Synthesized away node "controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a38" File: D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf Line: 839
        Warning (14320): Synthesized away node "controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a39" File: D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf Line: 860
        Warning (14320): Synthesized away node "title:title_instance|title_RAM:title_RAM_inst|altsyncram:title_mem_rtl_0|altsyncram_up71:auto_generated|ram_block1a3" File: D:/jzy/code/FPGA/final_project/db/altsyncram_up71.tdf Line: 97
        Warning (14320): Synthesized away node "background:background_instance|background_RAM:background_RAM_inst|altsyncram:background_mem_rtl_0|altsyncram_mb81:auto_generated|ram_block1a3" File: D:/jzy/code/FPGA/final_project/db/altsyncram_mb81.tdf Line: 104
        Warning (14320): Synthesized away node "background:background_instance|background_RAM:background_RAM_inst|altsyncram:background_mem_rtl_0|altsyncram_mb81:auto_generated|ram_block1a7" File: D:/jzy/code/FPGA/final_project/db/altsyncram_mb81.tdf Line: 188
        Warning (14320): Synthesized away node "background:background_instance|background_RAM:background_RAM_inst|altsyncram:background_mem_rtl_0|altsyncram_mb81:auto_generated|ram_block1a11" File: D:/jzy/code/FPGA/final_project/db/altsyncram_mb81.tdf Line: 272
        Warning (14320): Synthesized away node "background:background_instance|background_RAM:background_RAM_inst|altsyncram:background_mem_rtl_0|altsyncram_mb81:auto_generated|ram_block1a15" File: D:/jzy/code/FPGA/final_project/db/altsyncram_mb81.tdf Line: 356
        Warning (14320): Synthesized away node "background:background_instance|background_RAM:background_RAM_inst|altsyncram:background_mem_rtl_0|altsyncram_mb81:auto_generated|ram_block1a19" File: D:/jzy/code/FPGA/final_project/db/altsyncram_mb81.tdf Line: 440
        Warning (14320): Synthesized away node "background:background_instance|background_RAM:background_RAM_inst|altsyncram:background_mem_rtl_0|altsyncram_mb81:auto_generated|ram_block1a23" File: D:/jzy/code/FPGA/final_project/db/altsyncram_mb81.tdf Line: 524
        Warning (14320): Synthesized away node "background:background_instance|background_RAM:background_RAM_inst|altsyncram:background_mem_rtl_0|altsyncram_mb81:auto_generated|ram_block1a27" File: D:/jzy/code/FPGA/final_project/db/altsyncram_mb81.tdf Line: 608
        Warning (14320): Synthesized away node "background:background_instance|background_RAM:background_RAM_inst|altsyncram:background_mem_rtl_0|altsyncram_mb81:auto_generated|ram_block1a31" File: D:/jzy/code/FPGA/final_project/db/altsyncram_mb81.tdf Line: 692
        Warning (14320): Synthesized away node "background:background_instance|background_RAM:background_RAM_inst|altsyncram:background_mem_rtl_0|altsyncram_mb81:auto_generated|ram_block1a35" File: D:/jzy/code/FPGA/final_project/db/altsyncram_mb81.tdf Line: 776
        Warning (14320): Synthesized away node "background:background_instance|background_RAM:background_RAM_inst|altsyncram:background_mem_rtl_0|altsyncram_mb81:auto_generated|ram_block1a39" File: D:/jzy/code/FPGA/final_project/db/altsyncram_mb81.tdf Line: 860
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: D:/jzy/code/FPGA/final_project/final_project.sv Line: 55
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: D:/jzy/code/FPGA/final_project/final_project.sv Line: 55
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: D:/jzy/code/FPGA/final_project/final_project.sv Line: 55
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: D:/jzy/code/FPGA/final_project/final_project.sv Line: 55
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: D:/jzy/code/FPGA/final_project/final_project.sv Line: 55
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: D:/jzy/code/FPGA/final_project/final_project.sv Line: 55
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: D:/jzy/code/FPGA/final_project/final_project.sv Line: 55
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: D:/jzy/code/FPGA/final_project/final_project.sv Line: 55
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: D:/jzy/code/FPGA/final_project/final_project.sv Line: 25
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: D:/jzy/code/FPGA/final_project/final_project.sv Line: 44
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 106 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 27 assignments for entity "DE2_115_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored
Info (144001): Generated suppressed messages file D:/jzy/code/FPGA/final_project/final_project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: D:/jzy/code/FPGA/final_project/final_project.sv Line: 17
    Warning (15610): No output dependent on input pin "KEY[2]" File: D:/jzy/code/FPGA/final_project/final_project.sv Line: 17
    Warning (15610): No output dependent on input pin "KEY[3]" File: D:/jzy/code/FPGA/final_project/final_project.sv Line: 17
    Warning (15610): No output dependent on input pin "OTG_INT" File: D:/jzy/code/FPGA/final_project/final_project.sv Line: 36
Info (21057): Implemented 6580 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 83 output pins
    Info (21060): Implemented 48 bidirectional pins
    Info (21061): Implemented 6094 logic cells
    Info (21064): Implemented 343 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 224 warnings
    Info: Peak virtual memory: 5060 megabytes
    Info: Processing ended: Mon Jan 03 22:37:39 2022
    Info: Elapsed time: 00:02:44
    Info: Total CPU time (on all processors): 00:03:06


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/jzy/code/FPGA/final_project/final_project.map.smsg.


