Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May  3 12:14:16 2023
| Host         : DESKTOP-2KM0T8N running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   174 |
|    Minimum number of control sets                        |   174 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   357 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   174 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |    22 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     2 |
| >= 16              |   122 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           11544 |         3176 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1329 |          440 |
| Yes          | No                    | No                     |            2817 |          813 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1041 |          240 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                 Enable Signal                                                                                 |                                                                                                                         Set/Reset Signal                                                                                                                        | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                           | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                          | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                                         |                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                      |                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                 |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_0                                                                                      | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__2_n_0                                                                                   | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__10_n_0                                                                                   | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                                        | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                              | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/empty_n_reg[0]                                                                               | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1__9_n_0                                                                                   | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                             | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__4_n_0                                                                                    | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__6_n_0                                                                      | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__5_n_0                                                                       | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/E[0]                                                                                         | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                         | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_0                                                                                     | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr[4]_i_1__1_n_0                                                                                  | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/sel                                                                              |                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                   | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                   | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/control_s_axi_U/waddr                                                                                                                     |                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                            | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/fifo_burst/ap_rst_n_2[0]                                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_1_fu_417/flow_control_loop_pipe_sequential_init_U/E[0]                                                       |                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/dcmp_64ns_64ns_1_2_no_dsp_1_U82/dma_master_test_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/E[0] |                                                                                                                                                                                                                                                                 |                6 |              6 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                   | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fsqrt_32ns_32ns_32_16_no_dsp_1_U81/dma_master_test_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/state_op[0]                          |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                                     | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                       | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                |                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                  |                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                      |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                      |                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_0                                                                                      | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                              |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_2_fu_422/flow_control_loop_pipe_sequential_init_U/dout_vld_reg                                               |                                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_2_fu_422/grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_RREADY                                             | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_2_fu_422/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                        |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/fifo_burst/p_14_in                                                                                                 | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                              |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_5_fu_468/flow_control_loop_pipe_sequential_init_U/grp_dma_master_test_Pipeline_5_fu_468_ap_start_reg_reg_0   |                                                                                                                                                                                                                                                                 |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/flow_control_loop_pipe_sequential_init_U/zext_ln48_reg_842_reg[6]_i_3_0[0]            |                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                            |                                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                             |                                                                                                                                                                                                                                                                 |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                    |                                                                                                                                                                                                                                                                 |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/ap_CS_fsm_state34                                                                                                                         |                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                       |                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                       |                                                                                                                                                                                                                                                                 |                7 |             17 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_2_fu_422/grp_dma_master_test_Pipeline_2_fu_422_buff_ce0                                                      | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                                                                       |                5 |             20 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                         |                                                                                                                                                                                                                                                                 |                8 |             20 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/ap_CS_fsm_state36                                                                                                                         |                                                                                                                                                                                                                                                                 |                9 |             21 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fmul_32ns_32ns_32_4_max_dsp_1_U43/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fmul_32ns_32ns_32_4_max_dsp_1_U44/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fmul_32ns_32ns_32_4_max_dsp_1_U45/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fmul_32ns_32ns_32_4_max_dsp_1_U46/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fmul_32ns_32ns_32_4_max_dsp_1_U47/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fmul_32ns_32ns_32_4_max_dsp_1_U48/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                9 |             22 |         2.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fmul_32ns_32ns_32_4_max_dsp_1_U52/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fmul_32ns_32ns_32_4_max_dsp_1_U53/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fmul_32ns_32ns_32_4_max_dsp_1_U54/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fmul_32ns_32ns_32_4_max_dsp_1_U55/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fmul_32ns_32ns_32_4_max_dsp_1_U56/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fmul_32ns_32ns_32_4_max_dsp_1_U57/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fmul_32ns_32ns_32_4_max_dsp_1_U58/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fmul_32ns_32ns_32_4_max_dsp_1_U59/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fmul_32ns_32ns_32_4_max_dsp_1_U60/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fmul_32ns_32ns_32_4_max_dsp_1_U61/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fmul_32ns_32ns_32_4_max_dsp_1_U62/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                9 |             22 |         2.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fmul_32ns_32ns_32_4_max_dsp_1_U63/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fmul_32ns_32ns_32_4_max_dsp_1_U64/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fmul_32ns_32ns_32_4_max_dsp_1_U65/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fmul_32ns_32ns_32_4_max_dsp_1_U66/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fmul_32ns_32ns_32_4_max_dsp_1_U67/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fmul_32ns_32ns_32_4_max_dsp_1_U68/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fmul_32ns_32ns_32_4_max_dsp_1_U69/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fmul_32ns_32ns_32_4_max_dsp_1_U70/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fmul_32ns_32ns_32_4_max_dsp_1_U71/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fmul_32ns_32ns_32_4_max_dsp_1_U73/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fmul_32ns_32ns_32_4_max_dsp_1_U74/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fsqrt_32ns_32ns_32_16_no_dsp_1_U81/dma_master_test_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/state_op[1]                          |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fmul_32ns_32ns_32_4_max_dsp_1_U72/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fmul_32ns_32ns_32_4_max_dsp_1_U51/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                9 |             22 |         2.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/fmul_32ns_32ns_32_4_max_dsp_1_U134/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                                    |                9 |             22 |         2.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/fmul_32ns_32ns_32_4_max_dsp_1_U135/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                                    |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/fmul_32ns_32ns_32_4_max_dsp_1_U136/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                                    |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/fmul_32ns_32ns_32_4_max_dsp_1_U137/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                                    |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/fmul_32ns_32ns_32_4_max_dsp_1_U138/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                                    |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/fmul_32ns_32ns_32_4_max_dsp_1_U139/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                                    |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/fmul_32ns_32ns_32_4_max_dsp_1_U140/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                                    |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/fmul_32ns_32ns_32_4_max_dsp_1_U141/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                                    |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/fmul_32ns_32ns_32_4_max_dsp_1_U142/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                                    |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fmul_32ns_32ns_32_4_max_dsp_1_U50/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/fmul_32ns_32ns_32_4_max_dsp_1_U49/dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/sitofp_32ns_32_6_no_dsp_1_U143/dma_master_test_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                           |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                  |                                                                                                                                                                                                                                                                 |                4 |             28 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                  |                                                                                                                                                                                                                                                                 |                5 |             28 |         5.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                  |                                                                                                                                                                                                                                                                 |                4 |             28 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                      |                                                                                                                                                                                                                                                                 |                6 |             28 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/flow_control_loop_pipe_sequential_init_U/E[0]                                         | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                          |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460/success_index_1_fu_560                                                               | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460/flow_control_loop_pipe_sequential_init_U/grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_ap_start_reg_reg                                                         |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/trunc_ln43_reg_11460                                                                                                                      |                                                                                                                                                                                                                                                                 |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460/success_index_fu_48[31]                                                              | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460/flow_control_loop_pipe_sequential_init_U/grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_ap_start_reg_reg                                                         |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/control_s_axi_U/ar_hs                                                                                                                     |                                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/control_s_axi_U/int_num_quads[31]_i_1_n_0                                                                                                 | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                              |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/t_final_0_lcssa_reg_4041                                                                                                                  | design_1_i/intersection_tester/inst/ap_NS_fsm12_out                                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/control_s_axi_U/int_arr[63]_i_1_n_0                                                                                                       | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                              |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/reg_5960                                                                                                                                  |                                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/control_s_axi_U/int_arr[31]_i_1_n_0                                                                                                       | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                              |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/ap_NS_fsm12_out                                                                                                                                                                                                             |               23 |             32 |         1.39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/p_0_out                                                                               |                                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/tmp31_reg_1276[31]_i_1_n_0                                                            |                                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                               |                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460/t_final_fu_52                                                                        | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460/flow_control_loop_pipe_sequential_init_U/grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_ap_start_reg_reg                                                         |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/ap_CS_fsm_state12                                                                                                                         |                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/ap_CS_fsm_state67                                                                                                                         |                                                                                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/ap_CS_fsm_state26                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/ap_CS_fsm_state66                                                                                                                         |                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/buff_2_we1                                                                                                                                |                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/ap_enable_reg_pp0_iter5_reg_0                                                         |                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/reg_6060                                                                                                                                  |                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/ap_enable_reg_pp0_iter1                                                               |                                                                                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/ap_enable_reg_pp0_iter18                                                              |                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/ap_enable_reg_pp0_iter14                                                              |                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/reg_6180                                                                                                                                  |                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/reg_6270                                                                                                                                  |                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/reg_6930                                                                                                                                  |                                                                                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460/ap_CS_fsm_pp0_stage1                                                                 |                                                                                                                                                                                                                                                                 |               15 |             33 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/conv_reg_13450                                                                        |                                                                                                                                                                                                                                                                 |               12 |             35 |         2.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/conv1_reg_13590                                                                       |                                                                                                                                                                                                                                                                 |               13 |             35 |         2.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_2_fu_422/p_8_in                                                                                              |                                                                                                                                                                                                                                                                 |                9 |             35 |         3.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/ap_CS_fsm_state35                                                                                                                         |                                                                                                                                                                                                                                                                 |               18 |             42 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                             |                                                                                                                                                                                                                                                                 |                7 |             45 |         6.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                    |                                                                                                                                                                                                                                                                 |                7 |             45 |         6.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                    | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                              |               10 |             52 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                      | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                              |                8 |             52 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/ap_CS_fsm_reg_n_0_[1]                                                                                                                     |                                                                                                                                                                                                                                                                 |               21 |             62 |         2.95 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push_0                                                                                       |                                                                                                                                                                                                                                                                 |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/p_0_in                                                                                |                                                                                                                                                                                                                                                                 |               21 |             63 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                          | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                              |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/store_unit/E[0]                                                                                                              |                                                                                                                                                                                                                                                                 |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                    |                                                                                                                                                                                                                                                                 |               21 |             64 |         3.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/ap_enable_reg_pp0_iter6                                                               |                                                                                                                                                                                                                                                                 |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/ap_enable_reg_pp0_iter10                                                              |                                                                                                                                                                                                                                                                 |               15 |             64 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/buff_4_ce0                                                                            |                                                                                                                                                                                                                                                                 |               21 |             64 |         3.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                                          |                                                                                                                                                                                                                                                                 |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/buff_1_we1                                                                                                                                |                                                                                                                                                                                                                                                                 |               23 |             64 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/t0_reg_13330                                                                          |                                                                                                                                                                                                                                                                 |               24 |             64 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/ap_CS_fsm_state37                                                                                                                         |                                                                                                                                                                                                                                                                 |               15 |             64 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                           | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                              |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/ds_reg_13010                                                                          |                                                                                                                                                                                                                                                                 |               22 |             64 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                                    | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                              |               14 |             64 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                     | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                              |               18 |             66 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/load_unit/E[0]                                                                                                               |                                                                                                                                                                                                                                                                 |               17 |             66 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                     |                                                                                                                                                                                                                                                                 |               20 |             66 |         3.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/ap_CS_fsm_state33                                                                                                                         |                                                                                                                                                                                                                                                                 |               23 |             77 |         3.35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/ap_CS_fsm_state1                                                                                                                          |                                                                                                                                                                                                                                                                 |               20 |             94 |         4.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460/Q[0]                                                                                 |                                                                                                                                                                                                                                                                 |               30 |             95 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/reg_6560                                                                                                                                  |                                                                                                                                                                                                                                                                 |               30 |             96 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/reg_6350                                                                                                                                  |                                                                                                                                                                                                                                                                 |               42 |             96 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434/add4_reg_13280                                                                        |                                                                                                                                                                                                                                                                 |               27 |             96 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/ap_CS_fsm_state41                                                                                                                         |                                                                                                                                                                                                                                                                 |               29 |             96 |         3.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/ap_CS_fsm_state46                                                                                                                         |                                                                                                                                                                                                                                                                 |               36 |             96 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                 | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                              |               21 |            118 |         5.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/fifo_burst/next_wreq                                                                                               | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                              |               23 |            126 |         5.48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/intersection_tester/inst/reg_5730                                                                                                                                  |                                                                                                                                                                                                                                                                 |               27 |            128 |         4.74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | design_1_i/intersection_tester/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                              |               79 |            286 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |             3183 |          12193 |         3.83 |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


