# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/ip/spmv_kernel_ap_faddfsub_3_full_dsp_32.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/ip/spmv_kernel_ap_fmul_2_max_dsp_32.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/ip/spmv_kernel_ap_sitofp_4_no_dsp_32.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_spmv_kernel_0_0/sim/design_1_spmv_kernel_0_0.vhd" \

# Do not sort compile order
nosort
