

================================================================
== Vitis HLS Report for 'cnn_top'
================================================================
* Date:           Thu Dec 22 16:31:39 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cnn_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.376 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   166647|   166647|  1.666 ms|  1.666 ms|  166648|  166648|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                             |                                                  |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                           Instance                          |                      Module                      |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_conv2d_1_fu_447                                          |conv2d_1                                          |    28283|    28283|   0.283 ms|   0.283 ms|  28283|  28283|       no|
        |grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459                 |cnn_top_Pipeline_VITIS_LOOP_110_1                 |     3141|     3141|  31.410 us|  31.410 us|   3141|   3141|       no|
        |grp_maxpool2d_1_fu_465                                       |maxpool2d_1                                       |      797|      797|   7.970 us|   7.970 us|    797|    797|       no|
        |grp_conv2d_2_fu_471                                          |conv2d_2                                          |    56639|    56639|   0.566 ms|   0.566 ms|  56639|  56639|       no|
        |grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481                |cnn_top_Pipeline_VITIS_LOOP_110_14                |     1573|     1573|  15.730 us|  15.730 us|   1573|   1573|       no|
        |grp_maxpool2d_fu_487                                         |maxpool2d                                         |      404|      404|   4.040 us|   4.040 us|    404|    404|       no|
        |grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493  |cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2  |    75279|    75279|   0.753 ms|   0.753 ms|  75279|  75279|       no|
        |grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503                |cnn_top_Pipeline_VITIS_LOOP_110_15                |       37|       37|   0.370 us|   0.370 us|     37|     37|       no|
        |grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509                  |cnn_top_Pipeline_VITIS_LOOP_73_1                  |      461|      461|   4.610 us|   4.610 us|    461|    461|       no|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       42|    8|   14790|  15048|    -|
|Memory           |       54|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1170|    -|
|Register         |        -|    -|    1067|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       96|    8|   15857|  16218|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       34|    3|      14|     30|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+
    |                           Instance                          |                      Module                      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+
    |grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459                 |cnn_top_Pipeline_VITIS_LOOP_110_1                 |        0|   0|   193|   156|    0|
    |grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481                |cnn_top_Pipeline_VITIS_LOOP_110_14                |        0|   0|   191|   155|    0|
    |grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503                |cnn_top_Pipeline_VITIS_LOOP_110_15                |        0|   0|   181|   156|    0|
    |grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509                  |cnn_top_Pipeline_VITIS_LOOP_73_1                  |        0|   0|  2780|  1778|    0|
    |grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493  |cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2  |        0|   1|   445|   383|    0|
    |control_s_axi_U                                              |control_s_axi                                     |       42|   0|   836|   756|    0|
    |grp_conv2d_1_fu_447                                          |conv2d_1                                          |        0|   0|  2013|  2113|    0|
    |grp_conv2d_2_fu_471                                          |conv2d_2                                          |        0|   0|  5972|  6253|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U82                           |fadd_32ns_32ns_32_5_full_dsp_1                    |        0|   2|   205|   390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U83                           |fadd_32ns_32ns_32_5_full_dsp_1                    |        0|   2|   205|   390|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U85                              |fcmp_32ns_32ns_1_2_no_dsp_1                       |        0|   0|     0|     0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U86                              |fcmp_32ns_32ns_1_2_no_dsp_1                       |        0|   0|     0|     0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U87                              |fcmp_32ns_32ns_1_2_no_dsp_1                       |        0|   0|     0|     0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U88                              |fcmp_32ns_32ns_1_2_no_dsp_1                       |        0|   0|     0|     0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U84                            |fmul_32ns_32ns_32_4_max_dsp_1                     |        0|   3|   143|   321|    0|
    |grp_maxpool2d_fu_487                                         |maxpool2d                                         |        0|   0|   780|  1092|    0|
    |grp_maxpool2d_1_fu_465                                       |maxpool2d_1                                       |        0|   0|   846|  1105|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+
    |Total                                                        |                                                  |       42|   8| 14790| 15048|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |            Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |vla104_i_U    |vla104_i_RAM_AUTO_1R1W       |        4|  0|   0|    0|  1568|   32|     1|        50176|
    |vla135_i_U    |vla135_i_RAM_1WNR_AUTO_1R1W  |       12|  0|   0|    0|  1568|   32|     1|        50176|
    |vla166_i_U    |vla166_i_RAM_AUTO_1R1W       |        1|  0|   0|    0|   392|   32|     1|        12544|
    |vla1_i_U      |vla1_i_RAM_AUTO_1R1W         |        8|  0|   0|    0|  3136|   32|     1|       100352|
    |vla42_i_U     |vla42_i_RAM_1WNR_AUTO_1R1W   |       24|  0|   0|    0|  3136|   32|     1|       100352|
    |vla73_i_U     |vla73_i_RAM_1WNR_AUTO_1R1W   |        2|  0|   0|    0|   784|   32|     1|        25088|
    |x_assign_2_U  |x_assign_2_RAM_AUTO_1R1W     |        2|  0|   0|    0|    32|   32|     1|         1024|
    |x_assign_U    |x_assign_RAM_AUTO_1R1W       |        1|  0|   0|    0|    32|   32|     1|         1024|
    +--------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                             |       54|  0|   0|    0| 10648|  256|     8|       340736|
    +--------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm            |  155|         35|    1|         35|
    |grp_fu_873_ce        |   25|          5|    1|          5|
    |grp_fu_873_p0        |   25|          5|   32|        160|
    |grp_fu_873_p1        |   25|          5|   32|        160|
    |grp_fu_877_ce        |   20|          4|    1|          4|
    |grp_fu_877_p0        |   20|          4|   32|        128|
    |grp_fu_877_p1        |   20|          4|   32|        128|
    |grp_fu_881_ce        |   25|          5|    1|          5|
    |grp_fu_881_p0        |   25|          5|   32|        160|
    |grp_fu_881_p1        |   25|          5|   32|        160|
    |grp_fu_885_ce        |   31|          6|    1|          6|
    |grp_fu_885_opcode    |   31|          6|    5|         30|
    |grp_fu_885_p0        |   31|          6|   32|        192|
    |grp_fu_885_p1        |   31|          6|   32|        192|
    |grp_fu_889_ce        |   14|          3|    1|          3|
    |grp_fu_889_opcode    |   14|          3|    5|         15|
    |grp_fu_889_p0        |   14|          3|   32|         96|
    |grp_fu_889_p1        |   14|          3|   32|         96|
    |grp_fu_893_ce        |   14|          3|    1|          3|
    |grp_fu_893_opcode    |   14|          3|    5|         15|
    |grp_fu_893_p0        |   14|          3|   32|         96|
    |grp_fu_893_p1        |   14|          3|   32|         96|
    |grp_fu_897_ce        |   14|          3|    1|          3|
    |grp_fu_897_opcode    |   14|          3|    5|         15|
    |grp_fu_897_p0        |   14|          3|   32|         96|
    |grp_fu_897_p1        |   14|          3|   32|         96|
    |vla104_i_address0    |   14|          3|   11|         33|
    |vla104_i_ce0         |   14|          3|    1|          3|
    |vla104_i_we0         |    9|          2|    1|          2|
    |vla135_i_address0    |   14|          3|   11|         33|
    |vla135_i_ce0         |   14|          3|    1|          3|
    |vla135_i_ce1         |    9|          2|    1|          2|
    |vla135_i_ce2         |    9|          2|    1|          2|
    |vla135_i_ce3         |    9|          2|    1|          2|
    |vla135_i_we0         |    9|          2|    1|          2|
    |vla166_i_address0    |   14|          3|    9|         27|
    |vla166_i_ce0         |   14|          3|    1|          3|
    |vla166_i_we0         |    9|          2|    1|          2|
    |vla1_i_address0      |   14|          3|   12|         36|
    |vla1_i_ce0           |   14|          3|    1|          3|
    |vla1_i_we0           |    9|          2|    1|          2|
    |vla42_i_address0     |   14|          3|   12|         36|
    |vla42_i_ce0          |   14|          3|    1|          3|
    |vla42_i_ce1          |    9|          2|    1|          2|
    |vla42_i_ce2          |    9|          2|    1|          2|
    |vla42_i_ce3          |    9|          2|    1|          2|
    |vla42_i_we0          |    9|          2|    1|          2|
    |vla73_i_address0     |   14|          3|   10|         30|
    |vla73_i_ce0          |   14|          3|    1|          3|
    |vla73_i_ce1          |    9|          2|    1|          2|
    |vla73_i_we0          |    9|          2|    1|          2|
    |x_assign_2_address0  |   87|         18|    5|         90|
    |x_assign_2_address1  |   81|         17|    5|         85|
    |x_assign_2_ce0       |   14|          3|    1|          3|
    |x_assign_2_we0       |    9|          2|    1|          2|
    |x_assign_address0    |   14|          3|    5|         15|
    |x_assign_ce0         |   14|          3|    1|          3|
    |x_assign_we0         |    9|          2|    1|          2|
    +---------------------+-----+-----------+-----+-----------+
    |Total                | 1170|        247|  579|       2434|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                 |  34|   0|   34|          0|
    |grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481_ap_start_reg                |   1|   0|    1|          0|
    |grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503_ap_start_reg                |   1|   0|    1|          0|
    |grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459_ap_start_reg                 |   1|   0|    1|          0|
    |grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493_ap_start_reg  |   1|   0|    1|          0|
    |grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509_ap_start_reg                  |   1|   0|    1|          0|
    |grp_conv2d_1_fu_447_ap_start_reg                                          |   1|   0|    1|          0|
    |grp_conv2d_2_fu_471_ap_start_reg                                          |   1|   0|    1|          0|
    |grp_maxpool2d_1_fu_465_ap_start_reg                                       |   1|   0|    1|          0|
    |grp_maxpool2d_fu_487_ap_start_reg                                         |   1|   0|    1|          0|
    |x_assign_2_load_10_reg_663                                                |  32|   0|   32|          0|
    |x_assign_2_load_11_reg_668                                                |  32|   0|   32|          0|
    |x_assign_2_load_12_reg_683                                                |  32|   0|   32|          0|
    |x_assign_2_load_13_reg_688                                                |  32|   0|   32|          0|
    |x_assign_2_load_14_reg_703                                                |  32|   0|   32|          0|
    |x_assign_2_load_15_reg_708                                                |  32|   0|   32|          0|
    |x_assign_2_load_16_reg_723                                                |  32|   0|   32|          0|
    |x_assign_2_load_17_reg_728                                                |  32|   0|   32|          0|
    |x_assign_2_load_18_reg_743                                                |  32|   0|   32|          0|
    |x_assign_2_load_19_reg_748                                                |  32|   0|   32|          0|
    |x_assign_2_load_1_reg_568                                                 |  32|   0|   32|          0|
    |x_assign_2_load_20_reg_763                                                |  32|   0|   32|          0|
    |x_assign_2_load_21_reg_768                                                |  32|   0|   32|          0|
    |x_assign_2_load_22_reg_783                                                |  32|   0|   32|          0|
    |x_assign_2_load_23_reg_788                                                |  32|   0|   32|          0|
    |x_assign_2_load_24_reg_803                                                |  32|   0|   32|          0|
    |x_assign_2_load_25_reg_808                                                |  32|   0|   32|          0|
    |x_assign_2_load_26_reg_823                                                |  32|   0|   32|          0|
    |x_assign_2_load_27_reg_828                                                |  32|   0|   32|          0|
    |x_assign_2_load_28_reg_843                                                |  32|   0|   32|          0|
    |x_assign_2_load_29_reg_848                                                |  32|   0|   32|          0|
    |x_assign_2_load_2_reg_583                                                 |  32|   0|   32|          0|
    |x_assign_2_load_30_reg_863                                                |  32|   0|   32|          0|
    |x_assign_2_load_31_reg_868                                                |  32|   0|   32|          0|
    |x_assign_2_load_3_reg_588                                                 |  32|   0|   32|          0|
    |x_assign_2_load_4_reg_603                                                 |  32|   0|   32|          0|
    |x_assign_2_load_5_reg_608                                                 |  32|   0|   32|          0|
    |x_assign_2_load_6_reg_623                                                 |  32|   0|   32|          0|
    |x_assign_2_load_7_reg_628                                                 |  32|   0|   32|          0|
    |x_assign_2_load_8_reg_643                                                 |  32|   0|   32|          0|
    |x_assign_2_load_9_reg_648                                                 |  32|   0|   32|          0|
    |x_assign_2_load_reg_563                                                   |  32|   0|   32|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     |1067|   0| 1067|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_AWADDR   |   in|   17|       s_axi|       control|         array|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|         array|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|         array|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|         array|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|         array|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_ARADDR   |   in|   17|       s_axi|       control|         array|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|         array|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|         array|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|       cnn_top|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|       cnn_top|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|       cnn_top|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

