<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix Kernel: CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix Kernel
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab0d38682975fe2c41d978d660ddf2c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab0d38682975fe2c41d978d660ddf2c97">Get</a> ()</td></tr>
<tr class="separator:ab0d38682975fe2c41d978d660ddf2c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ad82929fdd965dcd16777133eae4ec42c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a72ec205db0805ac8b23b7694bcffa6f7"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a8ad9485fc21c6947aee59f383971998d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 3</td></tr>
<tr class="separator:a8ad9485fc21c6947aee59f383971998d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d4a6ad8a4e59305b3cc10346a7fee17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RAO_INT</b>: 1</td></tr>
<tr class="memdesc:a7d4a6ad8a4e59305b3cc10346a7fee17"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAO-INT.  <a href="../../d3/d23/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d251_1_1_0d264.html#a7d4a6ad8a4e59305b3cc10346a7fee17">More...</a><br /></td></tr>
<tr class="separator:a7d4a6ad8a4e59305b3cc10346a7fee17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1834cf7ad0890083a8ecf63da41e655"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI</b>: 1</td></tr>
<tr class="memdesc:af1834cf7ad0890083a8ecf63da41e655"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX Vector Neural Network Instructions (XNNI) (VEX encoded)  <a href="../../d3/d23/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d251_1_1_0d264.html#af1834cf7ad0890083a8ecf63da41e655">More...</a><br /></td></tr>
<tr class="separator:af1834cf7ad0890083a8ecf63da41e655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dd15430e1b7033fd255f5c666222dc0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_BF16</b>: 1</td></tr>
<tr class="memdesc:a8dd15430e1b7033fd255f5c666222dc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 instructions for bfloat16 numbers.  <a href="../../d3/d23/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d251_1_1_0d264.html#a8dd15430e1b7033fd255f5c666222dc0">More...</a><br /></td></tr>
<tr class="separator:a8dd15430e1b7033fd255f5c666222dc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a957aa6f0a6e7d4858684ba1ebcacb486"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a957aa6f0a6e7d4858684ba1ebcacb486"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/d23/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d251_1_1_0d264.html#a957aa6f0a6e7d4858684ba1ebcacb486">More...</a><br /></td></tr>
<tr class="separator:a957aa6f0a6e7d4858684ba1ebcacb486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07f057d0c62ba05d19633eb2c0d19544"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CMPCCXADD</b>: 1</td></tr>
<tr class="memdesc:a07f057d0c62ba05d19633eb2c0d19544"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMPccXADD.  <a href="../../d3/d23/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d251_1_1_0d264.html#a07f057d0c62ba05d19633eb2c0d19544">More...</a><br /></td></tr>
<tr class="separator:a07f057d0c62ba05d19633eb2c0d19544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0c4e85ef6fd5e64f9e7a80ba5629aa6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ARCHPERFMONEXT</b>: 1</td></tr>
<tr class="memdesc:ac0c4e85ef6fd5e64f9e7a80ba5629aa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Performance Monitoring Extended Leaf (EAX=23h)  <a href="../../d3/d23/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d251_1_1_0d264.html#ac0c4e85ef6fd5e64f9e7a80ba5629aa6">More...</a><br /></td></tr>
<tr class="separator:ac0c4e85ef6fd5e64f9e7a80ba5629aa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b304c8d072073d68ec3912528c5963d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a4b304c8d072073d68ec3912528c5963d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/d23/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d251_1_1_0d264.html#a4b304c8d072073d68ec3912528c5963d">More...</a><br /></td></tr>
<tr class="separator:a4b304c8d072073d68ec3912528c5963d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79e45e089e096b143b1a334a73c6067e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ZERO_REP_MOVSB</b>: 1</td></tr>
<tr class="memdesc:a79e45e089e096b143b1a334a73c6067e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length MOVSB.  <a href="../../d3/d23/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d251_1_1_0d264.html#a79e45e089e096b143b1a334a73c6067e">More...</a><br /></td></tr>
<tr class="separator:a79e45e089e096b143b1a334a73c6067e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab95fef4a8285c0a356cbe482a5f8776b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_STOSB</b>: 1</td></tr>
<tr class="memdesc:ab95fef4a8285c0a356cbe482a5f8776b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length STOSB.  <a href="../../d3/d23/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d251_1_1_0d264.html#ab95fef4a8285c0a356cbe482a5f8776b">More...</a><br /></td></tr>
<tr class="separator:ab95fef4a8285c0a356cbe482a5f8776b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1048a1a89e186035b5b79d4ef4c483a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_CMPSB_SCASB</b>: 1</td></tr>
<tr class="memdesc:a1048a1a89e186035b5b79d4ef4c483a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length CMPSB and SCASB.  <a href="../../d3/d23/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d251_1_1_0d264.html#a1048a1a89e186035b5b79d4ef4c483a4">More...</a><br /></td></tr>
<tr class="separator:a1048a1a89e186035b5b79d4ef4c483a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34122530e4464d125675a1cc6c47c513"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 4</td></tr>
<tr class="memdesc:a34122530e4464d125675a1cc6c47c513"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/d23/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d251_1_1_0d264.html#a34122530e4464d125675a1cc6c47c513">More...</a><br /></td></tr>
<tr class="separator:a34122530e4464d125675a1cc6c47c513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a395fdb5cfe714ceacda473d4409a6e13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FRED</b>: 1</td></tr>
<tr class="memdesc:a395fdb5cfe714ceacda473d4409a6e13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Return and Event Delivery.  <a href="../../d3/d23/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d251_1_1_0d264.html#a395fdb5cfe714ceacda473d4409a6e13">More...</a><br /></td></tr>
<tr class="separator:a395fdb5cfe714ceacda473d4409a6e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab66b1bf44ec3145e84ad118daef7975"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LKGS</b>: 1</td></tr>
<tr class="memdesc:aab66b1bf44ec3145e84ad118daef7975"><td class="mdescLeft">&#160;</td><td class="mdescRight">LKGS Instruction.  <a href="../../d3/d23/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d251_1_1_0d264.html#aab66b1bf44ec3145e84ad118daef7975">More...</a><br /></td></tr>
<tr class="separator:aab66b1bf44ec3145e84ad118daef7975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a17585ff07f6a1bbdff18ce98b02057"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WRMSRNS</b>: 1</td></tr>
<tr class="memdesc:a5a17585ff07f6a1bbdff18ce98b02057"><td class="mdescLeft">&#160;</td><td class="mdescRight">WRMSRNS instruction.  <a href="../../d3/d23/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d251_1_1_0d264.html#a5a17585ff07f6a1bbdff18ce98b02057">More...</a><br /></td></tr>
<tr class="separator:a5a17585ff07f6a1bbdff18ce98b02057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75bb83390acf58925bee34d876165d11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a75bb83390acf58925bee34d876165d11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/d23/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d251_1_1_0d264.html#a75bb83390acf58925bee34d876165d11">More...</a><br /></td></tr>
<tr class="separator:a75bb83390acf58925bee34d876165d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f9a71773b6352107cb75f4a44380413"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_FP16</b>: 1</td></tr>
<tr class="memdesc:a8f9a71773b6352107cb75f4a44380413"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMX instructions for FP16 numbers.  <a href="../../d3/d23/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d251_1_1_0d264.html#a8f9a71773b6352107cb75f4a44380413">More...</a><br /></td></tr>
<tr class="separator:a8f9a71773b6352107cb75f4a44380413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a462e799207608f6a8841641762132599"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HRESET</b>: 1</td></tr>
<tr class="memdesc:a462e799207608f6a8841641762132599"><td class="mdescLeft">&#160;</td><td class="mdescRight">HRESET instruction, IA32_HRESET_ENABLE MSR, and Processor History Reset Leaf (EAX=20h)  <a href="../../d3/d23/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d251_1_1_0d264.html#a462e799207608f6a8841641762132599">More...</a><br /></td></tr>
<tr class="separator:a462e799207608f6a8841641762132599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2038735dbbea1d9b9d705cc9e48b13b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_IFMA</b>: 1</td></tr>
<tr class="memdesc:a2038735dbbea1d9b9d705cc9e48b13b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX IFMA instructions.  <a href="../../d3/d23/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d251_1_1_0d264.html#a2038735dbbea1d9b9d705cc9e48b13b4">More...</a><br /></td></tr>
<tr class="separator:a2038735dbbea1d9b9d705cc9e48b13b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d7c5e9aa41b5cdf811b88110c92a177"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b>: 2</td></tr>
<tr class="memdesc:a0d7c5e9aa41b5cdf811b88110c92a177"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/d23/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d251_1_1_0d264.html#a0d7c5e9aa41b5cdf811b88110c92a177">More...</a><br /></td></tr>
<tr class="separator:a0d7c5e9aa41b5cdf811b88110c92a177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97dbbf86cd15ec33659e90ced18662d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LAM</b>: 1</td></tr>
<tr class="memdesc:a97dbbf86cd15ec33659e90ced18662d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear Address Masking.  <a href="../../d3/d23/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d251_1_1_0d264.html#a97dbbf86cd15ec33659e90ced18662d1">More...</a><br /></td></tr>
<tr class="separator:a97dbbf86cd15ec33659e90ced18662d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b005313d172babcf5edc6d709a0d462"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MSRLIST</b>: 1</td></tr>
<tr class="memdesc:a7b005313d172babcf5edc6d709a0d462"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDMSRLIST and WRMSRLIST instructions, and the IA32_BARRIER MSR.  <a href="../../d3/d23/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d251_1_1_0d264.html#a7b005313d172babcf5edc6d709a0d462">More...</a><br /></td></tr>
<tr class="separator:a7b005313d172babcf5edc6d709a0d462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72ec205db0805ac8b23b7694bcffa6f7"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a72ec205db0805ac8b23b7694bcffa6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a370d3445fb500e59d01cdbbde4ddf771"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a370d3445fb500e59d01cdbbde4ddf771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad82929fdd965dcd16777133eae4ec42c"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ad82929fdd965dcd16777133eae4ec42c">EAX</a></td></tr>
<tr class="separator:ad82929fdd965dcd16777133eae4ec42c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05623c12c41f0ca4c5b04fddfafbed47"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a877d453aba262fe821fe1f91b2cceb95"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a7467ea78a6f47a3ecf83ea7d8a957210"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PPIN</b>: 1</td></tr>
<tr class="memdesc:a7467ea78a6f47a3ecf83ea7d8a957210"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_PPIN and IA32_PPIN_CTL MSRs.  <a href="../../de/d1b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d255_1_1_0d286.html#a7467ea78a6f47a3ecf83ea7d8a957210">More...</a><br /></td></tr>
<tr class="separator:a7467ea78a6f47a3ecf83ea7d8a957210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a474a0db862929256853d65de897573fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 31</td></tr>
<tr class="memdesc:a474a0db862929256853d65de897573fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/d1b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d255_1_1_0d286.html#a474a0db862929256853d65de897573fd">More...</a><br /></td></tr>
<tr class="separator:a474a0db862929256853d65de897573fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a877d453aba262fe821fe1f91b2cceb95"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a877d453aba262fe821fe1f91b2cceb95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ca45bcba4f4c715dcc902c2ee711125"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a7ca45bcba4f4c715dcc902c2ee711125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05623c12c41f0ca4c5b04fddfafbed47"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a05623c12c41f0ca4c5b04fddfafbed47">EBX</a></td></tr>
<tr class="separator:a05623c12c41f0ca4c5b04fddfafbed47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb55c26571bd091f7c78026cd2da0c9f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a964a3e7558d94b126b6174ac58eb5761"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a44a055ea42889e08acd773e1fb8523e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="memdesc:a44a055ea42889e08acd773e1fb8523e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/db0/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d258_1_1_0d294.html#a44a055ea42889e08acd773e1fb8523e1">More...</a><br /></td></tr>
<tr class="separator:a44a055ea42889e08acd773e1fb8523e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a964a3e7558d94b126b6174ac58eb5761"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a964a3e7558d94b126b6174ac58eb5761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbe88888922da4ab1ebe9ad666910eef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:adbe88888922da4ab1ebe9ad666910eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb55c26571bd091f7c78026cd2da0c9f"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#adb55c26571bd091f7c78026cd2da0c9f">ECX</a></td></tr>
<tr class="separator:adb55c26571bd091f7c78026cd2da0c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a231fdd45075bfb29816451274c9bc9be"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7dbc5b23ac6ac0878c7c2facefd75aef"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3b68ac5c51b0cbce17d5caeb44f0fc80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 4</td></tr>
<tr class="memdesc:a3b68ac5c51b0cbce17d5caeb44f0fc80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../df/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d260_1_1_0d296.html#a3b68ac5c51b0cbce17d5caeb44f0fc80">More...</a><br /></td></tr>
<tr class="separator:a3b68ac5c51b0cbce17d5caeb44f0fc80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a066a068c930085079fc1087bde35195f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI_INT8</b>: 1</td></tr>
<tr class="memdesc:a066a068c930085079fc1087bde35195f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX VNNI INT8 instructions.  <a href="../../df/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d260_1_1_0d296.html#a066a068c930085079fc1087bde35195f">More...</a><br /></td></tr>
<tr class="separator:a066a068c930085079fc1087bde35195f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f3dd6c0cd7339f2a8144f52819cbced"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_NE_CONVERT</b>: 1</td></tr>
<tr class="memdesc:a6f3dd6c0cd7339f2a8144f52819cbced"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX NE CONVERT instructions.  <a href="../../df/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d260_1_1_0d296.html#a6f3dd6c0cd7339f2a8144f52819cbced">More...</a><br /></td></tr>
<tr class="separator:a6f3dd6c0cd7339f2a8144f52819cbced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76c45fe32917859194d184d4ed40dd9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 8</td></tr>
<tr class="memdesc:a76c45fe32917859194d184d4ed40dd9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../df/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d260_1_1_0d296.html#a76c45fe32917859194d184d4ed40dd9e">More...</a><br /></td></tr>
<tr class="separator:a76c45fe32917859194d184d4ed40dd9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a416eeb72b15c4938b0888666f25ea105"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHIT</b>: 1</td></tr>
<tr class="memdesc:a416eeb72b15c4938b0888666f25ea105"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHIT0 and PREFETCHIT1 instructions.  <a href="../../df/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d260_1_1_0d296.html#a416eeb72b15c4938b0888666f25ea105">More...</a><br /></td></tr>
<tr class="separator:a416eeb72b15c4938b0888666f25ea105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bf9086489ed3431cf22ded2195f66af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 17</td></tr>
<tr class="memdesc:a3bf9086489ed3431cf22ded2195f66af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../df/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d260_1_1_0d296.html#a3bf9086489ed3431cf22ded2195f66af">More...</a><br /></td></tr>
<tr class="separator:a3bf9086489ed3431cf22ded2195f66af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dbc5b23ac6ac0878c7c2facefd75aef"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7dbc5b23ac6ac0878c7c2facefd75aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ea067babacb899f021fdcc2b0a19cb5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a8ea067babacb899f021fdcc2b0a19cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a231fdd45075bfb29816451274c9bc9be"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a231fdd45075bfb29816451274c9bc9be">EDX</a></td></tr>
<tr class="separator:a231fdd45075bfb29816451274c9bc9be"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00710">710</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ab0d38682975fe2c41d978d660ddf2c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d38682975fe2c41d978d660ddf2c97">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_1::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00712">712</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;                {</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;                    <a class="code" href="../../d6/de6/include_2types_8h.html#a30e15c44c0b00e6a3ade119af60f111b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ad82929fdd965dcd16777133eae4ec42c">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a05623c12c41f0ca4c5b04fddfafbed47">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#adb55c26571bd091f7c78026cd2da0c9f">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a231fdd45075bfb29816451274c9bc9be">EDX</a>.raw)</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x1)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;                }</div>
<div class="ttc" id="ainclude_2types_8h_html_a30e15c44c0b00e6a3ade119af60f111b"><div class="ttname"><a href="../../d6/de6/include_2types_8h.html#a30e15c44c0b00e6a3ade119af60f111b">asmv</a></div><div class="ttdeci">#define asmv</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/de6/include_2types_8h_source.html#l00042">types.h:42</a></div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a05623c12c41f0ca4c5b04fddfafbed47"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a05623c12c41f0ca4c5b04fddfafbed47">CPU::x86::Intel::CPUID0x00000007_1::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@255 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a231fdd45075bfb29816451274c9bc9be"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a231fdd45075bfb29816451274c9bc9be">CPU::x86::Intel::CPUID0x00000007_1::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@260 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_ad82929fdd965dcd16777133eae4ec42c"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ad82929fdd965dcd16777133eae4ec42c">CPU::x86::Intel::CPUID0x00000007_1::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@251 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_adb55c26571bd091f7c78026cd2da0c9f"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#adb55c26571bd091f7c78026cd2da0c9f">CPU::x86::Intel::CPUID0x00000007_1::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@258 ECX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d6/de6/include_2types_8h_source.html#l00042">asmv</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ad82929fdd965dcd16777133eae4ec42c">EAX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a05623c12c41f0ca4c5b04fddfafbed47">EBX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#adb55c26571bd091f7c78026cd2da0c9f">ECX</a>, and <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a231fdd45075bfb29816451274c9bc9be">EDX</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="ad82929fdd965dcd16777133eae4ec42c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad82929fdd965dcd16777133eae4ec42c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00712">Get()</a>.</p>

</div>
</div>
<a id="a05623c12c41f0ca4c5b04fddfafbed47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05623c12c41f0ca4c5b04fddfafbed47">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00712">Get()</a>.</p>

</div>
</div>
<a id="adb55c26571bd091f7c78026cd2da0c9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb55c26571bd091f7c78026cd2da0c9f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00712">Get()</a>.</p>

</div>
</div>
<a id="a231fdd45075bfb29816451274c9bc9be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a231fdd45075bfb29816451274c9bc9be">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00712">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html">CPUID0x00000007_1</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
