Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Mar 16 16:14:20 2024
| Host         : DESKTOP-EOOIIGE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_wrapper_timing_summary_routed.rpt -pb bd_wrapper_timing_summary_routed.pb -rpx bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.230        0.000                      0                 5588        0.037        0.000                      0                 5588        2.750        0.000                       0                  1884  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.230        0.000                      0                 5588        0.037        0.000                      0                 5588        2.750        0.000                       0                  1884  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/lf_sampler_reg.shift_reg_right_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.614ns  (logic 1.784ns (26.972%)  route 4.830ns (73.028%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.668     2.976    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/m00_axis_aclk
    SLICE_X13Y20         FDRE                                         r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/lf_sampler_reg.shift_reg_right_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/lf_sampler_reg.shift_reg_right_reg[11]/Q
                         net (fo=3, routed)           0.770     4.202    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/p_5_in
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.153     4.355 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_i_54/O
                         net (fo=3, routed)           0.790     5.145    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_i_54_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I5_O)        0.327     5.472 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_i_36/O
                         net (fo=4, routed)           0.842     6.314    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_i_36_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.438 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_i_27/O
                         net (fo=3, routed)           0.675     7.113    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_i_27_n_0
    SLICE_X12Y19         LUT5 (Prop_lut5_I4_O)        0.148     7.261 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_i_9/O
                         net (fo=4, routed)           0.887     8.148    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_i_9_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I4_O)        0.328     8.476 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_i_13/O
                         net (fo=2, routed)           0.463     8.939    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_i_13_n_0
    SLICE_X15Y17         LUT3 (Prop_lut3_I1_O)        0.124     9.063 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_i_5/O
                         net (fo=1, routed)           0.403     9.466    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_i_5_n_0
    SLICE_X15Y17         LUT6 (Prop_lut6_I3_O)        0.124     9.590 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_i_1/O
                         net (fo=1, routed)           0.000     9.590    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_i_1_n_0
    SLICE_X15Y17         FDRE                                         r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.493    10.685    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/m00_axis_aclk
    SLICE_X15Y17         FDRE                                         r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_reg/C
                         clock pessimism              0.230    10.916    
                         clock uncertainty           -0.125    10.791    
    SLICE_X15Y17         FDRE (Setup_fdre_C_D)        0.029    10.820    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_reg
  -------------------------------------------------------------------
                         required time                         10.820    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.495ns  (logic 3.460ns (53.275%)  route 3.035ns (46.725%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.672     2.980    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X28Y10         FDRE                                         r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDRE (Prop_fdre_C_Q)         0.518     3.498 r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[2]/Q
                         net (fo=4, routed)           0.842     4.340    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[2]
    SLICE_X29Y10         LUT3 (Prop_lut3_I1_O)        0.124     4.464 r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.464    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_5_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.014 r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.014    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     5.264 r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[2]
                         net (fo=21, routed)          0.683     5.947    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X28Y9          LUT4 (Prop_lut4_I2_O)        0.313     6.260 r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.260    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.773 r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.773    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.890 r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.890    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.007 r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.007    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.226 f  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/O[0]
                         net (fo=1, routed)           0.617     7.843    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[12]
    SLICE_X27Y11         LUT4 (Prop_lut4_I3_O)        0.289     8.132 f  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[12]_i_1/O
                         net (fo=3, routed)           0.491     8.623    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[12]
    SLICE_X26Y10         LUT6 (Prop_lut6_I0_O)        0.326     8.949 f  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_2/O
                         net (fo=1, routed)           0.401     9.351    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_eq_0_reg_0
    SLICE_X27Y9          LUT6 (Prop_lut6_I2_O)        0.124     9.475 r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.000     9.475    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO_n_2
    SLICE_X27Y9          FDRE                                         r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.497    10.689    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X27Y9          FDRE                                         r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism              0.230    10.920    
                         clock uncertainty           -0.125    10.795    
    SLICE_X27Y9          FDRE (Setup_fdre_C_D)        0.029    10.824    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                         10.824    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.350ns  (required time - arrival time)
  Source:                 bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/lf_sampler_reg.shift_reg_left_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 1.788ns (27.514%)  route 4.710ns (72.486%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.662     2.970    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/m00_axis_aclk
    SLICE_X21Y18         FDRE                                         r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/lf_sampler_reg.shift_reg_left_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y18         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/lf_sampler_reg.shift_reg_left_reg[11]/Q
                         net (fo=3, routed)           0.668     4.094    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/shift_reg_left[11]
    SLICE_X21Y18         LUT3 (Prop_lut3_I0_O)        0.152     4.246 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_i_54/O
                         net (fo=3, routed)           1.113     5.359    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_i_54_n_0
    SLICE_X21Y18         LUT6 (Prop_lut6_I1_O)        0.326     5.685 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_i_50/O
                         net (fo=2, routed)           0.529     6.214    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_i_50_n_0
    SLICE_X20Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.338 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_i_27/O
                         net (fo=3, routed)           0.593     6.931    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_i_27_n_0
    SLICE_X18Y18         LUT5 (Prop_lut5_I4_O)        0.150     7.081 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_i_9/O
                         net (fo=4, routed)           0.817     7.898    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_i_9_n_0
    SLICE_X17Y17         LUT6 (Prop_lut6_I4_O)        0.332     8.230 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_i_13/O
                         net (fo=2, routed)           0.412     8.642    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_i_13_n_0
    SLICE_X17Y17         LUT5 (Prop_lut5_I0_O)        0.124     8.766 f  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_i_4/O
                         net (fo=1, routed)           0.578     9.344    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_i_4_n_0
    SLICE_X18Y17         LUT6 (Prop_lut6_I2_O)        0.124     9.468 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_i_1/O
                         net (fo=1, routed)           0.000     9.468    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_i_1_n_0
    SLICE_X18Y17         FDRE                                         r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.492    10.684    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/m00_axis_aclk
    SLICE_X18Y17         FDRE                                         r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_reg/C
                         clock pessimism              0.230    10.915    
                         clock uncertainty           -0.125    10.790    
    SLICE_X18Y17         FDRE (Setup_fdre_C_D)        0.029    10.819    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_reg
  -------------------------------------------------------------------
                         required time                         10.819    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/lf_sampler_reg.shift_reg_middle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.545ns  (logic 1.647ns (25.165%)  route 4.898ns (74.835%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.657     2.965    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/m00_axis_aclk
    SLICE_X19Y22         FDRE                                         r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/lf_sampler_reg.shift_reg_middle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y22         FDRE (Prop_fdre_C_Q)         0.456     3.421 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/lf_sampler_reg.shift_reg_middle_reg[2]/Q
                         net (fo=5, routed)           1.023     4.444    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/p_1_in1_in[3]
    SLICE_X19Y22         LUT3 (Prop_lut3_I1_O)        0.152     4.596 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_i_56/O
                         net (fo=2, routed)           0.848     5.444    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_i_56_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I2_O)        0.326     5.770 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_i_49/O
                         net (fo=2, routed)           0.633     6.403    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_i_49_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.527 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_i_27/O
                         net (fo=3, routed)           0.435     6.962    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_i_27_n_0
    SLICE_X16Y22         LUT5 (Prop_lut5_I4_O)        0.117     7.079 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_i_9/O
                         net (fo=4, routed)           1.012     8.092    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_i_9_n_0
    SLICE_X16Y23         LUT6 (Prop_lut6_I3_O)        0.348     8.440 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_i_6/O
                         net (fo=1, routed)           0.946     9.386    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_i_6_n_0
    SLICE_X16Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.510 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_i_1/O
                         net (fo=1, routed)           0.000     9.510    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_i_1_n_0
    SLICE_X16Y20         FDRE                                         r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.489    10.681    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/m00_axis_aclk
    SLICE_X16Y20         FDRE                                         r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_reg/C
                         clock pessimism              0.265    10.946    
                         clock uncertainty           -0.125    10.821    
    SLICE_X16Y20         FDRE (Setup_fdre_C_D)        0.077    10.898    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_reg
  -------------------------------------------------------------------
                         required time                         10.898    
                         arrival time                          -9.510    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 bd_i/PS/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.prog_full_r_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 2.560ns (41.729%)  route 3.575ns (58.271%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 10.696 - 8.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.848     3.156    bd_i/PS/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  bd_i/PS/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 r  bd_i/PS/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=4, routed)           1.031     5.465    bd_i/DMA/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/m_axi_wready
    SLICE_X7Y5           LUT3 (Prop_lut3_I1_O)        0.150     5.615 r  bd_i/DMA/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.748     6.363    bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/m_sc_recv[0]
    SLICE_X7Y8           LUT3 (Prop_lut3_I1_O)        0.355     6.718 r  bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_mem_rep[0].inst_xpm_memory_i_10/O
                         net (fo=86, routed)          0.693     7.411    bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/rd_addrb_incr
    SLICE_X8Y11          LUT6 (Prop_lut6_I2_O)        0.327     7.738 r  bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_i_5/O
                         net (fo=3, routed)           0.435     8.173    bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.full_r_reg_0
    SLICE_X7Y11          LUT5 (Prop_lut5_I0_O)        0.119     8.292 r  bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.prog_full_r_i_7/O
                         net (fo=1, routed)           0.667     8.959    bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.prog_full_r_i_7_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.332     9.291 r  bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.prog_full_r_i_1/O
                         net (fo=1, routed)           0.000     9.291    bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.prog_full_r0
    SLICE_X6Y11          FDSE                                         r  bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.prog_full_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.503    10.695    bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X6Y11          FDSE                                         r  bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.prog_full_r_reg/C
                         clock pessimism              0.230    10.926    
                         clock uncertainty           -0.125    10.801    
    SLICE_X6Y11          FDSE (Setup_fdse_C_D)        0.077    10.878    bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.prog_full_r_reg
  -------------------------------------------------------------------
                         required time                         10.878    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 1.163ns (21.469%)  route 4.254ns (78.531%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 10.742 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.669     2.977    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X25Y3          FDRE                                         r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDRE (Prop_fdre_C_Q)         0.456     3.433 f  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[3]/Q
                         net (fo=1, routed)           1.050     4.483    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_n_3
    SLICE_X25Y3          LUT5 (Prop_lut5_I0_O)        0.124     4.607 f  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_12/O
                         net (fo=1, routed)           0.430     5.037    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_12_n_0
    SLICE_X23Y3          LUT3 (Prop_lut3_I0_O)        0.124     5.161 f  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_11/O
                         net (fo=4, routed)           0.735     5.895    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_burst_dbeat_cntr_reg[3]
    SLICE_X24Y6          LUT4 (Prop_lut4_I0_O)        0.117     6.012 r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/xpm_fifo_instance.xpm_fifo_sync_inst_i_9/O
                         net (fo=32, routed)          1.162     7.175    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X13Y2          LUT4 (Prop_lut4_I0_O)        0.342     7.517 r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=24, routed)          0.878     8.394    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X0Y0          RAMB36E1                                     r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.550    10.742    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y0          RAMB36E1                                     r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.130    10.872    
                         clock uncertainty           -0.125    10.747    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.734    10.013    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         10.013    
                         arrival time                          -8.394    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.660ns  (required time - arrival time)
  Source:                 bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 1.743ns (28.473%)  route 4.379ns (71.527%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.673     2.981    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_s2mm_aclk
    SLICE_X26Y6          FDSE                                         r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y6          FDSE (Prop_fdse_C_Q)         0.456     3.437 r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/Q
                         net (fo=16, routed)          1.141     4.578    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Q[0]
    SLICE_X30Y8          SRL16E (Prop_srl16e_A0_Q)    0.153     4.731 f  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16/Q
                         net (fo=4, routed)           0.928     5.659    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0[0]
    SLICE_X23Y7          LUT4 (Prop_lut4_I3_O)        0.357     6.016 r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_byte_cntr[1]_i_2/O
                         net (fo=2, routed)           0.473     6.489    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_byte_cntr[1]_i_2_n_0
    SLICE_X23Y7          LUT5 (Prop_lut5_I0_O)        0.321     6.810 r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_byte_cntr[0]_i_2/O
                         net (fo=2, routed)           0.736     7.546    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[1]_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I2_O)        0.332     7.878 r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_byte_cntr[6]_i_4/O
                         net (fo=5, routed)           0.580     8.458    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[5]_0
    SLICE_X24Y5          LUT3 (Prop_lut3_I2_O)        0.124     8.582 r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[2]_i_1/O
                         net (fo=1, routed)           0.521     9.103    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[2]
    SLICE_X24Y5          FDRE                                         r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.495    10.687    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X24Y5          FDRE                                         r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[2]/C
                         clock pessimism              0.230    10.918    
                         clock uncertainty           -0.125    10.793    
    SLICE_X24Y5          FDRE (Setup_fdre_C_D)       -0.030    10.763    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         10.763    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                  1.660    

Slack (MET) :             1.714ns  (required time - arrival time)
  Source:                 bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 1.163ns (21.852%)  route 4.159ns (78.148%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 10.742 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.669     2.977    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X25Y3          FDRE                                         r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDRE (Prop_fdre_C_Q)         0.456     3.433 f  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[3]/Q
                         net (fo=1, routed)           1.050     4.483    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_n_3
    SLICE_X25Y3          LUT5 (Prop_lut5_I0_O)        0.124     4.607 f  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_12/O
                         net (fo=1, routed)           0.430     5.037    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_12_n_0
    SLICE_X23Y3          LUT3 (Prop_lut3_I0_O)        0.124     5.161 f  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_11/O
                         net (fo=4, routed)           0.735     5.895    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_burst_dbeat_cntr_reg[3]
    SLICE_X24Y6          LUT4 (Prop_lut4_I0_O)        0.117     6.012 r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/xpm_fifo_instance.xpm_fifo_sync_inst_i_9/O
                         net (fo=32, routed)          1.162     7.175    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X13Y2          LUT4 (Prop_lut4_I0_O)        0.342     7.517 r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=24, routed)          0.782     8.299    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X0Y0          RAMB36E1                                     r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.550    10.742    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y0          RAMB36E1                                     r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.130    10.872    
                         clock uncertainty           -0.125    10.747    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.734    10.013    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         10.013    
                         arrival time                          -8.299    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.714ns  (required time - arrival time)
  Source:                 bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 1.163ns (21.852%)  route 4.159ns (78.148%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 10.742 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.669     2.977    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X25Y3          FDRE                                         r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDRE (Prop_fdre_C_Q)         0.456     3.433 f  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[3]/Q
                         net (fo=1, routed)           1.050     4.483    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_n_3
    SLICE_X25Y3          LUT5 (Prop_lut5_I0_O)        0.124     4.607 f  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_12/O
                         net (fo=1, routed)           0.430     5.037    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_12_n_0
    SLICE_X23Y3          LUT3 (Prop_lut3_I0_O)        0.124     5.161 f  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_11/O
                         net (fo=4, routed)           0.735     5.895    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_burst_dbeat_cntr_reg[3]
    SLICE_X24Y6          LUT4 (Prop_lut4_I0_O)        0.117     6.012 r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/xpm_fifo_instance.xpm_fifo_sync_inst_i_9/O
                         net (fo=32, routed)          1.162     7.175    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X13Y2          LUT4 (Prop_lut4_I0_O)        0.342     7.517 r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=24, routed)          0.782     8.299    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X0Y0          RAMB36E1                                     r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.550    10.742    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y0          RAMB36E1                                     r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.130    10.872    
                         clock uncertainty           -0.125    10.747    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.734    10.013    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         10.013    
                         arrival time                          -8.299    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.714ns  (required time - arrival time)
  Source:                 bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 1.163ns (21.852%)  route 4.159ns (78.148%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 10.742 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.669     2.977    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X25Y3          FDRE                                         r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDRE (Prop_fdre_C_Q)         0.456     3.433 f  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[3]/Q
                         net (fo=1, routed)           1.050     4.483    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_n_3
    SLICE_X25Y3          LUT5 (Prop_lut5_I0_O)        0.124     4.607 f  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_12/O
                         net (fo=1, routed)           0.430     5.037    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_12_n_0
    SLICE_X23Y3          LUT3 (Prop_lut3_I0_O)        0.124     5.161 f  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_11/O
                         net (fo=4, routed)           0.735     5.895    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_burst_dbeat_cntr_reg[3]
    SLICE_X24Y6          LUT4 (Prop_lut4_I0_O)        0.117     6.012 r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/xpm_fifo_instance.xpm_fifo_sync_inst_i_9/O
                         net (fo=32, routed)          1.162     7.175    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X13Y2          LUT4 (Prop_lut4_I0_O)        0.342     7.517 r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=24, routed)          0.782     8.299    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X0Y0          RAMB36E1                                     r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.550    10.742    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y0          RAMB36E1                                     r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.130    10.872    
                         clock uncertainty           -0.125    10.747    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.734    10.013    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         10.013    
                         arrival time                          -8.299    
  -------------------------------------------------------------------
                         slack                                  1.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.838%)  route 0.202ns (55.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.557     0.898    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X20Y12         FDRE                                         r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y12         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[7]/Q
                         net (fo=3, routed)           0.202     1.263    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[7]
    SLICE_X23Y12         FDRE                                         r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.824     1.194    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X23Y12         FDRE                                         r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[7]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X23Y12         FDRE (Hold_fdre_C_D)         0.066     1.226    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.505%)  route 0.170ns (53.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.556     0.897    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X20Y13         FDRE                                         r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.148     1.045 r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[11]/Q
                         net (fo=3, routed)           0.170     1.215    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[11]
    SLICE_X22Y12         FDRE                                         r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.824     1.194    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X22Y12         FDRE                                         r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[11]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X22Y12         FDRE (Hold_fdre_C_D)         0.013     1.173    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.557     0.898    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X23Y12         FDRE                                         r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[8]/Q
                         net (fo=1, routed)           0.102     1.141    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[8]
    SLICE_X24Y12         SRL16E                                       r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.824     1.194    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X24Y12         SRL16E                                       r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4/CLK
                         clock pessimism             -0.281     0.913    
    SLICE_X24Y12         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.096    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_i/PS/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/PS/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.926%)  route 0.210ns (53.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.559     0.900    bd_i/PS/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X18Y15         FDRE                                         r  bd_i/PS/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y15         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  bd_i/PS/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/Q
                         net (fo=2, routed)           0.210     1.251    bd_i/PS/proc_sys_reset_0/U0/SEQ/core_dec_reg_n_0_[1]
    SLICE_X23Y15         LUT2 (Prop_lut2_I0_O)        0.045     1.296 r  bd_i/PS/proc_sys_reset_0/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.296    bd_i/PS/proc_sys_reset_0/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X23Y15         FDRE                                         r  bd_i/PS/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.822     1.192    bd_i/PS/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X23Y15         FDRE                                         r  bd_i/PS/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X23Y15         FDRE (Hold_fdre_C_D)         0.092     1.250    bd_i/PS/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.787%)  route 0.219ns (57.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.556     0.897    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X20Y13         FDRE                                         r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[6]/Q
                         net (fo=3, routed)           0.219     1.280    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[6]
    SLICE_X23Y12         FDRE                                         r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.824     1.194    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X23Y12         FDRE                                         r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[6]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X23Y12         FDRE (Hold_fdre_C_D)         0.070     1.230    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.513%)  route 0.222ns (57.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.557     0.898    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X20Y12         FDRE                                         r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y12         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[4]/Q
                         net (fo=3, routed)           0.222     1.283    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[4]
    SLICE_X25Y11         FDRE                                         r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.826     1.196    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X25Y11         FDRE                                         r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[4]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X25Y11         FDRE (Hold_fdre_C_D)         0.071     1.233    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.464%)  route 0.205ns (61.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.556     0.897    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X21Y15         FDRE                                         r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y15         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[9]/Q
                         net (fo=3, routed)           0.205     1.229    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]
    SLICE_X25Y12         FDRE                                         r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.824     1.194    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X25Y12         FDRE                                         r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[9]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X25Y12         FDRE (Hold_fdre_C_D)         0.017     1.177    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_strb_skid_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_strb_reg_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.247ns (60.632%)  route 0.160ns (39.368%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.559     0.900    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X20Y9          FDRE                                         r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_strb_skid_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y9          FDRE (Prop_fdre_C_Q)         0.148     1.048 r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_strb_skid_reg_reg[1]/Q
                         net (fo=1, routed)           0.160     1.208    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_strb_skid_reg[1]
    SLICE_X22Y8          LUT2 (Prop_lut2_I1_O)        0.099     1.307 r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_strb_reg_out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.307    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_strb_skid_mux_out[1]
    SLICE_X22Y8          FDRE                                         r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_strb_reg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.827     1.197    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X22Y8          FDRE                                         r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_strb_reg_out_reg[1]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X22Y8          FDRE (Hold_fdre_C_D)         0.091     1.254    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_strb_reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.260%)  route 0.248ns (63.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.559     0.900    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X21Y9          FDRE                                         r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y9          FDRE (Prop_fdre_C_Q)         0.141     1.041 r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[30]/Q
                         net (fo=2, routed)           0.248     1.288    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[31]_0[30]
    SLICE_X23Y7          FDRE                                         r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.827     1.197    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X23Y7          FDRE                                         r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[30]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X23Y7          FDRE (Hold_fdre_C_D)         0.070     1.233    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.094%)  route 0.200ns (48.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.559     0.900    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X20Y8          FDRE                                         r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y8          FDRE (Prop_fdre_C_Q)         0.164     1.064 r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg_reg/Q
                         net (fo=23, routed)          0.200     1.264    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg
    SLICE_X22Y10         LUT4 (Prop_lut4_I1_O)        0.045     1.309 r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_i_1/O
                         net (fo=1, routed)           0.000     1.309    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_i_1_n_0
    SLICE_X22Y10         FDRE                                         r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.826     1.196    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X22Y10         FDRE                                         r  bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_reg/C
                         clock pessimism             -0.034     1.162    
    SLICE_X22Y10         FDRE (Hold_fdre_C_D)         0.091     1.253    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_reg
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y0    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y0    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X16Y15   bd_i/DMA/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.s2mm_stop_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X16Y16   bd_i/DMA/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/FSM_sequential_smpl_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X16Y16   bd_i/DMA/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/FSM_sequential_smpl_cs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X15Y14   bd_i/DMA/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X15Y14   bd_i/DMA/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X15Y14   bd_i/DMA/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X15Y14   bd_i/DMA/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[12]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y4    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y4    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y4    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y4    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y4    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y4    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y4    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y4    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y4    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y4    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y4    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y4    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y4    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y4    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y4    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y4    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y4    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y4    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y4    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y4    bd_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_i/PS/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            bd_i/PS/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.521ns  (logic 0.124ns (4.919%)  route 2.397ns (95.081%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.397     2.397    bd_i/PS/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X22Y22         LUT1 (Prop_lut1_I0_O)        0.124     2.521 r  bd_i/PS/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.521    bd_i/PS/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X22Y22         FDRE                                         r  bd_i/PS/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.481     2.673    bd_i/PS/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X22Y22         FDRE                                         r  bd_i/PS/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_i/PS/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            bd_i/PS/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.106ns  (logic 0.045ns (4.069%)  route 1.061ns (95.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.061     1.061    bd_i/PS/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X22Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.106 r  bd_i/PS/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.106    bd_i/PS/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X22Y22         FDRE                                         r  bd_i/PS/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.815     1.185    bd_i/PS/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X22Y22         FDRE                                         r  bd_i/PS/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_i/PS/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.340ns  (logic 0.580ns (24.787%)  route 1.760ns (75.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.662     2.970    bd_i/PS/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y15         FDRE                                         r  bd_i/PS/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y15         FDRE (Prop_fdre_C_Q)         0.456     3.426 f  bd_i/PS/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.030     4.456    bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X19Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.580 r  bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.730     5.310    bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X10Y16         FDRE                                         r  bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.500     2.693    bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X10Y16         FDRE                                         r  bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.271ns  (logic 0.642ns (28.273%)  route 1.629ns (71.727%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.670     2.978    bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y18          FDRE                                         r  bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.518     3.496 r  bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           0.800     4.296    bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y15          LUT1 (Prop_lut1_I0_O)        0.124     4.420 f  bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.829     5.249    bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X13Y13         FDCE                                         f  bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.502     2.694    bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y13         FDCE                                         r  bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.271ns  (logic 0.642ns (28.273%)  route 1.629ns (71.727%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.670     2.978    bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y18          FDRE                                         r  bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.518     3.496 r  bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           0.800     4.296    bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y15          LUT1 (Prop_lut1_I0_O)        0.124     4.420 f  bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.829     5.249    bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X13Y13         FDCE                                         f  bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.502     2.694    bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y13         FDCE                                         r  bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.271ns  (logic 0.642ns (28.273%)  route 1.629ns (71.727%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.670     2.978    bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y18          FDRE                                         r  bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.518     3.496 r  bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           0.800     4.296    bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y15          LUT1 (Prop_lut1_I0_O)        0.124     4.420 f  bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.829     5.249    bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X13Y13         FDCE                                         f  bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.502     2.694    bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y13         FDCE                                         r  bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.092ns  (logic 0.667ns (31.882%)  route 1.425ns (68.118%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.670     2.978    bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y18          FDRE                                         r  bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.518     3.496 r  bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           0.800     4.296    bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y15          LUT1 (Prop_lut1_I0_O)        0.149     4.445 f  bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.625     5.070    bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X9Y15          FDCE                                         f  bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.501     2.693    bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y15          FDCE                                         r  bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.092ns  (logic 0.667ns (31.882%)  route 1.425ns (68.118%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.670     2.978    bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y18          FDRE                                         r  bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.518     3.496 r  bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           0.800     4.296    bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y15          LUT1 (Prop_lut1_I0_O)        0.149     4.445 f  bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.625     5.070    bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X9Y15          FDCE                                         f  bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.501     2.693    bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y15          FDCE                                         r  bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.092ns  (logic 0.667ns (31.882%)  route 1.425ns (68.118%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.670     2.978    bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y18          FDRE                                         r  bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.518     3.496 r  bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           0.800     4.296    bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y15          LUT1 (Prop_lut1_I0_O)        0.149     4.445 f  bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.625     5.070    bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X9Y15          FDCE                                         f  bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.501     2.693    bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y15          FDCE                                         r  bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.066ns  (logic 0.671ns (32.474%)  route 1.395ns (67.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.670     2.978    bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y18          FDRE                                         r  bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.518     3.496 r  bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           0.673     4.169    bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.153     4.322 f  bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.723     5.044    bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X7Y17          FDCE                                         f  bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.498     2.691    bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y17          FDCE                                         r  bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.066ns  (logic 0.671ns (32.474%)  route 1.395ns (67.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.670     2.978    bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y18          FDRE                                         r  bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.518     3.496 r  bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           0.673     4.169    bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.153     4.322 f  bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.723     5.044    bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X7Y17          FDCE                                         f  bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.498     2.691    bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y17          FDCE                                         r  bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.066ns  (logic 0.671ns (32.474%)  route 1.395ns (67.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.670     2.978    bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y18          FDRE                                         r  bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.518     3.496 r  bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           0.673     4.169    bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.153     4.322 f  bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.723     5.044    bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X7Y17          FDCE                                         f  bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.498     2.691    bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y17          FDCE                                         r  bd_i/DMA/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_i/PS/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/DMA/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.543ns  (logic 0.141ns (25.947%)  route 0.402ns (74.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.556     0.897    bd_i/PS/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y15         FDRE                                         r  bd_i/PS/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y15         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  bd_i/PS/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.402     1.440    bd_i/DMA/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X12Y15         FDRE                                         r  bd_i/DMA/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.828     1.198    bd_i/DMA/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X12Y15         FDRE                                         r  bd_i/DMA/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.209ns (33.816%)  route 0.409ns (66.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.559     0.900    bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y18          FDRE                                         r  bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     1.064 r  bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           0.230     1.293    bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.045     1.338 f  bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.518    bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X8Y17          FDCE                                         f  bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.826     1.196    bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y17          FDCE                                         r  bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.209ns (33.816%)  route 0.409ns (66.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.559     0.900    bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y18          FDRE                                         r  bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     1.064 r  bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           0.230     1.293    bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.045     1.338 f  bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.518    bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X8Y17          FDCE                                         f  bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.826     1.196    bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y17          FDCE                                         r  bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.209ns (33.816%)  route 0.409ns (66.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.559     0.900    bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y18          FDRE                                         r  bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     1.064 r  bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           0.230     1.293    bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.045     1.338 f  bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.518    bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X8Y17          FDCE                                         f  bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.826     1.196    bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y17          FDCE                                         r  bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/DMA/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.677ns  (logic 0.206ns (30.432%)  route 0.471ns (69.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.559     0.900    bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y18          FDRE                                         r  bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     1.064 r  bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           0.294     1.358    bd_i/DMA/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y15          LUT1 (Prop_lut1_I0_O)        0.042     1.400 f  bd_i/DMA/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.576    bd_i/DMA/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X8Y15          FDCE                                         f  bd_i/DMA/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.828     1.198    bd_i/DMA/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y15          FDCE                                         r  bd_i/DMA/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/DMA/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.677ns  (logic 0.206ns (30.432%)  route 0.471ns (69.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.559     0.900    bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y18          FDRE                                         r  bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     1.064 r  bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           0.294     1.358    bd_i/DMA/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y15          LUT1 (Prop_lut1_I0_O)        0.042     1.400 f  bd_i/DMA/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.576    bd_i/DMA/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X8Y15          FDCE                                         f  bd_i/DMA/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.828     1.198    bd_i/DMA/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y15          FDCE                                         r  bd_i/DMA/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/DMA/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.677ns  (logic 0.206ns (30.432%)  route 0.471ns (69.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.559     0.900    bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y18          FDRE                                         r  bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     1.064 r  bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           0.294     1.358    bd_i/DMA/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y15          LUT1 (Prop_lut1_I0_O)        0.042     1.400 f  bd_i/DMA/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.576    bd_i/DMA/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X8Y15          FDCE                                         f  bd_i/DMA/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.828     1.198    bd_i/DMA/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y15          FDCE                                         r  bd_i/DMA/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.209ns (30.840%)  route 0.469ns (69.160%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.559     0.900    bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y18          FDRE                                         r  bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     1.064 r  bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           0.294     1.358    bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y15          LUT1 (Prop_lut1_I0_O)        0.045     1.403 f  bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.175     1.577    bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X11Y15         FDCE                                         f  bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.828     1.198    bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X11Y15         FDCE                                         r  bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.209ns (30.840%)  route 0.469ns (69.160%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.559     0.900    bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y18          FDRE                                         r  bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     1.064 r  bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           0.294     1.358    bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y15          LUT1 (Prop_lut1_I0_O)        0.045     1.403 f  bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.175     1.577    bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X11Y15         FDCE                                         f  bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.828     1.198    bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X11Y15         FDCE                                         r  bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.209ns (30.840%)  route 0.469ns (69.160%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.559     0.900    bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y18          FDRE                                         r  bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     1.064 r  bd_i/DMA/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           0.294     1.358    bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y15          LUT1 (Prop_lut1_I0_O)        0.045     1.403 f  bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.175     1.577    bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X11Y15         FDCE                                         f  bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.828     1.198    bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X11Y15         FDCE                                         r  bd_i/DMA/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fb_right
                            (input port)
  Destination:            bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.590ns  (logic 2.624ns (27.364%)  route 6.966ns (72.636%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        2.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  fb_right (IN)
                         net (fo=0)                   0.000     0.000    fb_right
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  fb_right_IBUF_inst/O
                         net (fo=4, routed)           2.854     4.382    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/fb_right
    SLICE_X12Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.506 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_i_52/O
                         net (fo=6, routed)           0.841     5.348    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_i_52_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I1_O)        0.124     5.472 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_i_36/O
                         net (fo=4, routed)           0.842     6.313    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_i_36_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.437 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_i_27/O
                         net (fo=3, routed)           0.675     7.112    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_i_27_n_0
    SLICE_X12Y19         LUT5 (Prop_lut5_I4_O)        0.148     7.260 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_i_9/O
                         net (fo=4, routed)           0.887     8.148    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_i_9_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I4_O)        0.328     8.476 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_i_13/O
                         net (fo=2, routed)           0.463     8.939    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_i_13_n_0
    SLICE_X15Y17         LUT3 (Prop_lut3_I1_O)        0.124     9.063 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_i_5/O
                         net (fo=1, routed)           0.403     9.466    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_i_5_n_0
    SLICE_X15Y17         LUT6 (Prop_lut6_I3_O)        0.124     9.590 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_i_1/O
                         net (fo=1, routed)           0.000     9.590    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_i_1_n_0
    SLICE_X15Y17         FDRE                                         r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.493     2.686    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/m00_axis_aclk
    SLICE_X15Y17         FDRE                                         r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_reg/C

Slack:                    inf
  Source:                 fb_middle
                            (input port)
  Destination:            bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.359ns  (logic 2.500ns (26.713%)  route 6.859ns (73.287%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        2.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  fb_middle (IN)
                         net (fo=0)                   0.000     0.000    fb_middle
    W13                  IBUF (Prop_ibuf_I_O)         1.539     1.539 r  fb_middle_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.296    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/fb_middle
    SLICE_X20Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.420 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_i_52/O
                         net (fo=6, routed)           0.914     5.334    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_i_52_n_0
    SLICE_X18Y22         LUT6 (Prop_lut6_I1_O)        0.124     5.458 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_i_36/O
                         net (fo=4, routed)           0.795     6.253    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_i_36_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I1_O)        0.124     6.377 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_i_27/O
                         net (fo=3, routed)           0.435     6.812    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_i_27_n_0
    SLICE_X16Y22         LUT5 (Prop_lut5_I4_O)        0.117     6.929 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_i_9/O
                         net (fo=4, routed)           1.012     7.941    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_i_9_n_0
    SLICE_X16Y23         LUT6 (Prop_lut6_I3_O)        0.348     8.289 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_i_6/O
                         net (fo=1, routed)           0.946     9.235    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_i_6_n_0
    SLICE_X16Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.359 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_i_1/O
                         net (fo=1, routed)           0.000     9.359    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_i_1_n_0
    SLICE_X16Y20         FDRE                                         r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.489     2.681    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/m00_axis_aclk
    SLICE_X16Y20         FDRE                                         r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_reg/C

Slack:                    inf
  Source:                 fb_left
                            (input port)
  Destination:            bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.016ns  (logic 2.783ns (30.865%)  route 6.233ns (69.135%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        2.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  fb_left (IN)
                         net (fo=0)                   0.000     0.000    fb_left
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  fb_left_IBUF_inst/O
                         net (fo=4, routed)           2.705     4.155    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/fb_left
    SLICE_X21Y19         LUT4 (Prop_lut4_I2_O)        0.152     4.307 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_i_55/O
                         net (fo=2, routed)           0.674     4.982    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_i_55_n_0
    SLICE_X20Y19         LUT6 (Prop_lut6_I3_O)        0.326     5.308 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_i_49/O
                         net (fo=2, routed)           0.454     5.762    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_i_49_n_0
    SLICE_X20Y18         LUT6 (Prop_lut6_I4_O)        0.124     5.886 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_i_27/O
                         net (fo=3, routed)           0.593     6.479    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_i_27_n_0
    SLICE_X18Y18         LUT5 (Prop_lut5_I4_O)        0.150     6.629 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_i_9/O
                         net (fo=4, routed)           0.817     7.445    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_i_9_n_0
    SLICE_X17Y17         LUT6 (Prop_lut6_I4_O)        0.332     7.777 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_i_13/O
                         net (fo=2, routed)           0.412     8.189    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_i_13_n_0
    SLICE_X17Y17         LUT5 (Prop_lut5_I0_O)        0.124     8.313 f  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_i_4/O
                         net (fo=1, routed)           0.578     8.892    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_i_4_n_0
    SLICE_X18Y17         LUT6 (Prop_lut6_I2_O)        0.124     9.016 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_i_1/O
                         net (fo=1, routed)           0.000     9.016    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_i_1_n_0
    SLICE_X18Y17         FDRE                                         r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.492     2.684    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/m00_axis_aclk
    SLICE_X18Y17         FDRE                                         r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_reg/C

Slack:                    inf
  Source:                 fb_middle
                            (input port)
  Destination:            bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/lf_sampler_reg.shift_reg_middle_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.178ns  (logic 1.539ns (36.836%)  route 2.639ns (63.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  fb_middle (IN)
                         net (fo=0)                   0.000     0.000    fb_middle
    W13                  IBUF (Prop_ibuf_I_O)         1.539     1.539 r  fb_middle_IBUF_inst/O
                         net (fo=4, routed)           2.639     4.178    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/fb_middle
    SLICE_X18Y22         FDRE                                         r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/lf_sampler_reg.shift_reg_middle_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.486     2.678    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/m00_axis_aclk
    SLICE_X18Y22         FDRE                                         r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/lf_sampler_reg.shift_reg_middle_reg[0]/C

Slack:                    inf
  Source:                 fb_right
                            (input port)
  Destination:            bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/lf_sampler_reg.shift_reg_right_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.911ns  (logic 1.528ns (39.071%)  route 2.383ns (60.929%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  fb_right (IN)
                         net (fo=0)                   0.000     0.000    fb_right
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  fb_right_IBUF_inst/O
                         net (fo=4, routed)           2.383     3.911    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/fb_right
    SLICE_X12Y22         FDRE                                         r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/lf_sampler_reg.shift_reg_right_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.493     2.686    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/m00_axis_aclk
    SLICE_X12Y22         FDRE                                         r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/lf_sampler_reg.shift_reg_right_reg[0]/C

Slack:                    inf
  Source:                 fb_left
                            (input port)
  Destination:            bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/lf_sampler_reg.shift_reg_left_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.541ns  (logic 1.451ns (40.967%)  route 2.091ns (59.033%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  fb_left (IN)
                         net (fo=0)                   0.000     0.000    fb_left
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  fb_left_IBUF_inst/O
                         net (fo=4, routed)           2.091     3.541    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/fb_left
    SLICE_X21Y19         FDRE                                         r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/lf_sampler_reg.shift_reg_left_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        1.488     2.680    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/m00_axis_aclk
    SLICE_X21Y19         FDRE                                         r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/lf_sampler_reg.shift_reg_left_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fb_left
                            (input port)
  Destination:            bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/lf_sampler_reg.shift_reg_left_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.164ns  (logic 0.219ns (18.797%)  route 0.946ns (81.203%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  fb_left (IN)
                         net (fo=0)                   0.000     0.000    fb_left
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  fb_left_IBUF_inst/O
                         net (fo=4, routed)           0.946     1.164    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/fb_left
    SLICE_X21Y19         FDRE                                         r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/lf_sampler_reg.shift_reg_left_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.820     1.190    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/m00_axis_aclk
    SLICE_X21Y19         FDRE                                         r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/lf_sampler_reg.shift_reg_left_reg[0]/C

Slack:                    inf
  Source:                 fb_right
                            (input port)
  Destination:            bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/lf_sampler_reg.shift_reg_right_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.458ns  (logic 0.296ns (20.274%)  route 1.162ns (79.726%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  fb_right (IN)
                         net (fo=0)                   0.000     0.000    fb_right
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  fb_right_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.458    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/fb_right
    SLICE_X12Y22         FDRE                                         r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/lf_sampler_reg.shift_reg_right_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.821     1.191    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/m00_axis_aclk
    SLICE_X12Y22         FDRE                                         r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/lf_sampler_reg.shift_reg_right_reg[0]/C

Slack:                    inf
  Source:                 fb_middle
                            (input port)
  Destination:            bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/lf_sampler_reg.shift_reg_middle_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.485ns  (logic 0.306ns (20.639%)  route 1.178ns (79.361%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  fb_middle (IN)
                         net (fo=0)                   0.000     0.000    fb_middle
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  fb_middle_IBUF_inst/O
                         net (fo=4, routed)           1.178     1.485    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/fb_middle
    SLICE_X18Y22         FDRE                                         r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/lf_sampler_reg.shift_reg_middle_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.818     1.188    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/m00_axis_aclk
    SLICE_X18Y22         FDRE                                         r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/lf_sampler_reg.shift_reg_middle_reg[0]/C

Slack:                    inf
  Source:                 fb_left
                            (input port)
  Destination:            bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.265ns  (logic 0.399ns (17.608%)  route 1.866ns (82.392%))
  Logic Levels:           5  (IBUF=1 LUT6=4)
  Clock Path Skew:        1.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  fb_left (IN)
                         net (fo=0)                   0.000     0.000    fb_left
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  fb_left_IBUF_inst/O
                         net (fo=4, routed)           1.239     1.458    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/fb_left
    SLICE_X21Y19         LUT6 (Prop_lut6_I3_O)        0.045     1.503 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_i_41/O
                         net (fo=2, routed)           0.190     1.693    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_i_41_n_0
    SLICE_X20Y18         LUT6 (Prop_lut6_I5_O)        0.045     1.738 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_i_21/O
                         net (fo=2, routed)           0.208     1.946    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_i_21_n_0
    SLICE_X18Y17         LUT6 (Prop_lut6_I1_O)        0.045     1.991 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_i_6/O
                         net (fo=1, routed)           0.229     2.220    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_i_6_n_0
    SLICE_X18Y17         LUT6 (Prop_lut6_I4_O)        0.045     2.265 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_i_1/O
                         net (fo=1, routed)           0.000     2.265    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_i_1_n_0
    SLICE_X18Y17         FDRE                                         r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.823     1.193    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/m00_axis_aclk
    SLICE_X18Y17         FDRE                                         r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_left_reg/C

Slack:                    inf
  Source:                 fb_right
                            (input port)
  Destination:            bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.482ns  (logic 0.476ns (19.158%)  route 2.007ns (80.842%))
  Logic Levels:           5  (IBUF=1 LUT6=4)
  Clock Path Skew:        1.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  fb_right (IN)
                         net (fo=0)                   0.000     0.000    fb_right
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  fb_right_IBUF_inst/O
                         net (fo=4, routed)           1.306     1.601    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/fb_right
    SLICE_X12Y22         LUT6 (Prop_lut6_I3_O)        0.045     1.646 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_i_41/O
                         net (fo=2, routed)           0.120     1.766    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_i_41_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.811 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_i_21/O
                         net (fo=2, routed)           0.219     2.030    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_i_21_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I5_O)        0.045     2.075 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_i_7/O
                         net (fo=1, routed)           0.362     2.437    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_i_7_n_0
    SLICE_X15Y17         LUT6 (Prop_lut6_I5_O)        0.045     2.482 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_i_1/O
                         net (fo=1, routed)           0.000     2.482    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_i_1_n_0
    SLICE_X15Y17         FDRE                                         r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.823     1.193    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/m00_axis_aclk
    SLICE_X15Y17         FDRE                                         r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_right_reg/C

Slack:                    inf
  Source:                 fb_middle
                            (input port)
  Destination:            bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.582ns  (logic 0.486ns (18.840%)  route 2.095ns (81.160%))
  Logic Levels:           5  (IBUF=1 LUT6=4)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  fb_middle (IN)
                         net (fo=0)                   0.000     0.000    fb_middle
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  fb_middle_IBUF_inst/O
                         net (fo=4, routed)           1.396     1.702    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/fb_middle
    SLICE_X19Y22         LUT6 (Prop_lut6_I3_O)        0.045     1.747 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_i_41/O
                         net (fo=2, routed)           0.164     1.911    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_i_41_n_0
    SLICE_X17Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.956 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_i_21/O
                         net (fo=2, routed)           0.199     2.155    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_i_21_n_0
    SLICE_X16Y23         LUT6 (Prop_lut6_I1_O)        0.045     2.200 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_i_6/O
                         net (fo=1, routed)           0.337     2.537    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_i_6_n_0
    SLICE_X16Y20         LUT6 (Prop_lut6_I4_O)        0.045     2.582 r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_i_1/O
                         net (fo=1, routed)           0.000     2.582    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_i_1_n_0
    SLICE_X16Y20         FDRE                                         r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    bd_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  bd_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1884, routed)        0.820     1.190    bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/m00_axis_aclk
    SLICE_X16Y20         FDRE                                         r  bd_i/lf_sampler_axi_master_0/U0/lf_sampler_control_map/lf_sampler_map/line_middle_reg/C





