Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Nov  8 07:35:45 2023
| Host         : ipn075 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file AlohaHE_wrapper_timing_summary_postroute_physopted.rpt -pb AlohaHE_wrapper_timing_summary_postroute_physopted.pb -rpx AlohaHE_wrapper_timing_summary_postroute_physopted.rpx
| Design       : AlohaHE_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.083        0.000                      0                34724        0.053        0.000                      0                34724        2.596        0.000                       0                 18317  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 3.846}        7.692           130.005         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.083        0.000                      0                34628        0.053        0.000                      0                34628        2.596        0.000                       0                 18317  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.905        0.000                      0                   96        0.495        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/is_fft_UnifTrans_DP_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_fpga_0 rise@7.692ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 0.952ns (14.514%)  route 5.607ns (85.486%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.380 - 7.692 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.231ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.715     3.009    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/clk
    SLICE_X65Y56         FDRE                                         r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/is_fft_UnifTrans_DP_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.456     3.465 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/is_fft_UnifTrans_DP_reg_rep/Q
                         net (fo=105, routed)         0.903     4.368    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48
    SLICE_X65Y63         LUT5 (Prop_lut5_I1_O)        0.124     4.492 f  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/higher_bank0_i_102/O
                         net (fo=6, routed)           0.707     5.199    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/valid_a_delayed
    SLICE_X60Y63         LUT4 (Prop_lut4_I0_O)        0.124     5.323 f  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/higher_bank0_i_135/O
                         net (fo=356, routed)         1.912     7.235    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/add_and_normalize_imag/switch_brams
    SLICE_X41Y53         LUT5 (Prop_lut5_I2_O)        0.124     7.359 f  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/add_and_normalize_imag/lower_bank1_i_124/O
                         net (fo=1, routed)           1.194     8.554    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/b_out_imag_delay/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_123
    SLICE_X42Y73         LUT6 (Prop_lut6_I2_O)        0.124     8.678 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/b_out_imag_delay/lower_bank1_i_36/O
                         net (fo=1, routed)           0.891     9.568    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X2Y16         RAMB36E1                                     r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.692     7.692 r  
    PS7_X0Y0             PS7                          0.000     7.692 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.780    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.871 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.509    10.380    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129    10.509    
                         clock uncertainty           -0.121    10.388    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737     9.651    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.651    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/random_out_DP_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/e1_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_fpga_0 rise@7.692ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.859ns  (logic 1.262ns (18.399%)  route 5.597ns (81.601%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.000ns = ( 10.692 - 7.692 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.231ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.721     3.015    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/clk
    SLICE_X82Y93         FDRE                                         r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/random_out_DP_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y93         FDRE (Prop_fdre_C_Q)         0.518     3.533 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/random_out_DP_reg[35]/Q
                         net (fo=7, routed)           0.940     4.473    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/random_out_DP_reg_n_0_[35]
    SLICE_X85Y96         LUT3 (Prop_lut3_I1_O)        0.124     4.597 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/e0_bram_i_77/O
                         net (fo=4, routed)           0.839     5.436    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/e0_bram_i_77_n_0
    SLICE_X87Y96         LUT6 (Prop_lut6_I2_O)        0.124     5.560 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/e0_bram_i_55/O
                         net (fo=4, routed)           0.528     6.088    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/e0_bram_i_55_n_0
    SLICE_X88Y97         LUT6 (Prop_lut6_I5_O)        0.124     6.212 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/e0_bram_i_36/O
                         net (fo=2, routed)           1.247     7.459    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/e0_bram_i_36_n_0
    SLICE_X99Y98         LUT5 (Prop_lut5_I0_O)        0.124     7.583 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/e0_bram_i_25/O
                         net (fo=2, routed)           0.809     8.392    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/e0_bram_i_25_n_0
    SLICE_X101Y99        LUT5 (Prop_lut5_I0_O)        0.124     8.516 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/e0_bram_i_21/O
                         net (fo=5, routed)           0.527     9.044    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/e0_bram_i_21_0[5]
    SLICE_X101Y105       LUT5 (Prop_lut5_I0_O)        0.124     9.168 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/e0_bram_i_19/O
                         net (fo=2, routed)           0.706     9.874    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/e1_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X5Y45         RAMB18E1                                     r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/e1_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.692     7.692 r  
    PS7_X0Y0             PS7                          0.000     7.692 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.780    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.871 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.821    10.692    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/e1_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y45         RAMB18E1                                     r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/e1_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.129    10.821    
                         clock uncertainty           -0.121    10.700    
    RAMB18_X5Y45         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737     9.963    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/e1_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.963    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/random_out_DP_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/e0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_fpga_0 rise@7.692ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.859ns  (logic 1.262ns (18.400%)  route 5.597ns (81.600%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.000ns = ( 10.692 - 7.692 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.231ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.721     3.015    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/clk
    SLICE_X82Y93         FDRE                                         r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/random_out_DP_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y93         FDRE (Prop_fdre_C_Q)         0.518     3.533 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/random_out_DP_reg[35]/Q
                         net (fo=7, routed)           0.940     4.473    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/random_out_DP_reg_n_0_[35]
    SLICE_X85Y96         LUT3 (Prop_lut3_I1_O)        0.124     4.597 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/e0_bram_i_77/O
                         net (fo=4, routed)           0.839     5.436    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/e0_bram_i_77_n_0
    SLICE_X87Y96         LUT6 (Prop_lut6_I2_O)        0.124     5.560 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/e0_bram_i_55/O
                         net (fo=4, routed)           0.528     6.088    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/e0_bram_i_55_n_0
    SLICE_X88Y97         LUT6 (Prop_lut6_I5_O)        0.124     6.212 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/e0_bram_i_36/O
                         net (fo=2, routed)           1.247     7.459    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/e0_bram_i_36_n_0
    SLICE_X99Y98         LUT5 (Prop_lut5_I0_O)        0.124     7.583 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/e0_bram_i_25/O
                         net (fo=2, routed)           0.809     8.392    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/e0_bram_i_25_n_0
    SLICE_X101Y99        LUT5 (Prop_lut5_I0_O)        0.124     8.516 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/e0_bram_i_21/O
                         net (fo=5, routed)           0.527     9.044    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/e0_bram_i_21_0[5]
    SLICE_X101Y105       LUT5 (Prop_lut5_I0_O)        0.124     9.168 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/e0_bram_i_19/O
                         net (fo=2, routed)           0.706     9.874    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/e0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X5Y44         RAMB18E1                                     r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/e0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.692     7.692 r  
    PS7_X0Y0             PS7                          0.000     7.692 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.780    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.871 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.821    10.692    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/e0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y44         RAMB18E1                                     r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/e0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.129    10.821    
                         clock uncertainty           -0.121    10.700    
    RAMB18_X5Y44         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737     9.963    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/e0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.963    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/adder_imag_result/add_and_normalize/exponent_result_6DP_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_fpga_0 rise@7.692ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.530ns  (logic 1.014ns (15.528%)  route 5.516ns (84.472%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.384 - 7.692 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.231ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.721     3.015    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/adder_imag_result/add_and_normalize/clk
    SLICE_X66Y31         FDRE                                         r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/adder_imag_result/add_and_normalize/exponent_result_6DP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y31         FDRE (Prop_fdre_C_Q)         0.518     3.533 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/adder_imag_result/add_and_normalize/exponent_result_6DP_reg[10]/Q
                         net (fo=4, routed)           1.369     4.902    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/adder_imag_result/add_and_normalize/mul_out_imag[10]
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     5.026 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/adder_imag_result/add_and_normalize/mul_out_imag_1DP[51]_i_2/O
                         net (fo=104, routed)         1.441     6.467    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/sub_and_normalize_imag/result2__9_0
    SLICE_X45Y50         LUT5 (Prop_lut5_I3_O)        0.124     6.591 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/sub_and_normalize_imag/buffer[0][39]_i_2/O
                         net (fo=4, routed)           0.622     7.213    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/b_out_imag_delay/b_out_imag[39]
    SLICE_X44Y54         LUT6 (Prop_lut6_I1_O)        0.124     7.337 f  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/b_out_imag_delay/lower_bank1_i_107/O
                         net (fo=1, routed)           1.486     8.822    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/b_out_imag_delay/lower_bank1_i_107_n_0
    SLICE_X35Y84         LUT6 (Prop_lut6_I1_O)        0.124     8.946 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/b_out_imag_delay/lower_bank1_i_28/O
                         net (fo=1, routed)           0.599     9.545    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X2Y17         RAMB36E1                                     r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.692     7.692 r  
    PS7_X0Y0             PS7                          0.000     7.692 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.780    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.871 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.513    10.384    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.115    10.499    
                         clock uncertainty           -0.121    10.378    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737     9.641    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.641    
                         arrival time                          -9.545    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/command_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/higher_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_fpga_0 rise@7.692ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.905ns  (logic 0.890ns (12.890%)  route 6.015ns (87.110%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.917ns = ( 10.609 - 7.692 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.231ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.733     3.027    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/clk
    SLICE_X66Y48         FDRE                                         r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDRE (Prop_fdre_C_Q)         0.518     3.545 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/command_reg_reg[0]/Q
                         net (fo=100, routed)         1.947     5.492    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_194[0]
    SLICE_X59Y75         LUT6 (Prop_lut6_I2_O)        0.124     5.616 f  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank0_i_266/O
                         net (fo=1, routed)           0.456     6.072    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank0_i_266_n_0
    SLICE_X56Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.196 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank0_i_80/O
                         net (fo=182, routed)         1.489     7.685    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_bank_a_forward_delay/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_28
    SLICE_X56Y78         LUT4 (Prop_lut4_I3_O)        0.124     7.809 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_bank_a_forward_delay/higher_bank1_i_94/O
                         net (fo=9, routed)           2.123     9.932    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/higher_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X3Y25         RAMB36E1                                     r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/higher_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.692     7.692 r  
    PS7_X0Y0             PS7                          0.000     7.692 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.780    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.871 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.738    10.609    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/higher_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y25         RAMB36E1                                     r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/higher_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.115    10.724    
                         clock uncertainty           -0.121    10.603    
    RAMB36_X3Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    10.037    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/higher_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.037    
                         arrival time                          -9.932    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/command_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_fpga_0 rise@7.692ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 0.890ns (13.676%)  route 5.618ns (86.324%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.384 - 7.692 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.231ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.733     3.027    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/clk
    SLICE_X66Y48         FDRE                                         r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDRE (Prop_fdre_C_Q)         0.518     3.545 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/command_reg_reg[0]/Q
                         net (fo=100, routed)         1.947     5.492    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_194[0]
    SLICE_X59Y75         LUT6 (Prop_lut6_I2_O)        0.124     5.616 f  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank0_i_266/O
                         net (fo=1, routed)           0.456     6.072    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank0_i_266_n_0
    SLICE_X56Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.196 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank0_i_80/O
                         net (fo=182, routed)         2.058     8.254    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/b_out_imag_delay/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_62
    SLICE_X43Y66         LUT6 (Prop_lut6_I5_O)        0.124     8.378 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/b_out_imag_delay/lower_bank1_i_27/O
                         net (fo=1, routed)           1.157     9.535    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X2Y17         RAMB36E1                                     r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.692     7.692 r  
    PS7_X0Y0             PS7                          0.000     7.692 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.780    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.871 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.513    10.384    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.115    10.499    
                         clock uncertainty           -0.121    10.378    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737     9.641    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.641    
                         arrival time                          -9.535    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/random_out_DP_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/e0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_fpga_0 rise@7.692ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.800ns  (logic 1.262ns (18.560%)  route 5.538ns (81.440%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.004ns = ( 10.696 - 7.692 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.231ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.721     3.015    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/clk
    SLICE_X82Y93         FDRE                                         r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/random_out_DP_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y93         FDRE (Prop_fdre_C_Q)         0.518     3.533 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/random_out_DP_reg[35]/Q
                         net (fo=7, routed)           0.940     4.473    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/random_out_DP_reg_n_0_[35]
    SLICE_X85Y96         LUT3 (Prop_lut3_I1_O)        0.124     4.597 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/e0_bram_i_77/O
                         net (fo=4, routed)           0.839     5.436    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/e0_bram_i_77_n_0
    SLICE_X87Y96         LUT6 (Prop_lut6_I2_O)        0.124     5.560 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/e0_bram_i_55/O
                         net (fo=4, routed)           0.528     6.088    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/e0_bram_i_55_n_0
    SLICE_X88Y97         LUT6 (Prop_lut6_I5_O)        0.124     6.212 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/e0_bram_i_36/O
                         net (fo=2, routed)           1.247     7.459    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/e0_bram_i_36_n_0
    SLICE_X99Y98         LUT5 (Prop_lut5_I0_O)        0.124     7.583 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/e0_bram_i_25/O
                         net (fo=2, routed)           0.809     8.392    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/e0_bram_i_25_n_0
    SLICE_X101Y99        LUT5 (Prop_lut5_I0_O)        0.124     8.516 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/e0_bram_i_21/O
                         net (fo=5, routed)           0.598     9.114    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/e0_bram_i_21_0[5]
    SLICE_X100Y102       LUT5 (Prop_lut5_I1_O)        0.124     9.238 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/random_sampling/e0_bram_i_17/O
                         net (fo=2, routed)           0.577     9.815    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/e0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X5Y21         RAMB36E1                                     r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/e0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.692     7.692 r  
    PS7_X0Y0             PS7                          0.000     7.692 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.780    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.871 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.825    10.696    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/e0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/e0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129    10.825    
                         clock uncertainty           -0.121    10.704    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737     9.967    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/e0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.967    
                         arrival time                          -9.815    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/command_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/higher_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_fpga_0 rise@7.692ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.628ns  (logic 0.828ns (12.493%)  route 5.800ns (87.507%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 10.386 - 7.692 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.231ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.733     3.027    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/clk
    SLICE_X67Y47         FDRE                                         r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y47         FDRE (Prop_fdre_C_Q)         0.456     3.483 f  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/command_reg_reg[1]/Q
                         net (fo=100, routed)         1.375     4.858    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_194[1]
    SLICE_X62Y64         LUT3 (Prop_lut3_I0_O)        0.124     4.982 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/higher_bank0_i_103/O
                         net (fo=126, routed)         1.379     6.361    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_addr_a_inverse_delay/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    SLICE_X63Y56         LUT6 (Prop_lut6_I5_O)        0.124     6.485 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_addr_a_inverse_delay/lower_bank0_i_258/O
                         net (fo=5, routed)           1.186     7.671    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_addr_a_inverse_delay/genblk1[13].buffer_reg[13][3]_1
    SLICE_X54Y78         LUT4 (Prop_lut4_I0_O)        0.124     7.795 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/load_logic/src_addr_a_inverse_delay/higher_bank0_i_96/O
                         net (fo=9, routed)           1.859     9.655    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/higher_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X2Y39         RAMB18E1                                     r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/higher_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.692     7.692 r  
    PS7_X0Y0             PS7                          0.000     7.692 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.780    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.871 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.515    10.386    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/higher_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y39         RAMB18E1                                     r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/higher_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.115    10.501    
                         clock uncertainty           -0.121    10.380    
    RAMB18_X2Y39         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     9.814    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/higher_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.814    
                         arrival time                          -9.655    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/command_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_fpga_0 rise@7.692ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.439ns  (logic 1.138ns (17.674%)  route 5.301ns (82.326%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.375 - 7.692 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.231ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.733     3.027    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/clk
    SLICE_X66Y48         FDRE                                         r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDRE (Prop_fdre_C_Q)         0.518     3.545 f  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/command_reg_reg[0]/Q
                         net (fo=100, routed)         0.561     4.106    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_0/adder/integer_addition_1DP_reg[40]_2[0]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     4.230 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_0/adder/integer_subtraction_carry_i_9__0/O
                         net (fo=123, routed)         0.538     4.769    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_2/subtractor/buffer_reg[0][27]
    SLICE_X61Y51         LUT2 (Prop_lut2_I0_O)        0.124     4.893 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_2/subtractor/buffer[0][44]_i_2/O
                         net (fo=104, routed)         0.717     5.610    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_0/out_b_scale/adder/buffer_reg[0][27]
    SLICE_X56Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.734 f  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/ntt_butterfly_0/out_b_scale/adder/buffer[0][28]_i_3/O
                         net (fo=4, routed)           1.139     6.873    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.124     6.997 f  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/valid_a_fft_delay/lower_bank0_i_157/O
                         net (fo=1, routed)           1.230     8.227    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/add_and_normalize_imag/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_124
    SLICE_X44Y66         LUT6 (Prop_lut6_I2_O)        0.124     8.351 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/add_and_normalize_imag/lower_bank0_i_39/O
                         net (fo=1, routed)           1.115     9.466    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y15         RAMB36E1                                     r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.692     7.692 r  
    PS7_X0Y0             PS7                          0.000     7.692 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.780    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.871 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.504    10.375    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.115    10.490    
                         clock uncertainty           -0.121    10.369    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737     9.632    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.632    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/adder_imag_result/add_and_normalize/exponent_result_6DP_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_fpga_0 rise@7.692ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 1.014ns (15.708%)  route 5.441ns (84.292%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.384 - 7.692 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.231ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.721     3.015    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/adder_imag_result/add_and_normalize/clk
    SLICE_X66Y31         FDRE                                         r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/adder_imag_result/add_and_normalize/exponent_result_6DP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y31         FDRE (Prop_fdre_C_Q)         0.518     3.533 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/adder_imag_result/add_and_normalize/exponent_result_6DP_reg[10]/Q
                         net (fo=4, routed)           1.369     4.902    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/adder_imag_result/add_and_normalize/mul_out_imag[10]
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124     5.026 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/adder_imag_result/add_and_normalize/mul_out_imag_1DP[51]_i_2/O
                         net (fo=104, routed)         1.465     6.491    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/sub_and_normalize_imag/result2__9_0
    SLICE_X43Y49         LUT5 (Prop_lut5_I3_O)        0.124     6.615 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/sub_and_normalize_imag/buffer[0][38]_i_2/O
                         net (fo=4, routed)           1.015     7.631    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/b_out_imag_delay/b_out_imag[38]
    SLICE_X39Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.755 f  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/b_out_imag_delay/lower_bank1_i_109/O
                         net (fo=1, routed)           0.455     8.209    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/b_out_imag_delay/lower_bank1_i_109_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I1_O)        0.124     8.333 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/store_logic/b_out_imag_delay/lower_bank1_i_29/O
                         net (fo=1, routed)           1.137     9.470    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y17         RAMB36E1                                     r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.692     7.692 r  
    PS7_X0Y0             PS7                          0.000     7.692 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.780    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.871 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.513    10.384    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.115    10.499    
                         clock uncertainty           -0.121    10.378    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737     9.641    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/fft_bram/lower_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.641    
                         arrival time                          -9.470    
  -------------------------------------------------------------------
                         slack                                  0.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/mult_ai_x_bi/significant_result_4DP_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/mult_ai_x_bi/significant_result_5DP_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.374%)  route 0.247ns (63.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.642     0.978    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/mult_ai_x_bi/clk
    SLICE_X106Y49        FDRE                                         r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/mult_ai_x_bi/significant_result_4DP_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDRE (Prop_fdre_C_Q)         0.141     1.119 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/mult_ai_x_bi/significant_result_4DP_reg[28]/Q
                         net (fo=1, routed)           0.247     1.365    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/mult_ai_x_bi/significant_result_4DP_reg_n_0_[28]
    SLICE_X106Y52        FDRE                                         r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/mult_ai_x_bi/significant_result_5DP_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.906     1.272    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/mult_ai_x_bi/clk
    SLICE_X106Y52        FDRE                                         r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/mult_ai_x_bi/significant_result_5DP_reg[28]/C
                         clock pessimism             -0.030     1.242    
    SLICE_X106Y52        FDRE (Hold_fdre_C_D)         0.070     1.312    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/mult_ai_x_bi/significant_result_5DP_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 AlohaHE_i/AXISlave8Ports_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.266%)  route 0.296ns (67.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.552     0.888    AlohaHE_i/AXISlave8Ports_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y94         FDRE                                         r  AlohaHE_i/AXISlave8Ports_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  AlohaHE_i/AXISlave8Ports_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/axi_rdata_reg[12]/Q
                         net (fo=1, routed)           0.296     1.325    AlohaHE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[12]
    SLICE_X42Y90         SRLC32E                                      r  AlohaHE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.823     1.189    AlohaHE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X42Y90         SRLC32E                                      r  AlohaHE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.035     1.154    
    SLICE_X42Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.271    AlohaHE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 AlohaHE_i/AXISlave8Ports_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/AXISlave8Ports_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.248ns (58.945%)  route 0.173ns (41.055%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.554     0.890    AlohaHE_i/AXISlave8Ports_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y92         FDRE                                         r  AlohaHE_i/AXISlave8Ports_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  AlohaHE_i/AXISlave8Ports_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q
                         net (fo=1, routed)           0.173     1.203    AlohaHE_i/AXISlave8Ports_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/control_low_word[6]
    SLICE_X51Y92         LUT6 (Prop_lut6_I5_O)        0.045     1.248 r  AlohaHE_i/AXISlave8Ports_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/axi_rdata[6]_i_2/O
                         net (fo=1, routed)           0.000     1.248    AlohaHE_i/AXISlave8Ports_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/axi_rdata[6]_i_2_n_0
    SLICE_X51Y92         MUXF7 (Prop_muxf7_I0_O)      0.062     1.310 r  AlohaHE_i/AXISlave8Ports_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/axi_rdata_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.310    AlohaHE_i/AXISlave8Ports_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X51Y92         FDRE                                         r  AlohaHE_i/AXISlave8Ports_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.819     1.185    AlohaHE_i/AXISlave8Ports_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y92         FDRE                                         r  AlohaHE_i/AXISlave8Ports_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y92         FDRE (Hold_fdre_C_D)         0.105     1.255    AlohaHE_i/AXISlave8Ports_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/denormalize_real_part/significant_b_1DP_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/denormalize_real_part/significant_b_internal_2DP_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.374%)  route 0.339ns (70.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.580     0.916    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/denormalize_real_part/clk
    SLICE_X83Y87         FDRE                                         r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/denormalize_real_part/significant_b_1DP_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y87         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/denormalize_real_part/significant_b_1DP_reg[36]/Q
                         net (fo=1, routed)           0.339     1.396    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/denormalize_real_part/significant_b_1DP[36]
    SLICE_X83Y100        FDRE                                         r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/denormalize_real_part/significant_b_internal_2DP_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.939     1.305    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/denormalize_real_part/clk
    SLICE_X83Y100        FDRE                                         r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/denormalize_real_part/significant_b_internal_2DP_reg[36]/C
                         clock pessimism             -0.035     1.270    
    SLICE_X83Y100        FDRE (Hold_fdre_C_D)         0.070     1.340    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/denormalize_real_part/significant_b_internal_2DP_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/rns/significant_shifted_1DP_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/rns/significant_shifted_2DP_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.273ns (58.521%)  route 0.193ns (41.479%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.608     0.944    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/rns/clk
    SLICE_X98Y54         FDRE                                         r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/rns/significant_shifted_1DP_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y54         FDRE (Prop_fdre_C_Q)         0.164     1.108 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/rns/significant_shifted_1DP_reg[27]/Q
                         net (fo=1, routed)           0.193     1.301    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/rns/significant_shifted_1DP[27]
    SLICE_X98Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.410 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/rns/significant_shifted_2DP_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.410    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/rns/significant_shifted_2DP0[3]
    SLICE_X98Y47         FDRE                                         r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/rns/significant_shifted_2DP_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.884     1.250    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/rns/clk
    SLICE_X98Y47         FDRE                                         r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/rns/significant_shifted_2DP_reg[27]/C
                         clock pessimism             -0.030     1.220    
    SLICE_X98Y47         FDRE (Hold_fdre_C_D)         0.134     1.354    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/rns/significant_shifted_2DP_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/sub_and_normalize_imag/significant_tmp_result_5DP_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/sub_and_normalize_imag/significant_result_6DP_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.227ns (52.412%)  route 0.206ns (47.588%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.550     0.886    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/sub_and_normalize_imag/clk
    SLICE_X41Y26         FDRE                                         r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/sub_and_normalize_imag/significant_tmp_result_5DP_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/sub_and_normalize_imag/significant_tmp_result_5DP_reg[32]/Q
                         net (fo=3, routed)           0.206     1.220    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/sub_and_normalize_imag/significant_shifted_one[33]
    SLICE_X50Y26         LUT5 (Prop_lut5_I3_O)        0.099     1.319 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/sub_and_normalize_imag/significant_result_6DP[32]_i_1__2/O
                         net (fo=1, routed)           0.000     1.319    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/sub_and_normalize_imag/significant_result[32]
    SLICE_X50Y26         FDRE                                         r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/sub_and_normalize_imag/significant_result_6DP_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.810     1.176    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/sub_and_normalize_imag/clk
    SLICE_X50Y26         FDRE                                         r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/sub_and_normalize_imag/significant_result_6DP_reg[32]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X50Y26         FDRE (Hold_fdre_C_D)         0.120     1.261    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/sub_and_normalize_imag/significant_result_6DP_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/sub_and_normalize_real/signed_significant_a_2aDP_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/sub_and_normalize_real/significants_added_3DP_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.367ns (67.241%)  route 0.179ns (32.759%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.331ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.608     0.944    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/sub_and_normalize_real/clk
    SLICE_X96Y99         FDRE                                         r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/sub_and_normalize_real/signed_significant_a_2aDP_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y99         FDRE (Prop_fdre_C_Q)         0.164     1.108 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/sub_and_normalize_real/signed_significant_a_2aDP_reg[41]/Q
                         net (fo=2, routed)           0.178     1.286    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/sub_and_normalize_real/signed_significant_a_2aDP[41]
    SLICE_X98Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.436 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/sub_and_normalize_real/significants_added_3DP_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.436    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/sub_and_normalize_real/significants_added_3DP_reg[43]_i_1_n_0
    SLICE_X98Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.489 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/sub_and_normalize_real/significants_added_3DP_reg[47]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.489    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/sub_and_normalize_real/significants_added[44]
    SLICE_X98Y100        FDRE                                         r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/sub_and_normalize_real/significants_added_3DP_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.965     1.331    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/sub_and_normalize_real/clk
    SLICE_X98Y100        FDRE                                         r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/sub_and_normalize_real/significants_added_3DP_reg[44]/C
                         clock pessimism             -0.035     1.296    
    SLICE_X98Y100        FDRE (Hold_fdre_C_D)         0.134     1.430    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/sub_and_normalize_real/significants_added_3DP_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/denormalize_real_part/significant_b_1DP_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/denormalize_real_part/significant_b_internal_2DP_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.871%)  route 0.347ns (71.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.579     0.915    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/denormalize_real_part/clk
    SLICE_X87Y86         FDRE                                         r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/denormalize_real_part/significant_b_1DP_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/denormalize_real_part/significant_b_1DP_reg[52]/Q
                         net (fo=1, routed)           0.347     1.403    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/denormalize_real_part/significant_b_1DP[52]
    SLICE_X87Y100        FDRE                                         r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/denormalize_real_part/significant_b_internal_2DP_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.940     1.306    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/denormalize_real_part/clk
    SLICE_X87Y100        FDRE                                         r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/denormalize_real_part/significant_b_internal_2DP_reg[52]/C
                         clock pessimism             -0.035     1.271    
    SLICE_X87Y100        FDRE (Hold_fdre_C_D)         0.072     1.343    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/denormalize_real_part/significant_b_internal_2DP_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/denormalize_imag_part/significant_b_internal_2DP_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/add_and_normalize_imag/significant_b_2aDP_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.052%)  route 0.235ns (58.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.549     0.885    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/denormalize_imag_part/clk
    SLICE_X50Y20         FDRE                                         r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/denormalize_imag_part/significant_b_internal_2DP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/denormalize_imag_part/significant_b_internal_2DP_reg[10]/Q
                         net (fo=1, routed)           0.235     1.284    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/add_and_normalize_imag/Q[10]
    SLICE_X41Y20         FDRE                                         r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/add_and_normalize_imag/significant_b_2aDP_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.818     1.184    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/add_and_normalize_imag/clk
    SLICE_X41Y20         FDRE                                         r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/add_and_normalize_imag/significant_b_2aDP_reg[10]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X41Y20         FDRE (Hold_fdre_C_D)         0.075     1.224    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/add_stage/add_and_normalize_imag/significant_b_2aDP_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/mult_ai_x_bi/significant_result_4DP_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/mult_ai_x_bi/significant_result_5DP_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.504%)  route 0.256ns (64.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.643     0.979    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/mult_ai_x_bi/clk
    SLICE_X110Y48        FDRE                                         r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/mult_ai_x_bi/significant_result_4DP_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDRE (Prop_fdre_C_Q)         0.141     1.120 r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/mult_ai_x_bi/significant_result_4DP_reg[24]/Q
                         net (fo=1, routed)           0.256     1.376    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/mult_ai_x_bi/significant_result_4DP_reg_n_0_[24]
    SLICE_X111Y51        FDRE                                         r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/mult_ai_x_bi/significant_result_5DP_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.909     1.275    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/mult_ai_x_bi/clk
    SLICE_X111Y51        FDRE                                         r  AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/mult_ai_x_bi/significant_result_5DP_reg[24]/C
                         clock pessimism             -0.030     1.245    
    SLICE_X111Y51        FDRE (Hold_fdre_C_D)         0.070     1.315    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/mult_ai_x_bi/significant_result_5DP_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 3.846 }
Period(ns):         7.692
Sources:            { AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.692       3.808      DSP48_X3Y15   AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[3].int_mult/al_x_bh_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.692       3.808      DSP48_X4Y4    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[1].int_mult/ah_x_bl_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.692       3.808      DSP48_X3Y6    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[1].int_mult/al_x_bl_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.692       3.808      DSP48_X2Y14   AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[2].int_mult/al_x_bh_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.692       3.808      DSP48_X4Y18   AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[3].int_mult/am_x_bh_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.692       3.808      DSP48_X2Y13   AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[2].int_mult/am_x_bh_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.692       3.808      DSP48_X3Y8    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[1].int_mult/al_x_bh_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.692       3.808      DSP48_X4Y10   AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[3].int_mult/al_x_bl_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.692       3.808      DSP48_X4Y12   AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[3].int_mult/am_x_bl_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.692       3.808      DSP48_X2Y7    AlohaHE_i/ComputeCoreWrapper_0/inst/CORE/unified_transform/mult_pool/genblk1[2].int_mult/al_x_bl_mult/dsp_a_x_b/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         3.846       2.596      SLICE_X20Y33  AlohaHE_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_0_63_9_11/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         3.846       2.596      SLICE_X20Y33  AlohaHE_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_0_63_9_11/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         3.846       2.596      SLICE_X20Y33  AlohaHE_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_0_63_9_11/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         3.846       2.596      SLICE_X20Y33  AlohaHE_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_0_63_9_11/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         3.846       2.596      SLICE_X26Y39  AlohaHE_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_128_191_27_29/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         3.846       2.596      SLICE_X26Y39  AlohaHE_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_128_191_27_29/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         3.846       2.596      SLICE_X26Y39  AlohaHE_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_128_191_27_29/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         3.846       2.596      SLICE_X26Y39  AlohaHE_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_128_191_27_29/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         3.846       2.596      SLICE_X22Y34  AlohaHE_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_192_255_9_11/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         3.846       2.596      SLICE_X22Y34  AlohaHE_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_192_255_9_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         3.846       2.596      SLICE_X58Y85  AlohaHE_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.846       2.596      SLICE_X58Y85  AlohaHE_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         3.846       2.596      SLICE_X58Y85  AlohaHE_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.846       2.596      SLICE_X58Y85  AlohaHE_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         3.846       2.596      SLICE_X58Y85  AlohaHE_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.846       2.596      SLICE_X58Y85  AlohaHE_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         3.846       2.596      SLICE_X58Y85  AlohaHE_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.846       2.596      SLICE_X58Y85  AlohaHE_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         3.846       2.596      SLICE_X58Y85  AlohaHE_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.846       2.596      SLICE_X58Y85  AlohaHE_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_fpga_0 rise@7.692ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.201ns  (logic 0.718ns (22.429%)  route 2.483ns (77.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 10.389 - 7.692 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.231ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.692     2.986    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y61         FDPE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y61         FDPE (Prop_fdpe_C_Q)         0.419     3.405 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.830     4.235    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y61         LUT3 (Prop_lut3_I2_O)        0.299     4.534 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.653     6.187    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X31Y66         FDCE                                         f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.692     7.692 r  
    PS7_X0Y0             PS7                          0.000     7.692 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.780    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.871 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.518    10.389    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y66         FDCE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.229    10.618    
                         clock uncertainty           -0.121    10.497    
    SLICE_X31Y66         FDCE (Recov_fdce_C_CLR)     -0.405    10.092    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.092    
                         arrival time                          -6.187    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_fpga_0 rise@7.692ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.201ns  (logic 0.718ns (22.429%)  route 2.483ns (77.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 10.389 - 7.692 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.231ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.692     2.986    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y61         FDPE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y61         FDPE (Prop_fdpe_C_Q)         0.419     3.405 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.830     4.235    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y61         LUT3 (Prop_lut3_I2_O)        0.299     4.534 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.653     6.187    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X31Y66         FDCE                                         f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.692     7.692 r  
    PS7_X0Y0             PS7                          0.000     7.692 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.780    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.871 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.518    10.389    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y66         FDCE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.229    10.618    
                         clock uncertainty           -0.121    10.497    
    SLICE_X31Y66         FDCE (Recov_fdce_C_CLR)     -0.405    10.092    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.092    
                         arrival time                          -6.187    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_fpga_0 rise@7.692ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.201ns  (logic 0.718ns (22.429%)  route 2.483ns (77.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 10.389 - 7.692 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.231ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.692     2.986    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y61         FDPE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y61         FDPE (Prop_fdpe_C_Q)         0.419     3.405 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.830     4.235    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y61         LUT3 (Prop_lut3_I2_O)        0.299     4.534 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.653     6.187    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X31Y66         FDCE                                         f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.692     7.692 r  
    PS7_X0Y0             PS7                          0.000     7.692 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.780    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.871 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.518    10.389    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y66         FDCE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.229    10.618    
                         clock uncertainty           -0.121    10.497    
    SLICE_X31Y66         FDCE (Recov_fdce_C_CLR)     -0.405    10.092    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         10.092    
                         arrival time                          -6.187    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_fpga_0 rise@7.692ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.201ns  (logic 0.718ns (22.429%)  route 2.483ns (77.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 10.389 - 7.692 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.231ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.692     2.986    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y61         FDPE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y61         FDPE (Prop_fdpe_C_Q)         0.419     3.405 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.830     4.235    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y61         LUT3 (Prop_lut3_I2_O)        0.299     4.534 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.653     6.187    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X31Y66         FDCE                                         f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.692     7.692 r  
    PS7_X0Y0             PS7                          0.000     7.692 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.780    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.871 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.518    10.389    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y66         FDCE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.229    10.618    
                         clock uncertainty           -0.121    10.497    
    SLICE_X31Y66         FDCE (Recov_fdce_C_CLR)     -0.405    10.092    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.092    
                         arrival time                          -6.187    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_fpga_0 rise@7.692ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.201ns  (logic 0.718ns (22.429%)  route 2.483ns (77.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 10.389 - 7.692 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.231ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.692     2.986    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y61         FDPE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y61         FDPE (Prop_fdpe_C_Q)         0.419     3.405 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.830     4.235    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y61         LUT3 (Prop_lut3_I2_O)        0.299     4.534 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.653     6.187    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X31Y66         FDCE                                         f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.692     7.692 r  
    PS7_X0Y0             PS7                          0.000     7.692 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.780    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.871 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.518    10.389    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y66         FDCE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.229    10.618    
                         clock uncertainty           -0.121    10.497    
    SLICE_X31Y66         FDCE (Recov_fdce_C_CLR)     -0.405    10.092    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.092    
                         arrival time                          -6.187    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_fpga_0 rise@7.692ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.201ns  (logic 0.718ns (22.429%)  route 2.483ns (77.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 10.389 - 7.692 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.231ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.692     2.986    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y61         FDPE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y61         FDPE (Prop_fdpe_C_Q)         0.419     3.405 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.830     4.235    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y61         LUT3 (Prop_lut3_I2_O)        0.299     4.534 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.653     6.187    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X31Y66         FDCE                                         f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.692     7.692 r  
    PS7_X0Y0             PS7                          0.000     7.692 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.780    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.871 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.518    10.389    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y66         FDCE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.229    10.618    
                         clock uncertainty           -0.121    10.497    
    SLICE_X31Y66         FDCE (Recov_fdce_C_CLR)     -0.405    10.092    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.092    
                         arrival time                          -6.187    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_fpga_0 rise@7.692ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.201ns  (logic 0.718ns (22.429%)  route 2.483ns (77.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 10.389 - 7.692 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.231ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.692     2.986    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y61         FDPE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y61         FDPE (Prop_fdpe_C_Q)         0.419     3.405 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.830     4.235    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y61         LUT3 (Prop_lut3_I2_O)        0.299     4.534 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.653     6.187    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X31Y66         FDCE                                         f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.692     7.692 r  
    PS7_X0Y0             PS7                          0.000     7.692 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.780    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.871 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.518    10.389    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y66         FDCE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.229    10.618    
                         clock uncertainty           -0.121    10.497    
    SLICE_X31Y66         FDCE (Recov_fdce_C_CLR)     -0.405    10.092    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.092    
                         arrival time                          -6.187    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             3.951ns  (required time - arrival time)
  Source:                 AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_fpga_0 rise@7.692ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.201ns  (logic 0.718ns (22.429%)  route 2.483ns (77.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 10.389 - 7.692 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.231ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.692     2.986    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y61         FDPE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y61         FDPE (Prop_fdpe_C_Q)         0.419     3.405 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.830     4.235    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y61         LUT3 (Prop_lut3_I2_O)        0.299     4.534 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.653     6.187    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X31Y66         FDPE                                         f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.692     7.692 r  
    PS7_X0Y0             PS7                          0.000     7.692 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.780    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.871 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.518    10.389    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y66         FDPE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.229    10.618    
                         clock uncertainty           -0.121    10.497    
    SLICE_X31Y66         FDPE (Recov_fdpe_C_PRE)     -0.359    10.138    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.138    
                         arrival time                          -6.187    
  -------------------------------------------------------------------
                         slack                                  3.951    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_fpga_0 rise@7.692ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.718ns (24.487%)  route 2.214ns (75.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 10.345 - 7.692 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.231ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.644     2.938    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y66         FDPE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDPE (Prop_fdpe_C_Q)         0.419     3.357 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.988     4.345    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.299     4.644 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.227     5.870    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X37Y63         FDCE                                         f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.692     7.692 r  
    PS7_X0Y0             PS7                          0.000     7.692 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.780    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.871 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.474    10.345    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X37Y63         FDCE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.229    10.574    
                         clock uncertainty           -0.121    10.453    
    SLICE_X37Y63         FDCE (Recov_fdce_C_CLR)     -0.405    10.048    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.048    
                         arrival time                          -5.870    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_fpga_0 rise@7.692ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.718ns (24.487%)  route 2.214ns (75.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 10.345 - 7.692 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.231ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.644     2.938    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y66         FDPE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDPE (Prop_fdpe_C_Q)         0.419     3.357 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.988     4.345    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.299     4.644 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.227     5.870    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X37Y63         FDCE                                         f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.692     7.692 r  
    PS7_X0Y0             PS7                          0.000     7.692 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.780    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.871 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       1.474    10.345    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X37Y63         FDCE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.229    10.574    
                         clock uncertainty           -0.121    10.453    
    SLICE_X37Y63         FDCE (Recov_fdce_C_CLR)     -0.405    10.048    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.048    
                         arrival time                          -5.870    
  -------------------------------------------------------------------
                         slack                                  4.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.971%)  route 0.257ns (58.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.567     0.903    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y70         FDRE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.121     1.165    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X30Y70         LUT3 (Prop_lut3_I1_O)        0.045     1.210 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.136     1.346    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y69         FDCE                                         f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.834     1.200    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y69         FDCE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.282     0.918    
    SLICE_X30Y69         FDCE (Remov_fdce_C_CLR)     -0.067     0.851    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.971%)  route 0.257ns (58.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.567     0.903    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y70         FDRE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.121     1.165    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X30Y70         LUT3 (Prop_lut3_I1_O)        0.045     1.210 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.136     1.346    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y69         FDCE                                         f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.834     1.200    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y69         FDCE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.282     0.918    
    SLICE_X30Y69         FDCE (Remov_fdce_C_CLR)     -0.067     0.851    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.971%)  route 0.257ns (58.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.567     0.903    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y70         FDRE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.121     1.165    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X30Y70         LUT3 (Prop_lut3_I1_O)        0.045     1.210 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.136     1.346    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y69         FDCE                                         f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.834     1.200    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y69         FDCE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.282     0.918    
    SLICE_X30Y69         FDCE (Remov_fdce_C_CLR)     -0.067     0.851    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.971%)  route 0.257ns (58.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.567     0.903    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y70         FDRE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.121     1.165    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X30Y70         LUT3 (Prop_lut3_I1_O)        0.045     1.210 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.136     1.346    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y69         FDPE                                         f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.834     1.200    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y69         FDPE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.282     0.918    
    SLICE_X30Y69         FDPE (Remov_fdpe_C_PRE)     -0.071     0.847    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.971%)  route 0.257ns (58.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.567     0.903    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y70         FDRE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.121     1.165    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X30Y70         LUT3 (Prop_lut3_I1_O)        0.045     1.210 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.136     1.346    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y69         FDPE                                         f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.834     1.200    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y69         FDPE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.282     0.918    
    SLICE_X30Y69         FDPE (Remov_fdpe_C_PRE)     -0.071     0.847    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.971%)  route 0.257ns (58.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.567     0.903    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y70         FDRE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.121     1.165    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X30Y70         LUT3 (Prop_lut3_I1_O)        0.045     1.210 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.136     1.346    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y69         FDPE                                         f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.834     1.200    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y69         FDPE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.282     0.918    
    SLICE_X30Y69         FDPE (Remov_fdpe_C_PRE)     -0.071     0.847    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.971%)  route 0.257ns (58.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.567     0.903    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y70         FDRE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.121     1.165    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X30Y70         LUT3 (Prop_lut3_I1_O)        0.045     1.210 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.136     1.346    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X30Y69         FDPE                                         f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.834     1.200    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X30Y69         FDPE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.282     0.918    
    SLICE_X30Y69         FDPE (Remov_fdpe_C_PRE)     -0.071     0.847    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.971%)  route 0.257ns (58.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.567     0.903    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y70         FDRE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.121     1.165    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X30Y70         LUT3 (Prop_lut3_I1_O)        0.045     1.210 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.136     1.346    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X30Y69         FDPE                                         f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.834     1.200    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X30Y69         FDPE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.282     0.918    
    SLICE_X30Y69         FDPE (Remov_fdpe_C_PRE)     -0.071     0.847    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.971%)  route 0.257ns (58.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.567     0.903    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y70         FDRE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.121     1.165    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X30Y70         LUT3 (Prop_lut3_I1_O)        0.045     1.210 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.136     1.346    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X31Y69         FDCE                                         f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.834     1.200    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X31Y69         FDCE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.282     0.918    
    SLICE_X31Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.826    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.971%)  route 0.257ns (58.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.567     0.903    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y70         FDRE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.121     1.165    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X30Y70         LUT3 (Prop_lut3_I1_O)        0.045     1.210 f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.136     1.346    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X31Y69         FDCE                                         f  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AlohaHE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AlohaHE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AlohaHE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18319, routed)       0.834     1.200    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X31Y69         FDCE                                         r  AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.282     0.918    
    SLICE_X31Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.826    AlohaHE_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.520    





