# Two-Stage-Op-Amp
This project discusses the design of a single-ended 60dB two stage op-amp in 65nm.
Design Parameters and Specifications
| **Parameter**                  | **Specification** |
| ------------------------------ | ----------------- |
| Supply Voltage (VDD)           | 1.2 V             |
| Output Mode                    | Single-ended      |
| DC Gain                        | > 60 dB           |
| Phase Margin (PM)              | > 60°             |
| CMRR                           | > 60 dB           |
| Unity-Gain Bandwidth (UGBW)    | > 80 MHz          |
| Power Consumption              | < 1 mW            |
| Slew Rate                      | 40 V/µs           |
| Load Capacitance               | 1 pF              |
| Input Common-Mode Range (ICMR) | 0.6 – 1.0 V       |
PVT Conditions
| **Condition**  | **Range**          |
| -------------- | ------------------ |
| Process        | Typical 65 nm CMOS |
| Supply Voltage | 1.08 – 1.32 V      |
| Temperature    | −40 °C to 125 °C   |

*****************
### Implementation:
<img width="1062" height="915" alt="image" src="https://github.com/user-attachments/assets/062789d4-1326-4b77-ac0f-7c4b4596cdf6" />
### Testbench Schematics:
<img width="1754" height="707" alt="image" src="https://github.com/user-attachments/assets/194fce67-695e-4d86-8342-2c72a144be70" />
### Closed loop gain:
<img width="2000" height="667" alt="image" src="https://github.com/user-attachments/assets/c171d807-5a88-4f90-ab4c-8e7bc4bc1c2f" />
### Slew rate:
<img width="2000" height="663" alt="image" src="https://github.com/user-attachments/assets/cb33806c-c2eb-4cdd-ac3e-eeef2bb1cb86" />


*****************

