Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date             : Wed Apr 10 21:56:42 2019
| Host             : 500235e510a4 running 64-bit Ubuntu 16.04.6 LTS
| Command          : report_power -file mitx_petalinux_wrapper_power_routed.rpt -pb mitx_petalinux_wrapper_power_summary_routed.pb -rpx mitx_petalinux_wrapper_power_routed.rpx
| Design           : mitx_petalinux_wrapper
| Device           : xc7z100ffg900-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.993 |
| Dynamic (W)              | 1.715 |
| Device Static (W)        | 0.278 |
| Effective TJA (C/W)      | 1.8   |
| Max Ambient (C)          | 81.5  |
| Junction Temperature (C) | 28.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.009 |        7 |       --- |             --- |
| Slice Logic             |     0.002 |     4114 |       --- |             --- |
|   LUT as Logic          |     0.002 |     1241 |    277400 |            0.45 |
|   CARRY4                |    <0.001 |       71 |     69350 |            0.10 |
|   Register              |    <0.001 |     1971 |    554800 |            0.36 |
|   LUT as Shift Register |    <0.001 |      123 |    108200 |            0.11 |
|   Others                |     0.000 |      328 |       --- |             --- |
|   F7/F8 Muxes           |     0.000 |        6 |    277400 |           <0.01 |
| Signals                 |     0.004 |     3178 |       --- |             --- |
| Block RAM               |    <0.001 |      0.5 |       755 |            0.07 |
| MMCM                    |     0.120 |        1 |         8 |           12.50 |
| I/O                     |     0.005 |       22 |       362 |            6.08 |
| PS7                     |     1.575 |        1 |       --- |             --- |
| Static Power            |     0.278 |          |           |                 |
| Total                   |     1.993 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.091 |       0.016 |      0.075 |
| Vccaux    |       1.800 |     0.131 |       0.068 |      0.063 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.738 |       0.720 |      0.018 |
| Vccpaux   |       1.800 |     0.086 |       0.075 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------------------------------+---------------------------------------------------------------------+-----------------+
| Clock                                                    | Domain                                                              | Constraint (ns) |
+----------------------------------------------------------+---------------------------------------------------------------------+-----------------+
| clk_fpga_0                                               | mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]   |            10.0 |
| clk_out1_mitx_petalinux_clk_wiz_0_1                      | mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1 |            81.4 |
| clkfbout_mitx_petalinux_clk_wiz_0_1                      | mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1 |            45.0 |
| mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 | mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072            |           325.5 |
| pl_clk_p                                                 | pl_clk_p                                                            |             5.0 |
+----------------------------------------------------------+---------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                           | Power (W) |
+------------------------------------------------------------------------------------------------+-----------+
| mitx_petalinux_wrapper                                                                         |     1.715 |
|   mitx_petalinux_i                                                                             |     1.714 |
|     audio_pll                                                                                  |     0.124 |
|       inst                                                                                     |     0.124 |
|     axi_gpio_0                                                                                 |    <0.001 |
|       U0                                                                                       |    <0.001 |
|         AXI_LITE_IPIF_I                                                                        |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                   |    <0.001 |
|             I_DECODER                                                                          |    <0.001 |
|         gpio_core_1                                                                            |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                          |    <0.001 |
|     axi_gpio_1                                                                                 |    <0.001 |
|       U0                                                                                       |    <0.001 |
|         AXI_LITE_IPIF_I                                                                        |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                   |    <0.001 |
|             I_DECODER                                                                          |    <0.001 |
|         gpio_core_1                                                                            |    <0.001 |
|     i2s_block                                                                                  |     0.001 |
|       atg_module_0                                                                             |    <0.001 |
|         inst                                                                                   |    <0.001 |
|           bits_sync_1                                                                          |    <0.001 |
|       i2s_tx                                                                                   |    <0.001 |
|         inst                                                                                   |    <0.001 |
|           TRANSMITTER_DEC                                                                      |    <0.001 |
|           bits_sync_0                                                                          |    <0.001 |
|           i2s_regmap                                                                           |    <0.001 |
|       i2s_tx_fifo                                                                              |    <0.001 |
|         inst                                                                                   |    <0.001 |
|           gen_async_clock_and_reset.inst_xpm_cdc_sync_rst                                      |    <0.001 |
|           gen_fifo_generator.fifo_generator_inst                                               |    <0.001 |
|             inst_fifo_gen                                                                      |    <0.001 |
|               gaxis_fifo.gaxisf.axisf                                                          |    <0.001 |
|                 grf.rf                                                                         |    <0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                                                   |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].rd_stg_inst                                       |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].wr_stg_inst                                       |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].rd_stg_inst                                       |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].wr_stg_inst                                       |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                     |    <0.001 |
|                     gr1.gr1_int.rfwft                                                          |    <0.001 |
|                     gr1.grdc2.rdc                                                              |    <0.001 |
|                     gras.rsts                                                                  |    <0.001 |
|                     rpntr                                                                      |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                     |    <0.001 |
|                     gwas.wsts                                                                  |    <0.001 |
|                     wpntr                                                                      |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                        |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                                   |    <0.001 |
|                       inst_blk_mem_gen                                                         |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                           valid.cstr                                                           |    <0.001 |
|                             ramloop[0].ram.r                                                   |    <0.001 |
|                               prim_noinit.ram                                                  |    <0.001 |
|                   rstblk                                                                       |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst     |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst     |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst     |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                   |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                   |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                   |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                   |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                   |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                   |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst                   |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst                   |    <0.001 |
|     processing_system7_0                                                                       |     1.576 |
|       inst                                                                                     |     1.576 |
|     processing_system7_0_axi_periph                                                            |     0.010 |
|       s00_couplers                                                                             |     0.004 |
|         auto_pc                                                                                |     0.004 |
|           inst                                                                                 |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                               |     0.004 |
|               RD.ar_channel_0                                                                  |    <0.001 |
|                 ar_cmd_fsm_0                                                                   |    <0.001 |
|                 cmd_translator_0                                                               |    <0.001 |
|                   incr_cmd_0                                                                   |    <0.001 |
|                   wrap_cmd_0                                                                   |    <0.001 |
|               RD.r_channel_0                                                                   |     0.001 |
|                 rd_data_fifo_0                                                                 |    <0.001 |
|                 transaction_fifo_0                                                             |    <0.001 |
|               SI_REG                                                                           |     0.002 |
|                 ar_pipe                                                                        |    <0.001 |
|                 aw_pipe                                                                        |    <0.001 |
|                 b_pipe                                                                         |    <0.001 |
|                 r_pipe                                                                         |    <0.001 |
|               WR.aw_channel_0                                                                  |    <0.001 |
|                 aw_cmd_fsm_0                                                                   |    <0.001 |
|                 cmd_translator_0                                                               |    <0.001 |
|                   incr_cmd_0                                                                   |    <0.001 |
|                   wrap_cmd_0                                                                   |    <0.001 |
|               WR.b_channel_0                                                                   |    <0.001 |
|                 bid_fifo_0                                                                     |    <0.001 |
|                 bresp_fifo_0                                                                   |    <0.001 |
|       s01_couplers                                                                             |     0.004 |
|         auto_pc                                                                                |     0.004 |
|           inst                                                                                 |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                               |     0.004 |
|               RD.ar_channel_0                                                                  |    <0.001 |
|                 ar_cmd_fsm_0                                                                   |    <0.001 |
|                 cmd_translator_0                                                               |    <0.001 |
|                   incr_cmd_0                                                                   |    <0.001 |
|                   wrap_cmd_0                                                                   |    <0.001 |
|               RD.r_channel_0                                                                   |     0.001 |
|                 rd_data_fifo_0                                                                 |    <0.001 |
|                 transaction_fifo_0                                                             |    <0.001 |
|               SI_REG                                                                           |     0.002 |
|                 ar_pipe                                                                        |    <0.001 |
|                 aw_pipe                                                                        |    <0.001 |
|                 b_pipe                                                                         |    <0.001 |
|                 r_pipe                                                                         |    <0.001 |
|               WR.aw_channel_0                                                                  |    <0.001 |
|                 aw_cmd_fsm_0                                                                   |    <0.001 |
|                 cmd_translator_0                                                               |    <0.001 |
|                   incr_cmd_0                                                                   |    <0.001 |
|                   wrap_cmd_0                                                                   |    <0.001 |
|               WR.b_channel_0                                                                   |    <0.001 |
|                 bid_fifo_0                                                                     |    <0.001 |
|                 bresp_fifo_0                                                                   |    <0.001 |
|       xbar                                                                                     |     0.001 |
|         inst                                                                                   |     0.001 |
|           gen_sasd.crossbar_sasd_0                                                             |     0.001 |
|             addr_arbiter_inst                                                                  |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                       |    <0.001 |
|             reg_slice_r                                                                        |    <0.001 |
|             splitter_ar                                                                        |    <0.001 |
|             splitter_aw                                                                        |    <0.001 |
|     rst_processing_system7_0_50M                                                               |    <0.001 |
|       U0                                                                                       |    <0.001 |
|         EXT_LPF                                                                                |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                            |    <0.001 |
|         SEQ                                                                                    |    <0.001 |
|           SEQ_COUNTER                                                                          |    <0.001 |
|     saw_gen                                                                                    |     0.001 |
|       latcher_0                                                                                |    <0.001 |
|         inst                                                                                   |    <0.001 |
|           Block_codeRepl1_proc_U0                                                              |    <0.001 |
|       triangle_0                                                                               |     0.001 |
|         inst                                                                                   |     0.001 |
+------------------------------------------------------------------------------------------------+-----------+


