0.7
2020.2
Feb  9 2024
00:36:40
C:/Xilinx/Projects/lab2/lab2.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Xilinx/Projects/lab2/lab2.srcs/sources_1/new/FourBitRCA.v,1725733432,verilog,,,,FourBitRCA,,,,,,,,
C:/Xilinx/Projects/lab2/lab2.srcs/sources_1/new/FullAdder.v,1725733838,verilog,,C:/Xilinx/Projects/lab2/lab2.srcs/sources_1/new/FourBitRCA.v,,FullAdder,,,,,,,,
