
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 100000000
Simulation Instructions: 100000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Clean RRIP Policies: 2213130222131302 Dirty RRIP Policies: 1203030212030302 PSEL Width: 10 Track Set: 4294967295 PSEL Mask: 1 Demote Mask: 4041100440411004DS Algo: 0Window size: 0
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 1600 MT/s

CPU 0 runs /mnt/beegfs/iconst01/spec2017/Exchange.trace.gz
NOT SORTED
TRACE STRING: /mnt/beegfs/iconst01/spec2017/Exchange.trace.gz
SORTED
TRACE STRING: /mnt/beegfs/iconst01/spec2017/Exchange.trace.gz
INITIAL
TRACE STRING: /mnt/beegfs/iconst01/spec2017/Exchange.trace.gz

champsim_seed used: 803

CPU 0 L1D next line prefetcher
CPU 0 L2C IP-based stride prefetcher
Initialize DRRIP state
Assign rand_sets[0]: 454  LLC: 2048
rand_sets[0]: 454
Assign rand_sets[1]: 1662  LLC: 2048
rand_sets[1]: 1662
Assign rand_sets[2]: 1921  LLC: 2048
rand_sets[2]: 1921
Assign rand_sets[3]: 1131  LLC: 2048
rand_sets[3]: 1131
Assign rand_sets[4]: 331  LLC: 2048
rand_sets[4]: 331
Assign rand_sets[5]: 1531  LLC: 2048
rand_sets[5]: 1531
Assign rand_sets[6]: 482  LLC: 2048
rand_sets[6]: 482
Assign rand_sets[7]: 1275  LLC: 2048
rand_sets[7]: 1275
Assign rand_sets[8]: 1876  LLC: 2048
rand_sets[8]: 1876
Assign rand_sets[9]: 2038  LLC: 2048
rand_sets[9]: 2038
Assign rand_sets[10]: 701  LLC: 2048
rand_sets[10]: 701
Assign rand_sets[11]: 479  LLC: 2048
rand_sets[11]: 479
Assign rand_sets[12]: 892  LLC: 2048
rand_sets[12]: 892
Assign rand_sets[13]: 1820  LLC: 2048
rand_sets[13]: 1820
Assign rand_sets[14]: 1505  LLC: 2048
rand_sets[14]: 1505
Assign rand_sets[15]: 1159  LLC: 2048
rand_sets[15]: 1159
Assign rand_sets[16]: 513  LLC: 2048
rand_sets[16]: 513
Assign rand_sets[17]: 703  LLC: 2048
rand_sets[17]: 703
Assign rand_sets[18]: 561  LLC: 2048
rand_sets[18]: 561
Assign rand_sets[19]: 990  LLC: 2048
rand_sets[19]: 990
Assign rand_sets[20]: 342  LLC: 2048
rand_sets[20]: 342
Assign rand_sets[21]: 882  LLC: 2048
rand_sets[21]: 882
Assign rand_sets[22]: 15  LLC: 2048
rand_sets[22]: 15
Assign rand_sets[23]: 71  LLC: 2048
rand_sets[23]: 71
Assign rand_sets[24]: 1127  LLC: 2048
rand_sets[24]: 1127
Assign rand_sets[25]: 1382  LLC: 2048
rand_sets[25]: 1382
Assign rand_sets[26]: 647  LLC: 2048
rand_sets[26]: 647
Assign rand_sets[27]: 857  LLC: 2048
rand_sets[27]: 857
Assign rand_sets[28]: 1450  LLC: 2048
rand_sets[28]: 1450
Assign rand_sets[29]: 1160  LLC: 2048
rand_sets[29]: 1160
Assign rand_sets[30]: 1852  LLC: 2048
rand_sets[30]: 1852
Assign rand_sets[31]: 1881  LLC: 2048
rand_sets[31]: 1881
Assign rand_sets[32]: 1770  LLC: 2048
rand_sets[32]: 1770
Assign rand_sets[33]: 1622  LLC: 2048
rand_sets[33]: 1622
Assign rand_sets[34]: 275  LLC: 2048
rand_sets[34]: 275
Assign rand_sets[35]: 635  LLC: 2048
rand_sets[35]: 635
Assign rand_sets[36]: 466  LLC: 2048
rand_sets[36]: 466
Assign rand_sets[37]: 1413  LLC: 2048
rand_sets[37]: 1413
Assign rand_sets[38]: 417  LLC: 2048
rand_sets[38]: 417
Assign rand_sets[39]: 472  LLC: 2048
rand_sets[39]: 472
Assign rand_sets[40]: 1340  LLC: 2048
rand_sets[40]: 1340
Assign rand_sets[41]: 852  LLC: 2048
rand_sets[41]: 852
Assign rand_sets[42]: 1365  LLC: 2048
rand_sets[42]: 1365
Assign rand_sets[43]: 47  LLC: 2048
rand_sets[43]: 47
Assign rand_sets[44]: 823  LLC: 2048
rand_sets[44]: 823
Assign rand_sets[45]: 686  LLC: 2048
rand_sets[45]: 686
Assign rand_sets[46]: 1637  LLC: 2048
rand_sets[46]: 1637
Assign rand_sets[47]: 1115  LLC: 2048
rand_sets[47]: 1115
Assign rand_sets[48]: 986  LLC: 2048
rand_sets[48]: 986
Assign rand_sets[49]: 258  LLC: 2048
rand_sets[49]: 258
Assign rand_sets[50]: 633  LLC: 2048
rand_sets[50]: 633
Assign rand_sets[51]: 920  LLC: 2048
rand_sets[51]: 920
Assign rand_sets[52]: 204  LLC: 2048
rand_sets[52]: 204
Assign rand_sets[53]: 227  LLC: 2048
rand_sets[53]: 227
Assign rand_sets[54]: 1818  LLC: 2048
rand_sets[54]: 1818
Assign rand_sets[55]: 886  LLC: 2048
rand_sets[55]: 886
Assign rand_sets[56]: 1422  LLC: 2048
rand_sets[56]: 1422
Assign rand_sets[57]: 607  LLC: 2048
rand_sets[57]: 607
Assign rand_sets[58]: 217  LLC: 2048
rand_sets[58]: 217
Assign rand_sets[59]: 1945  LLC: 2048
rand_sets[59]: 1945
Assign rand_sets[60]: 143  LLC: 2048
rand_sets[60]: 143
Assign rand_sets[61]: 1311  LLC: 2048
rand_sets[61]: 1311
Assign rand_sets[62]: 319  LLC: 2048
rand_sets[62]: 319
Assign rand_sets[63]: 1846  LLC: 2048
rand_sets[63]: 1846
 CLEAN-RRIP-POLICY-1: 2-2-1-3-1-3-0-2- CLEAN-RRIP-POLICY-2: 2-2-1-3-1-3-0-2-
 DIRTY-RRIP-POLICY-1: 1-2-0-3-0-3-0-2- DIRTY-RRIP-POLICY-2: 1-2-0-3-0-3-0-2-
 PSEL width: 10
Heartbeat CPU 0 instructions: 10000002 cycles: 5882374 heartbeat IPC: 1.69999 cumulative IPC: 1.69999 (Simulation time: 0 hr 0 min 19 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 11839207 heartbeat IPC: 1.67874 cumulative IPC: 1.6893 (Simulation time: 0 hr 0 min 39 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 17662714 heartbeat IPC: 1.71718 cumulative IPC: 1.69849 (Simulation time: 0 hr 0 min 58 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 23429005 heartbeat IPC: 1.73422 cumulative IPC: 1.70729 (Simulation time: 0 hr 1 min 18 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 29272956 heartbeat IPC: 1.71117 cumulative IPC: 1.70806 (Simulation time: 0 hr 1 min 38 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 35073779 heartbeat IPC: 1.72389 cumulative IPC: 1.71068 (Simulation time: 0 hr 1 min 58 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 40754401 heartbeat IPC: 1.76037 cumulative IPC: 1.71761 (Simulation time: 0 hr 2 min 18 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 46593525 heartbeat IPC: 1.71259 cumulative IPC: 1.71698 (Simulation time: 0 hr 2 min 37 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 52417446 heartbeat IPC: 1.71706 cumulative IPC: 1.71699 (Simulation time: 0 hr 2 min 57 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 58163768 heartbeat IPC: 1.74024 cumulative IPC: 1.71928 (Simulation time: 0 hr 3 min 17 sec) 

Warmup complete CPU 0 instructions: 100000002 cycles: 58163769 (Simulation time: 0 hr 3 min 17 sec) 

Heartbeat CPU 0 instructions: 110000003 cycles: 67083446 heartbeat IPC: 1.12112 cumulative IPC: 1.12112 (Simulation time: 0 hr 3 min 42 sec) 
Heartbeat CPU 0 instructions: 120000000 cycles: 75813019 heartbeat IPC: 1.14553 cumulative IPC: 1.13319 (Simulation time: 0 hr 4 min 6 sec) 
Heartbeat CPU 0 instructions: 130000003 cycles: 84650090 heartbeat IPC: 1.1316 cumulative IPC: 1.13266 (Simulation time: 0 hr 4 min 31 sec) 
Heartbeat CPU 0 instructions: 140000000 cycles: 93492473 heartbeat IPC: 1.13092 cumulative IPC: 1.13222 (Simulation time: 0 hr 4 min 55 sec) 
Heartbeat CPU 0 instructions: 150000001 cycles: 102398982 heartbeat IPC: 1.12277 cumulative IPC: 1.13032 (Simulation time: 0 hr 5 min 20 sec) 
Heartbeat CPU 0 instructions: 160000000 cycles: 111367726 heartbeat IPC: 1.11498 cumulative IPC: 1.12774 (Simulation time: 0 hr 5 min 44 sec) 
Heartbeat CPU 0 instructions: 170000001 cycles: 120354895 heartbeat IPC: 1.1127 cumulative IPC: 1.12556 (Simulation time: 0 hr 6 min 8 sec) 
Heartbeat CPU 0 instructions: 180000000 cycles: 129385388 heartbeat IPC: 1.10736 cumulative IPC: 1.12325 (Simulation time: 0 hr 6 min 32 sec) 
Heartbeat CPU 0 instructions: 190000002 cycles: 138319612 heartbeat IPC: 1.11929 cumulative IPC: 1.12281 (Simulation time: 0 hr 6 min 55 sec) 
Heartbeat CPU 0 instructions: 200000000 cycles: 147203581 heartbeat IPC: 1.12562 cumulative IPC: 1.12309 (Simulation time: 0 hr 7 min 19 sec) 
Finished CPU 0 instructions: 100000000 cycles: 89039820 cumulative IPC: 1.12309 (Simulation time: 0 hr 7 min 19 sec) 

CPU 0 Branch Prediction Accuracy: 97.4777% MPKI: 2.76936
Number of Branches: 10979451 Number of Mispredictions: 276936
Number of LOAD Instructions: 75239340
Number of LOAD Instructions (ROI): 75239340
Number of STORE Instructions: 17884261
Number of STORE Instructions (ROI): 17884261
Total Destination Memory Operands: 51361557
Total Destination Memory Operands (ROI): 51361557
Total Source Memory Operands: 75239340
Total Source Memory Operands (ROI): 75239340
Number of DEPENDED LOADS: 30912743
Number of DEPENDED LOADS (ROI): 30912743
Number of SQ_ADDED: 51361477
Number of SQ_ADDED (ROI): 51361477
Number of LQ_ADDED: 1002266426
Number of LQ_ADDED (ROI): 1002266426
Number of Instructions read from trace: 200000256

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.12309 instructions: 100000000 cycles: 89039820
ITLB TOTAL     ACCESS:   18255077  HIT:   18255077  MISS:          0
ITLB LOAD      ACCESS:   18255077  HIT:   18255077  MISS:          0
ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB TOTAL MSHR MERGED:          0
ITLB LOAD MSHR MERGED:          0
ITLB RFO MSHR MERGED:          0
ITLB PREFETCH MSHR MERGED:          0
ITLB WRITEBACK MSHR MERGED:          0
ITLB TOTAL ACCESSES:   18255077 HITS:   18255077 MISSES:          0
ITLB LOAD ACCESSES:   18255077 HITS:   18255077 MISSES:          0
ITLB RFO ACCESSES:          0 HITS:          0 MISSES:          0
ITLB PREFETCH ACCESSES:          0 HITS:          0 MISSES:          0
ITLB WRITEBACK ACCESSES:          0 HITS:          0 MISSES:          0
ITLB RQ ACCESS:  100000138
ITLB RQ TO_CACHE:   18255077
ITLB RQ MERGED:   81745061
ITLB RQ FORWARD:          0
ITLB WQ ACCESS:          0
ITLB WQ TO_CACHE:          0
ITLB WQ MERGED:          0
ITLB WQ FORWARD:          0
DTLB TOTAL     ACCESS:   22832133  HIT:   22832133  MISS:          0
DTLB LOAD      ACCESS:    7950255  HIT:    7950255  MISS:          0
DTLB RFO       ACCESS:   14881878  HIT:   14881878  MISS:          0
DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB TOTAL MSHR MERGED:          0
DTLB LOAD MSHR MERGED:          0
DTLB RFO MSHR MERGED:          0
DTLB PREFETCH MSHR MERGED:          0
DTLB WRITEBACK MSHR MERGED:          0
DTLB TOTAL ACCESSES:   22832133 HITS:   22832133 MISSES:          0
DTLB LOAD ACCESSES:    7950255 HITS:    7950255 MISSES:          0
DTLB RFO ACCESSES:   14881878 HITS:   14881878 MISSES:          0
DTLB PREFETCH ACCESSES:          0 HITS:          0 MISSES:          0
DTLB WRITEBACK ACCESSES:          0 HITS:          0 MISSES:          0
DTLB RQ ACCESS:   48512639
DTLB RQ TO_CACHE:   22832133
DTLB RQ MERGED:   25680506
DTLB RQ FORWARD:          0
DTLB WQ ACCESS:          0
DTLB WQ TO_CACHE:          0
DTLB WQ MERGED:          0
DTLB WQ FORWARD:          0
L1D TOTAL     ACCESS:   51507814  HIT:   51507814  MISS:          0
L1D LOAD      ACCESS:   15141973  HIT:   15141973  MISS:          0
L1D RFO       ACCESS:   23643530  HIT:   23643530  MISS:          0
L1D PREFETCH  ACCESS:   12722311  HIT:   12722311  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:   15141973  ISSUED:   15080974  USEFUL:          1  USELESS:          0
L1D TOTAL MSHR MERGED:          0
L1D LOAD MSHR MERGED:          0
L1D RFO MSHR MERGED:          0
L1D PREFETCH MSHR MERGED:          0
L1D WRITEBACK MSHR MERGED:          0
L1D TOTAL ACCESSES:   51557095 HITS:   51557095 MISSES:          0
L1D LOAD ACCESSES:   15141973 HITS:   15141973 MISSES:          0
L1D RFO ACCESSES:   23643530 HITS:   23643530 MISSES:          0
L1D PREFETCH ACCESSES:   12771592 HITS:   12771592 MISSES:          0
L1D WRITEBACK ACCESSES:          0 HITS:          0 MISSES:          0
L1D RQ ACCESS:   22358434
L1D RQ TO_CACHE:   15141973
L1D RQ MERGED:    7216461
L1D RQ FORWARD:          0
L1D WQ ACCESS:   26154203
L1D WQ TO_CACHE:   23643530
L1D WQ MERGED:    2510673
L1D WQ FORWARD:      49281
L1I TOTAL     ACCESS:   24986616  HIT:   24986616  MISS:          0
L1I LOAD      ACCESS:   24986616  HIT:   24986616  MISS:          0
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I TOTAL MSHR MERGED:          0
L1I LOAD MSHR MERGED:          0
L1I RFO MSHR MERGED:          0
L1I PREFETCH MSHR MERGED:          0
L1I WRITEBACK MSHR MERGED:          0
L1I TOTAL ACCESSES:   24986616 HITS:   24986616 MISSES:          0
L1I LOAD ACCESSES:   24986616 HITS:   24986616 MISSES:          0
L1I RFO ACCESSES:          0 HITS:          0 MISSES:          0
L1I PREFETCH ACCESSES:          0 HITS:          0 MISSES:          0
L1I WRITEBACK ACCESSES:          0 HITS:          0 MISSES:          0
L1I RQ ACCESS:  100000138
L1I RQ TO_CACHE:   24986616
L1I RQ MERGED:   75013522
L1I RQ FORWARD:          0
L1I WQ ACCESS:          0
L1I WQ TO_CACHE:          0
L1I WQ MERGED:          0
L1I WQ FORWARD:          0
L2C TOTAL     ACCESS:          0  HIT:          0  MISS:          0
L2C LOAD      ACCESS:          0  HIT:          0  MISS:          0
L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C TOTAL MSHR MERGED:          0
L2C LOAD MSHR MERGED:          0
L2C RFO MSHR MERGED:          0
L2C PREFETCH MSHR MERGED:          0
L2C WRITEBACK MSHR MERGED:          0
L2C TOTAL ACCESSES:          0 HITS:          0 MISSES:          0
L2C LOAD ACCESSES:          0 HITS:          0 MISSES:          0
L2C RFO ACCESSES:          0 HITS:          0 MISSES:          0
L2C PREFETCH ACCESSES:          0 HITS:          0 MISSES:          0
L2C WRITEBACK ACCESSES:          0 HITS:          0 MISSES:          0
L2C RQ ACCESS:          0
L2C RQ TO_CACHE:          0
L2C RQ MERGED:          0
L2C RQ FORWARD:          0
L2C WQ ACCESS:          0
L2C WQ TO_CACHE:          0
L2C WQ MERGED:          0
L2C WQ FORWARD:          0
LLC TOTAL     ACCESS:          0  HIT:          0  MISS:          0
LLC LOAD      ACCESS:          0  HIT:          0  MISS:          0
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC TOTAL MSHR MERGED:          0
LLC LOAD MSHR MERGED:          0
LLC RFO MSHR MERGED:          0
LLC PREFETCH MSHR MERGED:          0
LLC WRITEBACK MSHR MERGED:          0
LLC TOTAL ACCESSES:          0 HITS:          0 MISSES:          0
LLC LOAD ACCESSES:          0 HITS:          0 MISSES:          0
LLC RFO ACCESSES:          0 HITS:          0 MISSES:          0
LLC PREFETCH ACCESSES:          0 HITS:          0 MISSES:          0
LLC WRITEBACK ACCESSES:          0 HITS:          0 MISSES:          0
LLC 0 RQ ACCESS:          0
LLC 0 RQ TO_CACHE:          0
LLC 0 RQ MERGED:          0
LLC 0 RQ FORWARD:          0
LLC WQ ACCESS:          0
LLC WQ TO_CACHE:          0
LLC WQ MERGED:          0
LLC WQ FORWARD:          0
Major fault: 0 Minor fault: 18
CPU 0 L1D next line prefetcher final stats
CPU 0 L2C PC-based stride prefetcher final stats
All Misses: 546
All Hits: 0
SD Algo Stats - Switches: 0 SRR-Repls: 362 BRR-Repls: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

