# FSM
Simple finite state machine

Simulated for FPGA:
FAMILY "Cyclone V"
DEVICE 5CSEMA5F31C6

States: S0, S1, S2, S3
Input: x
Output: z
