<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4670" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4670{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4670{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4670{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4670{left:189px;bottom:998px;}
#t5_4670{left:432px;bottom:998px;letter-spacing:-0.14px;}
#t6_4670{left:525px;bottom:998px;letter-spacing:-0.12px;}
#t7_4670{left:525px;bottom:976px;letter-spacing:-0.12px;}
#t8_4670{left:525px;bottom:959px;letter-spacing:-0.12px;}
#t9_4670{left:525px;bottom:943px;letter-spacing:-0.11px;}
#ta_4670{left:525px;bottom:926px;letter-spacing:-0.12px;}
#tb_4670{left:189px;bottom:901px;}
#tc_4670{left:432px;bottom:901px;letter-spacing:-0.13px;}
#td_4670{left:525px;bottom:901px;letter-spacing:-0.12px;}
#te_4670{left:525px;bottom:880px;letter-spacing:-0.12px;}
#tf_4670{left:525px;bottom:863px;letter-spacing:-0.11px;}
#tg_4670{left:525px;bottom:846px;letter-spacing:-0.1px;}
#th_4670{left:525px;bottom:830px;letter-spacing:-0.12px;}
#ti_4670{left:189px;bottom:805px;letter-spacing:-0.14px;}
#tj_4670{left:525px;bottom:805px;letter-spacing:-0.14px;}
#tk_4670{left:81px;bottom:781px;letter-spacing:-0.15px;}
#tl_4670{left:142px;bottom:781px;letter-spacing:-0.15px;}
#tm_4670{left:189px;bottom:781px;letter-spacing:-0.15px;}
#tn_4670{left:525px;bottom:781px;letter-spacing:-0.11px;word-spacing:0.01px;}
#to_4670{left:189px;bottom:756px;letter-spacing:-0.14px;}
#tp_4670{left:432px;bottom:756px;letter-spacing:-0.13px;}
#tq_4670{left:525px;bottom:756px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tr_4670{left:525px;bottom:735px;letter-spacing:-0.11px;}
#ts_4670{left:189px;bottom:710px;letter-spacing:-0.15px;}
#tt_4670{left:432px;bottom:710px;letter-spacing:-0.14px;}
#tu_4670{left:525px;bottom:710px;letter-spacing:-0.12px;}
#tv_4670{left:525px;bottom:689px;letter-spacing:-0.11px;}
#tw_4670{left:525px;bottom:672px;letter-spacing:-0.11px;}
#tx_4670{left:189px;bottom:648px;letter-spacing:-0.15px;}
#ty_4670{left:432px;bottom:648px;letter-spacing:-0.14px;}
#tz_4670{left:525px;bottom:648px;letter-spacing:-0.11px;}
#t10_4670{left:525px;bottom:626px;letter-spacing:-0.11px;}
#t11_4670{left:189px;bottom:602px;letter-spacing:-0.17px;}
#t12_4670{left:432px;bottom:602px;letter-spacing:-0.14px;}
#t13_4670{left:525px;bottom:602px;letter-spacing:-0.11px;}
#t14_4670{left:525px;bottom:580px;letter-spacing:-0.11px;}
#t15_4670{left:525px;bottom:564px;letter-spacing:-0.11px;}
#t16_4670{left:189px;bottom:539px;letter-spacing:-0.12px;}
#t17_4670{left:525px;bottom:539px;letter-spacing:-0.14px;}
#t18_4670{left:80px;bottom:515px;letter-spacing:-0.15px;}
#t19_4670{left:142px;bottom:515px;letter-spacing:-0.18px;}
#t1a_4670{left:189px;bottom:515px;letter-spacing:-0.15px;}
#t1b_4670{left:432px;bottom:515px;letter-spacing:-0.13px;}
#t1c_4670{left:525px;bottom:515px;letter-spacing:-0.12px;}
#t1d_4670{left:525px;bottom:493px;letter-spacing:-0.13px;}
#t1e_4670{left:525px;bottom:472px;letter-spacing:-0.13px;}
#t1f_4670{left:189px;bottom:448px;letter-spacing:-0.1px;}
#t1g_4670{left:432px;bottom:448px;letter-spacing:-0.14px;}
#t1h_4670{left:525px;bottom:448px;letter-spacing:-0.12px;}
#t1i_4670{left:525px;bottom:426px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1j_4670{left:189px;bottom:402px;letter-spacing:-0.14px;}
#t1k_4670{left:432px;bottom:402px;letter-spacing:-0.14px;}
#t1l_4670{left:525px;bottom:402px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1m_4670{left:525px;bottom:380px;letter-spacing:-0.11px;}
#t1n_4670{left:189px;bottom:356px;letter-spacing:-0.13px;}
#t1o_4670{left:432px;bottom:356px;letter-spacing:-0.14px;}
#t1p_4670{left:525px;bottom:356px;letter-spacing:-0.12px;}
#t1q_4670{left:525px;bottom:334px;letter-spacing:-0.11px;}
#t1r_4670{left:189px;bottom:310px;letter-spacing:-0.13px;}
#t1s_4670{left:432px;bottom:310px;letter-spacing:-0.14px;}
#t1t_4670{left:525px;bottom:310px;letter-spacing:-0.12px;}
#t1u_4670{left:525px;bottom:289px;letter-spacing:-0.11px;}
#t1v_4670{left:189px;bottom:264px;letter-spacing:-0.12px;}
#t1w_4670{left:525px;bottom:264px;letter-spacing:-0.14px;}
#t1x_4670{left:81px;bottom:240px;letter-spacing:-0.17px;}
#t1y_4670{left:142px;bottom:240px;letter-spacing:-0.17px;}
#t1z_4670{left:189px;bottom:240px;letter-spacing:-0.15px;}
#t20_4670{left:432px;bottom:240px;letter-spacing:-0.14px;}
#t21_4670{left:525px;bottom:240px;letter-spacing:-0.11px;}
#t22_4670{left:525px;bottom:218px;letter-spacing:-0.11px;}
#t23_4670{left:189px;bottom:194px;}
#t24_4670{left:525px;bottom:194px;letter-spacing:-0.15px;}
#t25_4670{left:189px;bottom:169px;}
#t26_4670{left:525px;bottom:169px;letter-spacing:-0.14px;}
#t27_4670{left:189px;bottom:145px;}
#t28_4670{left:525px;bottom:145px;letter-spacing:-0.11px;}
#t29_4670{left:189px;bottom:121px;}
#t2a_4670{left:525px;bottom:121px;letter-spacing:-0.15px;}
#t2b_4670{left:195px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t2c_4670{left:281px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2d_4670{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2e_4670{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t2f_4670{left:224px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2g_4670{left:454px;bottom:1046px;letter-spacing:-0.14px;}
#t2h_4670{left:641px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2i_4670{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2j_4670{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4670{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4670{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4670{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4670{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4670{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4670" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4670Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4670" style="-webkit-user-select: none;"><object width="935" height="1210" data="4670/4670.svg" type="image/svg+xml" id="pdf4670" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4670" class="t s1_4670">2-148 </span><span id="t2_4670" class="t s1_4670">Vol. 4 </span>
<span id="t3_4670" class="t s2_4670">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4670" class="t s3_4670">0 </span><span id="t5_4670" class="t s3_4670">Package </span><span id="t6_4670" class="t s3_4670">EIST Hardware Coordination Disable (R/W) </span>
<span id="t7_4670" class="t s3_4670">When 0, enables hardware coordination of Enhanced </span>
<span id="t8_4670" class="t s3_4670">Intel Speedstep Technology request from processor </span>
<span id="t9_4670" class="t s3_4670">cores. When 1, disables hardware coordination of </span>
<span id="ta_4670" class="t s3_4670">Enhanced Intel Speedstep Technology requests. </span>
<span id="tb_4670" class="t s3_4670">1 </span><span id="tc_4670" class="t s3_4670">Thread </span><span id="td_4670" class="t s3_4670">Energy/Performance Bias Enable (R/W) </span>
<span id="te_4670" class="t s3_4670">This bit makes the IA32_ENERGY_PERF_BIAS register </span>
<span id="tf_4670" class="t s3_4670">(MSR 1B0h) visible to software with Ring 0 privileges. </span>
<span id="tg_4670" class="t s3_4670">This bit’s status (1 or 0) is also reflected by </span>
<span id="th_4670" class="t s3_4670">CPUID.(EAX=06h):ECX[3]. </span>
<span id="ti_4670" class="t s3_4670">63:2 </span><span id="tj_4670" class="t s3_4670">Reserved </span>
<span id="tk_4670" class="t s3_4670">1ACH </span><span id="tl_4670" class="t s3_4670">428 </span><span id="tm_4670" class="t s3_4670">MSR_TURBO_POWER_CURRENT_LIMIT </span><span id="tn_4670" class="t s3_4670">See http://biosbits.org. </span>
<span id="to_4670" class="t s3_4670">14:0 </span><span id="tp_4670" class="t s3_4670">Package </span><span id="tq_4670" class="t s3_4670">TDP Limit (R/W) </span>
<span id="tr_4670" class="t s3_4670">TDP limit in 1/8 Watt granularity. </span>
<span id="ts_4670" class="t s3_4670">15 </span><span id="tt_4670" class="t s3_4670">Package </span><span id="tu_4670" class="t s3_4670">TDP Limit Override Enable (R/W) </span>
<span id="tv_4670" class="t s3_4670">A value = 0 indicates override is not active; a value = 1 </span>
<span id="tw_4670" class="t s3_4670">indicates override is active. </span>
<span id="tx_4670" class="t s3_4670">30:16 </span><span id="ty_4670" class="t s3_4670">Package </span><span id="tz_4670" class="t s3_4670">TDC Limit (R/W) </span>
<span id="t10_4670" class="t s3_4670">TDC limit in 1/8 Amp granularity. </span>
<span id="t11_4670" class="t s3_4670">31 </span><span id="t12_4670" class="t s3_4670">Package </span><span id="t13_4670" class="t s3_4670">TDC Limit Override Enable (R/W) </span>
<span id="t14_4670" class="t s3_4670">A value = 0 indicates override is not active; a value = 1 </span>
<span id="t15_4670" class="t s3_4670">indicates override is active. </span>
<span id="t16_4670" class="t s3_4670">63:32 </span><span id="t17_4670" class="t s3_4670">Reserved </span>
<span id="t18_4670" class="t s3_4670">1ADH </span><span id="t19_4670" class="t s3_4670">429 </span><span id="t1a_4670" class="t s3_4670">MSR_TURBO_RATIO_LIMIT </span><span id="t1b_4670" class="t s3_4670">Package </span><span id="t1c_4670" class="t s3_4670">Maximum Ratio Limit of Turbo Mode </span>
<span id="t1d_4670" class="t s3_4670">R/O if MSR_PLATFORM_INFO.[28] = 0. </span>
<span id="t1e_4670" class="t s3_4670">R/W if MSR_PLATFORM_INFO.[28] = 1. </span>
<span id="t1f_4670" class="t s3_4670">7:0 </span><span id="t1g_4670" class="t s3_4670">Package </span><span id="t1h_4670" class="t s3_4670">Maximum Ratio Limit for 1C </span>
<span id="t1i_4670" class="t s3_4670">Maximum turbo ratio limit of 1 core active. </span>
<span id="t1j_4670" class="t s3_4670">15:8 </span><span id="t1k_4670" class="t s3_4670">Package </span><span id="t1l_4670" class="t s3_4670">Maximum Ratio Limit for 2C </span>
<span id="t1m_4670" class="t s3_4670">Maximum turbo ratio limit of 2 core active. </span>
<span id="t1n_4670" class="t s3_4670">23:16 </span><span id="t1o_4670" class="t s3_4670">Package </span><span id="t1p_4670" class="t s3_4670">Maximum Ratio Limit for 3C </span>
<span id="t1q_4670" class="t s3_4670">Maximum turbo ratio limit of 3 core active. </span>
<span id="t1r_4670" class="t s3_4670">31:24 </span><span id="t1s_4670" class="t s3_4670">Package </span><span id="t1t_4670" class="t s3_4670">Maximum Ratio Limit for 4C </span>
<span id="t1u_4670" class="t s3_4670">Maximum turbo ratio limit of 4 core active. </span>
<span id="t1v_4670" class="t s3_4670">63:32 </span><span id="t1w_4670" class="t s3_4670">Reserved </span>
<span id="t1x_4670" class="t s3_4670">1C8H </span><span id="t1y_4670" class="t s3_4670">456 </span><span id="t1z_4670" class="t s3_4670">MSR_LBR_SELECT </span><span id="t20_4670" class="t s3_4670">Core </span><span id="t21_4670" class="t s3_4670">Last Branch Record Filtering Select Register (R/W) </span>
<span id="t22_4670" class="t s3_4670">See Section 18.9.2, “Filtering of Last Branch Records.” </span>
<span id="t23_4670" class="t s3_4670">0 </span><span id="t24_4670" class="t s3_4670">CPL_EQ_0 </span>
<span id="t25_4670" class="t s3_4670">1 </span><span id="t26_4670" class="t s3_4670">CPL_NEQ_0 </span>
<span id="t27_4670" class="t s3_4670">2 </span><span id="t28_4670" class="t s3_4670">JCC </span>
<span id="t29_4670" class="t s3_4670">3 </span><span id="t2a_4670" class="t s3_4670">NEAR_REL_CALL </span>
<span id="t2b_4670" class="t s4_4670">Table 2-15. </span><span id="t2c_4670" class="t s4_4670">MSRs in Processors Based on Nehalem Microarchitecture (Contd.) </span>
<span id="t2d_4670" class="t s5_4670">Register </span>
<span id="t2e_4670" class="t s5_4670">Address </span><span id="t2f_4670" class="t s5_4670">Register Name / Bit Fields </span><span id="t2g_4670" class="t s5_4670">Scope </span><span id="t2h_4670" class="t s5_4670">Bit Description </span>
<span id="t2i_4670" class="t s5_4670">Hex </span><span id="t2j_4670" class="t s5_4670">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
