#ifndef INTAN_REG_MAP_H
#define INTAN_REG_MAP_H

#define REG_0   0b00000000u
#define REG_1   0b00000001u
#define REG_2   0b00000010u
#define REG_3   0b00000011u
#define REG_4   0b00000100u
#define REG_5   0b00000101u
#define REG_6   0b00000110u
#define REG_7   0b00000111u
#define REG_8   0b00001000u
#define REG_9   0b00001001u
#define REG_10  0b00001010u
#define REG_11  0b00001011u
#define REG_12  0b00001100u
#define REG_13  0b00001101u
#define REG_14  0b00001110u
#define REG_15  0b00001111u
#define REG_16  0b00010000u
#define REG_17  0b00010001u

#define REG_40  0b00101000u // ASCII "I" : 49
#define REG_41  0b00101001u // ASCII "N" : 4e
#define REG_42  0b00101010u // ASCII "T" : 54
#define REG_43  0b00101011u // ASCII "A" : 41
#define REG_44  0b00101100u // ASCII "N" : 4e
#define REG_62  0b00111110u // number of amplifiers e.g. 16, 32
#define REG_63  0b00111111u // Chip ID, RHD2132 : 1

#define Ch_0   0b00000000u
#define Ch_1   0b00000001u
#define Ch_2   0b00000010u
#define Ch_3   0b00000011u
#define Ch_4   0b00000100u
#define Ch_5   0b00000101u
#define Ch_6   0b00000110u
#define Ch_7   0b00000111u
#define Ch_8   0b00001000u
#define Ch_9   0b00001001u
#define Ch_10  0b00001010u
#define Ch_11  0b00001011u
#define Ch_12  0b00001100u
#define Ch_13  0b00001101u
#define Ch_14  0b00001110u
#define Ch_15  0b00001111u

#endif