********************************************
*  SURELOG SystemVerilog  Compiler/Linter  *
********************************************

Copyright (c) 2017-2023 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.75
BUILT  : Oct 17 2023
DATE   : 2023-10-19.15:40:40
COMMAND: -synth -top cordic -I/nfs_home/bphilofsky/Raptor/Scripts -I/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/./Src /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/./Src/cordic.v -DYOSYS=1 -DSYNTHESIS=1

[INF:CM0023] Creating log file /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Verilog_Cordic_Core_raptor_project_default_1GE100-ES1/run_1/synth_1_1/analysis/slpp_all/surelog.log.

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:171:1: No timescale set for "signed_shifter".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:187:1: No timescale set for "rotator".

[WRN:PA0205] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:258:1: No timescale set for "cordic".

[INF:CP0300] Compilation...

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:258:1: Compile module "work@cordic".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:187:1: Compile module "work@rotator".

[INF:CP0303] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:171:1: Compile module "work@signed_shifter".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[INF:CP0335] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:358:32: Compile generate block "work@cordic.genblk1[0]".

[INF:CP0335] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:358:32: Compile generate block "work@cordic.genblk1[1]".

[INF:CP0335] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:358:32: Compile generate block "work@cordic.genblk1[2]".

[INF:CP0335] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:358:32: Compile generate block "work@cordic.genblk1[3]".

[INF:CP0335] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:358:32: Compile generate block "work@cordic.genblk1[4]".

[INF:CP0335] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:358:32: Compile generate block "work@cordic.genblk1[5]".

[INF:CP0335] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:358:32: Compile generate block "work@cordic.genblk1[6]".

[INF:CP0335] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:358:32: Compile generate block "work@cordic.genblk1[7]".

[INF:CP0335] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:358:32: Compile generate block "work@cordic.genblk1[8]".

[INF:CP0335] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:358:32: Compile generate block "work@cordic.genblk1[9]".

[INF:CP0335] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:358:32: Compile generate block "work@cordic.genblk1[10]".

[INF:CP0335] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:358:32: Compile generate block "work@cordic.genblk1[11]".

[INF:CP0335] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:358:32: Compile generate block "work@cordic.genblk1[12]".

[INF:CP0335] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:358:32: Compile generate block "work@cordic.genblk1[13]".

[INF:CP0335] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:358:32: Compile generate block "work@cordic.genblk1[14]".

[NTE:EL0503] /nfs_home/bphilofsky/Raptor/Test_Designs/Github/Verilog_Cordic_Core/Src/cordic.v:258:1: Top level module "work@cordic".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 4.

[NTE:EL0510] Nb instances: 46.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5
