

================================================================
== Vitis HLS Report for 'v1_rd_proc5'
================================================================
* Date:           Thu Jan 14 20:07:05 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        wide_vadd
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.920 ns |   1.08 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       75|      138| 0.300 us | 0.552 us |   75|  138|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- v1_rd   |        2|       65|         3|          1|          1| 1 ~ 64 |    yes   |
        +----------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 76
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 73 74 75 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 76 74 
74 --> 75 
75 --> 73 
76 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.59>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r"   --->   Operation 77 'read' 'out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size"   --->   Operation 78 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%i_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %i"   --->   Operation 79 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.45ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P, i64 %i_out, i64 %i_read"   --->   Operation 80 'write' 'write_ln0' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 81 [1/1] (1.45ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P, i32 %size_out, i32 %size_read"   --->   Operation 81 'write' 'write_ln0' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 82 [1/1] (1.45ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P, i64 %out_out, i64 %out_read"   --->   Operation 82 'write' 'write_ln0' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 83 [1/1] (0.88ns)   --->   "%add_ln85 = add i32, i32 %size_read" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 83 'add' 'add_ln85' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln85_3)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln85, i32" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 84 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.88ns)   --->   "%sub_ln85 = sub i32, i32 %size_read" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 85 'sub' 'sub_ln85' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln85_5 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %sub_ln85, i32, i32" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 86 'partselect' 'trunc_ln85_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i28 %trunc_ln85_5" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 87 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.85ns)   --->   "%sub_ln85_3 = sub i29, i29 %zext_ln85" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 88 'sub' 'sub_ln85_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln85_3)   --->   "%trunc_ln85_6 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %add_ln85, i32, i32" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 89 'partselect' 'trunc_ln85_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node add_ln85_3)   --->   "%zext_ln85_3 = zext i28 %trunc_ln85_6" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 90 'zext' 'zext_ln85_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node add_ln85_3)   --->   "%select_ln85 = select i1 %tmp, i29 %sub_ln85_3, i29 %zext_ln85_3" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 91 'select' 'select_ln85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node add_ln85_3)   --->   "%sext_ln85 = sext i29 %select_ln85" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 92 'sext' 'sext_ln85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.86ns) (out node of the LUT)   --->   "%add_ln85_3 = add i30, i30 %sext_ln85" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 93 'add' 'add_ln85_3' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i64 %i_read" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:98]   --->   Operation 94 'trunc' 'trunc_ln98' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%in2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in2"   --->   Operation 95 'read' 'in2_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%in1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in1"   --->   Operation 96 'read' 'in1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (1.14ns)   --->   "%add_ln97 = add i64, i64 %i_read" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:97]   --->   Operation 97 'add' 'add_ln97' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln88 = sext i30 %add_ln85_3" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88]   --->   Operation 98 'sext' 'sext_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (1.06ns)   --->   "%icmp_ln97 = icmp_sgt  i64 %add_ln97, i64 %sext_ln88" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:97]   --->   Operation 99 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln85_2 = sext i30 %add_ln85_3" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 100 'sext' 'sext_ln85_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.88ns)   --->   "%sub_ln97 = sub i32 %sext_ln85_2, i32 %trunc_ln98" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:97]   --->   Operation 101 'sub' 'sub_ln97' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.22ns)   --->   "%select_ln97 = select i1 %icmp_ln97, i32 %sub_ln97, i32" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:97]   --->   Operation 102 'select' 'select_ln97' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln324 = shl i64 %i_read, i64"   --->   Operation 103 'shl' 'shl_ln324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (1.14ns)   --->   "%add_ln324 = add i64 %in1_read, i64 %shl_ln324"   --->   Operation 104 'add' 'add_ln324' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln324_2 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln324, i32, i32"   --->   Operation 105 'partselect' 'trunc_ln324_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (1.14ns)   --->   "%add_ln324_1 = add i64 %in2_read, i64 %shl_ln324"   --->   Operation 106 'add' 'add_ln324_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln324_3 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln324_1, i32, i32"   --->   Operation 107 'partselect' 'trunc_ln324_3' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln324 = sext i58 %trunc_ln324_2"   --->   Operation 108 'sext' 'sext_ln324' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln324_1 = sext i58 %trunc_ln324_3"   --->   Operation 109 'sext' 'sext_ln324_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln324"   --->   Operation 110 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i512 %gmem1, i64 %sext_ln324_1"   --->   Operation 111 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [70/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 112 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 113 [70/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 113 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 114 [69/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 114 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 115 [69/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 115 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 116 [68/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 116 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 117 [68/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 117 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 118 [67/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 118 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 119 [67/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 119 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 120 [66/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 120 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 121 [66/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 121 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 122 [65/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 122 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 123 [65/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 123 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 124 [64/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 124 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 125 [64/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 125 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 126 [63/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 126 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 127 [63/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 127 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 128 [62/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 128 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 129 [62/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 129 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 130 [61/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 130 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 131 [61/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 131 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.92>
ST_13 : Operation 132 [60/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 132 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 133 [60/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 133 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.92>
ST_14 : Operation 134 [59/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 134 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 135 [59/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 135 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.92>
ST_15 : Operation 136 [58/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 136 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 137 [58/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 137 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.92>
ST_16 : Operation 138 [57/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 138 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 139 [57/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 139 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.92>
ST_17 : Operation 140 [56/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 140 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 141 [56/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 141 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.92>
ST_18 : Operation 142 [55/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 142 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 143 [55/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 143 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.92>
ST_19 : Operation 144 [54/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 144 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 145 [54/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 145 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.92>
ST_20 : Operation 146 [53/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 146 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 147 [53/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 147 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.92>
ST_21 : Operation 148 [52/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 148 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 149 [52/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 149 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.92>
ST_22 : Operation 150 [51/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 150 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 151 [51/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 151 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.92>
ST_23 : Operation 152 [50/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 152 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 153 [50/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 153 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.92>
ST_24 : Operation 154 [49/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 154 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 155 [49/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 155 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.92>
ST_25 : Operation 156 [48/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 156 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 157 [48/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 157 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.92>
ST_26 : Operation 158 [47/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 158 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 159 [47/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 159 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.92>
ST_27 : Operation 160 [46/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 160 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 161 [46/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 161 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.92>
ST_28 : Operation 162 [45/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 162 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 163 [45/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 163 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.92>
ST_29 : Operation 164 [44/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 164 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 165 [44/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 165 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.92>
ST_30 : Operation 166 [43/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 166 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 167 [43/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 167 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.92>
ST_31 : Operation 168 [42/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 168 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 169 [42/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 169 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.92>
ST_32 : Operation 170 [41/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 170 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 171 [41/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 171 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.92>
ST_33 : Operation 172 [40/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 172 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 173 [40/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 173 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.92>
ST_34 : Operation 174 [39/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 174 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 175 [39/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 175 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.92>
ST_35 : Operation 176 [38/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 176 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 177 [38/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 177 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.92>
ST_36 : Operation 178 [37/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 178 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 179 [37/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 179 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.92>
ST_37 : Operation 180 [36/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 180 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 181 [36/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 181 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.92>
ST_38 : Operation 182 [35/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 182 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 183 [35/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 183 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.92>
ST_39 : Operation 184 [34/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 184 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 185 [34/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 185 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.92>
ST_40 : Operation 186 [33/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 186 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 187 [33/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 187 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.92>
ST_41 : Operation 188 [32/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 188 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 189 [32/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 189 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.92>
ST_42 : Operation 190 [31/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 190 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 191 [31/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 191 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.92>
ST_43 : Operation 192 [30/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 192 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 193 [30/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 193 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.92>
ST_44 : Operation 194 [29/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 194 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 195 [29/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 195 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.92>
ST_45 : Operation 196 [28/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 196 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 197 [28/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 197 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.92>
ST_46 : Operation 198 [27/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 198 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 199 [27/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 199 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.92>
ST_47 : Operation 200 [26/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 200 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 201 [26/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 201 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.92>
ST_48 : Operation 202 [25/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 202 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 203 [25/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 203 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.92>
ST_49 : Operation 204 [24/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 204 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 205 [24/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 205 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.92>
ST_50 : Operation 206 [23/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 206 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 207 [23/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 207 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.92>
ST_51 : Operation 208 [22/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 208 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 209 [22/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 209 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.92>
ST_52 : Operation 210 [21/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 210 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 211 [21/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 211 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.92>
ST_53 : Operation 212 [20/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 212 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 213 [20/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 213 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.92>
ST_54 : Operation 214 [19/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 214 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 215 [19/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 215 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.92>
ST_55 : Operation 216 [18/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 216 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 217 [18/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 217 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.92>
ST_56 : Operation 218 [17/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 218 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 219 [17/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 219 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.92>
ST_57 : Operation 220 [16/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 220 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 221 [16/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 221 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.92>
ST_58 : Operation 222 [15/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 222 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 223 [15/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 223 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.92>
ST_59 : Operation 224 [14/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 224 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 225 [14/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 225 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.92>
ST_60 : Operation 226 [13/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 226 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 227 [13/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 227 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.92>
ST_61 : Operation 228 [12/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 228 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 229 [12/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 229 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.92>
ST_62 : Operation 230 [11/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 230 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 231 [11/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 231 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.92>
ST_63 : Operation 232 [10/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 232 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 233 [10/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 233 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.92>
ST_64 : Operation 234 [9/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 234 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 235 [9/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 235 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.92>
ST_65 : Operation 236 [8/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 236 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 237 [8/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 237 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.92>
ST_66 : Operation 238 [7/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 238 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 239 [7/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 239 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.92>
ST_67 : Operation 240 [6/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 240 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 241 [6/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 241 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.92>
ST_68 : Operation 242 [5/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 242 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 243 [5/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 243 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.92>
ST_69 : Operation 244 [4/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 244 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 245 [4/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 245 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.92>
ST_70 : Operation 246 [3/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 246 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 247 [3/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 247 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.92>
ST_71 : Operation 248 [2/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 248 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 249 [2/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 249 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 2.92>
ST_72 : Operation 250 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_11, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 250 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 251 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_11, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 251 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 252 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %v1_local_V1, void @empty_0, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 252 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 253 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %v1_local_V1, void @empty_0, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 253 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 254 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_11, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 254 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 255 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_11, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 255 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 256 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %v2_local_V2, void @empty_0, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 256 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 257 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %v2_local_V2, void @empty_0, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 257 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 258 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %i_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 258 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 259 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 259 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 260 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 260 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 261 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_11, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 261 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 262 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %v1_local_V1, void @empty_0, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 262 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 263 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_11, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 263 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 264 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %v2_local_V2, void @empty_0, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 264 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 265 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %v2_local_V2, void @empty_0, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 265 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 266 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %v1_local_V1, void @empty_0, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 266 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 267 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_11, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 267 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 268 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_11, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 268 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 269 [1/70] (2.92ns)   --->   "%gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr, i32 %select_ln97"   --->   Operation 269 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 270 [1/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32 %select_ln97"   --->   Operation 270 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 271 [1/1] (0.60ns)   --->   "%br_ln0 = br void"   --->   Operation 271 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 73 <SV = 72> <Delay = 0.87>
ST_73 : Operation 272 [1/1] (0.00ns)   --->   "%j = phi i31 %add_ln102, void %bb.i.i.i, i31, void %entry" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:105]   --->   Operation 272 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i31 %j" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:102]   --->   Operation 273 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 274 [1/1] (0.85ns)   --->   "%icmp_ln102 = icmp_slt  i32 %zext_ln102, i32 %select_ln97" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:102]   --->   Operation 274 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 275 [1/1] (0.87ns)   --->   "%add_ln102 = add i31 %j, i31" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:102]   --->   Operation 275 'add' 'add_ln102' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln102 = br i1 %icmp_ln102, void %.exit, void %bb.i.i.i" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:102]   --->   Operation 276 'br' 'br_ln102' <Predicate = true> <Delay = 0.00>

State 74 <SV = 73> <Delay = 2.92>
ST_74 : Operation 277 [1/1] (2.92ns)   --->   "%gmem_addr_read = read i512 @_ssdm_op_Read.m_axi.i512P, i512 %gmem_addr, i1 %gmem_addr_1_rd_req"   --->   Operation 277 'read' 'gmem_addr_read' <Predicate = (icmp_ln102)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 278 [1/1] (2.92ns)   --->   "%gmem1_addr_read = read i512 @_ssdm_op_Read.m_axi.i512P, i512 %gmem1_addr, i1 %gmem1_addr_1_rd_req"   --->   Operation 278 'read' 'gmem1_addr_read' <Predicate = (icmp_ln102)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 1.46>
ST_75 : Operation 279 [1/1] (0.00ns)   --->   "%specpipeline_ln105 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_7" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:105]   --->   Operation 279 'specpipeline' 'specpipeline_ln105' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_75 : Operation 280 [1/1] (0.00ns)   --->   "%speclooptripcount_ln105 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:105]   --->   Operation 280 'speclooptripcount' 'speclooptripcount_ln105' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_75 : Operation 281 [1/1] (0.00ns)   --->   "%specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:105]   --->   Operation 281 'specloopname' 'specloopname_ln105' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_75 : Operation 282 [1/1] (1.46ns)   --->   "%write_ln324 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P, i512 %v1_local_V1, i512 %gmem_addr_read"   --->   Operation 282 'write' 'write_ln324' <Predicate = (icmp_ln102)> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.57> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 64> <FIFO>
ST_75 : Operation 283 [1/1] (1.46ns)   --->   "%write_ln324 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P, i512 %v2_local_V2, i512 %gmem1_addr_read"   --->   Operation 283 'write' 'write_ln324' <Predicate = (icmp_ln102)> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.57> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 64> <FIFO>
ST_75 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln102 = br void" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:102]   --->   Operation 284 'br' 'br_ln102' <Predicate = (icmp_ln102)> <Delay = 0.00>

State 76 <SV = 73> <Delay = 0.00>
ST_76 : Operation 285 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 285 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2.6ns
The critical path consists of the following:
	wire read on port 'size' [16]  (0 ns)
	'sub' operation ('sub_ln85', /home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85) [43]  (0.88 ns)
	'sub' operation ('sub_ln85_3', /home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85) [46]  (0.856 ns)
	'select' operation ('select_ln85', /home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85) [49]  (0 ns)
	'add' operation ('add_ln85_3', /home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85) [51]  (0.862 ns)

 <State 2>: 2.44ns
The critical path consists of the following:
	'add' operation ('add_ln97', /home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:97) [40]  (1.15 ns)
	'icmp' operation ('icmp_ln97', /home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:97) [53]  (1.06 ns)
	'select' operation ('select_ln97', /home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:97) [57]  (0.227 ns)

 <State 3>: 2.92ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr') [65]  (0 ns)
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 4>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 5>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 6>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 7>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 8>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 9>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 10>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 11>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 12>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 13>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 14>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 15>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 16>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 17>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 18>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 19>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 20>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 21>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 22>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 23>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 24>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 25>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 26>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 27>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 28>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 29>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 30>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 31>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 32>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 33>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 34>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 35>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 36>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 37>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 38>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 39>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 40>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 41>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 42>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 43>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 44>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 45>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 46>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 47>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 48>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 49>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 50>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 51>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 52>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 53>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 54>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 55>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 56>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 57>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 58>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 59>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 60>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 61>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 62>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 63>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 64>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 65>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 66>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 67>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 68>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 69>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 70>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 71>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 72>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' [67]  (2.92 ns)

 <State 73>: 0.874ns
The critical path consists of the following:
	'phi' operation ('j', /home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:105) with incoming values : ('add_ln102', /home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:102) [71]  (0 ns)
	'add' operation ('add_ln102', /home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:102) [74]  (0.874 ns)

 <State 74>: 2.92ns
The critical path consists of the following:
	bus read on port 'gmem' [80]  (2.92 ns)

 <State 75>: 1.46ns
The critical path consists of the following:
	fifo write on port 'v1_local_V1' [81]  (1.46 ns)

 <State 76>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
