;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -207, <-120
	CMP -207, <-120
	SUB 12, @10
	DJN -1, @-20
	DJN -1, @-20
	SUB @400, @5
	SUB -100, -9
	JMP 210, 60
	JMP 210, 60
	SUB @-127, 100
	SPL 100, -100
	CMP -207, <-120
	ADD @0, @2
	SUB @121, 103
	SPL 400, #5
	SPL 400, #5
	SUB 12, @0
	SUB #121, 906
	SPL 400, #5
	SUB @121, 106
	ADD 210, 60
	SUB -100, -9
	SPL 100, -200
	SUB 100, -100
	ADD 130, 9
	SPL 100, -100
	SLT 0, @750
	SUB @121, 103
	DJN -1, @-20
	SUB @-127, 100
	ADD #270, <1
	ADD #270, <1
	SLT -7, <-920
	ADD #270, <1
	SUB 12, @15
	SUB 12, @0
	SUB @0, @2
	SLT 20, @12
	SPL 800, -270
	CMP -207, <-120
	ADD 270, 60
	ADD 270, 60
	SUB #-10, 1
	SPL 0, <-2
	CMP 1, 500
	ADD 3, @21
	MOV -7, <-20
	MOV -1, <-920
