
*** Running vivado
    with args -log RISCV.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RISCV.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source RISCV.tcl -notrace
Command: synth_design -top RISCV -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14140 
WARNING: [Synth 8-976] flag has already been declared [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/RISC-V.v:18]
WARNING: [Synth 8-2654] second declaration of flag ignored [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/RISC-V.v:18]
INFO: [Synth 8-994] flag is declared here [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/RISC-V.v:17]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 316.738 ; gain = 106.352
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RISCV' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/RISC-V.v:3]
INFO: [Synth 8-638] synthesizing module 'Registernew' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/Registernew.v:2]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MUX_NEW1' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/MUX_NEW1.v:3]
INFO: [Synth 8-256] done synthesizing module 'MUX_NEW1' (1#1) [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/MUX_NEW1.v:3]
INFO: [Synth 8-638] synthesizing module 'DFlipFlop_NEW' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v:1]
INFO: [Synth 8-256] done synthesizing module 'DFlipFlop_NEW' (2#1) [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v:1]
INFO: [Synth 8-256] done synthesizing module 'Registernew' (3#1) [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/Registernew.v:2]
INFO: [Synth 8-638] synthesizing module 'Instmem' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/Instmem.v:3]
INFO: [Synth 8-256] done synthesizing module 'Instmem' (4#1) [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/Instmem.v:3]
INFO: [Synth 8-638] synthesizing module 'CU' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/CU.v:3]
INFO: [Synth 8-256] done synthesizing module 'CU' (5#1) [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/CU.v:3]
WARNING: [Synth 8-350] instance 'Controlunit' of module 'CU' requires 14 connections, but only 13 given [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/RISC-V.v:31]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/RegisterFile.v:3]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'decode' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/decode.v:2]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'decode' (6#1) [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/decode.v:2]
INFO: [Synth 8-638] synthesizing module 'Register' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/Register.v:2]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DFlipFlop' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DFlipFlop.v:2]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DFlipFlop' (7#1) [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DFlipFlop.v:2]
INFO: [Synth 8-256] done synthesizing module 'Register' (8#1) [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/Register.v:2]
INFO: [Synth 8-638] synthesizing module 'MUX' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/MUX.v:2]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX' (9#1) [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/MUX.v:2]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (10#1) [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/RegisterFile.v:3]
INFO: [Synth 8-638] synthesizing module 'immediate_generator' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/immediate_generator.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/immediate_generator.v:40]
INFO: [Synth 8-256] done synthesizing module 'immediate_generator' (11#1) [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/immediate_generator.v:24]
INFO: [Synth 8-638] synthesizing module 'thirtytwoshiftleft' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/thirtytwoshiftleft.v:23]
INFO: [Synth 8-256] done synthesizing module 'thirtytwoshiftleft' (12#1) [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/thirtytwoshiftleft.v:23]
INFO: [Synth 8-638] synthesizing module 'MUXarr' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/MUXarr.v:3]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUXarr' (13#1) [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/MUXarr.v:3]
INFO: [Synth 8-638] synthesizing module 'ALUControl' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/ALUContol.v:3]
INFO: [Synth 8-256] done synthesizing module 'ALUControl' (14#1) [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/ALUContol.v:3]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/ALU.v:2]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Adder' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/Adder.v:3]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/FullAdder.v:23]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (15#1) [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/FullAdder.v:23]
INFO: [Synth 8-256] done synthesizing module 'Adder' (16#1) [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/Adder.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/ALU.v:13]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/ALU.v:33]
INFO: [Synth 8-256] done synthesizing module 'ALU' (17#1) [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/ALU.v:2]
INFO: [Synth 8-638] synthesizing module 'DataMem' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:43]
INFO: [Synth 8-256] done synthesizing module 'DataMem' (18#1) [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:2]
INFO: [Synth 8-638] synthesizing module 'Addernew' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/Addernew.v:22]
INFO: [Synth 8-638] synthesizing module 'comp' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/comp.v:4]
INFO: [Synth 8-256] done synthesizing module 'comp' (19#1) [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/comp.v:4]
INFO: [Synth 8-256] done synthesizing module 'Addernew' (20#1) [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/Addernew.v:22]
INFO: [Synth 8-638] synthesizing module 'MUX_4to1' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/imports/new/MUX4to1.v:2]
INFO: [Synth 8-256] done synthesizing module 'MUX_4to1' (21#1) [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/imports/new/MUX4to1.v:2]
WARNING: [Synth 8-3848] Net PC_out in module/entity RISCV does not have driver. [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/RISC-V.v:5]
WARNING: [Synth 8-3848] Net jal in module/entity RISCV does not have driver. [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/RISC-V.v:12]
INFO: [Synth 8-256] done synthesizing module 'RISCV' (22#1) [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/RISC-V.v:3]
WARNING: [Synth 8-3331] design DataMem has unconnected port clk
WARNING: [Synth 8-3331] design thirtytwoshiftleft has unconnected port in[31]
WARNING: [Synth 8-3331] design CU has unconnected port full[31]
WARNING: [Synth 8-3331] design CU has unconnected port full[30]
WARNING: [Synth 8-3331] design CU has unconnected port full[29]
WARNING: [Synth 8-3331] design CU has unconnected port full[28]
WARNING: [Synth 8-3331] design CU has unconnected port full[27]
WARNING: [Synth 8-3331] design CU has unconnected port full[26]
WARNING: [Synth 8-3331] design CU has unconnected port full[25]
WARNING: [Synth 8-3331] design CU has unconnected port full[24]
WARNING: [Synth 8-3331] design CU has unconnected port full[23]
WARNING: [Synth 8-3331] design CU has unconnected port full[22]
WARNING: [Synth 8-3331] design CU has unconnected port full[21]
WARNING: [Synth 8-3331] design CU has unconnected port full[19]
WARNING: [Synth 8-3331] design CU has unconnected port full[18]
WARNING: [Synth 8-3331] design CU has unconnected port full[17]
WARNING: [Synth 8-3331] design CU has unconnected port full[16]
WARNING: [Synth 8-3331] design CU has unconnected port full[15]
WARNING: [Synth 8-3331] design CU has unconnected port full[14]
WARNING: [Synth 8-3331] design CU has unconnected port full[13]
WARNING: [Synth 8-3331] design CU has unconnected port full[12]
WARNING: [Synth 8-3331] design CU has unconnected port full[11]
WARNING: [Synth 8-3331] design CU has unconnected port full[10]
WARNING: [Synth 8-3331] design CU has unconnected port full[9]
WARNING: [Synth 8-3331] design CU has unconnected port full[8]
WARNING: [Synth 8-3331] design CU has unconnected port full[7]
WARNING: [Synth 8-3331] design CU has unconnected port full[6]
WARNING: [Synth 8-3331] design CU has unconnected port full[5]
WARNING: [Synth 8-3331] design CU has unconnected port full[4]
WARNING: [Synth 8-3331] design CU has unconnected port full[3]
WARNING: [Synth 8-3331] design CU has unconnected port full[2]
WARNING: [Synth 8-3331] design CU has unconnected port full[1]
WARNING: [Synth 8-3331] design CU has unconnected port full[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 405.133 ; gain = 194.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 405.133 ; gain = 194.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 405.133 ; gain = 194.746
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-5546] ROM "auipc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "auipc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ALUop" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FinalFlag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mem_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mem_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mem_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mem_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mem_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mem_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mem_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mem_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mem_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mem_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mem_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mem_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mem_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mem_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mem_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mem_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mem_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mem_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mem_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mem_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mem_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mem_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mem_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mem_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mem_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mem_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mem_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mem_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mem_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mem_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mem_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mem_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mem_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mem_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mem_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mem_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mem_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mem_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mem_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mem_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mem_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mem_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mem_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mem_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mem_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mem_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mem_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mem_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mem_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mem_reg[25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mem_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mem_reg[26]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[26]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[26]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mem_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mem_reg[27]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[27]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[27]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mem_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mem_reg[28]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[28]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[28]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mem_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mem_reg[29]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[29]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[29]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mem_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mem_reg[30]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[30]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[30]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mem_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mem_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mem_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mem_reg[32]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[32]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[32]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mem_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mem_reg[33]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[33]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[33]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mem_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mem_reg[34]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[34]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[34]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mem_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mem_reg[35]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "mem_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[64]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[65]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[66]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[67]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[68]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[69]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[70]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[71]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[72]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[73]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[74]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[75]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[76]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[77]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[78]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[79]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[80]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[81]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[82]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[83]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[84]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[85]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[86]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[87]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[88]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[89]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[90]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[91]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[92]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[93]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[94]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[95]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[96]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[97]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "data_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'ALUop_reg' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/CU.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'branch_reg' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/CU.v:8]
WARNING: [Synth 8-327] inferring latch for variable 'memRead_reg' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/CU.v:9]
WARNING: [Synth 8-327] inferring latch for variable 'memToReg_reg' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/CU.v:10]
WARNING: [Synth 8-327] inferring latch for variable 'memWrite_reg' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/CU.v:12]
WARNING: [Synth 8-327] inferring latch for variable 'ALUsrc_reg' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/CU.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/CU.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'jump_reg' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/CU.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'auipc_reg' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/CU.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'jal_reg' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/CU.v:17]
WARNING: [Synth 8-327] inferring latch for variable 'flag_reg' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/CU.v:18]
WARNING: [Synth 8-327] inferring latch for variable 'e_reg' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/decode.v:10]
WARNING: [Synth 8-327] inferring latch for variable 'immediate_reg' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/immediate_generator.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'ALUsel_reg' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/ALUContol.v:9]
WARNING: [Synth 8-327] inferring latch for variable 'ALUresult_reg' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/ALU.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'FinalFlag_reg' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/ALU.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'data_out_reg' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[0]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[1]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[2]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[3]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[4]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[5]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[6]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[7]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[8]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[9]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[10]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[11]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[12]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[13]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[14]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[15]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[16]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[17]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[18]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[19]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[20]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[21]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[22]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[23]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[24]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[25]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[26]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[27]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[28]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[29]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[30]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[31]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[32]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[33]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[34]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[35]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[36]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[37]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[38]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[39]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[40]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[41]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[42]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[43]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[44]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[45]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[46]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[47]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[48]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[49]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[50]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[51]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[52]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[53]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[54]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[55]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[56]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[57]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[58]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[59]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[60]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[61]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[62]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[63]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[64]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[65]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[66]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[67]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[68]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[69]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[70]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[71]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[72]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[73]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[74]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[75]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[76]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[77]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[78]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[79]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[80]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[81]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[82]' [C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.srcs/sources_1/imports/sources_1/new/DataMem.v:23]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 524.664 ; gain = 314.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |DataMem__GB0  |           1|     39391|
|2     |DataMem__GB1  |           1|     11040|
|3     |RISCV__GC0    |           1|      9481|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 320   
+---Registers : 
	               32 Bit    Registers := 31    
	                1 Bit    Registers := 32    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   7 Input     32 Bit        Muxes := 21    
	   2 Input     32 Bit        Muxes := 7     
	   3 Input     32 Bit        Muxes := 1     
	   7 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 763   
	   4 Input      8 Bit        Muxes := 255   
	   9 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1562  
	   4 Input      1 Bit        Muxes := 259   
	   3 Input      1 Bit        Muxes := 14    
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DataMem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 763   
	   4 Input      8 Bit        Muxes := 255   
	   2 Input      1 Bit        Muxes := 1275  
	   4 Input      1 Bit        Muxes := 257   
Module MUX_NEW1__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DFlipFlop_NEW__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MUX_NEW1__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DFlipFlop_NEW__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MUX_NEW1__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DFlipFlop_NEW__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MUX_NEW1__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DFlipFlop_NEW__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MUX_NEW1__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DFlipFlop_NEW__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MUX_NEW1__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DFlipFlop_NEW__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MUX_NEW1__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DFlipFlop_NEW__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MUX_NEW1__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DFlipFlop_NEW__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MUX_NEW1__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DFlipFlop_NEW__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MUX_NEW1__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DFlipFlop_NEW__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MUX_NEW1__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DFlipFlop_NEW__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MUX_NEW1__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DFlipFlop_NEW__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MUX_NEW1__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DFlipFlop_NEW__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MUX_NEW1__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DFlipFlop_NEW__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MUX_NEW1__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DFlipFlop_NEW__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MUX_NEW1__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DFlipFlop_NEW__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MUX_NEW1__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DFlipFlop_NEW__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MUX_NEW1__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DFlipFlop_NEW__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MUX_NEW1__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DFlipFlop_NEW__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MUX_NEW1__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DFlipFlop_NEW__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MUX_NEW1__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DFlipFlop_NEW__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MUX_NEW1__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DFlipFlop_NEW__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MUX_NEW1__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DFlipFlop_NEW__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MUX_NEW1__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DFlipFlop_NEW__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MUX_NEW1__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DFlipFlop_NEW__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MUX_NEW1__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DFlipFlop_NEW__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MUX_NEW1__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DFlipFlop_NEW__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MUX_NEW1__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DFlipFlop_NEW__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MUX_NEW1__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DFlipFlop_NEW__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MUX_NEW1__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DFlipFlop_NEW__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MUX_NEW1__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DFlipFlop_NEW__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MUX_NEW1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DFlipFlop_NEW 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Instmem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
Module CU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 63    
	   3 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module DFlipFlop__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DFlipFlop__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DFlipFlop__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DFlipFlop__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DFlipFlop__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DFlipFlop__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DFlipFlop__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DFlipFlop__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DFlipFlop__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DFlipFlop__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DFlipFlop__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DFlipFlop__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DFlipFlop__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DFlipFlop__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DFlipFlop__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DFlipFlop__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DFlipFlop__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DFlipFlop__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DFlipFlop__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DFlipFlop__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DFlipFlop__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DFlipFlop__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DFlipFlop__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DFlipFlop__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DFlipFlop__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DFlipFlop__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DFlipFlop__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DFlipFlop__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DFlipFlop__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DFlipFlop__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DFlipFlop 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module immediate_generator 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input     32 Bit        Muxes := 21    
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   7 Input     12 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
Module MUX_NEW1__95 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__94 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__93 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__92 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__91 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__90 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__89 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__88 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__87 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__86 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__85 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__84 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__83 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__82 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__81 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ALUControl 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module FullAdder__33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__51 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__52 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__53 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__55 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__56 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__57 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__59 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__60 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__61 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__62 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__63 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module Adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  15 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__127 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__126 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__125 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__124 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__123 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__122 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__121 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__120 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__119 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__118 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__117 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__116 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__115 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__114 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__113 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__112 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__111 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__110 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__109 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__108 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__107 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__106 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__105 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__104 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__103 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__102 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__101 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__100 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__99 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__98 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__97 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__96 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module comp__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module FullAdder__95 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__94 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__93 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__92 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__91 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__90 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__89 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__88 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__87 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__86 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__85 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__84 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__83 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__82 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__81 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__80 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__79 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__78 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__77 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__76 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__75 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__74 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__73 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__72 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__71 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__70 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__69 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__68 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__67 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__66 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__65 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__64 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module comp__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module FullAdder__127 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__126 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__125 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__124 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__123 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__122 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__121 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__120 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__119 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__118 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__117 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__116 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__115 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__114 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__113 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__112 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__111 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__110 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__109 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__108 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__107 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__106 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__105 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__104 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__103 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__102 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__101 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__100 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__99 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__98 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__97 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__96 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module comp__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module FullAdder__159 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__158 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__157 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__156 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__155 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__154 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__153 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__152 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__151 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__150 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__149 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__148 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__147 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__146 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__145 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__144 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__143 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__142 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__141 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__140 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__139 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__138 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__137 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__136 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__135 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__134 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__133 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__132 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__131 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__130 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__129 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__128 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module comp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module FullAdder__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder__32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module MUX_NEW1__159 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__158 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__157 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__156 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__155 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__154 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__153 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__152 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__151 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__150 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__149 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__148 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__147 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__146 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__145 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__144 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__143 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__142 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__141 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__140 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__139 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__138 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__137 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__136 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__135 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__134 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__133 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__132 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__131 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__130 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__129 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__128 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_4to1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module MUX_NEW1__191 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__190 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__189 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__188 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__187 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__186 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__185 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__184 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__183 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__182 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__181 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__180 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__179 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__178 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__177 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__176 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__175 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__174 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__173 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__172 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__171 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__170 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__169 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__168 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__167 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__166 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__165 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__164 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__163 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__162 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__161 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__160 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__223 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__222 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__221 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__220 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__219 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__218 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__217 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__216 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__215 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__214 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__213 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__212 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__211 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__210 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__209 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__208 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__207 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__206 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__205 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__204 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__203 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__202 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__201 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__200 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__199 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__198 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__197 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__196 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__195 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__194 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__193 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__192 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX_NEW1__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Reg1/\D1/e_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controlunit/\ALUop_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controlunit/\ALUop_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Controlunit/RegWrite_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Controlunit/ALUsrc_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\control/ALUsel_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IM1/\immediate_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IM1/\immediate_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IM1/\immediate_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (IM1/\immediate_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IM1/\immediate_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IM1/\immediate_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IM1/\immediate_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IM1/\immediate_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IM1/\immediate_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IM1/\immediate_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IM1/\immediate_reg[10] )
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/D1/e_reg[31]' (LD) to 'i_2/Reg1/D1/e_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/D1/e_reg[29]' (LD) to 'i_2/Reg1/D1/e_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/D1/e_reg[30]' (LD) to 'i_2/Reg1/D1/e_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/D1/e_reg[28]' (LD) to 'i_2/Reg1/D1/e_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/D1/e_reg[27]' (LD) to 'i_2/Reg1/D1/e_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/D1/e_reg[26]' (LD) to 'i_2/Reg1/D1/e_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/D1/e_reg[25]' (LD) to 'i_2/Reg1/D1/e_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/D1/e_reg[24]' (LD) to 'i_2/Reg1/D1/e_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/D1/e_reg[23]' (LD) to 'i_2/Reg1/D1/e_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/D1/e_reg[22]' (LD) to 'i_2/Reg1/D1/e_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/D1/e_reg[21]' (LD) to 'i_2/Reg1/D1/e_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/D1/e_reg[20]' (LD) to 'i_2/Reg1/D1/e_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/D1/e_reg[19]' (LD) to 'i_2/Reg1/D1/e_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/D1/e_reg[18]' (LD) to 'i_2/Reg1/D1/e_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/D1/e_reg[17]' (LD) to 'i_2/Reg1/D1/e_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/D1/e_reg[16]' (LD) to 'i_2/Reg1/D1/e_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/D1/e_reg[15]' (LD) to 'i_2/Reg1/D1/e_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/D1/e_reg[14]' (LD) to 'i_2/Reg1/D1/e_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/D1/e_reg[13]' (LD) to 'i_2/Reg1/D1/e_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/D1/e_reg[12]' (LD) to 'i_2/Reg1/D1/e_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/D1/e_reg[11]' (LD) to 'i_2/Reg1/D1/e_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/D1/e_reg[10]' (LD) to 'i_2/Reg1/D1/e_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/D1/e_reg[9]' (LD) to 'i_2/Reg1/D1/e_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/D1/e_reg[8]' (LD) to 'i_2/Reg1/D1/e_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/D1/e_reg[7]' (LD) to 'i_2/Reg1/D1/e_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/D1/e_reg[6]' (LD) to 'i_2/Reg1/D1/e_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/D1/e_reg[5]' (LD) to 'i_2/Reg1/D1/e_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/D1/e_reg[4]' (LD) to 'i_2/Reg1/D1/e_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/D1/e_reg[3]' (LD) to 'i_2/Reg1/D1/e_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Reg1/\D1/e_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controlunit/auipc_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IM1/\immediate_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Controlunit/memToReg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controlunit/jump_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Reg1/\D1/e_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R31/F1/Q_reg[0]' (FDCE) to 'i_2/Reg1/R30/F1/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R29/F1/Q_reg[0]' (FDCE) to 'i_2/Reg1/R30/F1/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R30/F1/Q_reg[0]' (FDCE) to 'i_2/Reg1/R28/F1/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R28/F1/Q_reg[0]' (FDCE) to 'i_2/Reg1/R26/F1/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R27/F1/Q_reg[0]' (FDCE) to 'i_2/Reg1/R26/F1/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R26/F1/Q_reg[0]' (FDCE) to 'i_2/Reg1/R24/F1/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R25/F1/Q_reg[0]' (FDCE) to 'i_2/Reg1/R24/F1/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R24/F1/Q_reg[0]' (FDCE) to 'i_2/Reg1/R22/F1/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R23/F1/Q_reg[0]' (FDCE) to 'i_2/Reg1/R22/F1/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R22/F1/Q_reg[0]' (FDCE) to 'i_2/Reg1/R20/F1/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R21/F1/Q_reg[0]' (FDCE) to 'i_2/Reg1/R20/F1/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R20/F1/Q_reg[0]' (FDCE) to 'i_2/Reg1/R18/F1/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R19/F1/Q_reg[0]' (FDCE) to 'i_2/Reg1/R18/F1/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R18/F1/Q_reg[0]' (FDCE) to 'i_2/Reg1/R16/F1/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R17/F1/Q_reg[0]' (FDCE) to 'i_2/Reg1/R16/F1/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R16/F1/Q_reg[0]' (FDCE) to 'i_2/Reg1/R14/F1/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R15/F1/Q_reg[0]' (FDCE) to 'i_2/Reg1/R14/F1/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R14/F1/Q_reg[0]' (FDCE) to 'i_2/Reg1/R12/F1/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R13/F1/Q_reg[0]' (FDCE) to 'i_2/Reg1/R12/F1/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R12/F1/Q_reg[0]' (FDCE) to 'i_2/Reg1/R10/F1/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R11/F1/Q_reg[0]' (FDCE) to 'i_2/Reg1/R10/F1/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R10/F1/Q_reg[0]' (FDCE) to 'i_2/Reg1/R8/F1/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R9/F1/Q_reg[0]' (FDCE) to 'i_2/Reg1/R8/F1/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R8/F1/Q_reg[0]' (FDCE) to 'i_2/Reg1/R6/F1/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R7/F1/Q_reg[0]' (FDCE) to 'i_2/Reg1/R6/F1/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R6/F1/Q_reg[0]' (FDCE) to 'i_2/Reg1/R4/F1/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R5/F1/Q_reg[0]' (FDCE) to 'i_2/Reg1/R4/F1/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R4/F1/Q_reg[0]' (FDCE) to 'i_2/Reg1/R2/F1/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R3/F1/Q_reg[0]' (FDCE) to 'i_2/Reg1/R2/F1/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R31/F1/Q_reg[1]' (FDCE) to 'i_2/Reg1/R30/F1/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R29/F1/Q_reg[1]' (FDCE) to 'i_2/Reg1/R30/F1/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R30/F1/Q_reg[1]' (FDCE) to 'i_2/Reg1/R28/F1/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R28/F1/Q_reg[1]' (FDCE) to 'i_2/Reg1/R26/F1/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R27/F1/Q_reg[1]' (FDCE) to 'i_2/Reg1/R26/F1/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R26/F1/Q_reg[1]' (FDCE) to 'i_2/Reg1/R24/F1/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R25/F1/Q_reg[1]' (FDCE) to 'i_2/Reg1/R24/F1/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R24/F1/Q_reg[1]' (FDCE) to 'i_2/Reg1/R22/F1/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R23/F1/Q_reg[1]' (FDCE) to 'i_2/Reg1/R22/F1/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R22/F1/Q_reg[1]' (FDCE) to 'i_2/Reg1/R20/F1/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R21/F1/Q_reg[1]' (FDCE) to 'i_2/Reg1/R20/F1/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R20/F1/Q_reg[1]' (FDCE) to 'i_2/Reg1/R18/F1/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R19/F1/Q_reg[1]' (FDCE) to 'i_2/Reg1/R18/F1/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R18/F1/Q_reg[1]' (FDCE) to 'i_2/Reg1/R16/F1/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R17/F1/Q_reg[1]' (FDCE) to 'i_2/Reg1/R16/F1/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R16/F1/Q_reg[1]' (FDCE) to 'i_2/Reg1/R14/F1/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R15/F1/Q_reg[1]' (FDCE) to 'i_2/Reg1/R14/F1/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R14/F1/Q_reg[1]' (FDCE) to 'i_2/Reg1/R12/F1/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R13/F1/Q_reg[1]' (FDCE) to 'i_2/Reg1/R12/F1/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R12/F1/Q_reg[1]' (FDCE) to 'i_2/Reg1/R10/F1/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R11/F1/Q_reg[1]' (FDCE) to 'i_2/Reg1/R10/F1/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R10/F1/Q_reg[1]' (FDCE) to 'i_2/Reg1/R8/F1/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R9/F1/Q_reg[1]' (FDCE) to 'i_2/Reg1/R8/F1/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R8/F1/Q_reg[1]' (FDCE) to 'i_2/Reg1/R6/F1/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R7/F1/Q_reg[1]' (FDCE) to 'i_2/Reg1/R6/F1/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R6/F1/Q_reg[1]' (FDCE) to 'i_2/Reg1/R4/F1/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R5/F1/Q_reg[1]' (FDCE) to 'i_2/Reg1/R4/F1/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R4/F1/Q_reg[1]' (FDCE) to 'i_2/Reg1/R2/F1/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R3/F1/Q_reg[1]' (FDCE) to 'i_2/Reg1/R2/F1/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R31/F1/Q_reg[2]' (FDCE) to 'i_2/Reg1/R30/F1/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R29/F1/Q_reg[2]' (FDCE) to 'i_2/Reg1/R30/F1/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R30/F1/Q_reg[2]' (FDCE) to 'i_2/Reg1/R28/F1/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R28/F1/Q_reg[2]' (FDCE) to 'i_2/Reg1/R26/F1/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R27/F1/Q_reg[2]' (FDCE) to 'i_2/Reg1/R26/F1/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R26/F1/Q_reg[2]' (FDCE) to 'i_2/Reg1/R24/F1/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R25/F1/Q_reg[2]' (FDCE) to 'i_2/Reg1/R24/F1/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R24/F1/Q_reg[2]' (FDCE) to 'i_2/Reg1/R22/F1/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R23/F1/Q_reg[2]' (FDCE) to 'i_2/Reg1/R22/F1/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R22/F1/Q_reg[2]' (FDCE) to 'i_2/Reg1/R20/F1/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R21/F1/Q_reg[2]' (FDCE) to 'i_2/Reg1/R20/F1/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R20/F1/Q_reg[2]' (FDCE) to 'i_2/Reg1/R18/F1/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_2/Reg1/R19/F1/Q_reg[2]' (FDCE) to 'i_2/Reg1/R18/F1/Q_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Controlunit/memWrite_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Controlunit/memRead_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\control/ALUsel_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\control/ALUsel_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\control/ALUsel_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Main_ALU/\ALUresult_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Main_ALU/\ALUresult_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Main_ALU/\ALUresult_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Main_ALU/\ALUresult_reg[7] )
WARNING: [Synth 8-3332] Sequential element (genblk1[0].F1/Q_reg) is unused and will be removed from module Registernew.
WARNING: [Synth 8-3332] Sequential element (genblk1[1].F1/Q_reg) is unused and will be removed from module Registernew.
WARNING: [Synth 8-3332] Sequential element (genblk1[2].F1/Q_reg) is unused and will be removed from module Registernew.
WARNING: [Synth 8-3332] Sequential element (genblk1[3].F1/Q_reg) is unused and will be removed from module Registernew.
WARNING: [Synth 8-3332] Sequential element (genblk1[4].F1/Q_reg) is unused and will be removed from module Registernew.
WARNING: [Synth 8-3332] Sequential element (genblk1[5].F1/Q_reg) is unused and will be removed from module Registernew.
WARNING: [Synth 8-3332] Sequential element (genblk1[6].F1/Q_reg) is unused and will be removed from module Registernew.
WARNING: [Synth 8-3332] Sequential element (genblk1[7].F1/Q_reg) is unused and will be removed from module Registernew.
WARNING: [Synth 8-3332] Sequential element (genblk1[8].F1/Q_reg) is unused and will be removed from module Registernew.
WARNING: [Synth 8-3332] Sequential element (genblk1[9].F1/Q_reg) is unused and will be removed from module Registernew.
WARNING: [Synth 8-3332] Sequential element (genblk1[10].F1/Q_reg) is unused and will be removed from module Registernew.
WARNING: [Synth 8-3332] Sequential element (genblk1[11].F1/Q_reg) is unused and will be removed from module Registernew.
WARNING: [Synth 8-3332] Sequential element (genblk1[12].F1/Q_reg) is unused and will be removed from module Registernew.
WARNING: [Synth 8-3332] Sequential element (genblk1[13].F1/Q_reg) is unused and will be removed from module Registernew.
WARNING: [Synth 8-3332] Sequential element (genblk1[14].F1/Q_reg) is unused and will be removed from module Registernew.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].F1/Q_reg) is unused and will be removed from module Registernew.
WARNING: [Synth 8-3332] Sequential element (genblk1[16].F1/Q_reg) is unused and will be removed from module Registernew.
WARNING: [Synth 8-3332] Sequential element (genblk1[17].F1/Q_reg) is unused and will be removed from module Registernew.
WARNING: [Synth 8-3332] Sequential element (genblk1[18].F1/Q_reg) is unused and will be removed from module Registernew.
WARNING: [Synth 8-3332] Sequential element (genblk1[19].F1/Q_reg) is unused and will be removed from module Registernew.
WARNING: [Synth 8-3332] Sequential element (genblk1[20].F1/Q_reg) is unused and will be removed from module Registernew.
WARNING: [Synth 8-3332] Sequential element (genblk1[21].F1/Q_reg) is unused and will be removed from module Registernew.
WARNING: [Synth 8-3332] Sequential element (genblk1[22].F1/Q_reg) is unused and will be removed from module Registernew.
WARNING: [Synth 8-3332] Sequential element (genblk1[23].F1/Q_reg) is unused and will be removed from module Registernew.
WARNING: [Synth 8-3332] Sequential element (genblk1[24].F1/Q_reg) is unused and will be removed from module Registernew.
WARNING: [Synth 8-3332] Sequential element (genblk1[25].F1/Q_reg) is unused and will be removed from module Registernew.
WARNING: [Synth 8-3332] Sequential element (genblk1[26].F1/Q_reg) is unused and will be removed from module Registernew.
WARNING: [Synth 8-3332] Sequential element (genblk1[27].F1/Q_reg) is unused and will be removed from module Registernew.
WARNING: [Synth 8-3332] Sequential element (genblk1[28].F1/Q_reg) is unused and will be removed from module Registernew.
WARNING: [Synth 8-3332] Sequential element (genblk1[29].F1/Q_reg) is unused and will be removed from module Registernew.
WARNING: [Synth 8-3332] Sequential element (genblk1[30].F1/Q_reg) is unused and will be removed from module Registernew.
WARNING: [Synth 8-3332] Sequential element (genblk1[31].F1/Q_reg) is unused and will be removed from module Registernew.
WARNING: [Synth 8-3332] Sequential element (ALUop_reg[1]) is unused and will be removed from module CU.
WARNING: [Synth 8-3332] Sequential element (ALUop_reg[0]) is unused and will be removed from module CU.
WARNING: [Synth 8-3332] Sequential element (branch_reg) is unused and will be removed from module CU.
WARNING: [Synth 8-3332] Sequential element (memRead_reg) is unused and will be removed from module CU.
WARNING: [Synth 8-3332] Sequential element (memToReg_reg) is unused and will be removed from module CU.
WARNING: [Synth 8-3332] Sequential element (memWrite_reg) is unused and will be removed from module CU.
WARNING: [Synth 8-3332] Sequential element (ALUsrc_reg) is unused and will be removed from module CU.
WARNING: [Synth 8-3332] Sequential element (RegWrite_reg) is unused and will be removed from module CU.
WARNING: [Synth 8-3332] Sequential element (jump_reg) is unused and will be removed from module CU.
WARNING: [Synth 8-3332] Sequential element (auipc_reg) is unused and will be removed from module CU.
WARNING: [Synth 8-3332] Sequential element (jal_reg) is unused and will be removed from module CU.
WARNING: [Synth 8-3332] Sequential element (flag_reg) is unused and will be removed from module CU.
WARNING: [Synth 8-3332] Sequential element (D1/e_reg[2]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (D1/e_reg[1]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (D1/e_reg[0]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R1/F1/Q_reg[31]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R1/F1/Q_reg[30]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R1/F1/Q_reg[29]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R1/F1/Q_reg[28]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R1/F1/Q_reg[27]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R1/F1/Q_reg[26]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R1/F1/Q_reg[25]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R1/F1/Q_reg[24]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R1/F1/Q_reg[23]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R1/F1/Q_reg[22]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R1/F1/Q_reg[21]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R1/F1/Q_reg[20]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R1/F1/Q_reg[19]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R1/F1/Q_reg[18]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R1/F1/Q_reg[17]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R1/F1/Q_reg[16]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R1/F1/Q_reg[15]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R1/F1/Q_reg[14]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R1/F1/Q_reg[13]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R1/F1/Q_reg[12]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R1/F1/Q_reg[11]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R1/F1/Q_reg[10]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R1/F1/Q_reg[9]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R1/F1/Q_reg[8]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R1/F1/Q_reg[7]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R1/F1/Q_reg[6]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R1/F1/Q_reg[5]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R1/F1/Q_reg[4]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R1/F1/Q_reg[3]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R1/F1/Q_reg[2]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R1/F1/Q_reg[1]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R1/F1/Q_reg[0]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R2/F1/Q_reg[0]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R2/F1/Q_reg[1]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R2/F1/Q_reg[2]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R2/F1/Q_reg[3]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R2/F1/Q_reg[4]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R2/F1/Q_reg[5]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R2/F1/Q_reg[6]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R2/F1/Q_reg[7]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R2/F1/Q_reg[8]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R2/F1/Q_reg[9]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R2/F1/Q_reg[10]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R2/F1/Q_reg[11]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R2/F1/Q_reg[12]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R2/F1/Q_reg[13]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R2/F1/Q_reg[14]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R2/F1/Q_reg[15]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R2/F1/Q_reg[16]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R2/F1/Q_reg[17]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R2/F1/Q_reg[18]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R2/F1/Q_reg[19]) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (R2/F1/Q_reg[20]) is unused and will be removed from module RegisterFile.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 562.125 ; gain = 351.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|Instmem     | p_0_out    | 256x8         | LUT            | 
|Instmem     | p_0_out    | 256x8         | LUT            | 
|Instmem     | p_0_out    | 256x8         | LUT            | 
|Instmem     | p_0_out    | 256x8         | LUT            | 
|Instmem     | p_0_out    | 256x8         | LUT            | 
|Instmem     | p_0_out    | 256x8         | LUT            | 
|Instmem     | p_0_out    | 256x8         | LUT            | 
|Instmem     | p_0_out    | 256x8         | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 562.125 ; gain = 351.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 562.125 ; gain = 351.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 562.125 ; gain = 351.738
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 562.125 ; gain = 351.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 562.125 ; gain = 351.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 562.125 ; gain = 351.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 562.125 ; gain = 351.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 562.125 ; gain = 351.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 562.125 ; gain = 351.738
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 472 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 562.125 ; gain = 331.547
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 562.125 ; gain = 351.738
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
419 Infos, 238 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 562.605 ; gain = 339.234
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sabouzeid0/Desktop/Milestone 3/Milestone 2/Project 1 - Milestone 2/Project 1 - Milestone 2.runs/synth_1/RISCV.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 562.605 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Oct 28 22:31:52 2019...
