"use strict";(self.webpackChunkPCB_Design=self.webpackChunkPCB_Design||[]).push([[2657],{8277:(t,n,e)=>{e.r(n),e.d(n,{assets:()=>c,contentTitle:()=>r,default:()=>d,frontMatter:()=>a,metadata:()=>o,toc:()=>u});const o=JSON.parse('{"id":"layout/outline-constraints","title":"Outline and constraints","description":"","source":"@site/docs/04_layout/03_outline-constraints.md","sourceDirName":"04_layout","slug":"/layout/outline-constraints","permalink":"/PCB-Design-with-KiCad/docs/layout/outline-constraints","draft":false,"unlisted":false,"editUrl":"https://github.com/CagriCatik/PCB-Design-with-KiCad/tree/edit/main/webpage/docs/04_layout/03_outline-constraints.md","tags":[],"version":"current","sidebarPosition":3,"frontMatter":{},"sidebar":"layoutSidebar","previous":{"title":"Start Pcbnew, import footprints","permalink":"/PCB-Design-with-KiCad/docs/layout/start-pcbnew"},"next":{"title":"Component placement","permalink":"/PCB-Design-with-KiCad/docs/layout/component-placement"}}');var i=e(4848),s=e(8453);const a={},r="Outline and constraints",c={},u=[];function l(t){const n={h1:"h1",header:"header",...(0,s.R)(),...t.components};return(0,i.jsx)(n.header,{children:(0,i.jsx)(n.h1,{id:"outline-and-constraints",children:"Outline and constraints"})})}function d(t={}){const{wrapper:n}={...(0,s.R)(),...t.components};return n?(0,i.jsx)(n,{...t,children:(0,i.jsx)(l,{...t})}):l(t)}},8453:(t,n,e)=>{e.d(n,{R:()=>a,x:()=>r});var o=e(6540);const i={},s=o.createContext(i);function a(t){const n=o.useContext(s);return o.useMemo((function(){return"function"==typeof t?t(n):{...n,...t}}),[n,t])}function r(t){let n;return n=t.disableParentContext?"function"==typeof t.components?t.components(i):t.components||i:a(t.components),o.createElement(s.Provider,{value:n},t.children)}}}]);