module pipeline (out, in, clock); 
	output out; 
	input in, clock; 
	reg out, pipe[1:2]; 
	always @(posedge clock) begin 
		out = pipe[2]; 
		pipe[2] = pipe[1]; 
		pipe[1] = in; 
	end 
endmodule