--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Controller.twx Controller.ncd -o Controller.twr
Controller.pcf -ucf Controller.ucf

Design file:              Controller.ncd
Physical constraint file: Controller.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RST         |    6.552(R)|   -0.110(R)|CLK_BUFGP         |   0.000|
SW<0>       |    3.325(R)|   -0.043(R)|CLK_BUFGP         |   0.000|
SW<1>       |    2.545(R)|   -0.281(R)|CLK_BUFGP         |   0.000|
SW<2>       |    4.761(R)|   -0.019(R)|CLK_BUFGP         |   0.000|
SW<3>       |    3.570(R)|   -0.862(R)|CLK_BUFGP         |   0.000|
SW<4>       |    4.034(R)|   -0.846(R)|CLK_BUFGP         |   0.000|
SW<5>       |    4.356(R)|   -1.052(R)|CLK_BUFGP         |   0.000|
SW<6>       |    4.917(R)|   -1.327(R)|CLK_BUFGP         |   0.000|
SW<7>       |    4.363(R)|   -0.890(R)|CLK_BUFGP         |   0.000|
SW<8>       |    4.406(R)|   -0.424(R)|CLK_BUFGP         |   0.000|
SW<9>       |    4.649(R)|   -0.073(R)|CLK_BUFGP         |   0.000|
SW<10>      |    3.587(R)|    0.253(R)|CLK_BUFGP         |   0.000|
SW<11>      |    3.724(R)|    0.224(R)|CLK_BUFGP         |   0.000|
SW<12>      |    3.963(R)|   -0.317(R)|CLK_BUFGP         |   0.000|
SW<13>      |    3.006(R)|    0.070(R)|CLK_BUFGP         |   0.000|
SW<14>      |    4.412(R)|   -0.282(R)|CLK_BUFGP         |   0.000|
SW<15>      |    4.287(R)|    0.259(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Led<0>      |   12.105(R)|CLK_BUFGP         |   0.000|
Led<1>      |   11.812(R)|CLK_BUFGP         |   0.000|
Led<2>      |   12.348(R)|CLK_BUFGP         |   0.000|
Led<3>      |   12.056(R)|CLK_BUFGP         |   0.000|
Led<4>      |   11.541(R)|CLK_BUFGP         |   0.000|
Led<5>      |   12.084(R)|CLK_BUFGP         |   0.000|
Led<6>      |   12.222(R)|CLK_BUFGP         |   0.000|
Light<0>    |    9.829(R)|CLK_BUFGP         |   0.000|
Light<1>    |    8.758(R)|CLK_BUFGP         |   0.000|
Light<2>    |   10.079(R)|CLK_BUFGP         |   0.000|
Light<3>    |    9.814(R)|CLK_BUFGP         |   0.000|
Light<4>    |    8.994(R)|CLK_BUFGP         |   0.000|
Light<5>    |    9.551(R)|CLK_BUFGP         |   0.000|
Light<6>    |    9.878(R)|CLK_BUFGP         |   0.000|
Light<7>    |   10.023(R)|CLK_BUFGP         |   0.000|
Light<8>    |   10.562(R)|CLK_BUFGP         |   0.000|
Light<9>    |   10.272(R)|CLK_BUFGP         |   0.000|
Light<10>   |   10.839(R)|CLK_BUFGP         |   0.000|
Light<11>   |   10.717(R)|CLK_BUFGP         |   0.000|
Light<12>   |   10.870(R)|CLK_BUFGP         |   0.000|
Light<13>   |   10.829(R)|CLK_BUFGP         |   0.000|
Light<14>   |   11.088(R)|CLK_BUFGP         |   0.000|
Light<15>   |   10.736(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.766|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Oct 29 19:58:32 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 178 MB



