#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000177033b5b70 .scope module, "A1_tb" "A1_tb" 2 4;
 .timescale -9 -10;
L_0000017703398780 .functor BUFZ 32, L_000001770342d120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001770342df80_0 .net *"_ivl_0", 31 0, L_000001770342d120;  1 drivers
v000001770342d3a0_0 .net "ad", 15 0, v00000177034284e0_0;  1 drivers
v000001770342cc20_0 .var "clk", 0 0;
v000001770342e700_0 .net "data", 31 0, L_0000017703398780;  1 drivers
v000001770342ec00_0 .net "finish_flag", 0 0, v000001770342e8e0_0;  1 drivers
v000001770342efc0 .array "mem", 0 10000, 31 0;
v000001770342f060_0 .net "out", 31 0, v000001770342da80_0;  1 drivers
v000001770342f100_0 .var "rst", 0 0;
v000001770342d620_0 .var "start_flag", 0 0;
v000001770342dc60_0 .var "start_index", 2 0;
L_000001770342d120 .array/port v000001770342efc0, v00000177034284e0_0;
S_0000017703326110 .scope module, "A1" "A1" 2 42, 3 2 0, S_00000177033b5b70;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 16 "ad";
    .port_info 5 /OUTPUT 1 "finish_flag";
v0000017703428580_0 .var "a1_0", 31 0;
v0000017703428440_0 .var "a1_1", 31 0;
v00000177034275e0_0 .var "a2_0", 31 0;
v0000017703428080_0 .var "a2_1", 31 0;
v0000017703427900_0 .var "a3_0", 31 0;
v0000017703427360_0 .var "a3_1", 31 0;
v0000017703427cc0_0 .var "a4_0", 31 0;
v0000017703427d60_0 .var "a4_1", 31 0;
v0000017703427fe0_0 .var "a5_0", 31 0;
v0000017703428800_0 .var "a5_1", 31 0;
v0000017703428760_0 .var "a6_0", 31 0;
v0000017703427400_0 .var "a6_1", 31 0;
v0000017703428620_0 .var "a7_0", 31 0;
v0000017703427e00_0 .var "a7_1", 31 0;
v0000017703428120_0 .var "a8_0", 31 0;
v00000177034283a0_0 .var "a8_1", 31 0;
v00000177034284e0_0 .var "ad", 15 0;
v0000017703428260_0 .var "b1_1", 31 0;
v0000017703428300_0 .var "b1_2", 31 0;
v0000017703427180_0 .var "b2_1", 31 0;
v0000017703427220_0 .var "b2_2", 31 0;
v00000177034286c0_0 .var "b3_1", 31 0;
v00000177034274a0_0 .var "b3_2", 31 0;
v000001770342dee0_0 .var "b4_1", 31 0;
v000001770342e200_0 .var "b4_2", 31 0;
v000001770342e7a0_0 .var "b5_1", 31 0;
v000001770342e520_0 .var "b5_2", 31 0;
v000001770342db20_0 .var "b6_1", 31 0;
v000001770342e340_0 .var "b6_2", 31 0;
v000001770342ce00_0 .var "b7_1", 31 0;
v000001770342ea20_0 .var "b7_2", 31 0;
v000001770342d1c0_0 .var "b8_1", 31 0;
v000001770342d4e0_0 .var "b8_2", 31 0;
v000001770342e0c0_0 .net "clk", 0 0, v000001770342cc20_0;  1 drivers
v000001770342cae0_0 .net "data", 31 0, L_0000017703398780;  alias, 1 drivers
v000001770342e8e0_0 .var "finish_flag", 0 0;
v000001770342d6c0_0 .var "gm", 31 0;
v000001770342ed40_0 .net "out", 31 0, L_0000017703435750;  1 drivers
v000001770342dda0_0 .net "out_0", 31 0, L_00000177034377d0;  1 drivers
v000001770342cb80_0 .net "out_1", 31 0, L_000001770342ca40;  1 drivers
v000001770342d080_0 .net "out_2", 31 0, L_000001770342f420;  1 drivers
v000001770342e2a0_0 .net "out_3", 31 0, L_0000017703431740;  1 drivers
v000001770342e840_0 .net "out_4", 31 0, L_0000017703430e80;  1 drivers
v000001770342d940_0 .net "out_5", 31 0, L_0000017703432f00;  1 drivers
v000001770342cfe0_0 .net "out_6", 31 0, L_0000017703434800;  1 drivers
v000001770342d300_0 .net "out_7", 31 0, L_0000017703437050;  1 drivers
v000001770342cf40_0 .var "ppl_0", 31 0;
v000001770342de40_0 .var "ppl_1", 31 0;
v000001770342ef20_0 .var "ppl_4", 31 0;
v000001770342da80_0 .var "result", 31 0;
v000001770342e3e0_0 .net "rst", 0 0, v000001770342f100_0;  1 drivers
S_00000177033262a0 .scope module, "fixpmul_10" "fixpmul" 3 35, 4 1 0, S_0000017703326110;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "o";
v00000177033a1ce0_0 .net/s *"_ivl_0", 63 0, L_00000177034379b0;  1 drivers
v00000177033a2fa0_0 .net/s *"_ivl_2", 63 0, L_0000017703437870;  1 drivers
v00000177033a2d20_0 .net *"_ivl_6", 63 0, L_0000017703438270;  1 drivers
v00000177033a1600_0 .net *"_ivl_8", 47 0, L_00000177034389f0;  1 drivers
v00000177033a1740_0 .net/s "a", 31 0, v000001770342cf40_0;  1 drivers
v00000177033a2460_0 .net/s "b", 31 0, v000001770342d6c0_0;  1 drivers
v00000177033a1920_0 .net/s "long", 63 0, L_0000017703438450;  1 drivers
v00000177033a2aa0_0 .net/s "o", 31 0, L_00000177034377d0;  alias, 1 drivers
L_00000177034379b0 .extend/s 64, v000001770342cf40_0;
L_0000017703437870 .extend/s 64, v000001770342d6c0_0;
L_0000017703438450 .arith/mult 64, L_00000177034379b0, L_0000017703437870;
L_00000177034389f0 .part L_0000017703438450, 16, 48;
L_0000017703438270 .extend/s 64, L_00000177034389f0;
L_00000177034377d0 .part L_0000017703438270, 0, 32;
S_0000017703326430 .scope module, "pe1" "pe" 3 27, 5 2 0, S_0000017703326110;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INOUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "a1";
    .port_info 4 /INPUT 32 "a2";
    .port_info 5 /INPUT 32 "b1";
    .port_info 6 /INPUT 32 "b2";
    .port_info 7 /OUTPUT 32 "out";
v00000177033d6f70_0 .net *"_ivl_2", 31 0, L_000001770342ccc0;  1 drivers
v00000177033d7ab0_0 .net *"_ivl_4", 31 0, L_000001770342d440;  1 drivers
v00000177033d7150_0 .net "a1", 31 0, v0000017703428580_0;  1 drivers
v00000177033d73d0_0 .net "a2", 31 0, v0000017703428440_0;  1 drivers
v00000177033d71f0_0 .net "b1", 31 0, v0000017703428260_0;  1 drivers
v00000177033d6b10_0 .net "b2", 31 0, v0000017703428300_0;  1 drivers
v00000177033d7d30_0 .net "clk", 0 0, v000001770342cc20_0;  alias, 1 drivers
v00000177033d75b0_0 .net "in", 31 0, v000001770342de40_0;  1 drivers
v00000177033d6bb0_0 .net "in_1", 31 0, L_000001770342c9a0;  1 drivers
v00000177033d6750_0 .net "out", 31 0, L_000001770342ca40;  alias, 1 drivers
v00000177033d6110_0 .net "out1", 31 0, L_000001770342e980;  1 drivers
v00000177033d7790_0 .net "out2", 31 0, L_000001770342d9e0;  1 drivers
v00000177033d6250_0 .net "out3", 31 0, L_000001770342f7e0;  1 drivers
v00000177033d67f0_0 .net "out4", 31 0, L_000001770342fec0;  1 drivers
v00000177033d69d0_0 .var "reg1", 31 0;
v00000177033d6890_0 .var "reg2", 31 0;
v00000177033d7830_0 .net "rst", 0 0, v000001770342f100_0;  alias, 1 drivers
E_00000177033a8970/0 .event negedge, v00000177033d7830_0;
E_00000177033a8970/1 .event posedge, v00000177033d7d30_0;
E_00000177033a8970 .event/or E_00000177033a8970/0, E_00000177033a8970/1;
L_000001770342c9a0 .arith/sum 32, L_000001770342e980, L_000001770342d9e0;
L_000001770342ccc0 .arith/sub 32, v000001770342de40_0, L_000001770342c9a0;
L_000001770342d440 .arith/sum 32, L_000001770342ccc0, L_000001770342f7e0;
L_000001770342ca40 .arith/sum 32, L_000001770342d440, L_000001770342fec0;
S_00000177032f2a50 .scope module, "fixpmul_1" "fixpmul" 5 32, 4 1 0, S_0000017703326430;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "o";
v00000177033a2a00_0 .net/s *"_ivl_0", 63 0, L_000001770342d260;  1 drivers
v00000177033a1b00_0 .net/s *"_ivl_2", 63 0, L_000001770342cd60;  1 drivers
v00000177033a2dc0_0 .net *"_ivl_6", 63 0, L_000001770342cea0;  1 drivers
v00000177033a2f00_0 .net *"_ivl_8", 47 0, L_000001770342d580;  1 drivers
v00000177033a25a0_0 .net/s "a", 31 0, v0000017703428440_0;  alias, 1 drivers
v00000177033a2640_0 .net/s "b", 31 0, v00000177033d6890_0;  1 drivers
v00000177033841d0_0 .net/s "long", 63 0, L_000001770342e160;  1 drivers
v0000017703384e50_0 .net/s "o", 31 0, L_000001770342e980;  alias, 1 drivers
L_000001770342d260 .extend/s 64, v0000017703428440_0;
L_000001770342cd60 .extend/s 64, v00000177033d6890_0;
L_000001770342e160 .arith/mult 64, L_000001770342d260, L_000001770342cd60;
L_000001770342d580 .part L_000001770342e160, 16, 48;
L_000001770342cea0 .extend/s 64, L_000001770342d580;
L_000001770342e980 .part L_000001770342cea0, 0, 32;
S_00000177032f2be0 .scope module, "fixpmul_2" "fixpmul" 5 33, 4 1 0, S_0000017703326430;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "o";
v00000177033857b0_0 .net/s *"_ivl_0", 63 0, L_000001770342d760;  1 drivers
v00000177033852b0_0 .net/s *"_ivl_2", 63 0, L_000001770342d800;  1 drivers
v0000017703384630_0 .net *"_ivl_6", 63 0, L_000001770342eac0;  1 drivers
v0000017703385ad0_0 .net *"_ivl_8", 47 0, L_000001770342d8a0;  1 drivers
v00000177033855d0_0 .net/s "a", 31 0, v0000017703428580_0;  alias, 1 drivers
v0000017703384a90_0 .net/s "b", 31 0, v00000177033d69d0_0;  1 drivers
v00000177033d7470_0 .net/s "long", 63 0, L_000001770342e020;  1 drivers
v00000177033d6930_0 .net/s "o", 31 0, L_000001770342d9e0;  alias, 1 drivers
L_000001770342d760 .extend/s 64, v0000017703428580_0;
L_000001770342d800 .extend/s 64, v00000177033d69d0_0;
L_000001770342e020 .arith/mult 64, L_000001770342d760, L_000001770342d800;
L_000001770342d8a0 .part L_000001770342e020, 16, 48;
L_000001770342eac0 .extend/s 64, L_000001770342d8a0;
L_000001770342d9e0 .part L_000001770342eac0, 0, 32;
S_00000177032f2d70 .scope module, "fixpmul_3" "fixpmul" 5 34, 4 1 0, S_0000017703326430;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "o";
v00000177033d7dd0_0 .net/s *"_ivl_0", 63 0, L_000001770342eb60;  1 drivers
v00000177033d7650_0 .net/s *"_ivl_2", 63 0, L_000001770342dd00;  1 drivers
v00000177033d66b0_0 .net *"_ivl_6", 63 0, L_000001770342f2e0;  1 drivers
v00000177033d6070_0 .net *"_ivl_8", 47 0, L_000001770342f920;  1 drivers
v00000177033d7010_0 .net/s "a", 31 0, v0000017703428260_0;  alias, 1 drivers
v00000177033d76f0_0 .net/s "b", 31 0, v00000177033d69d0_0;  alias, 1 drivers
v00000177033d7c90_0 .net/s "long", 63 0, L_000001770342eca0;  1 drivers
v00000177033d6cf0_0 .net/s "o", 31 0, L_000001770342f7e0;  alias, 1 drivers
L_000001770342eb60 .extend/s 64, v0000017703428260_0;
L_000001770342dd00 .extend/s 64, v00000177033d69d0_0;
L_000001770342eca0 .arith/mult 64, L_000001770342eb60, L_000001770342dd00;
L_000001770342f920 .part L_000001770342eca0, 16, 48;
L_000001770342f2e0 .extend/s 64, L_000001770342f920;
L_000001770342f7e0 .part L_000001770342f2e0, 0, 32;
S_00000177033495c0 .scope module, "fixpmul_4" "fixpmul" 5 35, 4 1 0, S_0000017703326430;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "o";
v00000177033d61b0_0 .net/s *"_ivl_0", 63 0, L_0000017703430780;  1 drivers
v00000177033d7510_0 .net/s *"_ivl_2", 63 0, L_000001770342f880;  1 drivers
v00000177033d6610_0 .net *"_ivl_6", 63 0, L_00000177034303c0;  1 drivers
v00000177033d6d90_0 .net *"_ivl_8", 47 0, L_0000017703430640;  1 drivers
v00000177033d7a10_0 .net/s "a", 31 0, v0000017703428300_0;  alias, 1 drivers
v00000177033d7290_0 .net/s "b", 31 0, v00000177033d6890_0;  alias, 1 drivers
v00000177033d6ed0_0 .net/s "long", 63 0, L_0000017703430460;  1 drivers
v00000177033d7330_0 .net/s "o", 31 0, L_000001770342fec0;  alias, 1 drivers
L_0000017703430780 .extend/s 64, v0000017703428300_0;
L_000001770342f880 .extend/s 64, v00000177033d6890_0;
L_0000017703430460 .arith/mult 64, L_0000017703430780, L_000001770342f880;
L_0000017703430640 .part L_0000017703430460, 16, 48;
L_00000177034303c0 .extend/s 64, L_0000017703430640;
L_000001770342fec0 .part L_00000177034303c0, 0, 32;
S_0000017703349860 .scope module, "pe2" "pe" 3 28, 5 2 0, S_0000017703326110;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INOUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "a1";
    .port_info 4 /INPUT 32 "a2";
    .port_info 5 /INPUT 32 "b1";
    .port_info 6 /INPUT 32 "b2";
    .port_info 7 /OUTPUT 32 "out";
v00000177033d9de0_0 .net *"_ivl_2", 31 0, L_0000017703430500;  1 drivers
v00000177033d97a0_0 .net *"_ivl_4", 31 0, L_000001770342fe20;  1 drivers
v00000177033d86c0_0 .net "a1", 31 0, v00000177034275e0_0;  1 drivers
v00000177033d93e0_0 .net "a2", 31 0, v0000017703428080_0;  1 drivers
v00000177033d9840_0 .net "b1", 31 0, v0000017703427180_0;  1 drivers
v00000177033d8440_0 .net "b2", 31 0, v0000017703427220_0;  1 drivers
v00000177033d9480_0 .net "clk", 0 0, v000001770342cc20_0;  alias, 1 drivers
v00000177033d9520_0 .net "in", 31 0, L_000001770342ca40;  alias, 1 drivers
v00000177033d89e0_0 .net "in_1", 31 0, L_000001770342fba0;  1 drivers
v00000177033d9200_0 .net "out", 31 0, L_000001770342f420;  alias, 1 drivers
v00000177033d8a80_0 .net "out1", 31 0, L_000001770342f9c0;  1 drivers
v00000177033d88a0_0 .net "out2", 31 0, L_000001770342fc40;  1 drivers
v00000177033d8d00_0 .net "out3", 31 0, L_000001770342f4c0;  1 drivers
v00000177033d9b60_0 .net "out4", 31 0, L_000001770342f380;  1 drivers
v00000177033d8b20_0 .var "reg1", 31 0;
v00000177033d9d40_0 .var "reg2", 31 0;
v00000177033d8bc0_0 .net "rst", 0 0, v000001770342f100_0;  alias, 1 drivers
L_000001770342fba0 .arith/sum 32, L_000001770342f9c0, L_000001770342fc40;
L_0000017703430500 .arith/sub 32, L_000001770342ca40, L_000001770342fba0;
L_000001770342fe20 .arith/sum 32, L_0000017703430500, L_000001770342f4c0;
L_000001770342f420 .arith/sum 32, L_000001770342fe20, L_000001770342f380;
S_000001770332ca70 .scope module, "fixpmul_1" "fixpmul" 5 32, 4 1 0, S_0000017703349860;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "o";
v00000177033d6a70_0 .net/s *"_ivl_0", 63 0, L_00000177034301e0;  1 drivers
v00000177033d70b0_0 .net/s *"_ivl_2", 63 0, L_000001770342ff60;  1 drivers
v00000177033d6c50_0 .net *"_ivl_6", 63 0, L_000001770342f560;  1 drivers
v00000177033d6e30_0 .net *"_ivl_8", 47 0, L_00000177034300a0;  1 drivers
v00000177033d78d0_0 .net/s "a", 31 0, v0000017703428080_0;  alias, 1 drivers
v00000177033d7970_0 .net/s "b", 31 0, v00000177033d9d40_0;  1 drivers
v00000177033d7b50_0 .net/s "long", 63 0, L_0000017703430140;  1 drivers
v00000177033d7bf0_0 .net/s "o", 31 0, L_000001770342f9c0;  alias, 1 drivers
L_00000177034301e0 .extend/s 64, v0000017703428080_0;
L_000001770342ff60 .extend/s 64, v00000177033d9d40_0;
L_0000017703430140 .arith/mult 64, L_00000177034301e0, L_000001770342ff60;
L_00000177034300a0 .part L_0000017703430140, 16, 48;
L_000001770342f560 .extend/s 64, L_00000177034300a0;
L_000001770342f9c0 .part L_000001770342f560, 0, 32;
S_000001770332cc00 .scope module, "fixpmul_2" "fixpmul" 5 33, 4 1 0, S_0000017703349860;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "o";
v00000177033d7e70_0 .net/s *"_ivl_0", 63 0, L_00000177034305a0;  1 drivers
v00000177033d62f0_0 .net/s *"_ivl_2", 63 0, L_000001770342f6a0;  1 drivers
v00000177033d6390_0 .net *"_ivl_6", 63 0, L_00000177034306e0;  1 drivers
v00000177033d6430_0 .net *"_ivl_8", 47 0, L_000001770342fa60;  1 drivers
v00000177033d7f10_0 .net/s "a", 31 0, v00000177034275e0_0;  alias, 1 drivers
v00000177033d64d0_0 .net/s "b", 31 0, v00000177033d8b20_0;  1 drivers
v00000177033d6570_0 .net/s "long", 63 0, L_000001770342f600;  1 drivers
v00000177033d9340_0 .net/s "o", 31 0, L_000001770342fc40;  alias, 1 drivers
L_00000177034305a0 .extend/s 64, v00000177034275e0_0;
L_000001770342f6a0 .extend/s 64, v00000177033d8b20_0;
L_000001770342f600 .arith/mult 64, L_00000177034305a0, L_000001770342f6a0;
L_000001770342fa60 .part L_000001770342f600, 16, 48;
L_00000177034306e0 .extend/s 64, L_000001770342fa60;
L_000001770342fc40 .part L_00000177034306e0, 0, 32;
S_000001770332cd90 .scope module, "fixpmul_3" "fixpmul" 5 34, 4 1 0, S_0000017703349860;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "o";
v00000177033d8c60_0 .net/s *"_ivl_0", 63 0, L_000001770342fce0;  1 drivers
v00000177033d84e0_0 .net/s *"_ivl_2", 63 0, L_000001770342fb00;  1 drivers
v00000177033d8260_0 .net *"_ivl_6", 63 0, L_000001770342f740;  1 drivers
v00000177033d9020_0 .net *"_ivl_8", 47 0, L_0000017703430000;  1 drivers
v00000177033d9c00_0 .net/s "a", 31 0, v0000017703427180_0;  alias, 1 drivers
v00000177033d83a0_0 .net/s "b", 31 0, v00000177033d8b20_0;  alias, 1 drivers
v00000177033d8580_0 .net/s "long", 63 0, L_000001770342fd80;  1 drivers
v00000177033d9a20_0 .net/s "o", 31 0, L_000001770342f4c0;  alias, 1 drivers
L_000001770342fce0 .extend/s 64, v0000017703427180_0;
L_000001770342fb00 .extend/s 64, v00000177033d8b20_0;
L_000001770342fd80 .arith/mult 64, L_000001770342fce0, L_000001770342fb00;
L_0000017703430000 .part L_000001770342fd80, 16, 48;
L_000001770342f740 .extend/s 64, L_0000017703430000;
L_000001770342f4c0 .part L_000001770342f740, 0, 32;
S_00000177034198c0 .scope module, "fixpmul_4" "fixpmul" 5 35, 4 1 0, S_0000017703349860;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "o";
v00000177033d8940_0 .net/s *"_ivl_0", 63 0, L_0000017703430820;  1 drivers
v00000177033d8300_0 .net/s *"_ivl_2", 63 0, L_0000017703430280;  1 drivers
v00000177033d9ca0_0 .net *"_ivl_6", 63 0, L_000001770342f240;  1 drivers
v00000177033d98e0_0 .net *"_ivl_8", 47 0, L_000001770342f1a0;  1 drivers
v00000177033d8760_0 .net/s "a", 31 0, v0000017703427220_0;  alias, 1 drivers
v00000177033d9ac0_0 .net/s "b", 31 0, v00000177033d9d40_0;  alias, 1 drivers
v00000177033d8800_0 .net/s "long", 63 0, L_0000017703430320;  1 drivers
v00000177033d8620_0 .net/s "o", 31 0, L_000001770342f380;  alias, 1 drivers
L_0000017703430820 .extend/s 64, v0000017703427220_0;
L_0000017703430280 .extend/s 64, v00000177033d9d40_0;
L_0000017703430320 .arith/mult 64, L_0000017703430820, L_0000017703430280;
L_000001770342f1a0 .part L_0000017703430320, 16, 48;
L_000001770342f240 .extend/s 64, L_000001770342f1a0;
L_000001770342f380 .part L_000001770342f240, 0, 32;
S_0000017703419b60 .scope module, "pe3" "pe" 3 29, 5 2 0, S_0000017703326110;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INOUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "a1";
    .port_info 4 /INPUT 32 "a2";
    .port_info 5 /INPUT 32 "b1";
    .port_info 6 /INPUT 32 "b2";
    .port_info 7 /OUTPUT 32 "out";
v00000177033da450_0 .net *"_ivl_2", 31 0, L_00000177034326e0;  1 drivers
v00000177033da950_0 .net *"_ivl_4", 31 0, L_0000017703431d80;  1 drivers
v00000177033da8b0_0 .net "a1", 31 0, v0000017703427900_0;  1 drivers
v00000177033db710_0 .net "a2", 31 0, v0000017703427360_0;  1 drivers
v00000177033dbad0_0 .net "b1", 31 0, v00000177034286c0_0;  1 drivers
v00000177033dac70_0 .net "b2", 31 0, v00000177034274a0_0;  1 drivers
v00000177033daf90_0 .net "clk", 0 0, v000001770342cc20_0;  alias, 1 drivers
v00000177033dbcb0_0 .net "in", 31 0, L_000001770342f420;  alias, 1 drivers
v00000177033db7b0_0 .net "in_1", 31 0, L_0000017703432820;  1 drivers
v00000177033dae50_0 .net "out", 31 0, L_0000017703431740;  alias, 1 drivers
v00000177033da9f0_0 .net "out1", 31 0, L_0000017703431560;  1 drivers
v00000177033db030_0 .net "out2", 31 0, L_0000017703431100;  1 drivers
v00000177033da6d0_0 .net "out3", 31 0, L_0000017703430de0;  1 drivers
v00000177033db2b0_0 .net "out4", 31 0, L_0000017703433040;  1 drivers
v00000177033dbd50_0 .var "reg1", 31 0;
v00000177033dbdf0_0 .var "reg2", 31 0;
v00000177033dbb70_0 .net "rst", 0 0, v000001770342f100_0;  alias, 1 drivers
L_0000017703432820 .arith/sum 32, L_0000017703431560, L_0000017703431100;
L_00000177034326e0 .arith/sub 32, L_000001770342f420, L_0000017703432820;
L_0000017703431d80 .arith/sum 32, L_00000177034326e0, L_0000017703430de0;
L_0000017703431740 .arith/sum 32, L_0000017703431d80, L_0000017703433040;
S_0000017703419cf0 .scope module, "fixpmul_1" "fixpmul" 5 32, 4 1 0, S_0000017703419b60;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "o";
v00000177033d8da0_0 .net/s *"_ivl_0", 63 0, L_0000017703431ce0;  1 drivers
v00000177033d8e40_0 .net/s *"_ivl_2", 63 0, L_0000017703431060;  1 drivers
v00000177033d9f20_0 .net *"_ivl_6", 63 0, L_0000017703432500;  1 drivers
v00000177033d8ee0_0 .net *"_ivl_8", 47 0, L_00000177034312e0;  1 drivers
v00000177033d8f80_0 .net/s "a", 31 0, v0000017703427360_0;  alias, 1 drivers
v00000177033d90c0_0 .net/s "b", 31 0, v00000177033dbdf0_0;  1 drivers
v00000177033d92a0_0 .net/s "long", 63 0, L_0000017703431880;  1 drivers
v00000177033d9160_0 .net/s "o", 31 0, L_0000017703431560;  alias, 1 drivers
L_0000017703431ce0 .extend/s 64, v0000017703427360_0;
L_0000017703431060 .extend/s 64, v00000177033dbdf0_0;
L_0000017703431880 .arith/mult 64, L_0000017703431ce0, L_0000017703431060;
L_00000177034312e0 .part L_0000017703431880, 16, 48;
L_0000017703432500 .extend/s 64, L_00000177034312e0;
L_0000017703431560 .part L_0000017703432500, 0, 32;
S_0000017703419e80 .scope module, "fixpmul_2" "fixpmul" 5 33, 4 1 0, S_0000017703419b60;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "o";
v00000177033d95c0_0 .net/s *"_ivl_0", 63 0, L_0000017703432640;  1 drivers
v00000177033d9660_0 .net/s *"_ivl_2", 63 0, L_0000017703432000;  1 drivers
v00000177033d9700_0 .net *"_ivl_6", 63 0, L_0000017703433220;  1 drivers
v00000177033d9980_0 .net *"_ivl_8", 47 0, L_00000177034332c0;  1 drivers
v00000177033d9e80_0 .net/s "a", 31 0, v0000017703427900_0;  alias, 1 drivers
v00000177033d8080_0 .net/s "b", 31 0, v00000177033dbd50_0;  1 drivers
v00000177033d8120_0 .net/s "long", 63 0, L_00000177034316a0;  1 drivers
v00000177033d81c0_0 .net/s "o", 31 0, L_0000017703431100;  alias, 1 drivers
L_0000017703432640 .extend/s 64, v0000017703427900_0;
L_0000017703432000 .extend/s 64, v00000177033dbd50_0;
L_00000177034316a0 .arith/mult 64, L_0000017703432640, L_0000017703432000;
L_00000177034332c0 .part L_00000177034316a0, 16, 48;
L_0000017703433220 .extend/s 64, L_00000177034332c0;
L_0000017703431100 .part L_0000017703433220, 0, 32;
S_000001770341a010 .scope module, "fixpmul_3" "fixpmul" 5 34, 4 1 0, S_0000017703419b60;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "o";
v00000177033dbc10_0 .net/s *"_ivl_0", 63 0, L_00000177034328c0;  1 drivers
v00000177033da270_0 .net/s *"_ivl_2", 63 0, L_00000177034325a0;  1 drivers
v00000177033da770_0 .net *"_ivl_6", 63 0, L_00000177034319c0;  1 drivers
v00000177033db670_0 .net *"_ivl_8", 47 0, L_00000177034317e0;  1 drivers
v00000177033da3b0_0 .net/s "a", 31 0, v00000177034286c0_0;  alias, 1 drivers
v00000177033db0d0_0 .net/s "b", 31 0, v00000177033dbd50_0;  alias, 1 drivers
v00000177033da090_0 .net/s "long", 63 0, L_0000017703432960;  1 drivers
v00000177033daef0_0 .net/s "o", 31 0, L_0000017703430de0;  alias, 1 drivers
L_00000177034328c0 .extend/s 64, v00000177034286c0_0;
L_00000177034325a0 .extend/s 64, v00000177033dbd50_0;
L_0000017703432960 .arith/mult 64, L_00000177034328c0, L_00000177034325a0;
L_00000177034317e0 .part L_0000017703432960, 16, 48;
L_00000177034319c0 .extend/s 64, L_00000177034317e0;
L_0000017703430de0 .part L_00000177034319c0, 0, 32;
S_00000177033dcb90 .scope module, "fixpmul_4" "fixpmul" 5 35, 4 1 0, S_0000017703419b60;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "o";
v00000177033db210_0 .net/s *"_ivl_0", 63 0, L_0000017703431a60;  1 drivers
v00000177033db170_0 .net/s *"_ivl_2", 63 0, L_00000177034320a0;  1 drivers
v00000177033da310_0 .net *"_ivl_6", 63 0, L_0000017703431380;  1 drivers
v00000177033db5d0_0 .net *"_ivl_8", 47 0, L_0000017703431b00;  1 drivers
v00000177033dad10_0 .net/s "a", 31 0, v00000177034274a0_0;  alias, 1 drivers
v00000177033dadb0_0 .net/s "b", 31 0, v00000177033dbdf0_0;  alias, 1 drivers
v00000177033da630_0 .net/s "long", 63 0, L_0000017703432780;  1 drivers
v00000177033da810_0 .net/s "o", 31 0, L_0000017703433040;  alias, 1 drivers
L_0000017703431a60 .extend/s 64, v00000177034274a0_0;
L_00000177034320a0 .extend/s 64, v00000177033dbdf0_0;
L_0000017703432780 .arith/mult 64, L_0000017703431a60, L_00000177034320a0;
L_0000017703431b00 .part L_0000017703432780, 16, 48;
L_0000017703431380 .extend/s 64, L_0000017703431b00;
L_0000017703433040 .part L_0000017703431380, 0, 32;
S_00000177033dc6e0 .scope module, "pe4" "pe" 3 30, 5 2 0, S_0000017703326110;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INOUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "a1";
    .port_info 4 /INPUT 32 "a2";
    .port_info 5 /INPUT 32 "b1";
    .port_info 6 /INPUT 32 "b2";
    .port_info 7 /OUTPUT 32 "out";
v000001770341a940_0 .net *"_ivl_2", 31 0, L_0000017703433400;  1 drivers
v000001770341b020_0 .net *"_ivl_4", 31 0, L_0000017703431600;  1 drivers
v000001770341b700_0 .net "a1", 31 0, v0000017703427cc0_0;  1 drivers
v000001770341bf20_0 .net "a2", 31 0, v0000017703427d60_0;  1 drivers
v000001770341ae40_0 .net "b1", 31 0, v000001770342dee0_0;  1 drivers
v000001770341a580_0 .net "b2", 31 0, v000001770342e200_0;  1 drivers
v000001770341a6c0_0 .net "clk", 0 0, v000001770342cc20_0;  alias, 1 drivers
v000001770341a620_0 .net "in", 31 0, L_0000017703431740;  alias, 1 drivers
v000001770341b340_0 .net "in_1", 31 0, L_0000017703431920;  1 drivers
v000001770341aee0_0 .net "out", 31 0, L_0000017703430e80;  alias, 1 drivers
v000001770341af80_0 .net "out1", 31 0, L_00000177034334a0;  1 drivers
v000001770341a8a0_0 .net "out2", 31 0, L_0000017703431f60;  1 drivers
v000001770341b0c0_0 .net "out3", 31 0, L_0000017703430f20;  1 drivers
v000001770341b160_0 .net "out4", 31 0, L_00000177034323c0;  1 drivers
v000001770341b3e0_0 .var "reg1", 31 0;
v000001770341b480_0 .var "reg2", 31 0;
v000001770341c060_0 .net "rst", 0 0, v000001770342f100_0;  alias, 1 drivers
L_0000017703431920 .arith/sum 32, L_00000177034334a0, L_0000017703431f60;
L_0000017703433400 .arith/sub 32, L_0000017703431740, L_0000017703431920;
L_0000017703431600 .arith/sum 32, L_0000017703433400, L_0000017703430f20;
L_0000017703430e80 .arith/sum 32, L_0000017703431600, L_00000177034323c0;
S_00000177033dc870 .scope module, "fixpmul_1" "fixpmul" 5 32, 4 1 0, S_00000177033dc6e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "o";
v00000177033dbe90_0 .net/s *"_ivl_0", 63 0, L_0000017703431e20;  1 drivers
v00000177033db350_0 .net/s *"_ivl_2", 63 0, L_0000017703431ba0;  1 drivers
v00000177033daa90_0 .net *"_ivl_6", 63 0, L_0000017703433360;  1 drivers
v00000177033dbf30_0 .net *"_ivl_8", 47 0, L_0000017703432280;  1 drivers
v00000177033dab30_0 .net/s "a", 31 0, v0000017703427d60_0;  alias, 1 drivers
v00000177033dabd0_0 .net/s "b", 31 0, v000001770341b480_0;  1 drivers
v00000177033db3f0_0 .net/s "long", 63 0, L_0000017703431420;  1 drivers
v00000177033da130_0 .net/s "o", 31 0, L_00000177034334a0;  alias, 1 drivers
L_0000017703431e20 .extend/s 64, v0000017703427d60_0;
L_0000017703431ba0 .extend/s 64, v000001770341b480_0;
L_0000017703431420 .arith/mult 64, L_0000017703431e20, L_0000017703431ba0;
L_0000017703432280 .part L_0000017703431420, 16, 48;
L_0000017703433360 .extend/s 64, L_0000017703432280;
L_00000177034334a0 .part L_0000017703433360, 0, 32;
S_00000177033dca00 .scope module, "fixpmul_2" "fixpmul" 5 33, 4 1 0, S_00000177033dc6e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "o";
v00000177033db490_0 .net/s *"_ivl_0", 63 0, L_0000017703432460;  1 drivers
v00000177033db530_0 .net/s *"_ivl_2", 63 0, L_0000017703431ec0;  1 drivers
v00000177033da590_0 .net *"_ivl_6", 63 0, L_0000017703432b40;  1 drivers
v00000177033db850_0 .net *"_ivl_8", 47 0, L_0000017703432aa0;  1 drivers
v00000177033db8f0_0 .net/s "a", 31 0, v0000017703427cc0_0;  alias, 1 drivers
v00000177033db990_0 .net/s "b", 31 0, v000001770341b3e0_0;  1 drivers
v00000177033dba30_0 .net/s "long", 63 0, L_0000017703432a00;  1 drivers
v00000177033da1d0_0 .net/s "o", 31 0, L_0000017703431f60;  alias, 1 drivers
L_0000017703432460 .extend/s 64, v0000017703427cc0_0;
L_0000017703431ec0 .extend/s 64, v000001770341b3e0_0;
L_0000017703432a00 .arith/mult 64, L_0000017703432460, L_0000017703431ec0;
L_0000017703432aa0 .part L_0000017703432a00, 16, 48;
L_0000017703432b40 .extend/s 64, L_0000017703432aa0;
L_0000017703431f60 .part L_0000017703432b40, 0, 32;
S_00000177033dc3c0 .scope module, "fixpmul_3" "fixpmul" 5 34, 4 1 0, S_00000177033dc6e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "o";
v00000177033da4f0_0 .net/s *"_ivl_0", 63 0, L_0000017703432be0;  1 drivers
v000001770341c100_0 .net/s *"_ivl_2", 63 0, L_0000017703432140;  1 drivers
v000001770341c1a0_0 .net *"_ivl_6", 63 0, L_0000017703431c40;  1 drivers
v000001770341bb60_0 .net *"_ivl_8", 47 0, L_0000017703432c80;  1 drivers
v000001770341a440_0 .net/s "a", 31 0, v000001770342dee0_0;  alias, 1 drivers
v000001770341abc0_0 .net/s "b", 31 0, v000001770341b3e0_0;  alias, 1 drivers
v000001770341a300_0 .net/s "long", 63 0, L_0000017703433540;  1 drivers
v000001770341ad00_0 .net/s "o", 31 0, L_0000017703430f20;  alias, 1 drivers
L_0000017703432be0 .extend/s 64, v000001770342dee0_0;
L_0000017703432140 .extend/s 64, v000001770341b3e0_0;
L_0000017703433540 .arith/mult 64, L_0000017703432be0, L_0000017703432140;
L_0000017703432c80 .part L_0000017703433540, 16, 48;
L_0000017703431c40 .extend/s 64, L_0000017703432c80;
L_0000017703430f20 .part L_0000017703431c40, 0, 32;
S_00000177033dcd20 .scope module, "fixpmul_4" "fixpmul" 5 35, 4 1 0, S_00000177033dc6e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "o";
v000001770341a9e0_0 .net/s *"_ivl_0", 63 0, L_0000017703432e60;  1 drivers
v000001770341a800_0 .net/s *"_ivl_2", 63 0, L_0000017703430fc0;  1 drivers
v000001770341a3a0_0 .net *"_ivl_6", 63 0, L_0000017703432320;  1 drivers
v000001770341b660_0 .net *"_ivl_8", 47 0, L_00000177034321e0;  1 drivers
v000001770341bde0_0 .net/s "a", 31 0, v000001770342e200_0;  alias, 1 drivers
v000001770341b8e0_0 .net/s "b", 31 0, v000001770341b480_0;  alias, 1 drivers
v000001770341ada0_0 .net/s "long", 63 0, L_00000177034314c0;  1 drivers
v000001770341a4e0_0 .net/s "o", 31 0, L_00000177034323c0;  alias, 1 drivers
L_0000017703432e60 .extend/s 64, v000001770342e200_0;
L_0000017703430fc0 .extend/s 64, v000001770341b480_0;
L_00000177034314c0 .arith/mult 64, L_0000017703432e60, L_0000017703430fc0;
L_00000177034321e0 .part L_00000177034314c0, 16, 48;
L_0000017703432320 .extend/s 64, L_00000177034321e0;
L_00000177034323c0 .part L_0000017703432320, 0, 32;
S_00000177033dceb0 .scope module, "pe5" "pe" 3 31, 5 2 0, S_0000017703326110;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INOUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "a1";
    .port_info 4 /INPUT 32 "a2";
    .port_info 5 /INPUT 32 "b1";
    .port_info 6 /INPUT 32 "b2";
    .port_info 7 /OUTPUT 32 "out";
v000001770341d8c0_0 .net *"_ivl_2", 31 0, L_0000017703432d20;  1 drivers
v000001770341c420_0 .net *"_ivl_4", 31 0, L_0000017703432dc0;  1 drivers
v000001770341cf60_0 .net "a1", 31 0, v0000017703427fe0_0;  1 drivers
v000001770341d6e0_0 .net "a2", 31 0, v0000017703428800_0;  1 drivers
v000001770341cb00_0 .net "b1", 31 0, v000001770342e7a0_0;  1 drivers
v000001770341d140_0 .net "b2", 31 0, v000001770342e520_0;  1 drivers
v000001770341d000_0 .net "clk", 0 0, v000001770342cc20_0;  alias, 1 drivers
v000001770341c7e0_0 .net "in", 31 0, v000001770342ef20_0;  1 drivers
v000001770341d820_0 .net "in_1", 31 0, L_00000177034311a0;  1 drivers
v000001770341c4c0_0 .net "out", 31 0, L_0000017703432f00;  alias, 1 drivers
v000001770341d0a0_0 .net "out1", 31 0, L_00000177034335e0;  1 drivers
v000001770341c6a0_0 .net "out2", 31 0, L_00000177034337c0;  1 drivers
v000001770341c740_0 .net "out3", 31 0, L_00000177034343a0;  1 drivers
v000001770341c880_0 .net "out4", 31 0, L_00000177034346c0;  1 drivers
v000001770341cba0_0 .var "reg1", 31 0;
v000001770341c920_0 .var "reg2", 31 0;
v000001770341d460_0 .net "rst", 0 0, v000001770342f100_0;  alias, 1 drivers
L_00000177034311a0 .arith/sum 32, L_00000177034335e0, L_00000177034337c0;
L_0000017703432d20 .arith/sub 32, v000001770342ef20_0, L_00000177034311a0;
L_0000017703432dc0 .arith/sum 32, L_0000017703432d20, L_00000177034343a0;
L_0000017703432f00 .arith/sum 32, L_0000017703432dc0, L_00000177034346c0;
S_00000177033dc230 .scope module, "fixpmul_1" "fixpmul" 5 32, 4 1 0, S_00000177033dceb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "o";
v000001770341b520_0 .net/s *"_ivl_0", 63 0, L_0000017703432fa0;  1 drivers
v000001770341a760_0 .net/s *"_ivl_2", 63 0, L_00000177034330e0;  1 drivers
v000001770341b5c0_0 .net *"_ivl_6", 63 0, L_0000017703433ae0;  1 drivers
v000001770341ab20_0 .net *"_ivl_8", 47 0, L_0000017703431240;  1 drivers
v000001770341aa80_0 .net/s "a", 31 0, v0000017703428800_0;  alias, 1 drivers
v000001770341bd40_0 .net/s "b", 31 0, v000001770341c920_0;  1 drivers
v000001770341bfc0_0 .net/s "long", 63 0, L_0000017703433180;  1 drivers
v000001770341b7a0_0 .net/s "o", 31 0, L_00000177034335e0;  alias, 1 drivers
L_0000017703432fa0 .extend/s 64, v0000017703428800_0;
L_00000177034330e0 .extend/s 64, v000001770341c920_0;
L_0000017703433180 .arith/mult 64, L_0000017703432fa0, L_00000177034330e0;
L_0000017703431240 .part L_0000017703433180, 16, 48;
L_0000017703433ae0 .extend/s 64, L_0000017703431240;
L_00000177034335e0 .part L_0000017703433ae0, 0, 32;
S_00000177033dc0a0 .scope module, "fixpmul_2" "fixpmul" 5 33, 4 1 0, S_00000177033dceb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "o";
v000001770341ac60_0 .net/s *"_ivl_0", 63 0, L_0000017703434580;  1 drivers
v000001770341b840_0 .net/s *"_ivl_2", 63 0, L_00000177034349e0;  1 drivers
v000001770341ba20_0 .net *"_ivl_6", 63 0, L_0000017703433720;  1 drivers
v000001770341be80_0 .net *"_ivl_8", 47 0, L_0000017703434a80;  1 drivers
v000001770341b980_0 .net/s "a", 31 0, v0000017703427fe0_0;  alias, 1 drivers
v000001770341bc00_0 .net/s "b", 31 0, v000001770341cba0_0;  1 drivers
v000001770341bac0_0 .net/s "long", 63 0, L_0000017703433680;  1 drivers
v000001770341bca0_0 .net/s "o", 31 0, L_00000177034337c0;  alias, 1 drivers
L_0000017703434580 .extend/s 64, v0000017703427fe0_0;
L_00000177034349e0 .extend/s 64, v000001770341cba0_0;
L_0000017703433680 .arith/mult 64, L_0000017703434580, L_00000177034349e0;
L_0000017703434a80 .part L_0000017703433680, 16, 48;
L_0000017703433720 .extend/s 64, L_0000017703434a80;
L_00000177034337c0 .part L_0000017703433720, 0, 32;
S_00000177033dc550 .scope module, "fixpmul_3" "fixpmul" 5 34, 4 1 0, S_00000177033dceb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "o";
v000001770341b200_0 .net/s *"_ivl_0", 63 0, L_0000017703433ea0;  1 drivers
v000001770341b2a0_0 .net/s *"_ivl_2", 63 0, L_0000017703434080;  1 drivers
v000001770341dfa0_0 .net *"_ivl_6", 63 0, L_0000017703434300;  1 drivers
v000001770341ddc0_0 .net *"_ivl_8", 47 0, L_0000017703434260;  1 drivers
v000001770341c600_0 .net/s "a", 31 0, v000001770342e7a0_0;  alias, 1 drivers
v000001770341d3c0_0 .net/s "b", 31 0, v000001770341cba0_0;  alias, 1 drivers
v000001770341e040_0 .net/s "long", 63 0, L_00000177034339a0;  1 drivers
v000001770341df00_0 .net/s "o", 31 0, L_00000177034343a0;  alias, 1 drivers
L_0000017703433ea0 .extend/s 64, v000001770342e7a0_0;
L_0000017703434080 .extend/s 64, v000001770341cba0_0;
L_00000177034339a0 .arith/mult 64, L_0000017703433ea0, L_0000017703434080;
L_0000017703434260 .part L_00000177034339a0, 16, 48;
L_0000017703434300 .extend/s 64, L_0000017703434260;
L_00000177034343a0 .part L_0000017703434300, 0, 32;
S_000001770341ef20 .scope module, "fixpmul_4" "fixpmul" 5 35, 4 1 0, S_00000177033dceb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "o";
v000001770341e0e0_0 .net/s *"_ivl_0", 63 0, L_00000177034344e0;  1 drivers
v000001770341cd80_0 .net/s *"_ivl_2", 63 0, L_0000017703434b20;  1 drivers
v000001770341ce20_0 .net *"_ivl_6", 63 0, L_0000017703434620;  1 drivers
v000001770341e180_0 .net *"_ivl_8", 47 0, L_0000017703433b80;  1 drivers
v000001770341cec0_0 .net/s "a", 31 0, v000001770342e520_0;  alias, 1 drivers
v000001770341d640_0 .net/s "b", 31 0, v000001770341c920_0;  alias, 1 drivers
v000001770341e220_0 .net/s "long", 63 0, L_0000017703434440;  1 drivers
v000001770341c560_0 .net/s "o", 31 0, L_00000177034346c0;  alias, 1 drivers
L_00000177034344e0 .extend/s 64, v000001770342e520_0;
L_0000017703434b20 .extend/s 64, v000001770341c920_0;
L_0000017703434440 .arith/mult 64, L_00000177034344e0, L_0000017703434b20;
L_0000017703433b80 .part L_0000017703434440, 16, 48;
L_0000017703434620 .extend/s 64, L_0000017703433b80;
L_00000177034346c0 .part L_0000017703434620, 0, 32;
S_000001770341ea70 .scope module, "pe6" "pe" 3 32, 5 2 0, S_0000017703326110;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INOUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "a1";
    .port_info 4 /INPUT 32 "a2";
    .port_info 5 /INPUT 32 "b1";
    .port_info 6 /INPUT 32 "b2";
    .port_info 7 /OUTPUT 32 "out";
v0000017703424260_0 .net *"_ivl_2", 31 0, L_0000017703434c60;  1 drivers
v00000177034239a0_0 .net *"_ivl_4", 31 0, L_0000017703434760;  1 drivers
v0000017703422fa0_0 .net "a1", 31 0, v0000017703428760_0;  1 drivers
v0000017703422e60_0 .net "a2", 31 0, v0000017703427400_0;  1 drivers
v0000017703423900_0 .net "b1", 31 0, v000001770342db20_0;  1 drivers
v0000017703424300_0 .net "b2", 31 0, v000001770342e340_0;  1 drivers
v0000017703424620_0 .net "clk", 0 0, v000001770342cc20_0;  alias, 1 drivers
v00000177034246c0_0 .net "in", 31 0, L_0000017703432f00;  alias, 1 drivers
v0000017703423a40_0 .net "in_1", 31 0, L_0000017703434120;  1 drivers
v00000177034230e0_0 .net "out", 31 0, L_0000017703434800;  alias, 1 drivers
v0000017703422f00_0 .net "out1", 31 0, L_00000177034341c0;  1 drivers
v0000017703423cc0_0 .net "out2", 31 0, L_0000017703433e00;  1 drivers
v0000017703423ae0_0 .net "out3", 31 0, L_00000177034363d0;  1 drivers
v0000017703423040_0 .net "out4", 31 0, L_00000177034352f0;  1 drivers
v0000017703422960_0 .var "reg1", 31 0;
v0000017703424580_0 .var "reg2", 31 0;
v0000017703424760_0 .net "rst", 0 0, v000001770342f100_0;  alias, 1 drivers
L_0000017703434120 .arith/sum 32, L_00000177034341c0, L_0000017703433e00;
L_0000017703434c60 .arith/sub 32, L_0000017703432f00, L_0000017703434120;
L_0000017703434760 .arith/sum 32, L_0000017703434c60, L_00000177034363d0;
L_0000017703434800 .arith/sum 32, L_0000017703434760, L_00000177034352f0;
S_000001770341ec00 .scope module, "fixpmul_1" "fixpmul" 5 32, 4 1 0, S_000001770341ea70;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "o";
v000001770341c9c0_0 .net/s *"_ivl_0", 63 0, L_00000177034348a0;  1 drivers
v000001770341d500_0 .net/s *"_ivl_2", 63 0, L_0000017703433a40;  1 drivers
v000001770341dc80_0 .net *"_ivl_6", 63 0, L_0000017703433c20;  1 drivers
v000001770341dd20_0 .net *"_ivl_8", 47 0, L_0000017703434940;  1 drivers
v000001770341d780_0 .net/s "a", 31 0, v0000017703427400_0;  alias, 1 drivers
v000001770341e2c0_0 .net/s "b", 31 0, v0000017703424580_0;  1 drivers
v000001770341d960_0 .net/s "long", 63 0, L_0000017703433d60;  1 drivers
v000001770341de60_0 .net/s "o", 31 0, L_00000177034341c0;  alias, 1 drivers
L_00000177034348a0 .extend/s 64, v0000017703427400_0;
L_0000017703433a40 .extend/s 64, v0000017703424580_0;
L_0000017703433d60 .arith/mult 64, L_00000177034348a0, L_0000017703433a40;
L_0000017703434940 .part L_0000017703433d60, 16, 48;
L_0000017703433c20 .extend/s 64, L_0000017703434940;
L_00000177034341c0 .part L_0000017703433c20, 0, 32;
S_000001770341f560 .scope module, "fixpmul_2" "fixpmul" 5 33, 4 1 0, S_000001770341ea70;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "o";
v000001770341d5a0_0 .net/s *"_ivl_0", 63 0, L_0000017703434bc0;  1 drivers
v000001770341da00_0 .net/s *"_ivl_2", 63 0, L_0000017703433860;  1 drivers
v000001770341d1e0_0 .net *"_ivl_6", 63 0, L_0000017703433cc0;  1 drivers
v000001770341ca60_0 .net *"_ivl_8", 47 0, L_0000017703433900;  1 drivers
v000001770341daa0_0 .net/s "a", 31 0, v0000017703428760_0;  alias, 1 drivers
v000001770341cc40_0 .net/s "b", 31 0, v0000017703422960_0;  1 drivers
v000001770341cce0_0 .net/s "long", 63 0, L_0000017703433f40;  1 drivers
v000001770341d280_0 .net/s "o", 31 0, L_0000017703433e00;  alias, 1 drivers
L_0000017703434bc0 .extend/s 64, v0000017703428760_0;
L_0000017703433860 .extend/s 64, v0000017703422960_0;
L_0000017703433f40 .arith/mult 64, L_0000017703434bc0, L_0000017703433860;
L_0000017703433900 .part L_0000017703433f40, 16, 48;
L_0000017703433cc0 .extend/s 64, L_0000017703433900;
L_0000017703433e00 .part L_0000017703433cc0, 0, 32;
S_000001770341e430 .scope module, "fixpmul_3" "fixpmul" 5 34, 4 1 0, S_000001770341ea70;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "o";
v000001770341db40_0 .net/s *"_ivl_0", 63 0, L_0000017703433fe0;  1 drivers
v000001770341d320_0 .net/s *"_ivl_2", 63 0, L_0000017703436a10;  1 drivers
v000001770341dbe0_0 .net *"_ivl_6", 63 0, L_0000017703435390;  1 drivers
v0000017703423860_0 .net *"_ivl_8", 47 0, L_0000017703436330;  1 drivers
v0000017703423220_0 .net/s "a", 31 0, v000001770342db20_0;  alias, 1 drivers
v0000017703423360_0 .net/s "b", 31 0, v0000017703422960_0;  alias, 1 drivers
v0000017703422c80_0 .net/s "long", 63 0, L_0000017703437410;  1 drivers
v0000017703424120_0 .net/s "o", 31 0, L_00000177034363d0;  alias, 1 drivers
L_0000017703433fe0 .extend/s 64, v000001770342db20_0;
L_0000017703436a10 .extend/s 64, v0000017703422960_0;
L_0000017703437410 .arith/mult 64, L_0000017703433fe0, L_0000017703436a10;
L_0000017703436330 .part L_0000017703437410, 16, 48;
L_0000017703435390 .extend/s 64, L_0000017703436330;
L_00000177034363d0 .part L_0000017703435390, 0, 32;
S_000001770341e8e0 .scope module, "fixpmul_4" "fixpmul" 5 35, 4 1 0, S_000001770341ea70;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "o";
v0000017703422dc0_0 .net/s *"_ivl_0", 63 0, L_0000017703436650;  1 drivers
v0000017703423720_0 .net/s *"_ivl_2", 63 0, L_0000017703436bf0;  1 drivers
v0000017703423b80_0 .net *"_ivl_6", 63 0, L_0000017703435bb0;  1 drivers
v00000177034241c0_0 .net *"_ivl_8", 47 0, L_0000017703436790;  1 drivers
v0000017703423680_0 .net/s "a", 31 0, v000001770342e340_0;  alias, 1 drivers
v0000017703423c20_0 .net/s "b", 31 0, v0000017703424580_0;  alias, 1 drivers
v0000017703423400_0 .net/s "long", 63 0, L_0000017703435250;  1 drivers
v00000177034237c0_0 .net/s "o", 31 0, L_00000177034352f0;  alias, 1 drivers
L_0000017703436650 .extend/s 64, v000001770342e340_0;
L_0000017703436bf0 .extend/s 64, v0000017703424580_0;
L_0000017703435250 .arith/mult 64, L_0000017703436650, L_0000017703436bf0;
L_0000017703436790 .part L_0000017703435250, 16, 48;
L_0000017703435bb0 .extend/s 64, L_0000017703436790;
L_00000177034352f0 .part L_0000017703435bb0, 0, 32;
S_000001770341f6f0 .scope module, "pe7" "pe" 3 33, 5 2 0, S_0000017703326110;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INOUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "a1";
    .port_info 4 /INPUT 32 "a2";
    .port_info 5 /INPUT 32 "b1";
    .port_info 6 /INPUT 32 "b2";
    .port_info 7 /OUTPUT 32 "out";
v0000017703427040_0 .net *"_ivl_2", 31 0, L_0000017703436150;  1 drivers
v0000017703425ba0_0 .net *"_ivl_4", 31 0, L_00000177034368d0;  1 drivers
v00000177034260a0_0 .net "a1", 31 0, v0000017703428620_0;  1 drivers
v0000017703425740_0 .net "a2", 31 0, v0000017703427e00_0;  1 drivers
v00000177034263c0_0 .net "b1", 31 0, v000001770342ce00_0;  1 drivers
v0000017703426a00_0 .net "b2", 31 0, v000001770342ea20_0;  1 drivers
v0000017703424b60_0 .net "clk", 0 0, v000001770342cc20_0;  alias, 1 drivers
v0000017703425420_0 .net "in", 31 0, L_0000017703434800;  alias, 1 drivers
v0000017703425060_0 .net "in_1", 31 0, L_0000017703435430;  1 drivers
v0000017703426fa0_0 .net "out", 31 0, L_0000017703437050;  alias, 1 drivers
v0000017703424980_0 .net "out1", 31 0, L_0000017703435c50;  1 drivers
v0000017703425100_0 .net "out2", 31 0, L_00000177034366f0;  1 drivers
v00000177034251a0_0 .net "out3", 31 0, L_0000017703435cf0;  1 drivers
v0000017703424f20_0 .net "out4", 31 0, L_00000177034365b0;  1 drivers
v0000017703426140_0 .var "reg1", 31 0;
v00000177034259c0_0 .var "reg2", 31 0;
v00000177034257e0_0 .net "rst", 0 0, v000001770342f100_0;  alias, 1 drivers
L_0000017703435430 .arith/sum 32, L_0000017703435c50, L_00000177034366f0;
L_0000017703436150 .arith/sub 32, L_0000017703434800, L_0000017703435430;
L_00000177034368d0 .arith/sum 32, L_0000017703436150, L_0000017703435cf0;
L_0000017703437050 .arith/sum 32, L_00000177034368d0, L_00000177034365b0;
S_000001770341fa10 .scope module, "fixpmul_1" "fixpmul" 5 32, 4 1 0, S_000001770341f6f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "o";
v0000017703423180_0 .net/s *"_ivl_0", 63 0, L_0000017703434e90;  1 drivers
v0000017703423d60_0 .net/s *"_ivl_2", 63 0, L_0000017703436d30;  1 drivers
v0000017703423e00_0 .net *"_ivl_6", 63 0, L_00000177034357f0;  1 drivers
v0000017703423ea0_0 .net *"_ivl_8", 47 0, L_0000017703435610;  1 drivers
v0000017703424800_0 .net/s "a", 31 0, v0000017703427e00_0;  alias, 1 drivers
v0000017703423f40_0 .net/s "b", 31 0, v00000177034259c0_0;  1 drivers
v00000177034243a0_0 .net/s "long", 63 0, L_0000017703434fd0;  1 drivers
v0000017703422d20_0 .net/s "o", 31 0, L_0000017703435c50;  alias, 1 drivers
L_0000017703434e90 .extend/s 64, v0000017703427e00_0;
L_0000017703436d30 .extend/s 64, v00000177034259c0_0;
L_0000017703434fd0 .arith/mult 64, L_0000017703434e90, L_0000017703436d30;
L_0000017703435610 .part L_0000017703434fd0, 16, 48;
L_00000177034357f0 .extend/s 64, L_0000017703435610;
L_0000017703435c50 .part L_00000177034357f0, 0, 32;
S_000001770341e5c0 .scope module, "fixpmul_2" "fixpmul" 5 33, 4 1 0, S_000001770341f6f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "o";
v0000017703424440_0 .net/s *"_ivl_0", 63 0, L_0000017703435110;  1 drivers
v00000177034232c0_0 .net/s *"_ivl_2", 63 0, L_0000017703437190;  1 drivers
v00000177034234a0_0 .net *"_ivl_6", 63 0, L_00000177034351b0;  1 drivers
v0000017703422a00_0 .net *"_ivl_8", 47 0, L_0000017703436510;  1 drivers
v0000017703423fe0_0 .net/s "a", 31 0, v0000017703428620_0;  alias, 1 drivers
v0000017703424080_0 .net/s "b", 31 0, v0000017703426140_0;  1 drivers
v00000177034244e0_0 .net/s "long", 63 0, L_0000017703435f70;  1 drivers
v0000017703422aa0_0 .net/s "o", 31 0, L_00000177034366f0;  alias, 1 drivers
L_0000017703435110 .extend/s 64, v0000017703428620_0;
L_0000017703437190 .extend/s 64, v0000017703426140_0;
L_0000017703435f70 .arith/mult 64, L_0000017703435110, L_0000017703437190;
L_0000017703436510 .part L_0000017703435f70, 16, 48;
L_00000177034351b0 .extend/s 64, L_0000017703436510;
L_00000177034366f0 .part L_00000177034351b0, 0, 32;
S_000001770341ed90 .scope module, "fixpmul_3" "fixpmul" 5 34, 4 1 0, S_000001770341f6f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "o";
v0000017703422b40_0 .net/s *"_ivl_0", 63 0, L_00000177034354d0;  1 drivers
v0000017703422be0_0 .net/s *"_ivl_2", 63 0, L_0000017703435570;  1 drivers
v0000017703423540_0 .net *"_ivl_6", 63 0, L_0000017703434f30;  1 drivers
v00000177034235e0_0 .net *"_ivl_8", 47 0, L_0000017703435930;  1 drivers
v00000177034270e0_0 .net/s "a", 31 0, v000001770342ce00_0;  alias, 1 drivers
v0000017703426aa0_0 .net/s "b", 31 0, v0000017703426140_0;  alias, 1 drivers
v00000177034254c0_0 .net/s "long", 63 0, L_00000177034356b0;  1 drivers
v0000017703426320_0 .net/s "o", 31 0, L_0000017703435cf0;  alias, 1 drivers
L_00000177034354d0 .extend/s 64, v000001770342ce00_0;
L_0000017703435570 .extend/s 64, v0000017703426140_0;
L_00000177034356b0 .arith/mult 64, L_00000177034354d0, L_0000017703435570;
L_0000017703435930 .part L_00000177034356b0, 16, 48;
L_0000017703434f30 .extend/s 64, L_0000017703435930;
L_0000017703435cf0 .part L_0000017703434f30, 0, 32;
S_000001770341fba0 .scope module, "fixpmul_4" "fixpmul" 5 35, 4 1 0, S_000001770341f6f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "o";
v0000017703426d20_0 .net/s *"_ivl_0", 63 0, L_0000017703436470;  1 drivers
v0000017703426b40_0 .net/s *"_ivl_2", 63 0, L_0000017703436830;  1 drivers
v0000017703424fc0_0 .net *"_ivl_6", 63 0, L_0000017703436c90;  1 drivers
v0000017703426460_0 .net *"_ivl_8", 47 0, L_00000177034359d0;  1 drivers
v00000177034252e0_0 .net/s "a", 31 0, v000001770342ea20_0;  alias, 1 drivers
v0000017703424c00_0 .net/s "b", 31 0, v00000177034259c0_0;  alias, 1 drivers
v0000017703425380_0 .net/s "long", 63 0, L_0000017703436970;  1 drivers
v0000017703425920_0 .net/s "o", 31 0, L_00000177034365b0;  alias, 1 drivers
L_0000017703436470 .extend/s 64, v000001770342ea20_0;
L_0000017703436830 .extend/s 64, v00000177034259c0_0;
L_0000017703436970 .arith/mult 64, L_0000017703436470, L_0000017703436830;
L_00000177034359d0 .part L_0000017703436970, 16, 48;
L_0000017703436c90 .extend/s 64, L_00000177034359d0;
L_00000177034365b0 .part L_0000017703436c90, 0, 32;
S_000001770341f0b0 .scope module, "pe8" "pe" 3 34, 5 2 0, S_0000017703326110;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INOUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "a1";
    .port_info 4 /INPUT 32 "a2";
    .port_info 5 /INPUT 32 "b1";
    .port_info 6 /INPUT 32 "b2";
    .port_info 7 /OUTPUT 32 "out";
v0000017703426640_0 .net *"_ivl_2", 31 0, L_0000017703436ab0;  1 drivers
v0000017703426780_0 .net *"_ivl_4", 31 0, L_0000017703436e70;  1 drivers
v0000017703426820_0 .net "a1", 31 0, v0000017703428120_0;  1 drivers
v0000017703427a40_0 .net "a2", 31 0, v00000177034283a0_0;  1 drivers
v0000017703427f40_0 .net "b1", 31 0, v000001770342d1c0_0;  1 drivers
v0000017703427540_0 .net "b2", 31 0, v000001770342d4e0_0;  1 drivers
v0000017703427680_0 .net "clk", 0 0, v000001770342cc20_0;  alias, 1 drivers
v00000177034277c0_0 .net "in", 31 0, L_0000017703437050;  alias, 1 drivers
v00000177034281c0_0 .net "in_1", 31 0, L_0000017703436dd0;  1 drivers
v00000177034272c0_0 .net "out", 31 0, L_0000017703435750;  alias, 1 drivers
v0000017703427720_0 .net "out1", 31 0, L_0000017703437230;  1 drivers
v0000017703427ae0_0 .net "out2", 31 0, L_0000017703437370;  1 drivers
v00000177034279a0_0 .net "out3", 31 0, L_0000017703437550;  1 drivers
v0000017703427ea0_0 .net "out4", 31 0, L_0000017703438090;  1 drivers
v0000017703427860_0 .var "reg1", 31 0;
v0000017703427b80_0 .var "reg2", 31 0;
v0000017703427c20_0 .net "rst", 0 0, v000001770342f100_0;  alias, 1 drivers
L_0000017703436dd0 .arith/sum 32, L_0000017703437230, L_0000017703437370;
L_0000017703436ab0 .arith/sub 32, L_0000017703437050, L_0000017703436dd0;
L_0000017703436e70 .arith/sum 32, L_0000017703436ab0, L_0000017703437550;
L_0000017703435750 .arith/sum 32, L_0000017703436e70, L_0000017703438090;
S_000001770341f240 .scope module, "fixpmul_1" "fixpmul" 5 32, 4 1 0, S_000001770341f0b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "o";
v0000017703424e80_0 .net/s *"_ivl_0", 63 0, L_0000017703436f10;  1 drivers
v0000017703425880_0 .net/s *"_ivl_2", 63 0, L_0000017703435a70;  1 drivers
v0000017703425f60_0 .net *"_ivl_6", 63 0, L_0000017703436fb0;  1 drivers
v0000017703426be0_0 .net *"_ivl_8", 47 0, L_0000017703435890;  1 drivers
v0000017703425560_0 .net/s "a", 31 0, v00000177034283a0_0;  alias, 1 drivers
v0000017703425240_0 .net/s "b", 31 0, v0000017703427b80_0;  1 drivers
v0000017703426dc0_0 .net/s "long", 63 0, L_0000017703436b50;  1 drivers
v0000017703425a60_0 .net/s "o", 31 0, L_0000017703437230;  alias, 1 drivers
L_0000017703436f10 .extend/s 64, v00000177034283a0_0;
L_0000017703435a70 .extend/s 64, v0000017703427b80_0;
L_0000017703436b50 .arith/mult 64, L_0000017703436f10, L_0000017703435a70;
L_0000017703435890 .part L_0000017703436b50, 16, 48;
L_0000017703436fb0 .extend/s 64, L_0000017703435890;
L_0000017703437230 .part L_0000017703436fb0, 0, 32;
S_000001770341f3d0 .scope module, "fixpmul_2" "fixpmul" 5 33, 4 1 0, S_000001770341f0b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "o";
v0000017703425600_0 .net/s *"_ivl_0", 63 0, L_00000177034360b0;  1 drivers
v00000177034256a0_0 .net/s *"_ivl_2", 63 0, L_0000017703435b10;  1 drivers
v0000017703426000_0 .net *"_ivl_6", 63 0, L_00000177034370f0;  1 drivers
v0000017703425b00_0 .net *"_ivl_8", 47 0, L_00000177034372d0;  1 drivers
v0000017703424a20_0 .net/s "a", 31 0, v0000017703428120_0;  alias, 1 drivers
v00000177034265a0_0 .net/s "b", 31 0, v0000017703427860_0;  1 drivers
v00000177034261e0_0 .net/s "long", 63 0, L_00000177034361f0;  1 drivers
v0000017703426500_0 .net/s "o", 31 0, L_0000017703437370;  alias, 1 drivers
L_00000177034360b0 .extend/s 64, v0000017703428120_0;
L_0000017703435b10 .extend/s 64, v0000017703427860_0;
L_00000177034361f0 .arith/mult 64, L_00000177034360b0, L_0000017703435b10;
L_00000177034372d0 .part L_00000177034361f0, 16, 48;
L_00000177034370f0 .extend/s 64, L_00000177034372d0;
L_0000017703437370 .part L_00000177034370f0, 0, 32;
S_000001770341fec0 .scope module, "fixpmul_3" "fixpmul" 5 34, 4 1 0, S_000001770341f0b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "o";
v0000017703426e60_0 .net/s *"_ivl_0", 63 0, L_00000177034374b0;  1 drivers
v0000017703426c80_0 .net/s *"_ivl_2", 63 0, L_0000017703434df0;  1 drivers
v0000017703424ac0_0 .net *"_ivl_6", 63 0, L_0000017703435ed0;  1 drivers
v0000017703424ca0_0 .net *"_ivl_8", 47 0, L_0000017703435e30;  1 drivers
v0000017703425c40_0 .net/s "a", 31 0, v000001770342d1c0_0;  alias, 1 drivers
v0000017703425ce0_0 .net/s "b", 31 0, v0000017703427860_0;  alias, 1 drivers
v0000017703425d80_0 .net/s "long", 63 0, L_0000017703435d90;  1 drivers
v0000017703425e20_0 .net/s "o", 31 0, L_0000017703437550;  alias, 1 drivers
L_00000177034374b0 .extend/s 64, v000001770342d1c0_0;
L_0000017703434df0 .extend/s 64, v0000017703427860_0;
L_0000017703435d90 .arith/mult 64, L_00000177034374b0, L_0000017703434df0;
L_0000017703435e30 .part L_0000017703435d90, 16, 48;
L_0000017703435ed0 .extend/s 64, L_0000017703435e30;
L_0000017703437550 .part L_0000017703435ed0, 0, 32;
S_000001770341f880 .scope module, "fixpmul_4" "fixpmul" 5 35, 4 1 0, S_000001770341f0b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "o";
v0000017703424d40_0 .net/s *"_ivl_0", 63 0, L_0000017703435070;  1 drivers
v0000017703426960_0 .net/s *"_ivl_2", 63 0, L_0000017703436010;  1 drivers
v0000017703425ec0_0 .net *"_ivl_6", 63 0, L_00000177034381d0;  1 drivers
v0000017703426f00_0 .net *"_ivl_8", 47 0, L_0000017703437910;  1 drivers
v0000017703426280_0 .net/s "a", 31 0, v000001770342d4e0_0;  alias, 1 drivers
v00000177034266e0_0 .net/s "b", 31 0, v0000017703427b80_0;  alias, 1 drivers
v0000017703424de0_0 .net/s "long", 63 0, L_0000017703436290;  1 drivers
v00000177034268c0_0 .net/s "o", 31 0, L_0000017703438090;  alias, 1 drivers
L_0000017703435070 .extend/s 64, v000001770342d4e0_0;
L_0000017703436010 .extend/s 64, v0000017703427b80_0;
L_0000017703436290 .arith/mult 64, L_0000017703435070, L_0000017703436010;
L_0000017703437910 .part L_0000017703436290, 16, 48;
L_00000177034381d0 .extend/s 64, L_0000017703437910;
L_0000017703438090 .part L_00000177034381d0, 0, 32;
S_000001770341fd30 .scope module, "output_tb" "output_tb" 2 43, 6 1 0, S_00000177033b5b70;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "finish_flag";
    .port_info 4 /INPUT 1 "start_flag";
v000001770342e480_0 .net "clk", 0 0, v000001770342cc20_0;  alias, 1 drivers
v000001770342dbc0_0 .net "data", 31 0, v000001770342da80_0;  alias, 1 drivers
v000001770342e5c0_0 .var/i "fid", 31 0;
v000001770342ee80_0 .net "finish_flag", 0 0, v000001770342e8e0_0;  alias, 1 drivers
v000001770342e660_0 .net "rst", 0 0, v000001770342f100_0;  alias, 1 drivers
v000001770342ede0_0 .net "start_flag", 0 0, v000001770342d620_0;  1 drivers
    .scope S_0000017703326430;
T_0 ;
    %wait E_00000177033a8970;
    %load/vec4 v00000177033d7830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000177033d69d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000177033d6890_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000177033d75b0_0;
    %load/vec4 v00000177033d6bb0_0;
    %sub;
    %assign/vec4 v00000177033d69d0_0, 0;
    %load/vec4 v00000177033d69d0_0;
    %assign/vec4 v00000177033d6890_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000017703349860;
T_1 ;
    %wait E_00000177033a8970;
    %load/vec4 v00000177033d8bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000177033d8b20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000177033d9d40_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000177033d9520_0;
    %load/vec4 v00000177033d89e0_0;
    %sub;
    %assign/vec4 v00000177033d8b20_0, 0;
    %load/vec4 v00000177033d8b20_0;
    %assign/vec4 v00000177033d9d40_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000017703419b60;
T_2 ;
    %wait E_00000177033a8970;
    %load/vec4 v00000177033dbb70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000177033dbd50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000177033dbdf0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000177033dbcb0_0;
    %load/vec4 v00000177033db7b0_0;
    %sub;
    %assign/vec4 v00000177033dbd50_0, 0;
    %load/vec4 v00000177033dbd50_0;
    %assign/vec4 v00000177033dbdf0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000177033dc6e0;
T_3 ;
    %wait E_00000177033a8970;
    %load/vec4 v000001770341c060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001770341b3e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001770341b480_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001770341a620_0;
    %load/vec4 v000001770341b340_0;
    %sub;
    %assign/vec4 v000001770341b3e0_0, 0;
    %load/vec4 v000001770341b3e0_0;
    %assign/vec4 v000001770341b480_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000177033dceb0;
T_4 ;
    %wait E_00000177033a8970;
    %load/vec4 v000001770341d460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001770341cba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001770341c920_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001770341c7e0_0;
    %load/vec4 v000001770341d820_0;
    %sub;
    %assign/vec4 v000001770341cba0_0, 0;
    %load/vec4 v000001770341cba0_0;
    %assign/vec4 v000001770341c920_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001770341ea70;
T_5 ;
    %wait E_00000177033a8970;
    %load/vec4 v0000017703424760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017703422960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017703424580_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000177034246c0_0;
    %load/vec4 v0000017703423a40_0;
    %sub;
    %assign/vec4 v0000017703422960_0, 0;
    %load/vec4 v0000017703422960_0;
    %assign/vec4 v0000017703424580_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001770341f6f0;
T_6 ;
    %wait E_00000177033a8970;
    %load/vec4 v00000177034257e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017703426140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000177034259c0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000017703425420_0;
    %load/vec4 v0000017703425060_0;
    %sub;
    %assign/vec4 v0000017703426140_0, 0;
    %load/vec4 v0000017703426140_0;
    %assign/vec4 v00000177034259c0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001770341f0b0;
T_7 ;
    %wait E_00000177033a8970;
    %load/vec4 v0000017703427c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017703427860_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017703427b80_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000177034277c0_0;
    %load/vec4 v00000177034281c0_0;
    %sub;
    %assign/vec4 v0000017703427860_0, 0;
    %load/vec4 v0000017703427860_0;
    %assign/vec4 v0000017703427b80_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000017703326110;
T_8 ;
    %wait E_00000177033a8970;
    %load/vec4 v000001770342e3e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 5376, 0, 32;
    %store/vec4 v0000017703428580_0, 0, 32;
    %pushi/vec4 14848, 0, 32;
    %store/vec4 v0000017703428440_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017703428260_0, 0, 32;
    %pushi/vec4 4294854143, 0, 32;
    %store/vec4 v0000017703428300_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000177034275e0_0, 0, 32;
    %pushi/vec4 4294929663, 0, 32;
    %store/vec4 v0000017703428080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017703427180_0, 0, 32;
    %pushi/vec4 4294929663, 0, 32;
    %store/vec4 v0000017703427220_0, 0, 32;
    %pushi/vec4 25600, 0, 32;
    %store/vec4 v0000017703427900_0, 0, 32;
    %pushi/vec4 22272, 0, 32;
    %store/vec4 v0000017703427360_0, 0, 32;
    %pushi/vec4 148736, 0, 32;
    %store/vec4 v00000177034286c0_0, 0, 32;
    %pushi/vec4 87552, 0, 32;
    %store/vec4 v00000177034274a0_0, 0, 32;
    %pushi/vec4 4294923519, 0, 32;
    %store/vec4 v0000017703427cc0_0, 0, 32;
    %pushi/vec4 25344, 0, 32;
    %store/vec4 v0000017703427d60_0, 0, 32;
    %pushi/vec4 4294818815, 0, 32;
    %store/vec4 v000001770342dee0_0, 0, 32;
    %pushi/vec4 87552, 0, 32;
    %store/vec4 v000001770342e200_0, 0, 32;
    %pushi/vec4 42496, 0, 32;
    %store/vec4 v0000017703427fe0_0, 0, 32;
    %pushi/vec4 36352, 0, 32;
    %store/vec4 v0000017703428800_0, 0, 32;
    %pushi/vec4 128256, 0, 32;
    %store/vec4 v000001770342e7a0_0, 0, 32;
    %pushi/vec4 65536, 0, 32;
    %store/vec4 v000001770342e520_0, 0, 32;
    %pushi/vec4 4294907391, 0, 32;
    %store/vec4 v0000017703428760_0, 0, 32;
    %pushi/vec4 38400, 0, 32;
    %store/vec4 v0000017703427400_0, 0, 32;
    %pushi/vec4 4294839295, 0, 32;
    %store/vec4 v000001770342db20_0, 0, 32;
    %pushi/vec4 65536, 0, 32;
    %store/vec4 v000001770342e340_0, 0, 32;
    %pushi/vec4 55808, 0, 32;
    %store/vec4 v0000017703428620_0, 0, 32;
    %pushi/vec4 54016, 0, 32;
    %store/vec4 v0000017703427e00_0, 0, 32;
    %pushi/vec4 111360, 0, 32;
    %store/vec4 v000001770342ce00_0, 0, 32;
    %pushi/vec4 49152, 0, 32;
    %store/vec4 v000001770342ea20_0, 0, 32;
    %pushi/vec4 4294892799, 0, 32;
    %store/vec4 v0000017703428120_0, 0, 32;
    %pushi/vec4 55296, 0, 32;
    %store/vec4 v00000177034283a0_0, 0, 32;
    %pushi/vec4 4294856191, 0, 32;
    %store/vec4 v000001770342d1c0_0, 0, 32;
    %pushi/vec4 49152, 0, 32;
    %store/vec4 v000001770342d4e0_0, 0, 32;
    %pushi/vec4 192, 0, 32;
    %store/vec4 v000001770342d6c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001770342da80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000177034284e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001770342e8e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001770342cf40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001770342de40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001770342ef20_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001770342ed40_0;
    %assign/vec4 v000001770342da80_0, 0;
    %load/vec4 v000001770342cae0_0;
    %assign/vec4 v000001770342cf40_0, 0;
    %load/vec4 v000001770342dda0_0;
    %assign/vec4 v000001770342de40_0, 0;
    %load/vec4 v000001770342e840_0;
    %assign/vec4 v000001770342ef20_0, 0;
    %load/vec4 v00000177034284e0_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000177034284e0_0, 0;
    %load/vec4 v00000177034284e0_0;
    %pad/u 32;
    %cmpi/e 10003, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001770342e8e0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001770341fd30;
T_9 ;
    %vpi_func 6 10 "$fopen" 32, "s_pb.txt", "w" {0 0 0};
    %store/vec4 v000001770342e5c0_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_000001770341fd30;
T_10 ;
    %wait E_00000177033a8970;
    %load/vec4 v000001770342e660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001770342ee80_0;
    %nor/r;
    %load/vec4 v000001770342ede0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %vpi_call 6 19 "$fwrite", v000001770342e5c0_0, "%h\012", v000001770342dbc0_0 {0 0 0};
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000177033b5b70;
T_11 ;
    %vpi_call 2 15 "$display", "start a clock pulse" {0 0 0};
    %vpi_call 2 16 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000177033b5b70 {0 0 0};
    %vpi_call 2 18 "$readmemb", "s_after_pre.txt", v000001770342efc0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001770342cc20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001770342f100_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001770342f100_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001770342f100_0, 0;
T_11.0 ;
    %load/vec4 v000001770342ec00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_11.1, 8;
    %delay 5, 0;
    %jmp T_11.0;
T_11.1 ;
    %vpi_call 2 25 "$finish" {0 0 0};
    %vpi_call 2 26 "$display", "finish!" {0 0 0};
    %end;
    .thread T_11;
    .scope S_00000177033b5b70;
T_12 ;
    %wait E_00000177033a8970;
    %load/vec4 v000001770342f100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001770342d620_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001770342dc60_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001770342dc60_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_12.2, 5;
    %load/vec4 v000001770342dc60_0;
    %addi 1, 0, 3;
    %store/vec4 v000001770342dc60_0, 0, 3;
T_12.2 ;
    %load/vec4 v000001770342dc60_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001770342d620_0, 0;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000177033b5b70;
T_13 ;
    %delay 80, 0;
    %load/vec4 v000001770342cc20_0;
    %inv;
    %store/vec4 v000001770342cc20_0, 0, 1;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "A1_tb.v";
    "././A1.v";
    "././fixpmul.v";
    "././pe.v";
    "././output_tb.v";
