{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1456568083442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1456568083443 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 27 18:14:43 2016 " "Processing started: Sat Feb 27 18:14:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1456568083443 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1456568083443 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off orpsoc_top -c orpsoc_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off orpsoc_top -c orpsoc_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1456568083443 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1456568084262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_cipher_wrapper_lowaesfreq.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_cipher_wrapper_lowaesfreq.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_cipher_wrapper_lowaesfreq " "Found entity 1: aes_cipher_wrapper_lowaesfreq" {  } { { "../rtl/verilog/or1200/aes_cipher_wrapper_lowaesfreq.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_cipher_wrapper_lowaesfreq.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084364 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "IDLE ../rtl/verilog/or1200/aes_cipher_wrapper_lowaesfreq.v 17 ramwb_input_delay.v(17) " "Verilog HDL macro warning at ramwb_input_delay.v(17): overriding existing definition for macro \"IDLE\", which was defined in \"../rtl/verilog/or1200/aes_cipher_wrapper_lowaesfreq.v\", line 17" {  } { { "../rtl/verilog/or1200/ramwb_input_delay.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/ramwb_input_delay.v" 17 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1456568084368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/ramwb_input_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/ramwb_input_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramwb_input_delay " "Found entity 1: ramwb_input_delay" {  } { { "../rtl/verilog/or1200/ramwb_input_delay.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/ramwb_input_delay.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/cypherdb_start_pulse_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/cypherdb_start_pulse_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 cypherdb_start_pulse_gen " "Found entity 1: cypherdb_start_pulse_gen" {  } { { "../rtl/verilog/or1200/cypherdb_start_pulse_gen.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/cypherdb_start_pulse_gen.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/seed_vector_init.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/seed_vector_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 seed_vector_init " "Found entity 1: seed_vector_init" {  } { { "../rtl/verilog/or1200/seed_vector_init.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/seed_vector_init.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084378 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "IDLE ../rtl/verilog/or1200/aes_cipher_wrapper_lowaesfreq.v 17 seed_ram_init_core.v(13) " "Verilog HDL macro warning at seed_ram_init_core.v(13): overriding existing definition for macro \"IDLE\", which was defined in \"../rtl/verilog/or1200/aes_cipher_wrapper_lowaesfreq.v\", line 17" {  } { { "../rtl/verilog/or1200/seed_ram_init_core.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/seed_ram_init_core.v" 13 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1456568084380 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "COUNT ../rtl/verilog/or1200/seed_vector_init.v 14 seed_ram_init_core.v(14) " "Verilog HDL macro warning at seed_ram_init_core.v(14): overriding existing definition for macro \"COUNT\", which was defined in \"../rtl/verilog/or1200/seed_vector_init.v\", line 14" {  } { { "../rtl/verilog/or1200/seed_ram_init_core.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/seed_ram_init_core.v" 14 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1456568084380 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seed_ram_init_core.v(57) " "Verilog HDL information at seed_ram_init_core.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/verilog/or1200/seed_ram_init_core.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/seed_ram_init_core.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1456568084380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/seed_ram_init_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/seed_ram_init_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 seed_ram_init_core " "Found entity 1: seed_ram_init_core" {  } { { "../rtl/verilog/or1200/seed_ram_init_core.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/seed_ram_init_core.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084381 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "IDLE ../rtl/verilog/or1200/aes_cipher_wrapper_lowaesfreq.v 17 seed_cache_init.v(10) " "Verilog HDL macro warning at seed_cache_init.v(10): overriding existing definition for macro \"IDLE\", which was defined in \"../rtl/verilog/or1200/aes_cipher_wrapper_lowaesfreq.v\", line 17" {  } { { "../rtl/verilog/or1200/seed_cache_init.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/seed_cache_init.v" 10 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1456568084384 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "COUNT ../rtl/verilog/or1200/seed_vector_init.v 14 seed_cache_init.v(11) " "Verilog HDL macro warning at seed_cache_init.v(11): overriding existing definition for macro \"COUNT\", which was defined in \"../rtl/verilog/or1200/seed_vector_init.v\", line 14" {  } { { "../rtl/verilog/or1200/seed_cache_init.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/seed_cache_init.v" 11 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1456568084384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/seed_cache_init.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/seed_cache_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 seed_cache_init " "Found entity 1: seed_cache_init" {  } { { "../rtl/verilog/or1200/seed_cache_init.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/seed_cache_init.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/perf_total_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/perf_total_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 perf_total_cycle " "Found entity 1: perf_total_cycle" {  } { { "../rtl/verilog/or1200/perf_total_cycle.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/perf_total_cycle.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/perf_ex_insn_count.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/perf_ex_insn_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 perf_ex_insn_count " "Found entity 1: perf_ex_insn_count" {  } { { "../rtl/verilog/or1200/perf_ex_insn_count.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/perf_ex_insn_count.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/perf_enc_stall.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/perf_enc_stall.v" { { "Info" "ISGN_ENTITY_NAME" "1 perf_enc_stall " "Found entity 1: perf_enc_stall" {  } { { "../rtl/verilog/or1200/perf_enc_stall.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/perf_enc_stall.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/perf_counter_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/perf_counter_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 perf_counter_top " "Found entity 1: perf_counter_top" {  } { { "../rtl/verilog/or1200/perf_counter_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/perf_counter_top.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084408 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "IDLE ../rtl/verilog/or1200/aes_cipher_wrapper_lowaesfreq.v 17 aes_cipher_insn_wrapper.v(17) " "Verilog HDL macro warning at aes_cipher_insn_wrapper.v(17): overriding existing definition for macro \"IDLE\", which was defined in \"../rtl/verilog/or1200/aes_cipher_wrapper_lowaesfreq.v\", line 17" {  } { { "../rtl/verilog/or1200/aes_cipher_insn_wrapper.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_cipher_insn_wrapper.v" 17 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1456568084414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_cipher_insn_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_cipher_insn_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_cipher_insn_wrapper " "Found entity 1: aes_cipher_insn_wrapper" {  } { { "../rtl/verilog/or1200/aes_cipher_insn_wrapper.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_cipher_insn_wrapper.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/cl_aes_cipher_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/cl_aes_cipher_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 cl_aes_cipher_wrapper " "Found entity 1: cl_aes_cipher_wrapper" {  } { { "../rtl/verilog/or1200/cl_aes_cipher_wrapper.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/cl_aes_cipher_wrapper.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/smc_check_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/smc_check_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 smc_check_top " "Found entity 1: smc_check_top" {  } { { "../rtl/verilog/or1200/smc_check_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/smc_check_top.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_oe.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_oe.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_oe " "Found entity 1: or1200_spram_oe" {  } { { "../rtl/verilog/or1200/or1200_spram_oe.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_oe.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/cl_cntr_cache_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/cl_cntr_cache_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 cl_cntr_cache_top " "Found entity 1: cl_cntr_cache_top" {  } { { "../rtl/verilog/or1200/cl_cntr_cache_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/cl_cntr_cache_top.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084429 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "IDLE ../rtl/verilog/or1200/aes_cipher_wrapper_lowaesfreq.v 17 or1200_cypherdb_start.v(21) " "Verilog HDL macro warning at or1200_cypherdb_start.v(21): overriding existing definition for macro \"IDLE\", which was defined in \"../rtl/verilog/or1200/aes_cipher_wrapper_lowaesfreq.v\", line 17" {  } { { "../rtl/verilog/or1200/or1200_cypherdb_start.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cypherdb_start.v" 21 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1456568084432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cypherdb_start.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cypherdb_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_cypherdb_start " "Found entity 1: or1200_cypherdb_start" {  } { { "../rtl/verilog/or1200/or1200_cypherdb_start.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cypherdb_start.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_xcv_ram32x8d.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_xcv_ram32x8d.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_wbmux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_wbmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_wbmux " "Found entity 1: or1200_wbmux" {  } { { "../rtl/verilog/or1200/or1200_wbmux.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_wbmux.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_wb_biu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_wb_biu.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_wb_biu " "Found entity 1: or1200_wb_biu" {  } { { "../rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_wb_biu.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_tt.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_tt.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_tt " "Found entity 1: or1200_tt" {  } { { "../rtl/verilog/or1200/or1200_tt.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_tt.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_tpram_32x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_tpram_32x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_tpram_32x32 " "Found entity 1: or1200_tpram_32x32" {  } { { "../rtl/verilog/or1200/or1200_tpram_32x32.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_tpram_32x32.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084455 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "or1200_top.v(823) " "Verilog HDL Module Instantiation warning at or1200_top.v(823): ignored dangling comma in List of Port Connections" {  } { { "../rtl/verilog/or1200/or1200_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_top.v" 823 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1456568084484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_top " "Found entity 1: or1200_top" {  } { { "../rtl/verilog/or1200/or1200_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_top.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_sprs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_sprs.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_sprs " "Found entity 1: or1200_sprs" {  } { { "../rtl/verilog/or1200/or1200_sprs.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_sprs.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_2048x32_bw.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_2048x32_bw.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_2048x32_bw " "Found entity 1: or1200_spram_2048x32_bw" {  } { { "../rtl/verilog/or1200/or1200_spram_2048x32_bw.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_2048x32_bw.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_2048x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_2048x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_2048x32 " "Found entity 1: or1200_spram_2048x32" {  } { { "../rtl/verilog/or1200/or1200_spram_2048x32.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_2048x32.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_2048x8.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_2048x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_2048x8 " "Found entity 1: or1200_spram_2048x8" {  } { { "../rtl/verilog/or1200/or1200_spram_2048x8.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_2048x8.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_1024x32_bw.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_1024x32_bw.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_1024x32_bw " "Found entity 1: or1200_spram_1024x32_bw" {  } { { "../rtl/verilog/or1200/or1200_spram_1024x32_bw.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_1024x32_bw.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_1024x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_1024x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_1024x32 " "Found entity 1: or1200_spram_1024x32" {  } { { "../rtl/verilog/or1200/or1200_spram_1024x32.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_1024x32.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_1024x8.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_1024x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_1024x8 " "Found entity 1: or1200_spram_1024x8" {  } { { "../rtl/verilog/or1200/or1200_spram_1024x8.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_1024x8.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_512x20.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_512x20.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_512x20 " "Found entity 1: or1200_spram_512x20" {  } { { "../rtl/verilog/or1200/or1200_spram_512x20.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_512x20.v" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_256x21.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_256x21.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_256x21 " "Found entity 1: or1200_spram_256x21" {  } { { "../rtl/verilog/or1200/or1200_spram_256x21.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_256x21.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_128x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_128x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_128x32 " "Found entity 1: or1200_spram_128x32" {  } { { "../rtl/verilog/or1200/or1200_spram_128x32.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_128x32.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_64x24.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_64x24.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_64x24 " "Found entity 1: or1200_spram_64x24" {  } { { "../rtl/verilog/or1200/or1200_spram_64x24.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_64x24.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_64x22.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_64x22.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_64x22 " "Found entity 1: or1200_spram_64x22" {  } { { "../rtl/verilog/or1200/or1200_spram_64x22.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_64x22.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_64x14.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_64x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_64x14 " "Found entity 1: or1200_spram_64x14" {  } { { "../rtl/verilog/or1200/or1200_spram_64x14.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_64x14.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_32x24.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_32x24.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_32x24 " "Found entity 1: or1200_spram_32x24" {  } { { "../rtl/verilog/or1200/or1200_spram_32x24.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_32x24.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_32_bw.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_32_bw.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_32_bw " "Found entity 1: or1200_spram_32_bw" {  } { { "../rtl/verilog/or1200/or1200_spram_32_bw.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_32_bw.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram " "Found entity 1: or1200_spram" {  } { { "../rtl/verilog/or1200/or1200_spram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_secure_insn_dpram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_secure_insn_dpram.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_secure_insn_dpram " "Found entity 1: or1200_secure_insn_dpram" {  } { { "../rtl/verilog/or1200/or1200_secure_insn_dpram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_secure_insn_dpram.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_sb_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_sb_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_sb_fifo " "Found entity 1: or1200_sb_fifo" {  } { { "../rtl/verilog/or1200/or1200_sb_fifo.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_sb_fifo.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_sb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_sb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_sb " "Found entity 1: or1200_sb" {  } { { "../rtl/verilog/or1200/or1200_sb.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_sb.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_rfram_generic.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_rfram_generic.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_rfram_generic " "Found entity 1: or1200_rfram_generic" {  } { { "../rtl/verilog/or1200/or1200_rfram_generic.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_rfram_generic.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_rf.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_rf " "Found entity 1: or1200_rf" {  } { { "../rtl/verilog/or1200/or1200_rf.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_rf.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_reg_ce.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_reg_ce.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_reg_ce " "Found entity 1: or1200_reg_ce" {  } { { "../rtl/verilog/or1200/or1200_reg_ce.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_reg_ce.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_reg2mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_reg2mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_reg2mem " "Found entity 1: or1200_reg2mem" {  } { { "../rtl/verilog/or1200/or1200_reg2mem.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_reg2mem.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_qmem_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_qmem_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_qmem_top " "Found entity 1: or1200_qmem_top" {  } { { "../rtl/verilog/or1200/or1200_qmem_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_qmem_top.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084604 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "or1200_pulse_gen.v(41) " "Verilog HDL information at or1200_pulse_gen.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/verilog/or1200/or1200_pulse_gen.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_pulse_gen.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1456568084606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_pulse_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_pulse_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_pulse_gen " "Found entity 1: or1200_pulse_gen" {  } { { "../rtl/verilog/or1200/or1200_pulse_gen.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_pulse_gen.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_pm.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_pm.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_pm " "Found entity 1: or1200_pm" {  } { { "../rtl/verilog/or1200/or1200_pm.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_pm.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_pic.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_pic " "Found entity 1: or1200_pic" {  } { { "../rtl/verilog/or1200/or1200_pic.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_pic.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_operandmuxes.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_operandmuxes.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_operandmuxes " "Found entity 1: or1200_operandmuxes" {  } { { "../rtl/verilog/or1200/or1200_operandmuxes.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_operandmuxes.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_mult_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_mult_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_mult_mac " "Found entity 1: or1200_mult_mac" {  } { { "../rtl/verilog/or1200/or1200_mult_mac.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_mult_mac.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_mem2reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_mem2reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_mem2reg " "Found entity 1: or1200_mem2reg" {  } { { "../rtl/verilog/or1200/or1200_mem2reg.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_mem2reg.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_lsu_encEngine.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_lsu_encEngine.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_lsu_encEngine " "Found entity 1: or1200_lsu_encEngine" {  } { { "../rtl/verilog/or1200/or1200_lsu_encEngine.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_lsu_encEngine.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_lsu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_lsu.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_lsu " "Found entity 1: or1200_lsu" {  } { { "../rtl/verilog/or1200/or1200_lsu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_lsu.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084634 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "or1200_ld_insn_fifo or1200_ld_insn_fifo.v(20) " "Verilog Module Declaration warning at or1200_ld_insn_fifo.v(20): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"or1200_ld_insn_fifo\"" {  } { { "../rtl/verilog/or1200/or1200_ld_insn_fifo.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ld_insn_fifo.v" 20 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568084637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ld_insn_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ld_insn_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_ld_insn_fifo " "Found entity 1: or1200_ld_insn_fifo" {  } { { "../rtl/verilog/or1200/or1200_ld_insn_fifo.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ld_insn_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_iwb_biu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_iwb_biu.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_iwb_biu " "Found entity 1: or1200_iwb_biu" {  } { { "../rtl/verilog/or1200/or1200_iwb_biu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_iwb_biu.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_insn_count.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_insn_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_insn_count " "Found entity 1: or1200_insn_count" {  } { { "../rtl/verilog/or1200/or1200_insn_count.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_insn_count.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_immu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_immu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_immu_top " "Found entity 1: or1200_immu_top" {  } { { "../rtl/verilog/or1200/or1200_immu_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_immu_top.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_immu_tlb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_immu_tlb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_immu_tlb " "Found entity 1: or1200_immu_tlb" {  } { { "../rtl/verilog/or1200/or1200_immu_tlb.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_immu_tlb.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_if " "Found entity 1: or1200_if" {  } { { "../rtl/verilog/or1200/or1200_if.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_if.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084656 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "or1200_ic_top.v(285) " "Verilog HDL Module Instantiation warning at or1200_ic_top.v(285): ignored dangling comma in List of Port Connections" {  } { { "../rtl/verilog/or1200/or1200_ic_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ic_top.v" 285 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1456568084659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ic_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ic_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_ic_top " "Found entity 1: or1200_ic_top" {  } { { "../rtl/verilog/or1200/or1200_ic_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ic_top.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ic_tag.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ic_tag.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_ic_tag " "Found entity 1: or1200_ic_tag" {  } { { "../rtl/verilog/or1200/or1200_ic_tag.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ic_tag.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ic_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ic_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_ic_ram " "Found entity 1: or1200_ic_ram" {  } { { "../rtl/verilog/or1200/or1200_ic_ram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ic_ram.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ic_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ic_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_ic_fsm " "Found entity 1: or1200_ic_fsm" {  } { { "../rtl/verilog/or1200/or1200_ic_fsm.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ic_fsm.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_gmultp2_32x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_gmultp2_32x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_gmultp2_32x32 " "Found entity 1: or1200_gmultp2_32x32" {  } { { "../rtl/verilog/or1200/or1200_gmultp2_32x32.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_gmultp2_32x32.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_genpc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_genpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_genpc " "Found entity 1: or1200_genpc" {  } { { "../rtl/verilog/or1200/or1200_genpc.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_genpc.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_freeze.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_freeze.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_freeze " "Found entity 1: or1200_freeze" {  } { { "../rtl/verilog/or1200/or1200_freeze.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_freeze.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_pre_norm_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_pre_norm_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_pre_norm_mul " "Found entity 1: or1200_fpu_pre_norm_mul" {  } { { "../rtl/verilog/or1200/or1200_fpu_pre_norm_mul.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_pre_norm_mul.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_pre_norm_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_pre_norm_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_pre_norm_div " "Found entity 1: or1200_fpu_pre_norm_div" {  } { { "../rtl/verilog/or1200/or1200_fpu_pre_norm_div.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_pre_norm_div.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_pre_norm_addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_pre_norm_addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_pre_norm_addsub " "Found entity 1: or1200_fpu_pre_norm_addsub" {  } { { "../rtl/verilog/or1200/or1200_fpu_pre_norm_addsub.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_pre_norm_addsub.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_post_norm_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_post_norm_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_post_norm_mul " "Found entity 1: or1200_fpu_post_norm_mul" {  } { { "../rtl/verilog/or1200/or1200_fpu_post_norm_mul.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_post_norm_mul.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_post_norm_intfloat_conv " "Found entity 1: or1200_fpu_post_norm_intfloat_conv" {  } { { "../rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_post_norm_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_post_norm_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_post_norm_div " "Found entity 1: or1200_fpu_post_norm_div" {  } { { "../rtl/verilog/or1200/or1200_fpu_post_norm_div.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_post_norm_div.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_post_norm_addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_post_norm_addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_post_norm_addsub " "Found entity 1: or1200_fpu_post_norm_addsub" {  } { { "../rtl/verilog/or1200/or1200_fpu_post_norm_addsub.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_post_norm_addsub.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_mul " "Found entity 1: or1200_fpu_mul" {  } { { "../rtl/verilog/or1200/or1200_fpu_mul.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_mul.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_intfloat_conv_except.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_intfloat_conv_except.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_intfloat_conv_except " "Found entity 1: or1200_fpu_intfloat_conv_except" {  } { { "../rtl/verilog/or1200/or1200_fpu_intfloat_conv_except.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_intfloat_conv_except.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084708 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "snan SNAN or1200_fpu_intfloat_conv.v(78) " "Verilog HDL Declaration information at or1200_fpu_intfloat_conv.v(78): object \"snan\" differs only in case from object \"SNAN\" in the same scope" {  } { { "../rtl/verilog/or1200/or1200_fpu_intfloat_conv.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_intfloat_conv.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1456568084710 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INF inf or1200_fpu_intfloat_conv.v(86) " "Verilog HDL Declaration information at or1200_fpu_intfloat_conv.v(86): object \"INF\" differs only in case from object \"inf\" in the same scope" {  } { { "../rtl/verilog/or1200/or1200_fpu_intfloat_conv.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_intfloat_conv.v" 86 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1456568084711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "QNAN qnan or1200_fpu_intfloat_conv.v(87) " "Verilog HDL Declaration information at or1200_fpu_intfloat_conv.v(87): object \"QNAN\" differs only in case from object \"qnan\" in the same scope" {  } { { "../rtl/verilog/or1200/or1200_fpu_intfloat_conv.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_intfloat_conv.v" 87 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1456568084711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_intfloat_conv.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_intfloat_conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_intfloat_conv " "Found entity 1: or1200_fpu_intfloat_conv" {  } { { "../rtl/verilog/or1200/or1200_fpu_intfloat_conv.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_intfloat_conv.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_fcmp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_fcmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_fcmp " "Found entity 1: or1200_fpu_fcmp" {  } { { "../rtl/verilog/or1200/or1200_fpu_fcmp.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_fcmp.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_div " "Found entity 1: or1200_fpu_div" {  } { { "../rtl/verilog/or1200/or1200_fpu_div.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_div.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_arith.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_arith.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_arith " "Found entity 1: or1200_fpu_arith" {  } { { "../rtl/verilog/or1200/or1200_fpu_arith.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_arith.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_addsub " "Found entity 1: or1200_fpu_addsub" {  } { { "../rtl/verilog/or1200/or1200_fpu_addsub.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_addsub.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu " "Found entity 1: or1200_fpu" {  } { { "../rtl/verilog/or1200/or1200_fpu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_first_enc_pad_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_first_enc_pad_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_first_enc_pad_detector " "Found entity 1: or1200_first_enc_pad_detector" {  } { { "../rtl/verilog/or1200/or1200_first_enc_pad_detector.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_first_enc_pad_detector.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_except.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_except.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_except " "Found entity 1: or1200_except" {  } { { "../rtl/verilog/or1200/or1200_except.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_except.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_encryption_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_encryption_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_encryption_fsm " "Found entity 1: or1200_encryption_fsm" {  } { { "../rtl/verilog/or1200/or1200_encryption_fsm.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_encryption_fsm.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_enc_pad_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_enc_pad_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_enc_pad_shift " "Found entity 1: or1200_enc_pad_shift" {  } { { "../rtl/verilog/or1200/or1200_enc_pad_shift.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_enc_pad_shift.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_enc_fsm_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_enc_fsm_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_enc_fsm_top " "Found entity 1: or1200_enc_fsm_top" {  } { { "../rtl/verilog/or1200/or1200_enc_fsm_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_enc_fsm_top.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_du.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_du.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_du " "Found entity 1: or1200_du" {  } { { "../rtl/verilog/or1200/or1200_du.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_du.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dpram_256x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dpram_256x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_dpram_256x32 " "Found entity 1: or1200_dpram_256x32" {  } { { "../rtl/verilog/or1200/or1200_dpram_256x32.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dpram_256x32.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dpram_32x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dpram_32x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_dpram_32x32 " "Found entity 1: or1200_dpram_32x32" {  } { { "../rtl/verilog/or1200/or1200_dpram_32x32.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dpram_32x32.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dpram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dpram.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_dpram " "Found entity 1: or1200_dpram" {  } { { "../rtl/verilog/or1200/or1200_dpram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dpram.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dmmu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dmmu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_dmmu_top " "Found entity 1: or1200_dmmu_top" {  } { { "../rtl/verilog/or1200/or1200_dmmu_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dmmu_top.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dmmu_tlb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dmmu_tlb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_dmmu_tlb " "Found entity 1: or1200_dmmu_tlb" {  } { { "../rtl/verilog/or1200/or1200_dmmu_tlb.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dmmu_tlb.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_dc_top " "Found entity 1: or1200_dc_top" {  } { { "../rtl/verilog/or1200/or1200_dc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_top.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_tag.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_tag.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_dc_tag " "Found entity 1: or1200_dc_tag" {  } { { "../rtl/verilog/or1200/or1200_dc_tag.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_tag.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_dc_ram " "Found entity 1: or1200_dc_ram" {  } { { "../rtl/verilog/or1200/or1200_dc_ram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_ram.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_dc_fsm " "Found entity 1: or1200_dc_fsm" {  } { { "../rtl/verilog/or1200/or1200_dc_fsm.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_fsm.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_ctrl " "Found entity 1: or1200_ctrl" {  } { { "../rtl/verilog/or1200/or1200_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ctrl.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_cpu " "Found entity 1: or1200_cpu" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cpu.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_counter " "Found entity 1: or1200_counter" {  } { { "../rtl/verilog/or1200/or1200_counter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cl_enc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cl_enc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_cl_enc_top " "Found entity 1: or1200_cl_enc_top" {  } { { "../rtl/verilog/or1200/or1200_cl_enc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cl_enc_top.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cfgr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cfgr.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_cfgr " "Found entity 1: or1200_cfgr" {  } { { "../rtl/verilog/or1200/or1200_cfgr.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cfgr.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_amultp2_32x32.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_amultp2_32x32.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_alu " "Found entity 1: or1200_alu" {  } { { "../rtl/verilog/or1200/or1200_alu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_alu.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ack_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ack_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_ack_fsm " "Found entity 1: or1200_ack_fsm" {  } { { "../rtl/verilog/or1200/or1200_ack_fsm.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ack_fsm.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_sbox " "Found entity 1: aes_sbox" {  } { { "../rtl/verilog/or1200/aes_sbox.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_sbox.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_rcon.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_rcon.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_rcon " "Found entity 1: aes_rcon" {  } { { "../rtl/verilog/or1200/aes_rcon.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_rcon.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_key_expand_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_key_expand_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_key_expand_128 " "Found entity 1: aes_key_expand_128" {  } { { "../rtl/verilog/or1200/aes_key_expand_128.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_key_expand_128.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_enc_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_enc_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_enc_128 " "Found entity 1: aes_enc_128" {  } { { "../rtl/verilog/or1200/aes_enc_128.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_enc_128.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_cipher_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_cipher_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_cipher_top " "Found entity 1: aes_cipher_top" {  } { { "../rtl/verilog/or1200/aes_cipher_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_cipher_top.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sdc_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sdc_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdc_controller " "Found entity 1: sdc_controller" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_wb_sel_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_wb_sel_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_wb_sel_ctrl " "Found entity 1: sd_wb_sel_ctrl" {  } { { "../rtl/verilog/sdc_controller/sd_wb_sel_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_wb_sel_ctrl.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_fifo_filler.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_fifo_filler.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_fifo_filler " "Found entity 1: sd_fifo_filler" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_filler.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_fifo_filler.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_data_xfer_trig.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_data_xfer_trig.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_data_xfer_trig " "Found entity 1: sd_data_xfer_trig" {  } { { "../rtl/verilog/sdc_controller/sd_data_xfer_trig.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_data_xfer_trig.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_data_serial_host.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_data_serial_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_data_serial_host " "Found entity 1: sd_data_serial_host" {  } { { "../rtl/verilog/sdc_controller/sd_data_serial_host.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_data_serial_host.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_data_master.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_data_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_data_master " "Found entity 1: sd_data_master" {  } { { "../rtl/verilog/sdc_controller/sd_data_master.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_data_master.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_crc_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_crc_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_crc_16 " "Found entity 1: sd_crc_16" {  } { { "../rtl/verilog/sdc_controller/sd_crc_16.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_crc_16.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_crc_7.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_crc_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_crc_7 " "Found entity 1: sd_crc_7" {  } { { "../rtl/verilog/sdc_controller/sd_crc_7.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_crc_7.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_controller_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_controller_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_controller_wb " "Found entity 1: sd_controller_wb" {  } { { "../rtl/verilog/sdc_controller/sd_controller_wb.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_controller_wb.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_cmd_serial_host.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_cmd_serial_host " "Found entity 1: sd_cmd_serial_host" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084871 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "busy_check BUSY_CHECK sd_cmd_master.v(80) " "Verilog HDL Declaration information at sd_cmd_master.v(80): object \"busy_check\" differs only in case from object \"BUSY_CHECK\" in the same scope" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_cmd_master.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1456568084873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_cmd_master.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_cmd_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_cmd_master " "Found entity 1: sd_cmd_master" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_cmd_master.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_clock_divider " "Found entity 1: sd_clock_divider" {  } { { "../rtl/verilog/sdc_controller/sd_clock_divider.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_clock_divider.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/monostable_domain_cross.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/monostable_domain_cross.v" { { "Info" "ISGN_ENTITY_NAME" "1 monostable_domain_cross " "Found entity 1: monostable_domain_cross" {  } { { "../rtl/verilog/sdc_controller/monostable_domain_cross.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/monostable_domain_cross.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/generic_fifo_dc_gray.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/generic_fifo_dc_gray.v" { { "Info" "ISGN_ENTITY_NAME" "1 generic_fifo_dc_gray " "Found entity 1: generic_fifo_dc_gray" {  } { { "../rtl/verilog/sdc_controller/generic_fifo_dc_gray.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/generic_fifo_dc_gray.v" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084884 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "do generic_dpram.v(123) " "Verilog HDL Declaration warning at generic_dpram.v(123): \"do\" is SystemVerilog-2005 keyword" {  } { { "../rtl/verilog/sdc_controller/generic_dpram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/generic_dpram.v" 123 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1456568084886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/generic_dpram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/generic_dpram.v" { { "Info" "ISGN_ENTITY_NAME" "1 generic_dpram " "Found entity 1: generic_dpram" {  } { { "../rtl/verilog/sdc_controller/generic_dpram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/generic_dpram.v" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/edge_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/edge_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "../rtl/verilog/sdc_controller/edge_detect.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/edge_detect.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/byte_en_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/byte_en_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 byte_en_reg " "Found entity 1: byte_en_reg" {  } { { "../rtl/verilog/sdc_controller/byte_en_reg.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/byte_en_reg.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/bistable_domain_cross.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/bistable_domain_cross.v" { { "Info" "ISGN_ENTITY_NAME" "1 bistable_domain_cross " "Found entity 1: bistable_domain_cross" {  } { { "../rtl/verilog/sdc_controller/bistable_domain_cross.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/bistable_domain_cross.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_sdram_ctrl " "Found entity 1: wb_sdram_ctrl" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_port " "Found entity 1: wb_port" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "../rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_clock_fifo " "Found entity 1: dual_clock_fifo" {  } { { "../rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_generic.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_generic.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_generic " "Found entity 1: dpram_generic" {  } { { "../rtl/verilog/wb_sdram_ctrl/dpram_generic.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_generic.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_altera " "Found entity 1: dpram_altera" {  } { { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufram " "Found entity 1: bufram" {  } { { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_switch_b3/wb_switch_b3.v 5 5 " "Found 5 design units, including 5 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_switch_b3/wb_switch_b3.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_switch_b3 " "Found entity 1: wb_switch_b3" {  } { { "../rtl/verilog/wb_switch_b3/wb_switch_b3.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_switch_b3/wb_switch_b3.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084926 ""} { "Info" "ISGN_ENTITY_NAME" "2 wb_b3_switch_slave_sel " "Found entity 2: wb_b3_switch_slave_sel" {  } { { "../rtl/verilog/wb_switch_b3/wb_switch_b3.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_switch_b3/wb_switch_b3.v" 1839 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084926 ""} { "Info" "ISGN_ENTITY_NAME" "3 wb_b3_switch_master_detect_slave_sel " "Found entity 3: wb_b3_switch_master_detect_slave_sel" {  } { { "../rtl/verilog/wb_switch_b3/wb_switch_b3.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_switch_b3/wb_switch_b3.v" 2089 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084926 ""} { "Info" "ISGN_ENTITY_NAME" "4 wb_b3_switch_slave_out_mux " "Found entity 4: wb_b3_switch_slave_out_mux" {  } { { "../rtl/verilog/wb_switch_b3/wb_switch_b3.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_switch_b3/wb_switch_b3.v" 2204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084926 ""} { "Info" "ISGN_ENTITY_NAME" "5 wb_b3_switch_master_out_mux " "Found entity 5: wb_b3_switch_master_out_mux" {  } { { "../rtl/verilog/wb_switch_b3/wb_switch_b3.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_switch_b3/wb_switch_b3.v" 2411 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084926 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39) " "Unrecognized synthesis attribute \"attribute\" at ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39)" {  } { { "../rtl/verilog/wb_ram_b3/wb_ram_b3.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_ram_b3/wb_ram_b3.v" 39 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456568084928 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39) " "Unrecognized synthesis attribute \"ram_style\" at ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39)" {  } { { "../rtl/verilog/wb_ram_b3/wb_ram_b3.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_ram_b3/wb_ram_b3.v" 39 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456568084928 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39) " "Unrecognized synthesis attribute \"of\" at ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39)" {  } { { "../rtl/verilog/wb_ram_b3/wb_ram_b3.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_ram_b3/wb_ram_b3.v" 39 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456568084928 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mem ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39) " "Unrecognized synthesis attribute \"mem\" at ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39)" {  } { { "../rtl/verilog/wb_ram_b3/wb_ram_b3.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_ram_b3/wb_ram_b3.v" 39 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456568084928 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39) " "Unrecognized synthesis attribute \"is\" at ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39)" {  } { { "../rtl/verilog/wb_ram_b3/wb_ram_b3.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_ram_b3/wb_ram_b3.v" 39 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456568084928 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "block ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39) " "Unrecognized synthesis attribute \"block\" at ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39)" {  } { { "../rtl/verilog/wb_ram_b3/wb_ram_b3.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_ram_b3/wb_ram_b3.v" 39 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456568084929 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(40) " "Unrecognized synthesis attribute \"ram_style\" at ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(40)" {  } { { "../rtl/verilog/wb_ram_b3/wb_ram_b3.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_ram_b3/wb_ram_b3.v" 40 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456568084929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_ram_b3/wb_ram_b3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_ram_b3/wb_ram_b3.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_ram_b3 " "Found entity 1: wb_ram_b3" {  } { { "../rtl/verilog/wb_ram_b3/wb_ram_b3.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_ram_b3/wb_ram_b3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084930 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fsm_sdr_16.v(145) " "Verilog HDL warning at fsm_sdr_16.v(145): extended using \"x\" or \"z\"" {  } { { "fsm_sdr_16.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/versatile_mem_ctrl/rtl/verilog/fsm_sdr_16.v" 145 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1456568084934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/versatile_mem_ctrl/versatile_mem_ctrl.v 14 14 " "Found 14 design units, including 14 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/versatile_mem_ctrl/versatile_mem_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_wb " "Found entity 1: fsm_wb" {  } { { "fsm_wb.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/versatile_mem_ctrl/rtl/verilog/fsm_wb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084945 ""} { "Info" "ISGN_ENTITY_NAME" "2 versatile_fifo_async_cmp " "Found entity 2: versatile_fifo_async_cmp" {  } { { "versatile_fifo_async_cmp.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/versatile_mem_ctrl/rtl/verilog/versatile_fifo_async_cmp.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084945 ""} { "Info" "ISGN_ENTITY_NAME" "3 async_fifo_mq " "Found entity 3: async_fifo_mq" {  } { { "async_fifo_mq.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/versatile_mem_ctrl/rtl/verilog/async_fifo_mq.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084945 ""} { "Info" "ISGN_ENTITY_NAME" "4 delay " "Found entity 4: delay" {  } { { "delay.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/versatile_mem_ctrl/rtl/verilog/delay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084945 ""} { "Info" "ISGN_ENTITY_NAME" "5 encode " "Found entity 5: encode" {  } { { "codec.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/versatile_mem_ctrl/rtl/verilog/codec.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084945 ""} { "Info" "ISGN_ENTITY_NAME" "6 decode " "Found entity 6: decode" {  } { { "codec.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/versatile_mem_ctrl/rtl/verilog/codec.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084945 ""} { "Info" "ISGN_ENTITY_NAME" "7 gray_counter " "Found entity 7: gray_counter" {  } { { "gray_counter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/versatile_mem_ctrl/rtl/verilog/gray_counter.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084945 ""} { "Info" "ISGN_ENTITY_NAME" "8 egress_fifo " "Found entity 8: egress_fifo" {  } { { "egress_fifo.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/versatile_mem_ctrl/rtl/verilog/egress_fifo.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084945 ""} { "Info" "ISGN_ENTITY_NAME" "9 vfifo_dual_port_ram_dc_sw " "Found entity 9: vfifo_dual_port_ram_dc_sw" {  } { { "versatile_fifo_dual_port_ram_dc_sw.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/versatile_mem_ctrl/rtl/verilog/versatile_fifo_dual_port_ram_dc_sw.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084945 ""} { "Info" "ISGN_ENTITY_NAME" "10 dff_sr " "Found entity 10: dff_sr" {  } { { "dff_sr.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/versatile_mem_ctrl/rtl/verilog/dff_sr.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084945 ""} { "Info" "ISGN_ENTITY_NAME" "11 ref_counter " "Found entity 11: ref_counter" {  } { { "ref_counter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/versatile_mem_ctrl/rtl/verilog/ref_counter.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084945 ""} { "Info" "ISGN_ENTITY_NAME" "12 fsm_sdr_16 " "Found entity 12: fsm_sdr_16" {  } { { "fsm_sdr_16.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/versatile_mem_ctrl/rtl/verilog/fsm_sdr_16.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084945 ""} { "Info" "ISGN_ENTITY_NAME" "13 versatile_mem_ctrl_wb " "Found entity 13: versatile_mem_ctrl_wb" {  } { { "versatile_mem_ctrl_wb.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_wb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084945 ""} { "Info" "ISGN_ENTITY_NAME" "14 versatile_mem_ctrl " "Found entity 14: versatile_mem_ctrl" {  } { { "versatile_mem_ctrl_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_top.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/writeUSBWireData.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/writeUSBWireData.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeUSBWireData " "Found entity 1: writeUSBWireData" {  } { { "../rtl/verilog/usbhostslave/writeUSBWireData.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/writeUSBWireData.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/wishBoneBI.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/wishBoneBI.v" { { "Info" "ISGN_ENTITY_NAME" "1 wishBoneBI " "Found entity 1: wishBoneBI" {  } { { "../rtl/verilog/usbhostslave/wishBoneBI.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/wishBoneBI.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/USBTxWireArbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/USBTxWireArbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 USBTxWireArbiter " "Found entity 1: USBTxWireArbiter" {  } { { "../rtl/verilog/usbhostslave/USBTxWireArbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/USBTxWireArbiter.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/USBSlaveControlBI.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/USBSlaveControlBI.v" { { "Info" "ISGN_ENTITY_NAME" "1 USBSlaveControlBI " "Found entity 1: USBSlaveControlBI" {  } { { "../rtl/verilog/usbhostslave/USBSlaveControlBI.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/USBSlaveControlBI.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/usbSlaveControl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/usbSlaveControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 usbSlaveControl " "Found entity 1: usbSlaveControl" {  } { { "../rtl/verilog/usbhostslave/usbSlaveControl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/usbSlaveControl.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/usbslave.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/usbslave.v" { { "Info" "ISGN_ENTITY_NAME" "1 usbslave " "Found entity 1: usbslave" {  } { { "../rtl/verilog/usbhostslave/usbslave.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/usbslave.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/usbSerialInterfaceEngine.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/usbSerialInterfaceEngine.v" { { "Info" "ISGN_ENTITY_NAME" "1 usbSerialInterfaceEngine " "Found entity 1: usbSerialInterfaceEngine" {  } { { "../rtl/verilog/usbhostslave/usbSerialInterfaceEngine.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/usbSerialInterfaceEngine.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/usbhostslave.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/usbhostslave.v" { { "Info" "ISGN_ENTITY_NAME" "1 usbhostslave " "Found entity 1: usbhostslave" {  } { { "../rtl/verilog/usbhostslave/usbhostslave.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/usbhostslave.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/USBHostControlBI.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/USBHostControlBI.v" { { "Info" "ISGN_ENTITY_NAME" "1 USBHostControlBI " "Found entity 1: USBHostControlBI" {  } { { "../rtl/verilog/usbhostslave/USBHostControlBI.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/USBHostControlBI.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/usbHostControl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/usbHostControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 usbHostControl " "Found entity 1: usbHostControl" {  } { { "../rtl/verilog/usbhostslave/usbHostControl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/usbHostControl.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/usbhost.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/usbhost.v" { { "Info" "ISGN_ENTITY_NAME" "1 usbhost " "Found entity 1: usbhost" {  } { { "../rtl/verilog/usbhostslave/usbhost.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/usbhost.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/updateCRC16.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/updateCRC16.v" { { "Info" "ISGN_ENTITY_NAME" "1 updateCRC16 " "Found entity 1: updateCRC16" {  } { { "../rtl/verilog/usbhostslave/updateCRC16.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/updateCRC16.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/updateCRC5.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/updateCRC5.v" { { "Info" "ISGN_ENTITY_NAME" "1 updateCRC5 " "Found entity 1: updateCRC5" {  } { { "../rtl/verilog/usbhostslave/updateCRC5.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/updateCRC5.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/TxfifoBI.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/TxfifoBI.v" { { "Info" "ISGN_ENTITY_NAME" "1 TxfifoBI " "Found entity 1: TxfifoBI" {  } { { "../rtl/verilog/usbhostslave/TxfifoBI.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/TxfifoBI.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568084997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568084997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/TxFifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/TxFifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 TxFifo " "Found entity 1: TxFifo" {  } { { "../rtl/verilog/usbhostslave/TxFifo.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/TxFifo.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/speedCtrlMux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/speedCtrlMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 speedCtrlMux " "Found entity 1: speedCtrlMux" {  } { { "../rtl/verilog/usbhostslave/speedCtrlMux.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/speedCtrlMux.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/SOFTransmit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/SOFTransmit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOFTransmit " "Found entity 1: SOFTransmit" {  } { { "../rtl/verilog/usbhostslave/SOFTransmit.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/SOFTransmit.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/SOFController.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/SOFController.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOFController " "Found entity 1: SOFController" {  } { { "../rtl/verilog/usbhostslave/SOFController.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/SOFController.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/slaveSendPacket.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/slaveSendPacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 slaveSendPacket " "Found entity 1: slaveSendPacket" {  } { { "../rtl/verilog/usbhostslave/slaveSendPacket.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/slaveSendPacket.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/slaveRxStatusMonitor.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/slaveRxStatusMonitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 slaveRxStatusMonitor " "Found entity 1: slaveRxStatusMonitor" {  } { { "../rtl/verilog/usbhostslave/slaveRxStatusMonitor.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/slaveRxStatusMonitor.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/slaveGetPacket.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/slaveGetPacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 slaveGetPacket " "Found entity 1: slaveGetPacket" {  } { { "../rtl/verilog/usbhostslave/slaveGetPacket.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/slaveGetPacket.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/slaveDirectControl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/slaveDirectControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 slaveDirectControl " "Found entity 1: slaveDirectControl" {  } { { "../rtl/verilog/usbhostslave/slaveDirectControl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/slaveDirectControl.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/slavecontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/slavecontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 slavecontroller " "Found entity 1: slavecontroller" {  } { { "../rtl/verilog/usbhostslave/slavecontroller.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/slavecontroller.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085031 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "IDLE ../rtl/verilog/or1200/aes_cipher_wrapper_lowaesfreq.v 17 SIETransmitter.v(131) " "Verilog HDL macro warning at SIETransmitter.v(131): overriding existing definition for macro \"IDLE\", which was defined in \"../rtl/verilog/or1200/aes_cipher_wrapper_lowaesfreq.v\", line 17" {  } { { "../rtl/verilog/usbhostslave/SIETransmitter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/SIETransmitter.v" 131 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1456568085033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/SIETransmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/SIETransmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIETransmitter " "Found entity 1: SIETransmitter" {  } { { "../rtl/verilog/usbhostslave/SIETransmitter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/SIETransmitter.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/SIEReceiver.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/SIEReceiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIEReceiver " "Found entity 1: SIEReceiver" {  } { { "../rtl/verilog/usbhostslave/SIEReceiver.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/SIEReceiver.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/sendPacketCheckPreamble.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/sendPacketCheckPreamble.v" { { "Info" "ISGN_ENTITY_NAME" "1 sendPacketCheckPreamble " "Found entity 1: sendPacketCheckPreamble" {  } { { "../rtl/verilog/usbhostslave/sendPacketCheckPreamble.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/sendPacketCheckPreamble.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/sendPacketArbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/sendPacketArbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sendPacketArbiter " "Found entity 1: sendPacketArbiter" {  } { { "../rtl/verilog/usbhostslave/sendPacketArbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/sendPacketArbiter.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/sendPacket.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/sendPacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 sendPacket " "Found entity 1: sendPacket" {  } { { "../rtl/verilog/usbhostslave/sendPacket.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/sendPacket.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/SCTxPortArbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/SCTxPortArbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCTxPortArbiter " "Found entity 1: SCTxPortArbiter" {  } { { "../rtl/verilog/usbhostslave/SCTxPortArbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/SCTxPortArbiter.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/rxStatusMonitor.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/rxStatusMonitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxStatusMonitor " "Found entity 1: rxStatusMonitor" {  } { { "../rtl/verilog/usbhostslave/rxStatusMonitor.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/rxStatusMonitor.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/RxfifoBI.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/RxfifoBI.v" { { "Info" "ISGN_ENTITY_NAME" "1 RxfifoBI " "Found entity 1: RxfifoBI" {  } { { "../rtl/verilog/usbhostslave/RxfifoBI.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/RxfifoBI.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/RxFifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/RxFifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 RxFifo " "Found entity 1: RxFifo" {  } { { "../rtl/verilog/usbhostslave/RxFifo.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/RxFifo.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/readUSBWireData.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/readUSBWireData.v" { { "Info" "ISGN_ENTITY_NAME" "1 readUSBWireData " "Found entity 1: readUSBWireData" {  } { { "../rtl/verilog/usbhostslave/readUSBWireData.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/readUSBWireData.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/processTxByte.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/processTxByte.v" { { "Info" "ISGN_ENTITY_NAME" "1 processTxByte " "Found entity 1: processTxByte" {  } { { "../rtl/verilog/usbhostslave/processTxByte.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/processTxByte.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/processRxByte.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/processRxByte.v" { { "Info" "ISGN_ENTITY_NAME" "1 processRxByte " "Found entity 1: processRxByte" {  } { { "../rtl/verilog/usbhostslave/processRxByte.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/processRxByte.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085079 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "START ../rtl/verilog/or1200/or1200_cypherdb_start.v 22 processRxBit.v(96) " "Verilog HDL macro warning at processRxBit.v(96): overriding existing definition for macro \"START\", which was defined in \"../rtl/verilog/or1200/or1200_cypherdb_start.v\", line 22" {  } { { "../rtl/verilog/usbhostslave/processRxBit.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/processRxBit.v" 96 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1456568085081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/processRxBit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/processRxBit.v" { { "Info" "ISGN_ENTITY_NAME" "1 processRxBit " "Found entity 1: processRxBit" {  } { { "../rtl/verilog/usbhostslave/processRxBit.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/processRxBit.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/lineControlUpdate.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/lineControlUpdate.v" { { "Info" "ISGN_ENTITY_NAME" "1 lineControlUpdate " "Found entity 1: lineControlUpdate" {  } { { "../rtl/verilog/usbhostslave/lineControlUpdate.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/lineControlUpdate.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/hostSlaveMuxBI.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/hostSlaveMuxBI.v" { { "Info" "ISGN_ENTITY_NAME" "1 hostSlaveMuxBI " "Found entity 1: hostSlaveMuxBI" {  } { { "../rtl/verilog/usbhostslave/hostSlaveMuxBI.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/hostSlaveMuxBI.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/hostSlaveMux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/hostSlaveMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 hostSlaveMux " "Found entity 1: hostSlaveMux" {  } { { "../rtl/verilog/usbhostslave/hostSlaveMux.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/hostSlaveMux.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/hostcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/hostcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 hostcontroller " "Found entity 1: hostcontroller" {  } { { "../rtl/verilog/usbhostslave/hostcontroller.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/hostcontroller.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/HCTxPortArbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/HCTxPortArbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 HCTxPortArbiter " "Found entity 1: HCTxPortArbiter" {  } { { "../rtl/verilog/usbhostslave/HCTxPortArbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/HCTxPortArbiter.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/getPacket.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/getPacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 getPacket " "Found entity 1: getPacket" {  } { { "../rtl/verilog/usbhostslave/getPacket.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/getPacket.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/fifoRTL.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/fifoRTL.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifoRTL " "Found entity 1: fifoRTL" {  } { { "../rtl/verilog/usbhostslave/fifoRTL.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/fifoRTL.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/fifoMux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/fifoMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifoMux " "Found entity 1: fifoMux" {  } { { "../rtl/verilog/usbhostslave/fifoMux.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/fifoMux.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/endpMux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/endpMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 endpMux " "Found entity 1: endpMux" {  } { { "../rtl/verilog/usbhostslave/endpMux.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/endpMux.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/dpMem_dc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/dpMem_dc.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpMem_dc " "Found entity 1: dpMem_dc" {  } { { "../rtl/verilog/usbhostslave/dpMem_dc.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/dpMem_dc.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/directControl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/directControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 directControl " "Found entity 1: directControl" {  } { { "../rtl/verilog/usbhostslave/directControl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/directControl.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_wb " "Found entity 1: uart_wb" {  } { { "../rtl/verilog/uart16550/uart_wb.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_wb.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "../rtl/verilog/uart16550/uart_transmitter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_transmitter.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_tfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_tfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tfifo " "Found entity 1: uart_tfifo" {  } { { "../rtl/verilog/uart16550/uart_tfifo.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_tfifo.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_sync_flops.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_sync_flops.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_sync_flops " "Found entity 1: uart_sync_flops" {  } { { "../rtl/verilog/uart16550/uart_sync_flops.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_sync_flops.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_rfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_rfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rfifo " "Found entity 1: uart_rfifo" {  } { { "../rtl/verilog/uart16550/uart_rfifo.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_rfifo.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_regs " "Found entity 1: uart_regs" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_regs.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "../rtl/verilog/uart16550/uart_receiver.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_receiver.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_debug_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_debug_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_debug_if " "Found entity 1: uart_debug_if" {  } { { "../rtl/verilog/uart16550/uart_debug_if.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_debug_if.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart16550.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart16550.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart16550 " "Found entity 1: uart16550" {  } { { "../rtl/verilog/uart16550/uart16550.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart16550.v" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/raminfr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/raminfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Found entity 1: raminfr" {  } { { "../rtl/verilog/uart16550/raminfr.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/raminfr.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/smii/smii_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/smii/smii_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 smii_sync " "Found entity 1: smii_sync" {  } { { "../rtl/verilog/smii/smii_sync.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/smii/smii_sync.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/smii/smii_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/smii/smii_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 smii_if " "Found entity 1: smii_if" {  } { { "../rtl/verilog/smii/smii_if.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/smii/smii_if.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/smii/smii.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/smii/smii.v" { { "Info" "ISGN_ENTITY_NAME" "1 smii " "Found entity 1: smii" {  } { { "../rtl/verilog/smii/smii.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/smii/smii.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/simple_spi/simple_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/simple_spi/simple_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_spi " "Found entity 1: simple_spi" {  } { { "../rtl/verilog/simple_spi/simple_spi.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/simple_spi/simple_spi.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/simple_spi/fifo4.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/simple_spi/fifo4.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo4 " "Found entity 1: fifo4" {  } { { "../rtl/verilog/simple_spi/fifo4.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/simple_spi/fifo4.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/rom/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/rom/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../rtl/verilog/rom/rom.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/rom/rom.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085189 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute ../rtl/verilog/ram_wb/ram_wb_b3.v(38) " "Unrecognized synthesis attribute \"attribute\" at ../rtl/verilog/ram_wb/ram_wb_b3.v(38)" {  } { { "../rtl/verilog/ram_wb/ram_wb_b3.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ram_wb/ram_wb_b3.v" 38 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456568085191 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../rtl/verilog/ram_wb/ram_wb_b3.v(38) " "Unrecognized synthesis attribute \"ram_style\" at ../rtl/verilog/ram_wb/ram_wb_b3.v(38)" {  } { { "../rtl/verilog/ram_wb/ram_wb_b3.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ram_wb/ram_wb_b3.v" 38 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456568085191 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of ../rtl/verilog/ram_wb/ram_wb_b3.v(38) " "Unrecognized synthesis attribute \"of\" at ../rtl/verilog/ram_wb/ram_wb_b3.v(38)" {  } { { "../rtl/verilog/ram_wb/ram_wb_b3.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ram_wb/ram_wb_b3.v" 38 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456568085191 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mem ../rtl/verilog/ram_wb/ram_wb_b3.v(38) " "Unrecognized synthesis attribute \"mem\" at ../rtl/verilog/ram_wb/ram_wb_b3.v(38)" {  } { { "../rtl/verilog/ram_wb/ram_wb_b3.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ram_wb/ram_wb_b3.v" 38 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456568085191 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is ../rtl/verilog/ram_wb/ram_wb_b3.v(38) " "Unrecognized synthesis attribute \"is\" at ../rtl/verilog/ram_wb/ram_wb_b3.v(38)" {  } { { "../rtl/verilog/ram_wb/ram_wb_b3.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ram_wb/ram_wb_b3.v" 38 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456568085191 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "block ../rtl/verilog/ram_wb/ram_wb_b3.v(38) " "Unrecognized synthesis attribute \"block\" at ../rtl/verilog/ram_wb/ram_wb_b3.v(38)" {  } { { "../rtl/verilog/ram_wb/ram_wb_b3.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ram_wb/ram_wb_b3.v" 38 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456568085191 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../rtl/verilog/ram_wb/ram_wb_b3.v(39) " "Unrecognized synthesis attribute \"ram_style\" at ../rtl/verilog/ram_wb/ram_wb_b3.v(39)" {  } { { "../rtl/verilog/ram_wb/ram_wb_b3.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ram_wb/ram_wb_b3.v" 39 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456568085191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ram_wb/ram_wb_b3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ram_wb/ram_wb_b3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_wb_b3 " "Found entity 1: ram_wb_b3" {  } { { "../rtl/verilog/ram_wb/ram_wb_b3.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ram_wb/ram_wb_b3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ram_wb/ram_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ram_wb/ram_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_wb " "Found entity 1: ram_wb" {  } { { "../rtl/verilog/ram_wb/ram_wb.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ram_wb/ram_wb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085200 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "syn_global_buffers ../rtl/verilog/orpsoc_top/orpsoc_top.v(142) " "Unrecognized synthesis attribute \"syn_global_buffers\" at ../rtl/verilog/orpsoc_top/orpsoc_top.v(142)" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 142 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456568085202 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "orpsoc_top.v(1384) " "Verilog HDL Module Instantiation warning at orpsoc_top.v(1384): ignored dangling comma in List of Port Connections" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1384 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1456568085204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 orpsoc_top " "Found entity 1: orpsoc_top" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/jtag_tap/jtag_tap.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/jtag_tap/jtag_tap.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_tap " "Found entity 1: jtag_tap" {  } { { "../rtl/verilog/jtag_tap/jtag_tap.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/jtag_tap/jtag_tap.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/intgen/intgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/intgen/intgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 intgen " "Found entity 1: intgen" {  } { { "../rtl/verilog/intgen/intgen.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/intgen/intgen.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/i2c_master_slave/i2c_master_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/i2c_master_slave/i2c_master_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_slave " "Found entity 1: i2c_master_slave" {  } { { "../rtl/verilog/i2c_master_slave/i2c_master_slave.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/i2c_master_slave/i2c_master_slave.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085219 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state ../rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v(245) " "Unrecognized synthesis attribute \"enum_state\" at ../rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v(245)" {  } { { "../rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v" 245 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456568085221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "../rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085223 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state ../rtl/verilog/i2c_master_slave/i2c_master_bit_ctrl.v(194) " "Unrecognized synthesis attribute \"enum_state\" at ../rtl/verilog/i2c_master_slave/i2c_master_bit_ctrl.v(194)" {  } { { "../rtl/verilog/i2c_master_slave/i2c_master_bit_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/i2c_master_slave/i2c_master_bit_ctrl.v" 194 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456568085225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/i2c_master_slave/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/i2c_master_slave/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "../rtl/verilog/i2c_master_slave/i2c_master_bit_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/i2c_master_slave/i2c_master_bit_ctrl.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/gpio/gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/gpio/gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio " "Found entity 1: gpio" {  } { { "../rtl/verilog/gpio/gpio.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/gpio/gpio.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/flashrom/flashrom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/flashrom/flashrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flashrom " "Found entity 1: flashrom" {  } { { "../rtl/verilog/flashrom/flashrom.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/flashrom/flashrom.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/xilinx_dist_ram_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/xilinx_dist_ram_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 xilinx_dist_ram_16x32 " "Found entity 1: xilinx_dist_ram_16x32" {  } { { "../rtl/verilog/ethmac/xilinx_dist_ram_16x32.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/xilinx_dist_ram_16x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/ethmac.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/ethmac.v" { { "Info" "ISGN_ENTITY_NAME" "1 ethmac " "Found entity 1: ethmac" {  } { { "../rtl/verilog/ethmac/ethmac.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/ethmac.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_wishbone.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_wishbone.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_wishbone " "Found entity 1: eth_wishbone" {  } { { "../rtl/verilog/ethmac/eth_wishbone.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_wishbone.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_txstatem.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_txstatem.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_txstatem " "Found entity 1: eth_txstatem" {  } { { "../rtl/verilog/ethmac/eth_txstatem.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_txstatem.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_txethmac.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_txethmac.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_txethmac " "Found entity 1: eth_txethmac" {  } { { "../rtl/verilog/ethmac/eth_txethmac.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_txethmac.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_txcounters.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_txcounters.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_txcounters " "Found entity 1: eth_txcounters" {  } { { "../rtl/verilog/ethmac/eth_txcounters.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_txcounters.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_transmitcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_transmitcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_transmitcontrol " "Found entity 1: eth_transmitcontrol" {  } { { "../rtl/verilog/ethmac/eth_transmitcontrol.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_transmitcontrol.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_spram_256x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_spram_256x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_spram_256x32 " "Found entity 1: eth_spram_256x32" {  } { { "../rtl/verilog/ethmac/eth_spram_256x32.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_spram_256x32.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_shiftreg " "Found entity 1: eth_shiftreg" {  } { { "../rtl/verilog/ethmac/eth_shiftreg.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_shiftreg.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_rxstatem.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_rxstatem.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_rxstatem " "Found entity 1: eth_rxstatem" {  } { { "../rtl/verilog/ethmac/eth_rxstatem.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_rxstatem.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_rxethmac.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_rxethmac.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_rxethmac " "Found entity 1: eth_rxethmac" {  } { { "../rtl/verilog/ethmac/eth_rxethmac.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_rxethmac.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_rxcounters.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_rxcounters.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_rxcounters " "Found entity 1: eth_rxcounters" {  } { { "../rtl/verilog/ethmac/eth_rxcounters.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_rxcounters.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_rxaddrcheck.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_rxaddrcheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_rxaddrcheck " "Found entity 1: eth_rxaddrcheck" {  } { { "../rtl/verilog/ethmac/eth_rxaddrcheck.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_rxaddrcheck.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_registers " "Found entity 1: eth_registers" {  } { { "../rtl/verilog/ethmac/eth_registers.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_registers.v" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_register " "Found entity 1: eth_register" {  } { { "../rtl/verilog/ethmac/eth_register.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_register.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_receivecontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_receivecontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_receivecontrol " "Found entity 1: eth_receivecontrol" {  } { { "../rtl/verilog/ethmac/eth_receivecontrol.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_receivecontrol.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_random.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_random.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_random " "Found entity 1: eth_random" {  } { { "../rtl/verilog/ethmac/eth_random.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_random.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_outputcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_outputcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_outputcontrol " "Found entity 1: eth_outputcontrol" {  } { { "../rtl/verilog/ethmac/eth_outputcontrol.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_outputcontrol.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_miim.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_miim.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_miim " "Found entity 1: eth_miim" {  } { { "../rtl/verilog/ethmac/eth_miim.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_miim.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_macstatus.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_macstatus.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_macstatus " "Found entity 1: eth_macstatus" {  } { { "../rtl/verilog/ethmac/eth_macstatus.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_macstatus.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_maccontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_maccontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_maccontrol " "Found entity 1: eth_maccontrol" {  } { { "../rtl/verilog/ethmac/eth_maccontrol.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_maccontrol.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_fifo " "Found entity 1: eth_fifo" {  } { { "../rtl/verilog/ethmac/eth_fifo.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_fifo.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_crc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_crc " "Found entity 1: eth_crc" {  } { { "../rtl/verilog/ethmac/eth_crc.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_crc.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_clockgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_clockgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_clockgen " "Found entity 1: eth_clockgen" {  } { { "../rtl/verilog/ethmac/eth_clockgen.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_clockgen.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085345 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "byte dbg_wb.v(154) " "Verilog HDL Declaration warning at dbg_wb.v(154): \"byte\" is SystemVerilog-2005 keyword" {  } { { "../rtl/verilog/dbg_if/dbg_wb.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/dbg_if/dbg_wb.v" 154 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1456568085347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/dbg_if/dbg_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/dbg_if/dbg_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 dbg_wb " "Found entity 1: dbg_wb" {  } { { "../rtl/verilog/dbg_if/dbg_wb.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/dbg_if/dbg_wb.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/dbg_if/dbg_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/dbg_if/dbg_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 dbg_register " "Found entity 1: dbg_register" {  } { { "../rtl/verilog/dbg_if/dbg_register.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/dbg_if/dbg_register.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/dbg_if/dbg_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/dbg_if/dbg_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 dbg_if " "Found entity 1: dbg_if" {  } { { "../rtl/verilog/dbg_if/dbg_if.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/dbg_if/dbg_if.v" 210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/dbg_if/dbg_crc32_d1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/dbg_if/dbg_crc32_d1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dbg_crc32_d1 " "Found entity 1: dbg_crc32_d1" {  } { { "../rtl/verilog/dbg_if/dbg_crc32_d1.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/dbg_if/dbg_crc32_d1.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/dbg_if/dbg_cpu_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/dbg_if/dbg_cpu_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 dbg_cpu_registers " "Found entity 1: dbg_cpu_registers" {  } { { "../rtl/verilog/dbg_if/dbg_cpu_registers.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/dbg_if/dbg_cpu_registers.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/dbg_if/dbg_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/dbg_if/dbg_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 dbg_cpu " "Found entity 1: dbg_cpu" {  } { { "../rtl/verilog/dbg_if/dbg_cpu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/dbg_if/dbg_cpu.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/clkgen/clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/clkgen/clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkgen " "Found entity 1: clkgen" {  } { { "../rtl/verilog/clkgen/clkgen.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/clkgen/clkgen.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/cfi_ctrl/cfi_ctrl_engine.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/cfi_ctrl/cfi_ctrl_engine.v" { { "Info" "ISGN_ENTITY_NAME" "1 cfi_ctrl_engine " "Found entity 1: cfi_ctrl_engine" {  } { { "../rtl/verilog/cfi_ctrl/cfi_ctrl_engine.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/cfi_ctrl/cfi_ctrl_engine.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/cfi_ctrl/cfi_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/cfi_ctrl/cfi_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 cfi_ctrl " "Found entity 1: cfi_ctrl" {  } { { "../rtl/verilog/cfi_ctrl/cfi_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/cfi_ctrl/cfi_ctrl.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/arbiter/arbiter_ibus.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/arbiter/arbiter_ibus.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter_ibus " "Found entity 1: arbiter_ibus" {  } { { "../rtl/verilog/arbiter/arbiter_ibus.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/arbiter/arbiter_ibus.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/arbiter/arbiter_dbus.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/arbiter/arbiter_dbus.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter_dbus " "Found entity 1: arbiter_dbus" {  } { { "../rtl/verilog/arbiter/arbiter_dbus.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/arbiter/arbiter_dbus.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/arbiter/arbiter_bytebus.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/arbiter/arbiter_bytebus.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter_bytebus " "Found entity 1: arbiter_bytebus" {  } { { "../rtl/verilog/arbiter/arbiter_bytebus.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/arbiter/arbiter_bytebus.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/syncreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/syncreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 syncreg " "Found entity 1: syncreg" {  } { { "../rtl/verilog/adv_debugsys/syncreg.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/syncreg.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/syncflop.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/syncflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 syncflop " "Found entity 1: syncflop" {  } { { "../rtl/verilog/adv_debugsys/syncflop.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/syncflop.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/bytefifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/bytefifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 bytefifo " "Found entity 1: bytefifo" {  } { { "../rtl/verilog/adv_debugsys/bytefifo.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/bytefifo.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085418 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DBG_TOP_MODULE_ID_LENGTH dbg_defines.v 124 adbg_defines.v(43) " "Verilog HDL macro warning at adbg_defines.v(43): overriding existing definition for macro \"DBG_TOP_MODULE_ID_LENGTH\", which was defined in \"dbg_defines.v\", line 124" {  } { { "adbg_defines.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/include/adbg_defines.v" 43 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1456568085420 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DBG_TOP_WISHBONE_DEBUG_MODULE dbg_defines.v 139 adbg_defines.v(49) " "Verilog HDL macro warning at adbg_defines.v(49): overriding existing definition for macro \"DBG_TOP_WISHBONE_DEBUG_MODULE\", which was defined in \"dbg_defines.v\", line 139" {  } { { "adbg_defines.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/include/adbg_defines.v" 49 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1456568085420 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DBG_TOP_CPU0_DEBUG_MODULE dbg_defines.v 140 adbg_defines.v(50) " "Verilog HDL macro warning at adbg_defines.v(50): overriding existing definition for macro \"DBG_TOP_CPU0_DEBUG_MODULE\", which was defined in \"dbg_defines.v\", line 140" {  } { { "adbg_defines.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/include/adbg_defines.v" 50 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1456568085420 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DBG_TOP_CPU1_DEBUG_MODULE dbg_defines.v 141 adbg_defines.v(51) " "Verilog HDL macro warning at adbg_defines.v(51): overriding existing definition for macro \"DBG_TOP_CPU1_DEBUG_MODULE\", which was defined in \"dbg_defines.v\", line 141" {  } { { "adbg_defines.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/include/adbg_defines.v" 51 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1456568085420 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DBG_TOP_MODULE_DATA_LEN dbg_defines.v 127 adbg_defines.v(55) " "Verilog HDL macro warning at adbg_defines.v(55): overriding existing definition for macro \"DBG_TOP_MODULE_DATA_LEN\", which was defined in \"dbg_defines.v\", line 127" {  } { { "adbg_defines.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/include/adbg_defines.v" 55 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1456568085421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adv_dbg_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adv_dbg_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 adv_dbg_if " "Found entity 1: adv_dbg_if" {  } { { "../rtl/verilog/adv_debugsys/adv_dbg_if.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adv_dbg_if.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_wb_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_wb_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 adbg_wb_module " "Found entity 1: adbg_wb_module" {  } { { "../rtl/verilog/adv_debugsys/adbg_wb_module.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_wb_module.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_wb_biu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_wb_biu.v" { { "Info" "ISGN_ENTITY_NAME" "1 adbg_wb_biu " "Found entity 1: adbg_wb_biu" {  } { { "../rtl/verilog/adv_debugsys/adbg_wb_biu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_wb_biu.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_or1k_status_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_or1k_status_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 adbg_or1k_status_reg " "Found entity 1: adbg_or1k_status_reg" {  } { { "../rtl/verilog/adv_debugsys/adbg_or1k_status_reg.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_or1k_status_reg.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_or1k_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_or1k_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 adbg_or1k_module " "Found entity 1: adbg_or1k_module" {  } { { "../rtl/verilog/adv_debugsys/adbg_or1k_module.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_or1k_module.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_or1k_biu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_or1k_biu.v" { { "Info" "ISGN_ENTITY_NAME" "1 adbg_or1k_biu " "Found entity 1: adbg_or1k_biu" {  } { { "../rtl/verilog/adv_debugsys/adbg_or1k_biu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_or1k_biu.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_jsp_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_jsp_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 adbg_jsp_module " "Found entity 1: adbg_jsp_module" {  } { { "../rtl/verilog/adv_debugsys/adbg_jsp_module.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_jsp_module.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_jsp_biu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_jsp_biu.v" { { "Info" "ISGN_ENTITY_NAME" "1 adbg_jsp_biu " "Found entity 1: adbg_jsp_biu" {  } { { "../rtl/verilog/adv_debugsys/adbg_jsp_biu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_jsp_biu.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_crc32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_crc32.v" { { "Info" "ISGN_ENTITY_NAME" "1 adbg_crc32 " "Found entity 1: adbg_crc32" {  } { { "../rtl/verilog/adv_debugsys/adbg_crc32.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_crc32.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_virtual_jtag-OC " "Found design unit 1: altera_virtual_jtag-OC" {  } { { "../rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085850 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_virtual_jtag " "Found entity 1: altera_virtual_jtag" {  } { { "../rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/backend/rtl/verilog/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/backend/rtl/verilog/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../backend/rtl/verilog/pll.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/backend/rtl/verilog/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568085855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568085855 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ld_pulse aes_cipher_insn_wrapper.v(100) " "Verilog HDL Implicit Net warning at aes_cipher_insn_wrapper.v(100): created implicit net for \"ld_pulse\"" {  } { { "../rtl/verilog/or1200/aes_cipher_insn_wrapper.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_cipher_insn_wrapper.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568085855 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ld_pulse cl_aes_cipher_wrapper.v(100) " "Verilog HDL Implicit Net warning at cl_aes_cipher_wrapper.v(100): created implicit net for \"ld_pulse\"" {  } { { "../rtl/verilog/or1200/cl_aes_cipher_wrapper.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/cl_aes_cipher_wrapper.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568085855 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seed_vector_during_init or1200_top.v(897) " "Verilog HDL Implicit Net warning at or1200_top.v(897): created implicit net for \"seed_vector_during_init\"" {  } { { "../rtl/verilog/or1200/or1200_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_top.v" 897 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568085855 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seedRead_load or1200_enc_fsm_top.v(107) " "Verilog HDL Implicit Net warning at or1200_enc_fsm_top.v(107): created implicit net for \"seedRead_load\"" {  } { { "../rtl/verilog/or1200/or1200_enc_fsm_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_enc_fsm_top.v" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568085855 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seedRead_store or1200_enc_fsm_top.v(124) " "Verilog HDL Implicit Net warning at or1200_enc_fsm_top.v(124): created implicit net for \"seedRead_store\"" {  } { { "../rtl/verilog/or1200/or1200_enc_fsm_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_enc_fsm_top.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568085856 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seed_we_during_line_load or1200_dc_fsm.v(463) " "Verilog HDL Implicit Net warning at or1200_dc_fsm.v(463): created implicit net for \"seed_we_during_line_load\"" {  } { { "../rtl/verilog/or1200/or1200_dc_fsm.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_fsm.v" 463 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568085856 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seed_ram_dirty_bit_set or1200_dc_fsm.v(479) " "Verilog HDL Implicit Net warning at or1200_dc_fsm.v(479): created implicit net for \"seed_ram_dirty_bit_set\"" {  } { { "../rtl/verilog/or1200/or1200_dc_fsm.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_fsm.v" 479 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568085856 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enc_key or1200_cpu.v(711) " "Verilog HDL Implicit Net warning at or1200_cpu.v(711): created implicit net for \"enc_key\"" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cpu.v" 711 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568085856 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "store_mux or1200_cpu.v(1008) " "Verilog HDL Implicit Net warning at or1200_cpu.v(1008): created implicit net for \"store_mux\"" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cpu.v" 1008 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568085856 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wb_encryption_control or1200_cpu.v(1009) " "Verilog HDL Implicit Net warning at or1200_cpu.v(1009): created implicit net for \"wb_encryption_control\"" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cpu.v" 1009 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568085856 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ex_dslot or1200_cpu.v(1133) " "Verilog HDL Implicit Net warning at or1200_cpu.v(1133): created implicit net for \"ex_dslot\"" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cpu.v" 1133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568085856 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cs_pad_o versatile_mem_ctrl_top.v(371) " "Verilog HDL Implicit Net warning at versatile_mem_ctrl_top.v(371): created implicit net for \"cs_pad_o\"" {  } { { "versatile_mem_ctrl_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_top.v" 371 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568085856 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hostMode usbhost.v(242) " "Verilog HDL Implicit Net warning at usbhost.v(242): created implicit net for \"hostMode\"" {  } { { "../rtl/verilog/usbhostslave/usbhost.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/usbhost.v" 242 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568085856 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "slave_dat_req i2c_master_slave.v(276) " "Verilog HDL Implicit Net warning at i2c_master_slave.v(276): created implicit net for \"slave_dat_req\"" {  } { { "../rtl/verilog/i2c_master_slave/i2c_master_slave.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/i2c_master_slave/i2c_master_slave.v" 276 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568085856 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "slave_dat_avail i2c_master_slave.v(277) " "Verilog HDL Implicit Net warning at i2c_master_slave.v(277): created implicit net for \"slave_dat_avail\"" {  } { { "../rtl/verilog/i2c_master_slave/i2c_master_slave.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/i2c_master_slave/i2c_master_slave.v" 277 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568085856 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "slave_reset i2c_master_byte_ctrl.v(197) " "Verilog HDL Implicit Net warning at i2c_master_byte_ctrl.v(197): created implicit net for \"slave_reset\"" {  } { { "../rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v" 197 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568085856 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "do_readdeviceident cfi_ctrl.v(218) " "Verilog HDL Implicit Net warning at cfi_ctrl.v(218): created implicit net for \"do_readdeviceident\"" {  } { { "../rtl/verilog/cfi_ctrl/cfi_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/cfi_ctrl/cfi_ctrl.v" 218 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568085857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "do_cfiquery cfi_ctrl.v(219) " "Verilog HDL Implicit Net warning at cfi_ctrl.v(219): created implicit net for \"do_cfiquery\"" {  } { { "../rtl/verilog/cfi_ctrl/cfi_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/cfi_ctrl/cfi_ctrl.v" 219 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568085857 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(67) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(67): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" 67 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1456568086234 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(69) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(69): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" 69 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1456568086234 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(71) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(71): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" 71 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1456568086234 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(76) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(76): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" 76 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1456568086234 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(81) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(81): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" 81 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1456568086234 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(85) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(85): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" 85 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1456568086234 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(99) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(99): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" 99 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1456568086234 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "wb_port wb_port.v(112) " "Verilog HDL Parameter Declaration warning at wb_port.v(112): Parameter Declaration in module \"wb_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 112 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1456568086239 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "wb_port wb_port.v(119) " "Verilog HDL Parameter Declaration warning at wb_port.v(119): Parameter Declaration in module \"wb_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 119 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1456568086239 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "wb_port wb_port.v(125) " "Verilog HDL Parameter Declaration warning at wb_port.v(125): Parameter Declaration in module \"wb_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 125 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1456568086239 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "my_addr packed i2c_master_byte_ctrl.v(144) " "Verilog HDL Port Declaration warning at i2c_master_byte_ctrl.v(144): data type declaration for \"my_addr\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v" 144 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1456568086559 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "my_addr i2c_master_byte_ctrl.v(88) " "HDL info at i2c_master_byte_ctrl.v(88): see declaration for object \"my_addr\"" {  } { { "../rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v" 88 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568086559 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "orpsoc_top " "Elaborating entity \"orpsoc_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1456568088095 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wbm_sdc_err_i orpsoc_top.v(632) " "Verilog HDL or VHDL warning at orpsoc_top.v(632): object \"wbm_sdc_err_i\" assigned a value but never read" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 632 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456568088104 "|orpsoc_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wbm_sdc_rty_i orpsoc_top.v(633) " "Verilog HDL or VHDL warning at orpsoc_top.v(633): object \"wbm_sdc_rty_i\" assigned a value but never read" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 633 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456568088104 "|orpsoc_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wbm_eth0_err_i orpsoc_top.v(688) " "Verilog HDL or VHDL warning at orpsoc_top.v(688): object \"wbm_eth0_err_i\" assigned a value but never read" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 688 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456568088104 "|orpsoc_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wbm_eth0_rty_i orpsoc_top.v(689) " "Verilog HDL or VHDL warning at orpsoc_top.v(689): object \"wbm_eth0_rty_i\" assigned a value but never read" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 689 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456568088104 "|orpsoc_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wbm_vga0_err_i orpsoc_top.v(716) " "Verilog HDL or VHDL warning at orpsoc_top.v(716): object \"wbm_vga0_err_i\" assigned a value but never read" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 716 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456568088104 "|orpsoc_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wbm_vga0_rty_i orpsoc_top.v(717) " "Verilog HDL or VHDL warning at orpsoc_top.v(717): object \"wbm_vga0_rty_i\" assigned a value but never read" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456568088104 "|orpsoc_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen clkgen:clkgen0 " "Elaborating entity \"clkgen\" for hierarchy \"clkgen:clkgen0\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "clkgen0" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll clkgen:clkgen0\|pll:pll0 " "Elaborating entity \"pll\" for hierarchy \"clkgen:clkgen0\|pll:pll0\"" {  } { { "../rtl/verilog/clkgen/clkgen.v" "pll0" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/clkgen/clkgen.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clkgen:clkgen0\|pll:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\"" {  } { { "../backend/rtl/verilog/pll.v" "altpll_component" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/backend/rtl/verilog/pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088223 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clkgen:clkgen0\|pll:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\"" {  } { { "../backend/rtl/verilog/pll.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/backend/rtl/verilog/pll.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clkgen:clkgen0\|pll:pll0\|altpll:altpll_component " "Instantiated megafunction \"clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift -1810 " "Parameter \"clk0_phase_shift\" = \"-1810\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 4 " "Parameter \"clk3_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK1 " "Parameter \"compensate_clock\" = \"CLK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088229 ""}  } { { "../backend/rtl/verilog/pll.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/backend/rtl/verilog/pll.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1456568088229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568088285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568088285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter_ibus arbiter_ibus:arbiter_ibus0 " "Elaborating entity \"arbiter_ibus\" for hierarchy \"arbiter_ibus:arbiter_ibus0\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "arbiter_ibus0" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088297 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 arbiter_ibus.v(181) " "Verilog HDL assignment warning at arbiter_ibus.v(181): truncated value with size 32 to match size of target (14)" {  } { { "../rtl/verilog/arbiter/arbiter_ibus.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/arbiter/arbiter_ibus.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088300 "|orpsoc_top|arbiter_ibus:arbiter_ibus0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter_dbus arbiter_dbus:arbiter_dbus0 " "Elaborating entity \"arbiter_dbus\" for hierarchy \"arbiter_dbus:arbiter_dbus0\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "arbiter_dbus0" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088304 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 arbiter_dbus.v(952) " "Verilog HDL assignment warning at arbiter_dbus.v(952): truncated value with size 32 to match size of target (14)" {  } { { "../rtl/verilog/arbiter/arbiter_dbus.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/arbiter/arbiter_dbus.v" 952 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088309 "|orpsoc_top|arbiter_dbus:arbiter_dbus0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter_bytebus arbiter_bytebus:arbiter_bytebus0 " "Elaborating entity \"arbiter_bytebus\" for hierarchy \"arbiter_bytebus:arbiter_bytebus0\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "arbiter_bytebus0" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_virtual_jtag altera_virtual_jtag:jtag_tap0 " "Elaborating entity \"altera_virtual_jtag\" for hierarchy \"altera_virtual_jtag:jtag_tap0\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "jtag_tap0" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088320 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exit1_dr altera_virtual_jtag.vhd(75) " "Verilog HDL or VHDL warning at altera_virtual_jtag.vhd(75): object \"exit1_dr\" assigned a value but never read" {  } { { "../rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456568088320 "|orpsoc_top|altera_virtual_jtag:jtag_tap0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exit2_dr altera_virtual_jtag.vhd(76) " "Verilog HDL or VHDL warning at altera_virtual_jtag.vhd(76): object \"exit2_dr\" assigned a value but never read" {  } { { "../rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456568088320 "|orpsoc_top|altera_virtual_jtag:jtag_tap0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "capture_ir altera_virtual_jtag.vhd(77) " "Verilog HDL or VHDL warning at altera_virtual_jtag.vhd(77): object \"capture_ir\" assigned a value but never read" {  } { { "../rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456568088320 "|orpsoc_top|altera_virtual_jtag:jtag_tap0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "update_ir altera_virtual_jtag.vhd(78) " "Verilog HDL or VHDL warning at altera_virtual_jtag.vhd(78): object \"update_ir\" assigned a value but never read" {  } { { "../rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456568088321 "|orpsoc_top|altera_virtual_jtag:jtag_tap0"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "altera_virtual_jtag.vhd(133) " "VHDL warning at altera_virtual_jtag.vhd(133): ignored assignment of value to null range" {  } { { "../rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" 133 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1456568088321 "|orpsoc_top|altera_virtual_jtag:jtag_tap0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "../rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" "sld_virtual_jtag_component" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "../rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" 128 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568088333 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component " "Instantiated megafunction \"altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type sld_virtual_jtag " "Parameter \"lpm_type\" = \"sld_virtual_jtag\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088333 ""}  } { { "../rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" 128 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1456568088333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088350 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag.v" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } } { "../rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" 128 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088355 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "../rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" 128 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_top or1200_top:or1200_top0 " "Elaborating entity \"or1200_top\" for hierarchy \"or1200_top:or1200_top0\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "or1200_top0" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088361 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "icbiu_adr_ic_word or1200_top.v(245) " "Verilog HDL or VHDL warning at or1200_top.v(245): object \"icbiu_adr_ic_word\" assigned a value but never read" {  } { { "../rtl/verilog/or1200/or1200_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_top.v" 245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456568088368 "|orpsoc_top|or1200_top:or1200_top0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 or1200_top.v(497) " "Verilog HDL assignment warning at or1200_top.v(497): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/verilog/or1200/or1200_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_top.v" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088368 "|orpsoc_top|or1200_top:or1200_top0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_wb_biu or1200_top:or1200_top0\|or1200_wb_biu:iwb_biu " "Elaborating entity \"or1200_wb_biu\" for hierarchy \"or1200_top:or1200_top0\|or1200_wb_biu:iwb_biu\"" {  } { { "../rtl/verilog/or1200/or1200_top.v" "iwb_biu" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_top.v" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088370 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "retry_cnt or1200_wb_biu.v(156) " "Verilog HDL or VHDL warning at or1200_wb_biu.v(156): object \"retry_cnt\" assigned a value but never read" {  } { { "../rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_wb_biu.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456568088372 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 or1200_wb_biu.v(209) " "Verilog HDL assignment warning at or1200_wb_biu.v(209): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_wb_biu.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088372 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 or1200_wb_biu.v(211) " "Verilog HDL assignment warning at or1200_wb_biu.v(211): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_wb_biu.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088372 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_idle or1200_wb_biu.v(224) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(224): variable \"wb_fsm_idle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_wb_biu.v" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1456568088372 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_trans or1200_wb_biu.v(229) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(229): variable \"wb_fsm_trans\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_wb_biu.v" 229 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1456568088372 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_idle or1200_wb_biu.v(231) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(231): variable \"wb_fsm_idle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_wb_biu.v" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1456568088372 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_trans or1200_wb_biu.v(234) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(234): variable \"wb_fsm_trans\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_wb_biu.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1456568088372 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_last or1200_wb_biu.v(246) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(246): variable \"wb_fsm_last\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_wb_biu.v" 246 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1456568088372 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_idle or1200_wb_biu.v(249) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(249): variable \"wb_fsm_idle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_wb_biu.v" 249 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1456568088372 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_trans or1200_wb_biu.v(251) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(251): variable \"wb_fsm_trans\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_wb_biu.v" 251 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1456568088372 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_last or1200_wb_biu.v(254) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(254): variable \"wb_fsm_last\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_wb_biu.v" 254 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1456568088372 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_idle or1200_wb_biu.v(263) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(263): variable \"wb_fsm_idle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_wb_biu.v" 263 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1456568088372 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_last or1200_wb_biu.v(265) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(265): variable \"wb_fsm_last\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_wb_biu.v" 265 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1456568088372 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 or1200_wb_biu.v(321) " "Verilog HDL assignment warning at or1200_wb_biu.v(321): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_wb_biu.v" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088372 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 or1200_wb_biu.v(324) " "Verilog HDL assignment warning at or1200_wb_biu.v(324): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_wb_biu.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088373 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 or1200_wb_biu.v(327) " "Verilog HDL assignment warning at or1200_wb_biu.v(327): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_wb_biu.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088373 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "wb_fsm_state_cur " "Can't recognize finite state machine \"wb_fsm_state_cur\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Quartus II" 0 -1 1456568088373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_immu_top or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top " "Elaborating entity \"or1200_immu_top\" for hierarchy \"or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\"" {  } { { "../rtl/verilog/or1200/or1200_top.v" "or1200_immu_top" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_top.v" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_immu_tlb or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb " "Elaborating entity \"or1200_immu_tlb\" for hierarchy \"or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\"" {  } { { "../rtl/verilog/or1200/or1200_immu_top.v" "or1200_immu_tlb" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_immu_top.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_spram or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_mr_ram " "Elaborating entity \"or1200_spram\" for hierarchy \"or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_mr_ram\"" {  } { { "../rtl/verilog/or1200/or1200_immu_tlb.v" "itlb_mr_ram" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_immu_tlb.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_spram or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_tr_ram " "Elaborating entity \"or1200_spram\" for hierarchy \"or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_tr_ram\"" {  } { { "../rtl/verilog/or1200/or1200_immu_tlb.v" "itlb_tr_ram" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_immu_tlb.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_ic_top or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top " "Elaborating entity \"or1200_ic_top\" for hierarchy \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\"" {  } { { "../rtl/verilog/or1200/or1200_top.v" "or1200_ic_top" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_top.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088390 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ic_inv_q or1200_ic_top.v(172) " "Verilog HDL or VHDL warning at or1200_ic_top.v(172): object \"ic_inv_q\" assigned a value but never read" {  } { { "../rtl/verilog/or1200/or1200_ic_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ic_top.v" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456568088392 "|orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_ic_fsm or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_fsm:or1200_ic_fsm " "Elaborating entity \"or1200_ic_fsm\" for hierarchy \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_fsm:or1200_ic_fsm\"" {  } { { "../rtl/verilog/or1200/or1200_ic_top.v" "or1200_ic_fsm" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ic_top.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088395 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 or1200_ic_fsm.v(221) " "Verilog HDL assignment warning at or1200_ic_fsm.v(221): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/or1200/or1200_ic_fsm.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ic_fsm.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088398 "|orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 or1200_ic_fsm.v(223) " "Verilog HDL assignment warning at or1200_ic_fsm.v(223): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/or1200/or1200_ic_fsm.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ic_fsm.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088398 "|orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 or1200_ic_fsm.v(269) " "Verilog HDL assignment warning at or1200_ic_fsm.v(269): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/or1200/or1200_ic_fsm.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ic_fsm.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088398 "|orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_ic_ram or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram " "Elaborating entity \"or1200_ic_ram\" for hierarchy \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram\"" {  } { { "../rtl/verilog/or1200/or1200_ic_top.v" "or1200_ic_ram" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ic_top.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_spram or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram\|or1200_spram:ic_ram0 " "Elaborating entity \"or1200_spram\" for hierarchy \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram\|or1200_spram:ic_ram0\"" {  } { { "../rtl/verilog/or1200/or1200_ic_ram.v" "ic_ram0" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ic_ram.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_ic_tag or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_tag:or1200_ic_tag " "Elaborating entity \"or1200_ic_tag\" for hierarchy \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_tag:or1200_ic_tag\"" {  } { { "../rtl/verilog/or1200/or1200_ic_top.v" "or1200_ic_tag" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ic_top.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_spram or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_tag:or1200_ic_tag\|or1200_spram:ic_tag0 " "Elaborating entity \"or1200_spram\" for hierarchy \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_tag:or1200_ic_tag\|or1200_spram:ic_tag0\"" {  } { { "../rtl/verilog/or1200/or1200_ic_tag.v" "ic_tag0" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ic_tag.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_cpu or1200_top:or1200_top0\|or1200_cpu:or1200_cpu " "Elaborating entity \"or1200_cpu\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\"" {  } { { "../rtl/verilog/or1200/or1200_top.v" "or1200_cpu" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_top.v" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088413 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enc_key or1200_cpu.v(711) " "Verilog HDL or VHDL warning at or1200_cpu.v(711): object \"enc_key\" assigned a value but never read" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cpu.v" 711 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456568088421 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seedIn_enc or1200_cpu.v(742) " "Verilog HDL or VHDL warning at or1200_cpu.v(742): object \"seedIn_enc\" assigned a value but never read" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cpu.v" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456568088422 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 1 or1200_cpu.v(711) " "Verilog HDL assignment warning at or1200_cpu.v(711): truncated value with size 128 to match size of target (1)" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cpu.v" 711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088422 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_cypherdb_start or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_cypherdb_start:or1200_cypherdb_secure_exec " "Elaborating entity \"or1200_cypherdb_start\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_cypherdb_start:or1200_cypherdb_secure_exec\"" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "or1200_cypherdb_secure_exec" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cpu.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_genpc or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_genpc:or1200_genpc " "Elaborating entity \"or1200_genpc\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_genpc:or1200_genpc\"" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "or1200_genpc" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cpu.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088426 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "genpc_refetch_r or1200_genpc.v(123) " "Verilog HDL or VHDL warning at or1200_genpc.v(123): object \"genpc_refetch_r\" assigned a value but never read" {  } { { "../rtl/verilog/or1200/or1200_genpc.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_genpc.v" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456568088428 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 or1200_genpc.v(278) " "Verilog HDL assignment warning at or1200_genpc.v(278): truncated value with size 32 to match size of target (30)" {  } { { "../rtl/verilog/or1200/or1200_genpc.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_genpc.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088428 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_if or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_if:or1200_if " "Elaborating entity \"or1200_if\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_if:or1200_if\"" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "or1200_if" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cpu.v" 585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_ctrl or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_ctrl:or1200_ctrl " "Elaborating entity \"or1200_ctrl\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_ctrl:or1200_ctrl\"" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "or1200_ctrl" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cpu.v" 677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088434 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wb_void or1200_ctrl.v(226) " "Verilog HDL or VHDL warning at or1200_ctrl.v(226): object \"wb_void\" assigned a value but never read" {  } { { "../rtl/verilog/or1200/or1200_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ctrl.v" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456568088439 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 or1200_ctrl.v(283) " "Verilog HDL assignment warning at or1200_ctrl.v(283): truncated value with size 16 to match size of target (11)" {  } { { "../rtl/verilog/or1200/or1200_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ctrl.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088439 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 or1200_ctrl.v(295) " "Verilog HDL assignment warning at or1200_ctrl.v(295): truncated value with size 16 to match size of target (11)" {  } { { "../rtl/verilog/or1200/or1200_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ctrl.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088439 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cypherdb_start_pulse_gen or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_ctrl:or1200_ctrl\|cypherdb_start_pulse_gen:delayed_start_pulse " "Elaborating entity \"cypherdb_start_pulse_gen\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_ctrl:or1200_ctrl\|cypherdb_start_pulse_gen:delayed_start_pulse\"" {  } { { "../rtl/verilog/or1200/or1200_ctrl.v" "delayed_start_pulse" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ctrl.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088440 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cypherdb_start_pulse_gen.v(70) " "Verilog HDL assignment warning at cypherdb_start_pulse_gen.v(70): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/or1200/cypherdb_start_pulse_gen.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/cypherdb_start_pulse_gen.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088442 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|cypherdb_start_pulse_gen:delayed_start_pulse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_pulse_gen or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_ctrl:or1200_ctrl\|or1200_pulse_gen:or1200_secure_start_pulse " "Elaborating entity \"or1200_pulse_gen\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_ctrl:or1200_ctrl\|or1200_pulse_gen:or1200_secure_start_pulse\"" {  } { { "../rtl/verilog/or1200/or1200_ctrl.v" "or1200_secure_start_pulse" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ctrl.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_ack_fsm or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_ack_fsm:or1200_ack_load " "Elaborating entity \"or1200_ack_fsm\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_ack_fsm:or1200_ack_load\"" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "or1200_ack_load" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cpu.v" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_enc_fsm_top or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_enc_fsm_top:or1200_enc_fsm_top " "Elaborating entity \"or1200_enc_fsm_top\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_enc_fsm_top:or1200_enc_fsm_top\"" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "or1200_enc_fsm_top" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cpu.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088451 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 or1200_enc_fsm_top.v(156) " "Verilog HDL assignment warning at or1200_enc_fsm_top.v(156): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/verilog/or1200/or1200_enc_fsm_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_enc_fsm_top.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088456 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 or1200_enc_fsm_top.v(157) " "Verilog HDL assignment warning at or1200_enc_fsm_top.v(157): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/verilog/or1200/or1200_enc_fsm_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_enc_fsm_top.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088456 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 or1200_enc_fsm_top.v(159) " "Verilog HDL assignment warning at or1200_enc_fsm_top.v(159): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/or1200/or1200_enc_fsm_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_enc_fsm_top.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088456 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 or1200_enc_fsm_top.v(160) " "Verilog HDL assignment warning at or1200_enc_fsm_top.v(160): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/or1200/or1200_enc_fsm_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_enc_fsm_top.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088456 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_encryption_fsm or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_enc_fsm_top:or1200_enc_fsm_top\|or1200_encryption_fsm:or1200_enc_load_fsm " "Elaborating entity \"or1200_encryption_fsm\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_enc_fsm_top:or1200_enc_fsm_top\|or1200_encryption_fsm:or1200_enc_load_fsm\"" {  } { { "../rtl/verilog/or1200/or1200_enc_fsm_top.v" "or1200_enc_load_fsm" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_enc_fsm_top.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088458 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "or1200_encryption_fsm.v(200) " "Verilog HDL Case Statement information at or1200_encryption_fsm.v(200): all case item expressions in this case statement are onehot" {  } { { "../rtl/verilog/or1200/or1200_encryption_fsm.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_encryption_fsm.v" 200 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1456568088462 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "or1200_encryption_fsm.v(207) " "Verilog HDL Case Statement information at or1200_encryption_fsm.v(207): all case item expressions in this case statement are onehot" {  } { { "../rtl/verilog/or1200/or1200_encryption_fsm.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_encryption_fsm.v" 207 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1456568088463 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "enc_pad or1200_encryption_fsm.v(34) " "Output port \"enc_pad\" at or1200_encryption_fsm.v(34) has no driver" {  } { { "../rtl/verilog/or1200/or1200_encryption_fsm.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_encryption_fsm.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1456568088466 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_cipher_wrapper_lowaesfreq or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_enc_fsm_top:or1200_enc_fsm_top\|or1200_encryption_fsm:or1200_enc_load_fsm\|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq " "Elaborating entity \"aes_cipher_wrapper_lowaesfreq\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_enc_fsm_top:or1200_enc_fsm_top\|or1200_encryption_fsm:or1200_enc_load_fsm\|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq\"" {  } { { "../rtl/verilog/or1200/or1200_encryption_fsm.v" "aes_insn_cipher_lowaesfreq" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_encryption_fsm.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088496 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 aes_cipher_wrapper_lowaesfreq.v(95) " "Verilog HDL assignment warning at aes_cipher_wrapper_lowaesfreq.v(95): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/or1200/aes_cipher_wrapper_lowaesfreq.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_cipher_wrapper_lowaesfreq.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088499 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 aes_cipher_wrapper_lowaesfreq.v(105) " "Verilog HDL assignment warning at aes_cipher_wrapper_lowaesfreq.v(105): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/or1200/aes_cipher_wrapper_lowaesfreq.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_cipher_wrapper_lowaesfreq.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088499 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 aes_cipher_wrapper_lowaesfreq.v(109) " "Verilog HDL assignment warning at aes_cipher_wrapper_lowaesfreq.v(109): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/or1200/aes_cipher_wrapper_lowaesfreq.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_cipher_wrapper_lowaesfreq.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088500 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 aes_cipher_wrapper_lowaesfreq.v(116) " "Verilog HDL assignment warning at aes_cipher_wrapper_lowaesfreq.v(116): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/or1200/aes_cipher_wrapper_lowaesfreq.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_cipher_wrapper_lowaesfreq.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088500 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 aes_cipher_wrapper_lowaesfreq.v(120) " "Verilog HDL assignment warning at aes_cipher_wrapper_lowaesfreq.v(120): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/or1200/aes_cipher_wrapper_lowaesfreq.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_cipher_wrapper_lowaesfreq.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088500 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_cipher_top or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_enc_fsm_top:or1200_enc_fsm_top\|or1200_encryption_fsm:or1200_enc_load_fsm\|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq\|aes_cipher_top:aes_cipher_top " "Elaborating entity \"aes_cipher_top\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_enc_fsm_top:or1200_enc_fsm_top\|or1200_encryption_fsm:or1200_enc_load_fsm\|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq\|aes_cipher_top:aes_cipher_top\"" {  } { { "../rtl/verilog/or1200/aes_cipher_wrapper_lowaesfreq.v" "aes_cipher_top" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_cipher_wrapper_lowaesfreq.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_key_expand_128 or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_enc_fsm_top:or1200_enc_fsm_top\|or1200_encryption_fsm:or1200_enc_load_fsm\|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq\|aes_cipher_top:aes_cipher_top\|aes_key_expand_128:u0 " "Elaborating entity \"aes_key_expand_128\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_enc_fsm_top:or1200_enc_fsm_top\|or1200_encryption_fsm:or1200_enc_load_fsm\|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq\|aes_cipher_top:aes_cipher_top\|aes_key_expand_128:u0\"" {  } { { "../rtl/verilog/or1200/aes_cipher_top.v" "u0" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_cipher_top.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_sbox or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_enc_fsm_top:or1200_enc_fsm_top\|or1200_encryption_fsm:or1200_enc_load_fsm\|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq\|aes_cipher_top:aes_cipher_top\|aes_key_expand_128:u0\|aes_sbox:u0 " "Elaborating entity \"aes_sbox\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_enc_fsm_top:or1200_enc_fsm_top\|or1200_encryption_fsm:or1200_enc_load_fsm\|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq\|aes_cipher_top:aes_cipher_top\|aes_key_expand_128:u0\|aes_sbox:u0\"" {  } { { "../rtl/verilog/or1200/aes_key_expand_128.v" "u0" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_key_expand_128.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_rcon or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_enc_fsm_top:or1200_enc_fsm_top\|or1200_encryption_fsm:or1200_enc_load_fsm\|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq\|aes_cipher_top:aes_cipher_top\|aes_key_expand_128:u0\|aes_rcon:r0 " "Elaborating entity \"aes_rcon\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_enc_fsm_top:or1200_enc_fsm_top\|or1200_encryption_fsm:or1200_enc_load_fsm\|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq\|aes_cipher_top:aes_cipher_top\|aes_key_expand_128:u0\|aes_rcon:r0\"" {  } { { "../rtl/verilog/or1200/aes_key_expand_128.v" "r0" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_key_expand_128.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_enc_pad_shift or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_enc_fsm_top:or1200_enc_fsm_top\|or1200_enc_pad_shift:or1200_shift_load " "Elaborating entity \"or1200_enc_pad_shift\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_enc_fsm_top:or1200_enc_fsm_top\|or1200_enc_pad_shift:or1200_shift_load\"" {  } { { "../rtl/verilog/or1200/or1200_enc_fsm_top.v" "or1200_shift_load" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_enc_fsm_top.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088615 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 4 or1200_enc_pad_shift.v(97) " "Verilog HDL assignment warning at or1200_enc_pad_shift.v(97): truncated value with size 11 to match size of target (4)" {  } { { "../rtl/verilog/or1200/or1200_enc_pad_shift.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_enc_pad_shift.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088618 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_load"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 or1200_enc_pad_shift.v(131) " "Verilog HDL assignment warning at or1200_enc_pad_shift.v(131): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/verilog/or1200/or1200_enc_pad_shift.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_enc_pad_shift.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088618 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_load"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shift_imm_buf or1200_enc_pad_shift.v(79) " "Verilog HDL Always Construct warning at or1200_enc_pad_shift.v(79): inferring latch(es) for variable \"shift_imm_buf\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/verilog/or1200/or1200_enc_pad_shift.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_enc_pad_shift.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1456568088619 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_load"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_imm_buf\[0\] or1200_enc_pad_shift.v(79) " "Inferred latch for \"shift_imm_buf\[0\]\" at or1200_enc_pad_shift.v(79)" {  } { { "../rtl/verilog/or1200/or1200_enc_pad_shift.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_enc_pad_shift.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456568088619 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_load"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_imm_buf\[1\] or1200_enc_pad_shift.v(79) " "Inferred latch for \"shift_imm_buf\[1\]\" at or1200_enc_pad_shift.v(79)" {  } { { "../rtl/verilog/or1200/or1200_enc_pad_shift.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_enc_pad_shift.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456568088619 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_load"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_imm_buf\[2\] or1200_enc_pad_shift.v(79) " "Inferred latch for \"shift_imm_buf\[2\]\" at or1200_enc_pad_shift.v(79)" {  } { { "../rtl/verilog/or1200/or1200_enc_pad_shift.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_enc_pad_shift.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456568088619 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_load"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_imm_buf\[3\] or1200_enc_pad_shift.v(79) " "Inferred latch for \"shift_imm_buf\[3\]\" at or1200_enc_pad_shift.v(79)" {  } { { "../rtl/verilog/or1200/or1200_enc_pad_shift.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_enc_pad_shift.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456568088619 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_load"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_first_enc_pad_detector or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_enc_fsm_top:or1200_enc_fsm_top\|or1200_first_enc_pad_detector:or1200_detect_new_seed_load " "Elaborating entity \"or1200_first_enc_pad_detector\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_enc_fsm_top:or1200_enc_fsm_top\|or1200_first_enc_pad_detector:or1200_detect_new_seed_load\"" {  } { { "../rtl/verilog/or1200/or1200_enc_fsm_top.v" "or1200_detect_new_seed_load" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_enc_fsm_top.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_reg_ce or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_enc_fsm_top:or1200_enc_fsm_top\|or1200_reg_ce:or1200_enc_pad_load " "Elaborating entity \"or1200_reg_ce\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_enc_fsm_top:or1200_enc_fsm_top\|or1200_reg_ce:or1200_enc_pad_load\"" {  } { { "../rtl/verilog/or1200/or1200_enc_fsm_top.v" "or1200_enc_pad_load" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_enc_fsm_top.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_rf or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf " "Elaborating entity \"or1200_rf\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\"" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "or1200_rf" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cpu.v" 805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_dpram or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_a " "Elaborating entity \"or1200_dpram\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_a\"" {  } { { "../rtl/verilog/or1200/or1200_rf.v" "rf_a" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_rf.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_operandmuxes or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_operandmuxes:or1200_operandmuxes " "Elaborating entity \"or1200_operandmuxes\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_operandmuxes:or1200_operandmuxes\"" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "or1200_operandmuxes" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cpu.v" 826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_alu or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_alu:or1200_alu " "Elaborating entity \"or1200_alu\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_alu:or1200_alu\"" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "or1200_alu" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cpu.v" 850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088650 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cy_sub or1200_alu.v(111) " "Verilog HDL or VHDL warning at or1200_alu.v(111): object \"cy_sub\" assigned a value but never read" {  } { { "../rtl/verilog/or1200/or1200_alu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_alu.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456568088653 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_fpu or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_fpu:or1200_fpu " "Elaborating entity \"or1200_fpu\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_fpu:or1200_fpu\"" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "or1200_fpu" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cpu.v" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_mult_mac or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_mult_mac:or1200_mult_mac " "Elaborating entity \"or1200_mult_mac\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_mult_mac:or1200_mult_mac\"" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "or1200_mult_mac" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cpu.v" 906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_gmultp2_32x32 or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_mult_mac:or1200_mult_mac\|or1200_gmultp2_32x32:or1200_gmultp2_32x32 " "Elaborating entity \"or1200_gmultp2_32x32\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_mult_mac:or1200_mult_mac\|or1200_gmultp2_32x32:or1200_gmultp2_32x32\"" {  } { { "../rtl/verilog/or1200/or1200_mult_mac.v" "or1200_gmultp2_32x32" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_mult_mac.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_sprs or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_sprs:or1200_sprs " "Elaborating entity \"or1200_sprs\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_sprs:or1200_sprs\"" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "or1200_sprs" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cpu.v" 969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_lsu or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_lsu:or1200_lsu " "Elaborating entity \"or1200_lsu\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_lsu:or1200_lsu\"" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "or1200_lsu" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cpu.v" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_mem2reg or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_lsu:or1200_lsu\|or1200_mem2reg:or1200_mem2reg " "Elaborating entity \"or1200_mem2reg\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_lsu:or1200_lsu\|or1200_mem2reg:or1200_mem2reg\"" {  } { { "../rtl/verilog/or1200/or1200_lsu.v" "or1200_mem2reg" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_lsu.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_reg2mem or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_lsu:or1200_lsu\|or1200_reg2mem:or1200_reg2mem " "Elaborating entity \"or1200_reg2mem\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_lsu:or1200_lsu\|or1200_reg2mem:or1200_reg2mem\"" {  } { { "../rtl/verilog/or1200/or1200_lsu.v" "or1200_reg2mem" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_lsu.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_lsu_encEngine or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_lsu:or1200_lsu\|or1200_lsu_encEngine:or1200_lsu_store_enc " "Elaborating entity \"or1200_lsu_encEngine\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_lsu:or1200_lsu\|or1200_lsu_encEngine:or1200_lsu_store_enc\"" {  } { { "../rtl/verilog/or1200/or1200_lsu.v" "or1200_lsu_store_enc" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_lsu.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_wbmux or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_wbmux:or1200_wbmux " "Elaborating entity \"or1200_wbmux\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_wbmux:or1200_wbmux\"" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "or1200_wbmux" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cpu.v" 1031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_freeze or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_freeze:or1200_freeze " "Elaborating entity \"or1200_freeze\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_freeze:or1200_freeze\"" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "or1200_freeze" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cpu.v" 1062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_except or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_except:or1200_except " "Elaborating entity \"or1200_except\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_except:or1200_except\"" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "or1200_except" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cpu.v" 1134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088694 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "extend_flush_last or1200_except.v(172) " "Verilog HDL or VHDL warning at or1200_except.v(172): object \"extend_flush_last\" assigned a value but never read" {  } { { "../rtl/verilog/or1200/or1200_except.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_except.v" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456568088699 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_cfgr or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_cfgr:or1200_cfgr " "Elaborating entity \"or1200_cfgr\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_cfgr:or1200_cfgr\"" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "or1200_cfgr" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cpu.v" 1142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088701 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 or1200_cfgr.v(134) " "Verilog HDL assignment warning at or1200_cfgr.v(134): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/verilog/or1200/or1200_cfgr.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cfgr.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088702 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_cfgr:or1200_cfgr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 or1200_cfgr.v(147) " "Verilog HDL assignment warning at or1200_cfgr.v(147): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/verilog/or1200/or1200_cfgr.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cfgr.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088702 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_cfgr:or1200_cfgr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seed_cache_init or1200_top:or1200_top0\|seed_cache_init:seed_cache_init " "Elaborating entity \"seed_cache_init\" for hierarchy \"or1200_top:or1200_top0\|seed_cache_init:seed_cache_init\"" {  } { { "../rtl/verilog/or1200/or1200_top.v" "seed_cache_init" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_top.v" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088705 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 seed_cache_init.v(37) " "Verilog HDL assignment warning at seed_cache_init.v(37): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/verilog/or1200/seed_cache_init.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/seed_cache_init.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088706 "|orpsoc_top|or1200_top:or1200_top0|seed_cache_init:seed_cache_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 seed_cache_init.v(45) " "Verilog HDL assignment warning at seed_cache_init.v(45): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/verilog/or1200/seed_cache_init.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/seed_cache_init.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088706 "|orpsoc_top|or1200_top:or1200_top0|seed_cache_init:seed_cache_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 seed_cache_init.v(52) " "Verilog HDL assignment warning at seed_cache_init.v(52): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/verilog/or1200/seed_cache_init.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/seed_cache_init.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088706 "|orpsoc_top|or1200_top:or1200_top0|seed_cache_init:seed_cache_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 seed_cache_init.v(56) " "Verilog HDL assignment warning at seed_cache_init.v(56): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/verilog/or1200/seed_cache_init.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/seed_cache_init.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088706 "|orpsoc_top|or1200_top:or1200_top0|seed_cache_init:seed_cache_init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_dmmu_top or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top " "Elaborating entity \"or1200_dmmu_top\" for hierarchy \"or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\"" {  } { { "../rtl/verilog/or1200/or1200_top.v" "or1200_dmmu_top" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_top.v" 823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088708 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dcpu_vpn_r or1200_dmmu_top.v(149) " "Verilog HDL or VHDL warning at or1200_dmmu_top.v(149): object \"dcpu_vpn_r\" assigned a value but never read" {  } { { "../rtl/verilog/or1200/or1200_dmmu_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dmmu_top.v" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456568088709 "|orpsoc_top|or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_dmmu_tlb or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb " "Elaborating entity \"or1200_dmmu_tlb\" for hierarchy \"or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\"" {  } { { "../rtl/verilog/or1200/or1200_dmmu_top.v" "or1200_dmmu_tlb" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dmmu_top.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_spram or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_tr_ram " "Elaborating entity \"or1200_spram\" for hierarchy \"or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_tr_ram\"" {  } { { "../rtl/verilog/or1200/or1200_dmmu_tlb.v" "dtlb_tr_ram" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dmmu_tlb.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_dc_top or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top " "Elaborating entity \"or1200_dc_top\" for hierarchy \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\"" {  } { { "../rtl/verilog/or1200/or1200_top.v" "or1200_dc_top" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_top.v" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088718 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cache_dcsb_dat_i or1200_dc_top.v(274) " "Verilog HDL or VHDL warning at or1200_dc_top.v(274): object \"cache_dcsb_dat_i\" assigned a value but never read" {  } { { "../rtl/verilog/or1200/or1200_dc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_top.v" 274 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456568088723 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seed_tag_in or1200_dc_top.v(703) " "Verilog HDL or VHDL warning at or1200_dc_top.v(703): object \"seed_tag_in\" assigned a value but never read" {  } { { "../rtl/verilog/or1200/or1200_dc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_top.v" 703 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456568088723 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seed_ram_addr or1200_dc_top.v(704) " "Verilog HDL or VHDL warning at or1200_dc_top.v(704): object \"seed_ram_addr\" assigned a value but never read" {  } { { "../rtl/verilog/or1200/or1200_dc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_top.v" 704 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456568088723 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enc_pad_1 or1200_dc_top.v(612) " "Verilog HDL Always Construct warning at or1200_dc_top.v(612): variable \"enc_pad_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/verilog/or1200/or1200_dc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_top.v" 612 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1456568088723 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enc_pad_1 or1200_dc_top.v(613) " "Verilog HDL Always Construct warning at or1200_dc_top.v(613): variable \"enc_pad_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/verilog/or1200/or1200_dc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_top.v" 613 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1456568088723 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enc_pad_1 or1200_dc_top.v(614) " "Verilog HDL Always Construct warning at or1200_dc_top.v(614): variable \"enc_pad_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/verilog/or1200/or1200_dc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_top.v" 614 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1456568088723 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enc_pad_1 or1200_dc_top.v(615) " "Verilog HDL Always Construct warning at or1200_dc_top.v(615): variable \"enc_pad_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/verilog/or1200/or1200_dc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_top.v" 615 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1456568088723 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enc_pad_2 or1200_dc_top.v(616) " "Verilog HDL Always Construct warning at or1200_dc_top.v(616): variable \"enc_pad_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/verilog/or1200/or1200_dc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_top.v" 616 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1456568088723 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enc_pad_2 or1200_dc_top.v(617) " "Verilog HDL Always Construct warning at or1200_dc_top.v(617): variable \"enc_pad_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/verilog/or1200/or1200_dc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_top.v" 617 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1456568088723 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enc_pad_2 or1200_dc_top.v(618) " "Verilog HDL Always Construct warning at or1200_dc_top.v(618): variable \"enc_pad_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/verilog/or1200/or1200_dc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_top.v" 618 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1456568088723 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enc_pad_2 or1200_dc_top.v(619) " "Verilog HDL Always Construct warning at or1200_dc_top.v(619): variable \"enc_pad_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/verilog/or1200/or1200_dc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_top.v" 619 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1456568088723 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "seed_vector_during_init or1200_dc_top.v(191) " "Output port \"seed_vector_during_init\" at or1200_dc_top.v(191) has no driver" {  } { { "../rtl/verilog/or1200/or1200_dc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_top.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1456568088723 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_dc_fsm or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_fsm:or1200_dc_fsm " "Elaborating entity \"or1200_dc_fsm\" for hierarchy \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_fsm:or1200_dc_fsm\"" {  } { { "../rtl/verilog/or1200/or1200_dc_top.v" "or1200_dc_fsm" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_top.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088725 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_enc_done or1200_dc_fsm.v(197) " "Verilog HDL or VHDL warning at or1200_dc_fsm.v(197): object \"aligned_enc_done\" assigned a value but never read" {  } { { "../rtl/verilog/or1200/or1200_dc_fsm.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_fsm.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456568088730 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 or1200_dc_fsm.v(354) " "Verilog HDL assignment warning at or1200_dc_fsm.v(354): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/or1200/or1200_dc_fsm.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_fsm.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088730 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 or1200_dc_fsm.v(356) " "Verilog HDL assignment warning at or1200_dc_fsm.v(356): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/or1200/or1200_dc_fsm.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_fsm.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088730 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 or1200_dc_fsm.v(560) " "Verilog HDL assignment warning at or1200_dc_fsm.v(560): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/or1200/or1200_dc_fsm.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_fsm.v" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088730 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 or1200_dc_fsm.v(570) " "Verilog HDL assignment warning at or1200_dc_fsm.v(570): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/or1200/or1200_dc_fsm.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_fsm.v" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088730 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 or1200_dc_fsm.v(583) " "Verilog HDL assignment warning at or1200_dc_fsm.v(583): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/or1200/or1200_dc_fsm.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_fsm.v" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088730 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 or1200_dc_fsm.v(591) " "Verilog HDL assignment warning at or1200_dc_fsm.v(591): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/or1200/or1200_dc_fsm.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_fsm.v" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088730 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 or1200_dc_fsm.v(623) " "Verilog HDL assignment warning at or1200_dc_fsm.v(623): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/or1200/or1200_dc_fsm.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_fsm.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088730 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 or1200_dc_fsm.v(624) " "Verilog HDL assignment warning at or1200_dc_fsm.v(624): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/or1200/or1200_dc_fsm.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_fsm.v" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088730 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 or1200_dc_fsm.v(657) " "Verilog HDL assignment warning at or1200_dc_fsm.v(657): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/or1200/or1200_dc_fsm.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_fsm.v" 657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088730 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 or1200_dc_fsm.v(707) " "Verilog HDL assignment warning at or1200_dc_fsm.v(707): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/or1200/or1200_dc_fsm.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_fsm.v" 707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088730 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 or1200_dc_fsm.v(719) " "Verilog HDL assignment warning at or1200_dc_fsm.v(719): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/or1200/or1200_dc_fsm.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_fsm.v" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088730 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 or1200_dc_fsm.v(765) " "Verilog HDL assignment warning at or1200_dc_fsm.v(765): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/or1200/or1200_dc_fsm.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_fsm.v" 765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088730 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 or1200_dc_fsm.v(777) " "Verilog HDL assignment warning at or1200_dc_fsm.v(777): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/or1200/or1200_dc_fsm.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_fsm.v" 777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088730 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 or1200_dc_fsm.v(778) " "Verilog HDL assignment warning at or1200_dc_fsm.v(778): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/or1200/or1200_dc_fsm.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_fsm.v" 778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088731 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 or1200_dc_fsm.v(822) " "Verilog HDL assignment warning at or1200_dc_fsm.v(822): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/or1200/or1200_dc_fsm.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_fsm.v" 822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088731 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 or1200_dc_fsm.v(823) " "Verilog HDL assignment warning at or1200_dc_fsm.v(823): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/or1200/or1200_dc_fsm.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_fsm.v" 823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088731 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 or1200_dc_fsm.v(856) " "Verilog HDL assignment warning at or1200_dc_fsm.v(856): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/or1200/or1200_dc_fsm.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_fsm.v" 856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088731 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 or1200_dc_fsm.v(857) " "Verilog HDL assignment warning at or1200_dc_fsm.v(857): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/or1200/or1200_dc_fsm.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_fsm.v" 857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088731 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 or1200_dc_fsm.v(862) " "Verilog HDL assignment warning at or1200_dc_fsm.v(862): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/or1200/or1200_dc_fsm.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_fsm.v" 862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088731 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_dc_ram or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram " "Elaborating entity \"or1200_dc_ram\" for hierarchy \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\"" {  } { { "../rtl/verilog/or1200/or1200_dc_top.v" "or1200_dc_ram" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_top.v" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_spram_32_bw or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram " "Elaborating entity \"or1200_spram_32_bw\" for hierarchy \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\"" {  } { { "../rtl/verilog/or1200/or1200_dc_ram.v" "dc_ram" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_ram.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_dc_tag or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag " "Elaborating entity \"or1200_dc_tag\" for hierarchy \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag\"" {  } { { "../rtl/verilog/or1200/or1200_dc_top.v" "or1200_dc_tag" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_top.v" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_spram or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag\|or1200_spram:dc_tag0 " "Elaborating entity \"or1200_spram\" for hierarchy \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag\|or1200_spram:dc_tag0\"" {  } { { "../rtl/verilog/or1200/or1200_dc_tag.v" "dc_tag0" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_tag.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_cl_enc_top or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_cl_enc_top:or1200_cl_enc_top " "Elaborating entity \"or1200_cl_enc_top\" for hierarchy \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_cl_enc_top:or1200_cl_enc_top\"" {  } { { "../rtl/verilog/or1200/or1200_dc_top.v" "or1200_cl_enc_top" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_top.v" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cl_aes_cipher_wrapper or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_cl_enc_top:or1200_cl_enc_top\|cl_aes_cipher_wrapper:cl_aes_cipher1 " "Elaborating entity \"cl_aes_cipher_wrapper\" for hierarchy \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_cl_enc_top:or1200_cl_enc_top\|cl_aes_cipher_wrapper:cl_aes_cipher1\"" {  } { { "../rtl/verilog/or1200/or1200_cl_enc_top.v" "cl_aes_cipher1" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cl_enc_top.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088764 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cl_aes_cipher_wrapper.v(59) " "Verilog HDL assignment warning at cl_aes_cipher_wrapper.v(59): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/or1200/cl_aes_cipher_wrapper.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/cl_aes_cipher_wrapper.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088767 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cl_aes_cipher_wrapper.v(68) " "Verilog HDL assignment warning at cl_aes_cipher_wrapper.v(68): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/or1200/cl_aes_cipher_wrapper.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/cl_aes_cipher_wrapper.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088767 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cl_aes_cipher_wrapper.v(72) " "Verilog HDL assignment warning at cl_aes_cipher_wrapper.v(72): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/or1200/cl_aes_cipher_wrapper.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/cl_aes_cipher_wrapper.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088767 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cl_aes_cipher_wrapper.v(82) " "Verilog HDL assignment warning at cl_aes_cipher_wrapper.v(82): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/or1200/cl_aes_cipher_wrapper.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/cl_aes_cipher_wrapper.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088767 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cl_aes_cipher_wrapper.v(87) " "Verilog HDL assignment warning at cl_aes_cipher_wrapper.v(87): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/or1200/cl_aes_cipher_wrapper.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/cl_aes_cipher_wrapper.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088767 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_dc_ram or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_seed_ram " "Elaborating entity \"or1200_dc_ram\" for hierarchy \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_seed_ram\"" {  } { { "../rtl/verilog/or1200/or1200_dc_top.v" "or1200_seed_ram" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_top.v" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_spram_32_bw or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_seed_ram\|or1200_spram_32_bw:dc_ram " "Elaborating entity \"or1200_spram_32_bw\" for hierarchy \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_seed_ram\|or1200_spram_32_bw:dc_ram\"" {  } { { "../rtl/verilog/or1200/or1200_dc_ram.v" "dc_ram" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_ram.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_dc_tag or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_seed_tag " "Elaborating entity \"or1200_dc_tag\" for hierarchy \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_seed_tag\"" {  } { { "../rtl/verilog/or1200/or1200_dc_top.v" "or1200_seed_tag" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_top.v" 744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_spram or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_seed_tag\|or1200_spram:dc_tag0 " "Elaborating entity \"or1200_spram\" for hierarchy \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_seed_tag\|or1200_spram:dc_tag0\"" {  } { { "../rtl/verilog/or1200/or1200_dc_tag.v" "dc_tag0" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_tag.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smc_check_top or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|smc_check_top:smc_check_vaddr " "Elaborating entity \"smc_check_top\" for hierarchy \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|smc_check_top:smc_check_vaddr\"" {  } { { "../rtl/verilog/or1200/or1200_dc_top.v" "smc_check_vaddr" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_top.v" 754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088867 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "low_bound smc_check_top.v(33) " "Verilog HDL Always Construct warning at smc_check_top.v(33): variable \"low_bound\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/verilog/or1200/smc_check_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/smc_check_top.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1456568088868 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|smc_check_top:smc_check_vaddr"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "high_bound smc_check_top.v(33) " "Verilog HDL Always Construct warning at smc_check_top.v(33): variable \"high_bound\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/verilog/or1200/smc_check_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/smc_check_top.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1456568088868 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|smc_check_top:smc_check_vaddr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_qmem_top or1200_top:or1200_top0\|or1200_qmem_top:or1200_qmem_top " "Elaborating entity \"or1200_qmem_top\" for hierarchy \"or1200_top:or1200_top0\|or1200_qmem_top:or1200_qmem_top\"" {  } { { "../rtl/verilog/or1200/or1200_top.v" "or1200_qmem_top" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_top.v" 969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seed_ram_init_core or1200_top:or1200_top0\|seed_ram_init_core:seed_ram_init_core " "Elaborating entity \"seed_ram_init_core\" for hierarchy \"or1200_top:or1200_top0\|seed_ram_init_core:seed_ram_init_core\"" {  } { { "../rtl/verilog/or1200/or1200_top.v" "seed_ram_init_core" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_top.v" 1017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088873 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done seed_ram_init_core.v(45) " "Verilog HDL or VHDL warning at seed_ram_init_core.v(45): object \"done\" assigned a value but never read" {  } { { "../rtl/verilog/or1200/seed_ram_init_core.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/seed_ram_init_core.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456568088874 "|orpsoc_top|or1200_top:or1200_top0|seed_ram_init_core:seed_ram_init_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_sb or1200_top:or1200_top0\|or1200_sb:or1200_sb " "Elaborating entity \"or1200_sb\" for hierarchy \"or1200_top:or1200_top0\|or1200_sb:or1200_sb\"" {  } { { "../rtl/verilog/or1200/or1200_top.v" "or1200_sb" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_top.v" 1090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_du or1200_top:or1200_top0\|or1200_du:or1200_du " "Elaborating entity \"or1200_du\" for hierarchy \"or1200_top:or1200_top0\|or1200_du:or1200_du\"" {  } { { "../rtl/verilog/or1200/or1200_top.v" "or1200_du" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_top.v" 1346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088879 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "du_hwbkpt_hold or1200_du.v(448) " "Verilog HDL or VHDL warning at or1200_du.v(448): object \"du_hwbkpt_hold\" assigned a value but never read" {  } { { "../rtl/verilog/or1200/or1200_du.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_du.v" 448 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456568088881 "|orpsoc_top|or1200_top:or1200_top0|or1200_du:or1200_du"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tbia_dat_o or1200_du.v(458) " "Verilog HDL or VHDL warning at or1200_du.v(458): object \"tbia_dat_o\" assigned a value but never read" {  } { { "../rtl/verilog/or1200/or1200_du.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_du.v" 458 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456568088882 "|orpsoc_top|or1200_top:or1200_top0|or1200_du:or1200_du"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tbim_dat_o or1200_du.v(459) " "Verilog HDL or VHDL warning at or1200_du.v(459): object \"tbim_dat_o\" assigned a value but never read" {  } { { "../rtl/verilog/or1200/or1200_du.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_du.v" 459 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456568088882 "|orpsoc_top|or1200_top:or1200_top0|or1200_du:or1200_du"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tbar_dat_o or1200_du.v(460) " "Verilog HDL or VHDL warning at or1200_du.v(460): object \"tbar_dat_o\" assigned a value but never read" {  } { { "../rtl/verilog/or1200/or1200_du.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_du.v" 460 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456568088882 "|orpsoc_top|or1200_top:or1200_top0|or1200_du:or1200_du"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tbts_dat_o or1200_du.v(461) " "Verilog HDL or VHDL warning at or1200_du.v(461): object \"tbts_dat_o\" assigned a value but never read" {  } { { "../rtl/verilog/or1200/or1200_du.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_du.v" 461 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456568088882 "|orpsoc_top|or1200_top:or1200_top0|or1200_du:or1200_du"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_pic or1200_top:or1200_top0\|or1200_pic:or1200_pic " "Elaborating entity \"or1200_pic\" for hierarchy \"or1200_top:or1200_top0\|or1200_pic:or1200_pic\"" {  } { { "../rtl/verilog/or1200/or1200_top.v" "or1200_pic" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_top.v" 1365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_tt or1200_top:or1200_top0\|or1200_tt:or1200_tt " "Elaborating entity \"or1200_tt\" for hierarchy \"or1200_top:or1200_top0\|or1200_tt:or1200_tt\"" {  } { { "../rtl/verilog/or1200/or1200_top.v" "or1200_tt" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_top.v" 1381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_pm or1200_top:or1200_top0\|or1200_pm:or1200_pm " "Elaborating entity \"or1200_pm\" for hierarchy \"or1200_top:or1200_top0\|or1200_pm:or1200_pm\"" {  } { { "../rtl/verilog/or1200/or1200_top.v" "or1200_pm" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_top.v" 1407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adv_dbg_if adv_dbg_if:dbg_if0 " "Elaborating entity \"adv_dbg_if\" for hierarchy \"adv_dbg_if:dbg_if0\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "dbg_if0" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adbg_wb_module adv_dbg_if:dbg_if0\|adbg_wb_module:i_dbg_wb " "Elaborating entity \"adbg_wb_module\" for hierarchy \"adv_dbg_if:dbg_if0\|adbg_wb_module:i_dbg_wb\"" {  } { { "../rtl/verilog/adv_debugsys/adv_dbg_if.v" "i_dbg_wb" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adv_dbg_if.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adbg_wb_biu adv_dbg_if:dbg_if0\|adbg_wb_module:i_dbg_wb\|adbg_wb_biu:wb_biu_i " "Elaborating entity \"adbg_wb_biu\" for hierarchy \"adv_dbg_if:dbg_if0\|adbg_wb_module:i_dbg_wb\|adbg_wb_biu:wb_biu_i\"" {  } { { "../rtl/verilog/adv_debugsys/adbg_wb_module.v" "wb_biu_i" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_wb_module.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088906 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "adbg_wb_biu.v(202) " "Verilog HDL Case Statement information at adbg_wb_biu.v(202): all case item expressions in this case statement are onehot" {  } { { "../rtl/verilog/adv_debugsys/adbg_wb_biu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_wb_biu.v" 202 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1456568088910 "|orpsoc_top|adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "adbg_wb_biu.v(333) " "Verilog HDL Case Statement information at adbg_wb_biu.v(333): all case item expressions in this case statement are onehot" {  } { { "../rtl/verilog/adv_debugsys/adbg_wb_biu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_wb_biu.v" 333 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1456568088910 "|orpsoc_top|adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adbg_crc32 adv_dbg_if:dbg_if0\|adbg_wb_module:i_dbg_wb\|adbg_crc32:wb_crc_i " "Elaborating entity \"adbg_crc32\" for hierarchy \"adv_dbg_if:dbg_if0\|adbg_wb_module:i_dbg_wb\|adbg_crc32:wb_crc_i\"" {  } { { "../rtl/verilog/adv_debugsys/adbg_wb_module.v" "wb_crc_i" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_wb_module.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adbg_or1k_module adv_dbg_if:dbg_if0\|adbg_or1k_module:i_dbg_cpu_or1k " "Elaborating entity \"adbg_or1k_module\" for hierarchy \"adv_dbg_if:dbg_if0\|adbg_or1k_module:i_dbg_cpu_or1k\"" {  } { { "../rtl/verilog/adv_debugsys/adv_dbg_if.v" "i_dbg_cpu_or1k" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adv_dbg_if.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adbg_or1k_status_reg adv_dbg_if:dbg_if0\|adbg_or1k_module:i_dbg_cpu_or1k\|adbg_or1k_status_reg:or1k_statusreg_i " "Elaborating entity \"adbg_or1k_status_reg\" for hierarchy \"adv_dbg_if:dbg_if0\|adbg_or1k_module:i_dbg_cpu_or1k\|adbg_or1k_status_reg:or1k_statusreg_i\"" {  } { { "../rtl/verilog/adv_debugsys/adbg_or1k_module.v" "or1k_statusreg_i" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_or1k_module.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adbg_or1k_biu adv_dbg_if:dbg_if0\|adbg_or1k_module:i_dbg_cpu_or1k\|adbg_or1k_biu:or1k_biu_i " "Elaborating entity \"adbg_or1k_biu\" for hierarchy \"adv_dbg_if:dbg_if0\|adbg_or1k_module:i_dbg_cpu_or1k\|adbg_or1k_biu:or1k_biu_i\"" {  } { { "../rtl/verilog/adv_debugsys/adbg_or1k_module.v" "or1k_biu_i" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_or1k_module.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_sdram_ctrl wb_sdram_ctrl:wb_sdram_ctrl0 " "Elaborating entity \"wb_sdram_ctrl\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl0\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "wb_sdram_ctrl0" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl wb_sdram_ctrl:wb_sdram_ctrl0\|sdram_ctrl:sdram_ctrl " "Elaborating entity \"sdram_ctrl\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl0\|sdram_ctrl:sdram_ctrl\"" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "sdram_ctrl" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088945 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdram_ctrl.v(190) " "Verilog HDL assignment warning at sdram_ctrl.v(190): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088952 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdram_ctrl.v(201) " "Verilog HDL assignment warning at sdram_ctrl.v(201): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088952 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter " "Elaborating entity \"arbiter\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\"" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "arbiter" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088954 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 arbiter.v(192) " "Verilog HDL assignment warning at arbiter.v(192): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088962 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "ff1 ff1 arbiter.v(187) " "Verilog HDL warning at arbiter.v(187): variable ff1 in static task or function ff1 may have unintended latch behavior" {  } { { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 187 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1456568088963 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "ff1 arbiter.v(187) " "Verilog HDL Function Declaration warning at arbiter.v(187): function \"ff1\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 187 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Quartus II" 0 -1 1456568088963 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ff1\[2..0\] 0 arbiter.v(187) " "Net \"ff1\[2..0\]\" at arbiter.v(187) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 187 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1456568088963 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_port wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port " "Elaborating entity \"wb_port\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\"" {  } { { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "wbports\[0\].wb_port" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088964 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 wb_port.v(372) " "Verilog HDL assignment warning at wb_port.v(372): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568088970 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufram wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram " "Elaborating entity \"bufram\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\"" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "bufram" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_altera wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera " "Elaborating entity \"dpram_altera\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\"" {  } { { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "dpram_altera.dpram_altera" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568088975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\"" {  } { { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "altsyncram_component" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\"" {  } { { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568089015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component " "Instantiated megafunction \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089015 ""}  } { { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1456568089015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jti2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jti2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jti2 " "Found entity 1: altsyncram_jti2" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568089071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568089071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jti2 wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated " "Elaborating entity \"altsyncram_jti2\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_clock_fifo wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo " "Elaborating entity \"dual_clock_fifo\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo\"" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "wrfifo" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089081 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dual_clock_fifo.v(70) " "Verilog HDL assignment warning at dual_clock_fifo.v(70): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568089085 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:rom0 " "Elaborating entity \"rom\" for hierarchy \"rom:rom0\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "rom0" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart16550 uart16550:uart16550_0 " "Elaborating entity \"uart16550\" for hierarchy \"uart16550:uart16550_0\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "uart16550_0" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 2125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_wb uart16550:uart16550_0\|uart_wb:wb_interface " "Elaborating entity \"uart_wb\" for hierarchy \"uart16550:uart16550_0\|uart_wb:wb_interface\"" {  } { { "../rtl/verilog/uart16550/uart16550.v" "wb_interface" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart16550.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089169 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wb_sel_is uart_wb.v(189) " "Verilog HDL or VHDL warning at uart_wb.v(189): object \"wb_sel_is\" assigned a value but never read" {  } { { "../rtl/verilog/uart16550/uart_wb.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_wb.v" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456568089171 "|orpsoc_top|uart16550:uart16550_0|uart_wb:wb_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_regs uart16550:uart16550_0\|uart_regs:regs " "Elaborating entity \"uart_regs\" for hierarchy \"uart16550:uart16550_0\|uart_regs:regs\"" {  } { { "../rtl/verilog/uart16550/uart16550.v" "regs" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart16550.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089173 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(630) " "Verilog HDL assignment warning at uart_regs.v(630): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_regs.v" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568089177 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(642) " "Verilog HDL assignment warning at uart_regs.v(642): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_regs.v" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568089177 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(653) " "Verilog HDL assignment warning at uart_regs.v(653): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_regs.v" 653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568089177 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(664) " "Verilog HDL assignment warning at uart_regs.v(664): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_regs.v" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568089177 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(675) " "Verilog HDL assignment warning at uart_regs.v(675): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_regs.v" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568089177 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(686) " "Verilog HDL assignment warning at uart_regs.v(686): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_regs.v" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568089177 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(697) " "Verilog HDL assignment warning at uart_regs.v(697): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_regs.v" 697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568089177 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(708) " "Verilog HDL assignment warning at uart_regs.v(708): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_regs.v" 708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568089177 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_regs.v(717) " "Verilog HDL assignment warning at uart_regs.v(717): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_regs.v" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568089177 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_regs.v(719) " "Verilog HDL assignment warning at uart_regs.v(719): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_regs.v" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568089177 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_regs.v(757) " "Verilog HDL assignment warning at uart_regs.v(757): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_regs.v" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568089177 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(826) " "Verilog HDL assignment warning at uart_regs.v(826): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_regs.v" 826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568089177 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(833) " "Verilog HDL assignment warning at uart_regs.v(833): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_regs.v" 833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568089177 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(840) " "Verilog HDL assignment warning at uart_regs.v(840): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_regs.v" 840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568089177 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(847) " "Verilog HDL assignment warning at uart_regs.v(847): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_regs.v" 847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568089177 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(854) " "Verilog HDL assignment warning at uart_regs.v(854): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_regs.v" 854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568089177 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(865) " "Verilog HDL assignment warning at uart_regs.v(865): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_regs.v" 865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568089177 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmitter uart16550:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter " "Elaborating entity \"uart_transmitter\" for hierarchy \"uart16550:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\"" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "transmitter" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_regs.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tfifo uart16550:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx " "Elaborating entity \"uart_tfifo\" for hierarchy \"uart16550:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\"" {  } { { "../rtl/verilog/uart16550/uart_transmitter.v" "fifo_tx" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_transmitter.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raminfr uart16550:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo " "Elaborating entity \"raminfr\" for hierarchy \"uart16550:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\"" {  } { { "../rtl/verilog/uart16550/uart_tfifo.v" "tfifo" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_tfifo.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_sync_flops uart16550:uart16550_0\|uart_regs:regs\|uart_sync_flops:i_uart_sync_flops " "Elaborating entity \"uart_sync_flops\" for hierarchy \"uart16550:uart16550_0\|uart_regs:regs\|uart_sync_flops:i_uart_sync_flops\"" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "i_uart_sync_flops" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_regs.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receiver uart16550:uart16550_0\|uart_regs:regs\|uart_receiver:receiver " "Elaborating entity \"uart_receiver\" for hierarchy \"uart16550:uart16550_0\|uart_regs:regs\|uart_receiver:receiver\"" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "receiver" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_regs.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089198 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rbit_in uart_receiver.v(225) " "Verilog HDL or VHDL warning at uart_receiver.v(225): object \"rbit_in\" assigned a value but never read" {  } { { "../rtl/verilog/uart16550/uart_receiver.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_receiver.v" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456568089201 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rcounter16_eq_1 uart_receiver.v(258) " "Verilog HDL or VHDL warning at uart_receiver.v(258): object \"rcounter16_eq_1\" assigned a value but never read" {  } { { "../rtl/verilog/uart16550/uart_receiver.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_receiver.v" 258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456568089201 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_receiver.v(463) " "Verilog HDL assignment warning at uart_receiver.v(463): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/verilog/uart16550/uart_receiver.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_receiver.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568089201 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_receiver.v(479) " "Verilog HDL assignment warning at uart_receiver.v(479): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/verilog/uart16550/uart_receiver.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_receiver.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456568089201 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rfifo uart16550:uart16550_0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx " "Elaborating entity \"uart_rfifo\" for hierarchy \"uart16550:uart16550_0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\"" {  } { { "../rtl/verilog/uart16550/uart_receiver.v" "fifo_rx" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_receiver.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_spi simple_spi:spi0 " "Elaborating entity \"simple_spi\" for hierarchy \"simple_spi:spi0\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "spi0" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 2183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089211 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dwom simple_spi.v(170) " "Verilog HDL or VHDL warning at simple_spi.v(170): object \"dwom\" assigned a value but never read" {  } { { "../rtl/verilog/simple_spi/simple_spi.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/simple_spi/simple_spi.v" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456568089213 "|orpsoc_top|simple_spi:spi0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mstr simple_spi.v(171) " "Verilog HDL or VHDL warning at simple_spi.v(171): object \"mstr\" assigned a value but never read" {  } { { "../rtl/verilog/simple_spi/simple_spi.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/simple_spi/simple_spi.v" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456568089213 "|orpsoc_top|simple_spi:spi0"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "simple_spi.v(147) " "Verilog HDL Synthesis Attribute warning at simple_spi.v(147): ignoring full_case attribute on case statement with explicit default case item" {  } { { "../rtl/verilog/simple_spi/simple_spi.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/simple_spi/simple_spi.v" 147 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Quartus II" 0 -1 1456568089213 "|orpsoc_top|simple_spi:spi0"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "simple_spi.v(254) " "Verilog HDL Case Statement warning at simple_spi.v(254): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../rtl/verilog/simple_spi/simple_spi.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/simple_spi/simple_spi.v" 254 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Quartus II" 0 -1 1456568089213 "|orpsoc_top|simple_spi:spi0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo4 simple_spi:spi0\|fifo4:rfifo " "Elaborating entity \"fifo4\" for hierarchy \"simple_spi:spi0\|fifo4:rfifo\"" {  } { { "../rtl/verilog/simple_spi/simple_spi.v" "rfifo" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/simple_spi/simple_spi.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089215 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wp_p2 fifo4.v(81) " "Verilog HDL or VHDL warning at fifo4.v(81): object \"wp_p2\" assigned a value but never read" {  } { { "../rtl/verilog/simple_spi/fifo4.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/simple_spi/fifo4.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456568089217 "|orpsoc_top|simple_spi:spi0|fifo4:rfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdc_controller sdc_controller:sdc_controller_0 " "Elaborating entity \"sdc_controller\" for hierarchy \"sdc_controller:sdc_controller_0\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "sdc_controller_0" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 2881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_clock_divider sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider0 " "Elaborating entity \"sd_clock_divider\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider0\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "clock_divider0" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_cmd_master sdc_controller:sdc_controller_0\|sd_cmd_master:sd_cmd_master0 " "Elaborating entity \"sd_cmd_master\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_cmd_master:sd_cmd_master0\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "sd_cmd_master0" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_cmd_serial_host sdc_controller:sdc_controller_0\|sd_cmd_serial_host:cmd_serial_host0 " "Elaborating entity \"sd_cmd_serial_host\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_cmd_serial_host:cmd_serial_host0\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "cmd_serial_host0" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_crc_7 sdc_controller:sdc_controller_0\|sd_cmd_serial_host:cmd_serial_host0\|sd_crc_7:CRC_7 " "Elaborating entity \"sd_crc_7\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_cmd_serial_host:cmd_serial_host0\|sd_crc_7:CRC_7\"" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "CRC_7" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_data_master sdc_controller:sdc_controller_0\|sd_data_master:sd_data_master0 " "Elaborating entity \"sd_data_master\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_data_master:sd_data_master0\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "sd_data_master0" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_data_serial_host sdc_controller:sdc_controller_0\|sd_data_serial_host:sd_data_serial_host0 " "Elaborating entity \"sd_data_serial_host\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_data_serial_host:sd_data_serial_host0\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "sd_data_serial_host0" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_crc_16 sdc_controller:sdc_controller_0\|sd_data_serial_host:sd_data_serial_host0\|sd_crc_16:CRC_16_gen\[0\].CRC_16_i " "Elaborating entity \"sd_crc_16\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_data_serial_host:sd_data_serial_host0\|sd_crc_16:CRC_16_gen\[0\].CRC_16_i\"" {  } { { "../rtl/verilog/sdc_controller/sd_data_serial_host.v" "CRC_16_gen\[0\].CRC_16_i" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_data_serial_host.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_fifo_filler sdc_controller:sdc_controller_0\|sd_fifo_filler:sd_fifo_filler0 " "Elaborating entity \"sd_fifo_filler\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_fifo_filler:sd_fifo_filler0\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "sd_fifo_filler0" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_fifo_dc_gray sdc_controller:sdc_controller_0\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray0 " "Elaborating entity \"generic_fifo_dc_gray\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray0\"" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_filler.v" "generic_fifo_dc_gray0" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_fifo_filler.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_dpram sdc_controller:sdc_controller_0\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray0\|generic_dpram:u0 " "Elaborating entity \"generic_dpram\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray0\|generic_dpram:u0\"" {  } { { "../rtl/verilog/sdc_controller/generic_fifo_dc_gray.v" "u0" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/generic_fifo_dc_gray.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_wb_sel_ctrl sdc_controller:sdc_controller_0\|sd_wb_sel_ctrl:sd_wb_sel_ctrl0 " "Elaborating entity \"sd_wb_sel_ctrl\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_wb_sel_ctrl:sd_wb_sel_ctrl0\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "sd_wb_sel_ctrl0" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_data_xfer_trig sdc_controller:sdc_controller_0\|sd_data_xfer_trig:sd_data_xfer_trig0 " "Elaborating entity \"sd_data_xfer_trig\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_data_xfer_trig:sd_data_xfer_trig0\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "sd_data_xfer_trig0" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_controller_wb sdc_controller:sdc_controller_0\|sd_controller_wb:sd_controller_wb0 " "Elaborating entity \"sd_controller_wb\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_controller_wb:sd_controller_wb0\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "sd_controller_wb0" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byte_en_reg sdc_controller:sdc_controller_0\|sd_controller_wb:sd_controller_wb0\|byte_en_reg:argument_r " "Elaborating entity \"byte_en_reg\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_controller_wb:sd_controller_wb0\|byte_en_reg:argument_r\"" {  } { { "../rtl/verilog/sdc_controller/sd_controller_wb.v" "argument_r" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_controller_wb.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byte_en_reg sdc_controller:sdc_controller_0\|sd_controller_wb:sd_controller_wb0\|byte_en_reg:command_r " "Elaborating entity \"byte_en_reg\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_controller_wb:sd_controller_wb0\|byte_en_reg:command_r\"" {  } { { "../rtl/verilog/sdc_controller/sd_controller_wb.v" "command_r" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_controller_wb.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byte_en_reg sdc_controller:sdc_controller_0\|sd_controller_wb:sd_controller_wb0\|byte_en_reg:reset_r " "Elaborating entity \"byte_en_reg\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_controller_wb:sd_controller_wb0\|byte_en_reg:reset_r\"" {  } { { "../rtl/verilog/sdc_controller/sd_controller_wb.v" "reset_r" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_controller_wb.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byte_en_reg sdc_controller:sdc_controller_0\|sd_controller_wb:sd_controller_wb0\|byte_en_reg:cmd_timeout_r " "Elaborating entity \"byte_en_reg\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_controller_wb:sd_controller_wb0\|byte_en_reg:cmd_timeout_r\"" {  } { { "../rtl/verilog/sdc_controller/sd_controller_wb.v" "cmd_timeout_r" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_controller_wb.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byte_en_reg sdc_controller:sdc_controller_0\|sd_controller_wb:sd_controller_wb0\|byte_en_reg:block_size_r " "Elaborating entity \"byte_en_reg\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_controller_wb:sd_controller_wb0\|byte_en_reg:block_size_r\"" {  } { { "../rtl/verilog/sdc_controller/sd_controller_wb.v" "block_size_r" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_controller_wb.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byte_en_reg sdc_controller:sdc_controller_0\|sd_controller_wb:sd_controller_wb0\|byte_en_reg:cmd_int_r " "Elaborating entity \"byte_en_reg\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_controller_wb:sd_controller_wb0\|byte_en_reg:cmd_int_r\"" {  } { { "../rtl/verilog/sdc_controller/sd_controller_wb.v" "cmd_int_r" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_controller_wb.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byte_en_reg sdc_controller:sdc_controller_0\|sd_controller_wb:sd_controller_wb0\|byte_en_reg:clock_d_r " "Elaborating entity \"byte_en_reg\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_controller_wb:sd_controller_wb0\|byte_en_reg:clock_d_r\"" {  } { { "../rtl/verilog/sdc_controller/sd_controller_wb.v" "clock_d_r" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_controller_wb.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byte_en_reg sdc_controller:sdc_controller_0\|sd_controller_wb:sd_controller_wb0\|byte_en_reg:block_count_r " "Elaborating entity \"byte_en_reg\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_controller_wb:sd_controller_wb0\|byte_en_reg:block_count_r\"" {  } { { "../rtl/verilog/sdc_controller/sd_controller_wb.v" "block_count_r" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_controller_wb.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detect sdc_controller:sdc_controller_0\|edge_detect:cmd_start_edge " "Elaborating entity \"edge_detect\" for hierarchy \"sdc_controller:sdc_controller_0\|edge_detect:cmd_start_edge\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "cmd_start_edge" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monostable_domain_cross sdc_controller:sdc_controller_0\|monostable_domain_cross:cmd_start_cross " "Elaborating entity \"monostable_domain_cross\" for hierarchy \"sdc_controller:sdc_controller_0\|monostable_domain_cross:cmd_start_cross\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "cmd_start_cross" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bistable_domain_cross sdc_controller:sdc_controller_0\|bistable_domain_cross:argument_reg_cross " "Elaborating entity \"bistable_domain_cross\" for hierarchy \"sdc_controller:sdc_controller_0\|bistable_domain_cross:argument_reg_cross\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "argument_reg_cross" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bistable_domain_cross sdc_controller:sdc_controller_0\|bistable_domain_cross:command_reg_cross " "Elaborating entity \"bistable_domain_cross\" for hierarchy \"sdc_controller:sdc_controller_0\|bistable_domain_cross:command_reg_cross\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "command_reg_cross" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bistable_domain_cross sdc_controller:sdc_controller_0\|bistable_domain_cross:software_reset_reg_cross " "Elaborating entity \"bistable_domain_cross\" for hierarchy \"sdc_controller:sdc_controller_0\|bistable_domain_cross:software_reset_reg_cross\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "software_reset_reg_cross" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bistable_domain_cross sdc_controller:sdc_controller_0\|bistable_domain_cross:cmd_timeout_reg_cross " "Elaborating entity \"bistable_domain_cross\" for hierarchy \"sdc_controller:sdc_controller_0\|bistable_domain_cross:cmd_timeout_reg_cross\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "cmd_timeout_reg_cross" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bistable_domain_cross sdc_controller:sdc_controller_0\|bistable_domain_cross:block_size_reg_cross " "Elaborating entity \"bistable_domain_cross\" for hierarchy \"sdc_controller:sdc_controller_0\|bistable_domain_cross:block_size_reg_cross\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "block_size_reg_cross" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bistable_domain_cross sdc_controller:sdc_controller_0\|bistable_domain_cross:cmd_int_status_reg_cross " "Elaborating entity \"bistable_domain_cross\" for hierarchy \"sdc_controller:sdc_controller_0\|bistable_domain_cross:cmd_int_status_reg_cross\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "cmd_int_status_reg_cross" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bistable_domain_cross sdc_controller:sdc_controller_0\|bistable_domain_cross:clock_divider_reg_cross " "Elaborating entity \"bistable_domain_cross\" for hierarchy \"sdc_controller:sdc_controller_0\|bistable_domain_cross:clock_divider_reg_cross\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "clock_divider_reg_cross" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bistable_domain_cross sdc_controller:sdc_controller_0\|bistable_domain_cross:block_count_reg_cross " "Elaborating entity \"bistable_domain_cross\" for hierarchy \"sdc_controller:sdc_controller_0\|bistable_domain_cross:block_count_reg_cross\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "block_count_reg_cross" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bistable_domain_cross sdc_controller:sdc_controller_0\|bistable_domain_cross:dma_addr_reg_cross " "Elaborating entity \"bistable_domain_cross\" for hierarchy \"sdc_controller:sdc_controller_0\|bistable_domain_cross:dma_addr_reg_cross\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "dma_addr_reg_cross" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568089494 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "addr_a bufram 8 3 " "Port \"addr_a\" on the entity instantiation of \"bufram\" is connected to a signal of width 8. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "bufram" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1456568090842 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "addr_a bufram 8 3 " "Port \"addr_a\" on the entity instantiation of \"bufram\" is connected to a signal of width 8. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "bufram" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1456568090848 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "addr_a bufram 8 3 " "Port \"addr_a\" on the entity instantiation of \"bufram\" is connected to a signal of width 8. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "bufram" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1456568090853 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "addr_a bufram 8 3 " "Port \"addr_a\" on the entity instantiation of \"bufram\" is connected to a signal of width 8. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "bufram" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1456568090859 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[0\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 44 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[1\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[2\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[3\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 164 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[4\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[5\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[6\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 284 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[7\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[8\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[9\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 404 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[10\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[11\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 484 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[12\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 524 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[13\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[14\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 604 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[15\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[16\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 684 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[17\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 724 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[18\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 764 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[19\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 804 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[20\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 844 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[21\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 884 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[22\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 924 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[23\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 964 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[24\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 1004 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[25\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 1044 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[26\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 1084 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[27\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 1124 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[28\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 1164 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[29\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 1204 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[30\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 1244 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[31\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 1284 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[0\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 44 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[1\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[2\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[3\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 164 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[4\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[5\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[6\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 284 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[7\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[8\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[9\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 404 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[10\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[11\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 484 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[12\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 524 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[13\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[14\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 604 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[15\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[16\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 684 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[17\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 724 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[18\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 764 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[19\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 804 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[20\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 844 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[21\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 884 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[22\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 924 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[23\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 964 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[24\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 1004 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[25\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 1044 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[26\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 1084 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[27\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 1124 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[28\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 1164 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[29\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 1204 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[30\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 1244 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[31\] " "Synthesized away node \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 1284 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568092370 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1456568092370 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1456568092370 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_tr_ram\|mem_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_tr_ram\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1456568100196 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag\|or1200_spram:dc_tag0\|mem_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag\|or1200_spram:dc_tag0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1456568100199 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_ram\|mem_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_ram\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1456568100200 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_seed_tag\|or1200_spram:dc_tag0\|mem_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_seed_tag\|or1200_spram:dc_tag0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1456568100201 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram\|or1200_spram:ic_ram0\|mem_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram\|or1200_spram:ic_ram0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1456568100202 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_tag:or1200_ic_tag\|or1200_spram:ic_tag0\|mem_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_tag:or1200_ic_tag\|or1200_spram:ic_tag0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1456568100203 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_mr_ram\|mem_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_mr_ram\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1456568100203 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_tr_ram\|mem_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_tr_ram\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1456568100204 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem3_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem3_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1456568100205 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_seed_ram\|or1200_spram_32_bw:dc_ram\|mem3_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_seed_ram\|or1200_spram_32_bw:dc_ram\|mem3_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1456568100205 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem2_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem2_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1456568100206 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_seed_ram\|or1200_spram_32_bw:dc_ram\|mem2_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_seed_ram\|or1200_spram_32_bw:dc_ram\|mem2_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1456568100206 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem1_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem1_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1456568100207 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_seed_ram\|or1200_spram_32_bw:dc_ram\|mem1_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_seed_ram\|or1200_spram_32_bw:dc_ram\|mem1_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1456568100208 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem0_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem0_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1456568100208 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_seed_ram\|or1200_spram_32_bw:dc_ram\|mem0_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_seed_ram\|or1200_spram_32_bw:dc_ram\|mem0_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1456568100209 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_a\|mem_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_a\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1456568100210 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_b\|mem_rtl_0 " "Inferred RAM node \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_b\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1456568100210 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "uart16550:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0 " "Inferred RAM node \"uart16550:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1456568100211 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "sdc_controller:sdc_controller_0\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray1\|generic_dpram:u0\|mem_rtl_0 " "Inferred dual-clock RAM node \"sdc_controller:sdc_controller_0\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray1\|generic_dpram:u0\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1456568100212 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "sdc_controller:sdc_controller_0\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray0\|generic_dpram:u0\|mem_rtl_0 " "Inferred dual-clock RAM node \"sdc_controller:sdc_controller_0\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray0\|generic_dpram:u0\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1456568100212 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "uart16550:uart16550_0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0 " "Inferred RAM node \"uart16550:uart16550_0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1456568100212 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "6 " "Found 6 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "wb_sdram_ctrl:wb_sdram_ctrl0\|sdram_ctrl:sdram_ctrl\|row_active " "RAM logic \"wb_sdram_ctrl:wb_sdram_ctrl0\|sdram_ctrl:sdram_ctrl\|row_active\" is uninferred due to inappropriate RAM size" {  } { { "../rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" "row_active" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" 118 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1456568100213 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_sprs:or1200_sprs\|Ram0 " "RAM logic \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_sprs:or1200_sprs\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../rtl/verilog/or1200/or1200_sprs.v" "Ram0" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_sprs.v" 218 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1456568100213 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "simple_spi:spi0\|fifo4:wfifo\|mem " "RAM logic \"simple_spi:spi0\|fifo4:wfifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../rtl/verilog/simple_spi/fifo4.v" "mem" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/simple_spi/fifo4.v" 77 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1456568100213 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[3\].wb_port\|dual_clock_fifo:wrfifo\|mem " "RAM logic \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[3\].wb_port\|dual_clock_fifo:wrfifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v" "mem" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v" 114 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1456568100213 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[1\].wb_port\|dual_clock_fifo:wrfifo\|mem " "RAM logic \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[1\].wb_port\|dual_clock_fifo:wrfifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v" "mem" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v" 114 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1456568100213 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "simple_spi:spi0\|fifo4:rfifo\|mem " "RAM logic \"simple_spi:spi0\|fifo4:rfifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../rtl/verilog/simple_spi/fifo4.v" "mem" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/simple_spi/fifo4.v" 77 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1456568100213 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1456568100213 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "22 " "Inferred 22 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_tr_ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_tr_ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag\|or1200_spram:dc_tag0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag\|or1200_spram:dc_tag0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 19 " "Parameter WIDTH_A set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 19 " "Parameter WIDTH_B set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 14 " "Parameter WIDTH_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_seed_tag\|or1200_spram:dc_tag0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_seed_tag\|or1200_spram:dc_tag0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 19 " "Parameter WIDTH_A set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 19 " "Parameter WIDTH_B set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram\|or1200_spram:ic_ram0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram\|or1200_spram:ic_ram0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_tag:or1200_ic_tag\|or1200_spram:ic_tag0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_tag:or1200_ic_tag\|or1200_spram:ic_tag0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 17 " "Parameter WIDTH_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 17 " "Parameter WIDTH_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_mr_ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_mr_ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 14 " "Parameter WIDTH_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_tr_ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_tr_ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 22 " "Parameter WIDTH_B set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_seed_ram\|or1200_spram_32_bw:dc_ram\|mem3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_seed_ram\|or1200_spram_32_bw:dc_ram\|mem3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_seed_ram\|or1200_spram_32_bw:dc_ram\|mem2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_seed_ram\|or1200_spram_32_bw:dc_ram\|mem2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_seed_ram\|or1200_spram_32_bw:dc_ram\|mem1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_seed_ram\|or1200_spram_32_bw:dc_ram\|mem1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|mem0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_seed_ram\|or1200_spram_32_bw:dc_ram\|mem0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_seed_ram\|or1200_spram_32_bw:dc_ram\|mem0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_a\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_a\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_b\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_b\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "uart16550:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"uart16550:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sdc_controller:sdc_controller_0\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray1\|generic_dpram:u0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sdc_controller:sdc_controller_0\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray1\|generic_dpram:u0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sdc_controller:sdc_controller_0\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray0\|generic_dpram:u0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sdc_controller:sdc_controller_0\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray0\|generic_dpram:u0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "uart16550:uart16550_0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"uart16550:uart16550_0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456568125162 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1456568125162 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1456568125162 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_alu:or1200_alu\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_alu:or1200_alu\|Add0\"" {  } { { "../rtl/verilog/or1200/or1200_alu.v" "Add0" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_alu.v" 164 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568125172 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_mult_mac:or1200_mult_mac\|or1200_gmultp2_32x32:or1200_gmultp2_32x32\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_mult_mac:or1200_mult_mac\|or1200_gmultp2_32x32:or1200_gmultp2_32x32\|Mult0\"" {  } { { "../rtl/verilog/or1200/or1200_gmultp2_32x32.v" "Mult0" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_gmultp2_32x32.v" 97 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568125172 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sdc_controller:sdc_controller_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sdc_controller:sdc_controller_0\|Mult0\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "Mult0" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 321 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568125172 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1456568125172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_tr_ram\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_tr_ram\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568125206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_tr_ram\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_tr_ram\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125206 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1456568125206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_50e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_50e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_50e1 " "Found entity 1: altsyncram_50e1" {  } { { "db/altsyncram_50e1.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_50e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568125256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568125256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag\|or1200_spram:dc_tag0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag\|or1200_spram:dc_tag0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568125268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag\|or1200_spram:dc_tag0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag\|or1200_spram:dc_tag0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 19 " "Parameter \"WIDTH_A\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 19 " "Parameter \"WIDTH_B\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125269 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1456568125269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d9e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d9e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d9e1 " "Found entity 1: altsyncram_d9e1" {  } { { "db/altsyncram_d9e1.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_d9e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568125319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568125319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_ram\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_ram\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568125329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_ram\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_ram\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 14 " "Parameter \"WIDTH_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125329 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1456568125329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_30e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_30e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_30e1 " "Found entity 1: altsyncram_30e1" {  } { { "db/altsyncram_30e1.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_30e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568125379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568125379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_seed_tag\|or1200_spram:dc_tag0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_seed_tag\|or1200_spram:dc_tag0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568125393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_seed_tag\|or1200_spram:dc_tag0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_seed_tag\|or1200_spram:dc_tag0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 19 " "Parameter \"WIDTH_A\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 19 " "Parameter \"WIDTH_B\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125393 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1456568125393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p9e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p9e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p9e1 " "Found entity 1: altsyncram_p9e1" {  } { { "db/altsyncram_p9e1.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_p9e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568125443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568125443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram\|or1200_spram:ic_ram0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram\|or1200_spram:ic_ram0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568125458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram\|or1200_spram:ic_ram0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram\|or1200_spram:ic_ram0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125459 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1456568125459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pce1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pce1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pce1 " "Found entity 1: altsyncram_pce1" {  } { { "db/altsyncram_pce1.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_pce1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568125519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568125519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_d0b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_d0b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_d0b " "Found entity 1: decode_d0b" {  } { { "db/decode_d0b.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/decode_d0b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568125566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568125566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6ca.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_6ca.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6ca " "Found entity 1: decode_6ca" {  } { { "db/decode_6ca.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/decode_6ca.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568125609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568125609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_asb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_asb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_asb " "Found entity 1: mux_asb" {  } { { "db/mux_asb.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/mux_asb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568125657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568125657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_tag:or1200_ic_tag\|or1200_spram:ic_tag0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_tag:or1200_ic_tag\|or1200_spram:ic_tag0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568125672 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_tag:or1200_ic_tag\|or1200_spram:ic_tag0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_tag:or1200_ic_tag\|or1200_spram:ic_tag0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 17 " "Parameter \"WIDTH_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 17 " "Parameter \"WIDTH_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125672 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1456568125672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_99e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_99e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_99e1 " "Found entity 1: altsyncram_99e1" {  } { { "db/altsyncram_99e1.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_99e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568125724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568125724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_tr_ram\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_tr_ram\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568125743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_tr_ram\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_tr_ram\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 22 " "Parameter \"WIDTH_A\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 22 " "Parameter \"WIDTH_B\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125743 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1456568125743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_10e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_10e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_10e1 " "Found entity 1: altsyncram_10e1" {  } { { "db/altsyncram_10e1.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_10e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568125794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568125794 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|altsyncram:mem3_rtl_0 " "Elaborated megafunction instantiation \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|altsyncram:mem3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568125810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|altsyncram:mem3_rtl_0 " "Instantiated megafunction \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\|altsyncram:mem3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125810 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1456568125810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v9e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v9e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v9e1 " "Found entity 1: altsyncram_v9e1" {  } { { "db/altsyncram_v9e1.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_v9e1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568125860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568125860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tqb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tqb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tqb " "Found entity 1: mux_tqb" {  } { { "db/mux_tqb.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/mux_tqb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568125910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568125910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_seed_ram\|or1200_spram_32_bw:dc_ram\|altsyncram:mem3_rtl_0 " "Elaborated megafunction instantiation \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_seed_ram\|or1200_spram_32_bw:dc_ram\|altsyncram:mem3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568125920 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_seed_ram\|or1200_spram_32_bw:dc_ram\|altsyncram:mem3_rtl_0 " "Instantiated megafunction \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_seed_ram\|or1200_spram_32_bw:dc_ram\|altsyncram:mem3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568125921 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1456568125920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p6e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p6e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p6e1 " "Found entity 1: altsyncram_p6e1" {  } { { "db/altsyncram_p6e1.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_p6e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568125971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568125971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_a\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_a\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568126068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_a\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_a\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126069 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1456568126069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nvd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nvd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nvd1 " "Found entity 1: altsyncram_nvd1" {  } { { "db/altsyncram_nvd1.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_nvd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568126121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568126121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart16550:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"uart16550:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568126150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart16550:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"uart16550:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126151 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1456568126151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_odc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_odc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_odc1 " "Found entity 1: altsyncram_odc1" {  } { { "db/altsyncram_odc1.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_odc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568126199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568126199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdc_controller:sdc_controller_0\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray1\|generic_dpram:u0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"sdc_controller:sdc_controller_0\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray1\|generic_dpram:u0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568126212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdc_controller:sdc_controller_0\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray1\|generic_dpram:u0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"sdc_controller:sdc_controller_0\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray1\|generic_dpram:u0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126212 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1456568126212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g3d1 " "Found entity 1: altsyncram_g3d1" {  } { { "db/altsyncram_g3d1.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_g3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568126266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568126266 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_alu:or1200_alu\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_alu:or1200_alu\|lpm_add_sub:Add0\"" {  } { { "../rtl/verilog/or1200/or1200_alu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_alu.v" 164 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568126312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_alu:or1200_alu\|lpm_add_sub:Add0 " "Instantiated megafunction \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_alu:or1200_alu\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126312 ""}  } { { "../rtl/verilog/or1200/or1200_alu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_alu.v" 164 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1456568126312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j3j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j3j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j3j " "Found entity 1: add_sub_j3j" {  } { { "db/add_sub_j3j.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/add_sub_j3j.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568126358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568126358 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_mult_mac:or1200_mult_mac\|or1200_gmultp2_32x32:or1200_gmultp2_32x32\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_mult_mac:or1200_mult_mac\|or1200_gmultp2_32x32:or1200_gmultp2_32x32\|lpm_mult:Mult0\"" {  } { { "../rtl/verilog/or1200/or1200_gmultp2_32x32.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_gmultp2_32x32.v" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568126385 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_mult_mac:or1200_mult_mac\|or1200_gmultp2_32x32:or1200_gmultp2_32x32\|lpm_mult:Mult0 " "Instantiated megafunction \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_mult_mac:or1200_mult_mac\|or1200_gmultp2_32x32:or1200_gmultp2_32x32\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126385 ""}  } { { "../rtl/verilog/or1200/or1200_gmultp2_32x32.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_gmultp2_32x32.v" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1456568126385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_u9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_u9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_u9t " "Found entity 1: mult_u9t" {  } { { "db/mult_u9t.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/mult_u9t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568126432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568126432 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdc_controller:sdc_controller_0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sdc_controller:sdc_controller_0\|lpm_mult:Mult0\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 321 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568126444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdc_controller:sdc_controller_0\|lpm_mult:Mult0 " "Instantiated megafunction \"sdc_controller:sdc_controller_0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456568126444 ""}  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sdc_controller.v" 321 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1456568126444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_sgt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_sgt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_sgt " "Found entity 1: mult_sgt" {  } { { "db/mult_sgt.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/mult_sgt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456568126488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456568126488 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1456568130400 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "202 " "Ignored 202 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "202 " "Ignored 202 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1456568131079 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1456568131079 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/verilog/uart16550/uart_transmitter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_transmitter.v" 172 -1 0 } } { "../rtl/verilog/adv_debugsys/adbg_wb_biu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_wb_biu.v" 105 -1 0 } } { "../rtl/verilog/adv_debugsys/adbg_crc32.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_crc32.v" 104 -1 0 } } { "../rtl/verilog/adv_debugsys/adbg_or1k_biu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_or1k_biu.v" 90 -1 0 } } { "../rtl/verilog/clkgen/clkgen.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/clkgen/clkgen.v" 210 -1 0 } } { "../rtl/verilog/clkgen/clkgen.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/clkgen/clkgen.v" 197 -1 0 } } { "../rtl/verilog/uart16550/uart_wb.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_wb.v" 191 -1 0 } } { "../rtl/verilog/or1200/or1200_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ctrl.v" 755 -1 0 } } { "../rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_wb_biu.v" 297 -1 0 } } { "../rtl/verilog/or1200/seed_ram_init_core.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/seed_ram_init_core.v" 63 -1 0 } } { "../rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_wb_biu.v" 177 -1 0 } } { "../rtl/verilog/or1200/or1200_sprs.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_sprs.v" 395 -1 0 } } { "../rtl/verilog/or1200/or1200_encryption_fsm.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_encryption_fsm.v" 158 -1 0 } } { "../rtl/verilog/or1200/or1200_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ctrl.v" 737 -1 0 } } { "../rtl/verilog/or1200/or1200_genpc.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_genpc.v" 118 -1 0 } } { "../rtl/verilog/or1200/or1200_genpc.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_genpc.v" 283 -1 0 } } { "../rtl/verilog/or1200/or1200_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ctrl.v" 1006 -1 0 } } { "../rtl/verilog/rom/rom.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/rom/rom.v" 71 -1 0 } } { "../rtl/verilog/or1200/or1200_if.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_if.v" 157 -1 0 } } { "../rtl/verilog/or1200/or1200_except.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_except.v" 474 -1 0 } } { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 78 -1 0 } } { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 77 -1 0 } } { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_regs.v" 481 -1 0 } } { "../rtl/verilog/or1200/or1200_pic.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_pic.v" 122 -1 0 } } { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_regs.v" 881 -1 0 } } { "../rtl/verilog/sdc_controller/byte_en_reg.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/byte_en_reg.v" 76 -1 0 } } { "../rtl/verilog/or1200/or1200_mult_mac.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_mult_mac.v" 114 -1 0 } } { "../rtl/verilog/or1200/or1200_immu_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_immu_top.v" 190 -1 0 } } { "../rtl/verilog/or1200/or1200_mult_mac.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_mult_mac.v" 151 -1 0 } } { "../rtl/verilog/or1200/or1200_rf.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_rf.v" 134 -1 0 } } { "../rtl/verilog/sdc_controller/sd_fifo_filler.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_fifo_filler.v" 82 -1 0 } } { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_regs.v" 697 -1 0 } } { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_regs.v" 686 -1 0 } } { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_regs.v" 313 -1 0 } } { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_regs.v" 517 -1 0 } } { "../rtl/verilog/or1200/aes_cipher_wrapper_lowaesfreq.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_cipher_wrapper_lowaesfreq.v" 99 -1 0 } } { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 94 -1 0 } } { "../rtl/verilog/sdc_controller/sd_data_serial_host.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_data_serial_host.v" 81 -1 0 } } { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_regs.v" 689 -1 0 } } { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_regs.v" 678 -1 0 } } { "../rtl/verilog/uart16550/uart_sync_flops.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_sync_flops.v" 116 -1 0 } } { "../rtl/verilog/or1200/cypherdb_start_pulse_gen.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/cypherdb_start_pulse_gen.v" 48 -1 0 } } { "../rtl/verilog/uart16550/uart_sync_flops.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_sync_flops.v" 108 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1456568131462 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1456568131463 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "or1200_top:or1200_top0\|or1200_wb_biu:dwb_biu\|wb_bte_o\[1\] or1200_top:or1200_top0\|or1200_wb_biu:dwb_biu\|wb_bte_o\[1\]~_emulated or1200_top:or1200_top0\|or1200_wb_biu:dwb_biu\|wb_bte_o\[1\]~1 " "Register \"or1200_top:or1200_top0\|or1200_wb_biu:dwb_biu\|wb_bte_o\[1\]\" is converted into an equivalent circuit using register \"or1200_top:or1200_top0\|or1200_wb_biu:dwb_biu\|wb_bte_o\[1\]~_emulated\" and latch \"or1200_top:or1200_top0\|or1200_wb_biu:dwb_biu\|wb_bte_o\[1\]~1\"" {  } { { "../rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_wb_biu.v" 297 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1456568131465 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_bte_o[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1456568131465 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cs_n_pad_o GND " "Pin \"sdram_cs_n_pad_o\" is stuck at GND" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456568149959 "|orpsoc_top|sdram_cs_n_pad_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke_pad_o VCC " "Pin \"sdram_cke_pad_o\" is stuck at VCC" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456568149959 "|orpsoc_top|sdram_cke_pad_o"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1456568149959 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568151776 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "586 " "586 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1456568326634 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[3\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[3\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568326804 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[4\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[4\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568326805 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[1\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[1\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 1779 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568326817 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/output_files/orpsoc_top.map.smsg " "Generated suppressed messages file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/output_files/orpsoc_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1456568327907 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1456568330505 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456568330505 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 CLK\[3\] clk3_multiply_by clk3_divide_by " "PLL \"clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK\[3\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/pll_altpll.v" 49 -1 0 } } { "altpll.tdf" "" { Text "/home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../backend/rtl/verilog/pll.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/backend/rtl/verilog/pll.v" 116 0 0 } } { "../rtl/verilog/clkgen/clkgen.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/clkgen/clkgen.v" 181 0 0 } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 344 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1456568331564 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38758 " "Implemented 38758 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1456568334357 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1456568334357 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "21 " "Implemented 21 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1456568334357 ""} { "Info" "ICUT_CUT_TM_LCELLS" "38160 " "Implemented 38160 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1456568334357 ""} { "Info" "ICUT_CUT_TM_RAMS" "529 " "Implemented 529 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1456568334357 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1456568334357 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "10 " "Implemented 10 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1456568334357 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1456568334357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 311 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 311 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1269 " "Peak virtual memory: 1269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1456568334554 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 27 18:18:54 2016 " "Processing ended: Sat Feb 27 18:18:54 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1456568334554 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:11 " "Elapsed time: 00:04:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1456568334554 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:11 " "Total CPU time (on all processors): 00:04:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1456568334554 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1456568334554 ""}
